Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu May  8 23:24:31 2025
| Host         : DESKTOP-Q62E4QT running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file zybo_design_wrapper_timing_summary_routed.rpt -pb zybo_design_wrapper_timing_summary_routed.pb -rpx zybo_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zybo_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.821    -7141.939                   9192                40083        0.031        0.000                      0                39970        0.333        0.000                       0                 13799  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_fpga_0                  {0.000 5.000}        10.000          100.000         
  I                         {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O  {0.000 4.000}        10.000          100.000         
  mmcm_fbclk_out            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                       -3.821    -7141.939                   9192                34646        0.031        0.000                      0                34646        2.500        0.000                       0                 11014  
  I                                                                                                                                                                           0.333        0.000                       0                    11  
    axi_dynclk_0_PXL_CLK_O        0.978        0.000                      0                 5132        0.106        0.000                      0                 5132        3.020        0.000                       0                  2772  
  mmcm_fbclk_out                                                                                                                                                              8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_dynclk_0_PXL_CLK_O  clk_fpga_0                    7.957        0.000                      0                   46                                                                        
clk_fpga_0              axi_dynclk_0_PXL_CLK_O        7.880        0.000                      0                   67                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.392        0.000                      0                  192        0.519        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         9192  Failing Endpoints,  Worst Slack       -3.821ns,  Total Violation    -7141.939ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.821ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.643ns  (logic 3.454ns (25.316%)  route 10.189ns (74.684%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.650     2.958    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X10Y74         FDRE                                         r  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     3.476 f  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/Q
                         net (fo=6, routed)           0.833     4.309    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[87]_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I2_O)        0.124     4.433 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln374_3_reg_4735[0]_i_3/O
                         net (fo=6, routed)           0.317     4.749    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/trunc_ln78_2_reg_4631_reg[0]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.873 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[10]_i_5/O
                         net (fo=39, routed)          1.490     6.363    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[84]
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.487 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0/O
                         net (fo=1, routed)           0.562     7.049    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0_n_18
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.173 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0/O
                         net (fo=1, routed)           0.428     7.602    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0_n_18
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_14__0/O
                         net (fo=5, routed)           0.512     8.238    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[97]_0[3]
    SLICE_X18Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.362 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4/O
                         net (fo=1, routed)           0.000     8.362    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4_n_18
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.763 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.772    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2_n_18
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[15]_i_3/CO[3]
                         net (fo=18, routed)          1.099     9.985    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/CO[0]
    SLICE_X21Y74         LUT3 (Prop_lut3_I1_O)        0.124    10.109 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_1/O
                         net (fo=2, routed)           0.507    10.616    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/select_ln231_reg_3500_reg[0]_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_209__0/O
                         net (fo=1, routed)           0.431    11.171    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0
    SLICE_X25Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.295 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_120/O
                         net (fo=1, routed)           0.570    11.865    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0[0]
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.124    11.989 f  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0/O
                         net (fo=2, routed)           0.469    12.458    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0_n_18
    SLICE_X19Y68         LUT5 (Prop_lut5_I1_O)        0.124    12.582 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_4_4_i_5__0/O
                         net (fo=175, routed)         1.557    14.140    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__6/A0
    SLICE_X20Y77         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.422    14.561 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__6/HIGH/O
                         net (fo=1, routed)           0.000    14.561    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__6/O1
    SLICE_X20Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    14.775 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__6/F7/O
                         net (fo=1, routed)           0.831    15.606    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0_reg[7]_1
    SLICE_X19Y67         LUT4 (Prop_lut4_I1_O)        0.297    15.903 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[7]_i_3__2/O
                         net (fo=1, routed)           0.574    16.477    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[7]_i_3__2_n_18
    SLICE_X18Y68         LUT6 (Prop_lut6_I1_O)        0.124    16.601 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[7]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    16.601    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/D[7]
    SLICE_X18Y68         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.480    12.672    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X18Y68         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[7]/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X18Y68         FDRE (Setup_fdre_C_D)        0.032    12.780    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -16.601    
  -------------------------------------------------------------------
                         slack                                 -3.821    

Slack (VIOLATED) :        -3.570ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.383ns  (logic 3.505ns (26.189%)  route 9.878ns (73.811%))
  Logic Levels:           18  (CARRY4=2 LUT1=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.650     2.958    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X10Y74         FDRE                                         r  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     3.476 f  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/Q
                         net (fo=6, routed)           0.833     4.309    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[87]_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I2_O)        0.124     4.433 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln374_3_reg_4735[0]_i_3/O
                         net (fo=6, routed)           0.317     4.749    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/trunc_ln78_2_reg_4631_reg[0]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.873 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[10]_i_5/O
                         net (fo=39, routed)          1.490     6.363    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[84]
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.487 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0/O
                         net (fo=1, routed)           0.562     7.049    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0_n_18
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.173 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0/O
                         net (fo=1, routed)           0.428     7.602    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0_n_18
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_14__0/O
                         net (fo=5, routed)           0.512     8.238    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[97]_0[3]
    SLICE_X18Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.362 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4/O
                         net (fo=1, routed)           0.000     8.362    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4_n_18
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.763 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.772    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2_n_18
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[15]_i_3/CO[3]
                         net (fo=18, routed)          1.099     9.985    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/CO[0]
    SLICE_X21Y74         LUT3 (Prop_lut3_I1_O)        0.124    10.109 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_1/O
                         net (fo=2, routed)           0.507    10.616    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/select_ln231_reg_3500_reg[0]_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_209__0/O
                         net (fo=1, routed)           0.431    11.171    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0
    SLICE_X25Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.295 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_120/O
                         net (fo=1, routed)           0.570    11.865    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0[0]
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.124    11.989 f  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0/O
                         net (fo=2, routed)           0.469    12.458    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0_n_18
    SLICE_X19Y68         LUT5 (Prop_lut5_I1_O)        0.124    12.582 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_4_4_i_5__0/O
                         net (fo=175, routed)         1.392    13.974    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_10_10/A0
    SLICE_X12Y71         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.363    14.337 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_10_10/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.337    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_10_10/OA
    SLICE_X12Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    14.551 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_10_10/F7.A/O
                         net (fo=1, routed)           0.000    14.551    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_10_10/O1
    SLICE_X12Y71         MUXF8 (Prop_muxf8_I1_O)      0.088    14.639 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_10_10/F8/O
                         net (fo=1, routed)           0.958    15.597    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_10_10_n_18
    SLICE_X18Y76         LUT6 (Prop_lut6_I5_O)        0.319    15.916 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_6__0/O
                         net (fo=1, routed)           0.301    16.217    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0_reg[10]_0
    SLICE_X21Y76         LUT6 (Prop_lut6_I4_O)        0.124    16.341 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[10]_i_2__0/O
                         net (fo=1, routed)           0.000    16.341    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/D[10]
    SLICE_X21Y76         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.474    12.666    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X21Y76         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]/C
                         clock pessimism              0.230    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X21Y76         FDRE (Setup_fdre_C_D)        0.029    12.771    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                 -3.570    

Slack (VIOLATED) :        -3.559ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.385ns  (logic 3.303ns (24.677%)  route 10.082ns (75.323%))
  Logic Levels:           18  (CARRY4=2 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.650     2.958    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X10Y74         FDRE                                         r  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     3.476 f  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/Q
                         net (fo=6, routed)           0.833     4.309    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[87]_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I2_O)        0.124     4.433 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln374_3_reg_4735[0]_i_3/O
                         net (fo=6, routed)           0.317     4.749    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/trunc_ln78_2_reg_4631_reg[0]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.873 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[10]_i_5/O
                         net (fo=39, routed)          1.490     6.363    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[84]
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.487 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0/O
                         net (fo=1, routed)           0.562     7.049    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0_n_18
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.173 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0/O
                         net (fo=1, routed)           0.428     7.602    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0_n_18
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_14__0/O
                         net (fo=5, routed)           0.512     8.238    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[97]_0[3]
    SLICE_X18Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.362 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4/O
                         net (fo=1, routed)           0.000     8.362    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4_n_18
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.763 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.772    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2_n_18
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[15]_i_3/CO[3]
                         net (fo=18, routed)          1.099     9.985    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/CO[0]
    SLICE_X21Y74         LUT3 (Prop_lut3_I1_O)        0.124    10.109 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_1/O
                         net (fo=2, routed)           0.507    10.616    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/select_ln231_reg_3500_reg[0]_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_209__0/O
                         net (fo=1, routed)           0.431    11.171    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0
    SLICE_X25Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.295 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_120/O
                         net (fo=1, routed)           0.570    11.865    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0[0]
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.124    11.989 f  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0/O
                         net (fo=2, routed)           0.493    12.483    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0_n_18
    SLICE_X15Y68         LUT5 (Prop_lut5_I1_O)        0.124    12.607 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_10__2/O
                         net (fo=100, routed)         1.542    14.148    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_1_1/A0
    SLICE_X16Y60         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.272 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.272    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_1_1/OD
    SLICE_X16Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    14.513 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.513    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_1_1/O0
    SLICE_X16Y60         MUXF8 (Prop_muxf8_I0_O)      0.098    14.611 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_1_1/F8/O
                         net (fo=1, routed)           0.585    15.197    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0_reg[1]_2
    SLICE_X17Y65         LUT4 (Prop_lut4_I3_O)        0.319    15.516 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[1]_i_3__2/O
                         net (fo=1, routed)           0.703    16.219    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[1]_i_3__2_n_18
    SLICE_X19Y64         LUT6 (Prop_lut6_I2_O)        0.124    16.343 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[1]_i_1__3/O
                         net (fo=1, routed)           0.000    16.343    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/D[1]
    SLICE_X19Y64         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.485    12.677    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X19Y64         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X19Y64         FDRE (Setup_fdre_C_D)        0.031    12.784    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -16.343    
  -------------------------------------------------------------------
                         slack                                 -3.559    

Slack (VIOLATED) :        -3.492ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.312ns  (logic 3.184ns (23.919%)  route 10.128ns (76.081%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.650     2.958    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X10Y74         FDRE                                         r  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     3.476 f  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/Q
                         net (fo=6, routed)           0.833     4.309    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[87]_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I2_O)        0.124     4.433 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln374_3_reg_4735[0]_i_3/O
                         net (fo=6, routed)           0.317     4.749    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/trunc_ln78_2_reg_4631_reg[0]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.873 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[10]_i_5/O
                         net (fo=39, routed)          1.490     6.363    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[84]
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.487 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0/O
                         net (fo=1, routed)           0.562     7.049    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0_n_18
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.173 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0/O
                         net (fo=1, routed)           0.428     7.602    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0_n_18
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_14__0/O
                         net (fo=5, routed)           0.512     8.238    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[97]_0[3]
    SLICE_X18Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.362 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4/O
                         net (fo=1, routed)           0.000     8.362    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4_n_18
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.763 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.772    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2_n_18
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[15]_i_3/CO[3]
                         net (fo=18, routed)          1.099     9.985    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/CO[0]
    SLICE_X21Y74         LUT3 (Prop_lut3_I1_O)        0.124    10.109 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_1/O
                         net (fo=2, routed)           0.507    10.616    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/select_ln231_reg_3500_reg[0]_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_209__0/O
                         net (fo=1, routed)           0.431    11.171    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0
    SLICE_X25Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.295 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_120/O
                         net (fo=1, routed)           0.570    11.865    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0[0]
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.124    11.989 f  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0/O
                         net (fo=2, routed)           0.469    12.458    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0_n_18
    SLICE_X19Y68         LUT5 (Prop_lut5_I1_O)        0.124    12.582 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_4_4_i_5__0/O
                         net (fo=175, routed)         1.468    14.050    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__7/A0
    SLICE_X16Y75         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.174 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__7/LOW/O
                         net (fo=1, routed)           0.000    14.174    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__7/O0
    SLICE_X16Y75         MUXF7 (Prop_muxf7_I0_O)      0.241    14.415 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__7/F7/O
                         net (fo=1, routed)           0.618    15.032    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0_reg[8]_4
    SLICE_X17Y70         LUT4 (Prop_lut4_I1_O)        0.298    15.330 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[8]_i_3__2/O
                         net (fo=1, routed)           0.815    16.146    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[8]_i_3__2_n_18
    SLICE_X18Y69         LUT6 (Prop_lut6_I1_O)        0.124    16.270 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[8]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    16.270    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/D[8]
    SLICE_X18Y69         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.479    12.671    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X18Y69         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]/C
                         clock pessimism              0.230    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X18Y69         FDRE (Setup_fdre_C_D)        0.031    12.778    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -16.270    
  -------------------------------------------------------------------
                         slack                                 -3.492    

Slack (VIOLATED) :        -3.492ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.309ns  (logic 3.184ns (23.925%)  route 10.125ns (76.075%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.650     2.958    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X10Y74         FDRE                                         r  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     3.476 f  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/Q
                         net (fo=6, routed)           0.833     4.309    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[87]_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I2_O)        0.124     4.433 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln374_3_reg_4735[0]_i_3/O
                         net (fo=6, routed)           0.317     4.749    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/trunc_ln78_2_reg_4631_reg[0]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.873 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[10]_i_5/O
                         net (fo=39, routed)          1.490     6.363    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[84]
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.487 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0/O
                         net (fo=1, routed)           0.562     7.049    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0_n_18
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.173 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0/O
                         net (fo=1, routed)           0.428     7.602    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0_n_18
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_14__0/O
                         net (fo=5, routed)           0.512     8.238    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[97]_0[3]
    SLICE_X18Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.362 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4/O
                         net (fo=1, routed)           0.000     8.362    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4_n_18
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.763 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.772    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2_n_18
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[15]_i_3/CO[3]
                         net (fo=18, routed)          1.099     9.985    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/CO[0]
    SLICE_X21Y74         LUT3 (Prop_lut3_I1_O)        0.124    10.109 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_1/O
                         net (fo=2, routed)           0.507    10.616    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/select_ln231_reg_3500_reg[0]_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_209__0/O
                         net (fo=1, routed)           0.431    11.171    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0
    SLICE_X25Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.295 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_120/O
                         net (fo=1, routed)           0.570    11.865    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0[0]
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.124    11.989 f  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0/O
                         net (fo=2, routed)           0.469    12.458    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0_n_18
    SLICE_X19Y68         LUT5 (Prop_lut5_I1_O)        0.124    12.582 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_4_4_i_5__0/O
                         net (fo=175, routed)         1.513    14.095    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__3/A0
    SLICE_X24Y66         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.219 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__3/LOW/O
                         net (fo=1, routed)           0.000    14.219    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__3/O0
    SLICE_X24Y66         MUXF7 (Prop_muxf7_I0_O)      0.241    14.460 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__3/F7/O
                         net (fo=1, routed)           0.748    15.208    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0_reg[4]_1
    SLICE_X17Y70         LUT4 (Prop_lut4_I1_O)        0.298    15.506 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[4]_i_3__2/O
                         net (fo=1, routed)           0.637    16.143    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[4]_i_3__2_n_18
    SLICE_X19Y71         LUT6 (Prop_lut6_I1_O)        0.124    16.267 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[4]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    16.267    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/D[4]
    SLICE_X19Y71         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.478    12.670    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X19Y71         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[4]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X19Y71         FDRE (Setup_fdre_C_D)        0.029    12.775    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -16.267    
  -------------------------------------------------------------------
                         slack                                 -3.492    

Slack (VIOLATED) :        -3.460ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.281ns  (logic 3.303ns (24.870%)  route 9.978ns (75.130%))
  Logic Levels:           18  (CARRY4=2 LUT1=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.650     2.958    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X10Y74         FDRE                                         r  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     3.476 f  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/Q
                         net (fo=6, routed)           0.833     4.309    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[87]_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I2_O)        0.124     4.433 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln374_3_reg_4735[0]_i_3/O
                         net (fo=6, routed)           0.317     4.749    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/trunc_ln78_2_reg_4631_reg[0]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.873 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[10]_i_5/O
                         net (fo=39, routed)          1.490     6.363    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[84]
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.487 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0/O
                         net (fo=1, routed)           0.562     7.049    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0_n_18
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.173 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0/O
                         net (fo=1, routed)           0.428     7.602    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0_n_18
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_14__0/O
                         net (fo=5, routed)           0.512     8.238    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[97]_0[3]
    SLICE_X18Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.362 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4/O
                         net (fo=1, routed)           0.000     8.362    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4_n_18
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.763 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.772    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2_n_18
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[15]_i_3/CO[3]
                         net (fo=18, routed)          1.099     9.985    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/CO[0]
    SLICE_X21Y74         LUT3 (Prop_lut3_I1_O)        0.124    10.109 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_1/O
                         net (fo=2, routed)           0.507    10.616    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/select_ln231_reg_3500_reg[0]_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_209__0/O
                         net (fo=1, routed)           0.431    11.171    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0
    SLICE_X25Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.295 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_120/O
                         net (fo=1, routed)           0.570    11.865    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0[0]
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.124    11.989 f  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0/O
                         net (fo=2, routed)           0.469    12.458    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0_n_18
    SLICE_X19Y68         LUT5 (Prop_lut5_I1_O)        0.124    12.582 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_4_4_i_5__0/O
                         net (fo=175, routed)         1.526    14.108    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_5_5/A0
    SLICE_X24Y68         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.232 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.232    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_5_5/OD
    SLICE_X24Y68         MUXF7 (Prop_muxf7_I0_O)      0.241    14.473 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.473    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_5_5/O0
    SLICE_X24Y68         MUXF8 (Prop_muxf8_I0_O)      0.098    14.571 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           0.778    15.350    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_5_5_n_18
    SLICE_X22Y68         LUT6 (Prop_lut6_I0_O)        0.319    15.669 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4__2/O
                         net (fo=1, routed)           0.447    16.115    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0_reg[5]_6
    SLICE_X19Y68         LUT6 (Prop_lut6_I4_O)        0.124    16.239 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[5]_i_1__2/O
                         net (fo=1, routed)           0.000    16.239    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/D[5]
    SLICE_X19Y68         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.480    12.672    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X19Y68         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[5]/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X19Y68         FDRE (Setup_fdre_C_D)        0.031    12.779    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -16.239    
  -------------------------------------------------------------------
                         slack                                 -3.460    

Slack (VIOLATED) :        -3.457ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.280ns  (logic 3.303ns (24.872%)  route 9.977ns (75.128%))
  Logic Levels:           18  (CARRY4=2 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.650     2.958    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X10Y74         FDRE                                         r  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     3.476 f  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/Q
                         net (fo=6, routed)           0.833     4.309    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[87]_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I2_O)        0.124     4.433 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln374_3_reg_4735[0]_i_3/O
                         net (fo=6, routed)           0.317     4.749    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/trunc_ln78_2_reg_4631_reg[0]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.873 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[10]_i_5/O
                         net (fo=39, routed)          1.490     6.363    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[84]
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.487 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0/O
                         net (fo=1, routed)           0.562     7.049    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0_n_18
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.173 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0/O
                         net (fo=1, routed)           0.428     7.602    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0_n_18
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_14__0/O
                         net (fo=5, routed)           0.512     8.238    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[97]_0[3]
    SLICE_X18Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.362 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4/O
                         net (fo=1, routed)           0.000     8.362    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4_n_18
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.763 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.772    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2_n_18
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[15]_i_3/CO[3]
                         net (fo=18, routed)          1.099     9.985    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/CO[0]
    SLICE_X21Y74         LUT3 (Prop_lut3_I1_O)        0.124    10.109 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_1/O
                         net (fo=2, routed)           0.507    10.616    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/select_ln231_reg_3500_reg[0]_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_209__0/O
                         net (fo=1, routed)           0.431    11.171    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0
    SLICE_X25Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.295 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_120/O
                         net (fo=1, routed)           0.570    11.865    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0[0]
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.124    11.989 f  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0/O
                         net (fo=2, routed)           0.493    12.483    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0_n_18
    SLICE_X15Y68         LUT5 (Prop_lut5_I1_O)        0.124    12.607 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_10__2/O
                         net (fo=100, routed)         1.707    14.314    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_3_3/A0
    SLICE_X16Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.438 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.438    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_3_3/OD
    SLICE_X16Y58         MUXF7 (Prop_muxf7_I0_O)      0.241    14.679 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_3_3/F7.B/O
                         net (fo=1, routed)           0.000    14.679    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_3_3/O0
    SLICE_X16Y58         MUXF8 (Prop_muxf8_I0_O)      0.098    14.777 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_3_3/F8/O
                         net (fo=1, routed)           0.616    15.393    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0_reg[3]_4
    SLICE_X15Y65         LUT4 (Prop_lut4_I3_O)        0.319    15.712 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[3]_i_3__2/O
                         net (fo=1, routed)           0.402    16.114    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[3]_i_3__2_n_18
    SLICE_X15Y66         LUT6 (Prop_lut6_I2_O)        0.124    16.238 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[3]_i_1__2/O
                         net (fo=1, routed)           0.000    16.238    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/D[3]
    SLICE_X15Y66         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.484    12.676    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X15Y66         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[3]/C
                         clock pessimism              0.230    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X15Y66         FDRE (Setup_fdre_C_D)        0.029    12.781    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 -3.457    

Slack (VIOLATED) :        -3.420ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.246ns  (logic 3.430ns (25.895%)  route 9.816ns (74.105%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.650     2.958    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X10Y74         FDRE                                         r  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     3.476 f  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/Q
                         net (fo=6, routed)           0.833     4.309    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[87]_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I2_O)        0.124     4.433 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln374_3_reg_4735[0]_i_3/O
                         net (fo=6, routed)           0.317     4.749    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/trunc_ln78_2_reg_4631_reg[0]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.873 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[10]_i_5/O
                         net (fo=39, routed)          1.490     6.363    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[84]
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.487 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0/O
                         net (fo=1, routed)           0.562     7.049    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0_n_18
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.173 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0/O
                         net (fo=1, routed)           0.428     7.602    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0_n_18
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_14__0/O
                         net (fo=5, routed)           0.512     8.238    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[97]_0[3]
    SLICE_X18Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.362 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4/O
                         net (fo=1, routed)           0.000     8.362    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4_n_18
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.763 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.772    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2_n_18
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[15]_i_3/CO[3]
                         net (fo=18, routed)          1.099     9.985    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/CO[0]
    SLICE_X21Y74         LUT3 (Prop_lut3_I1_O)        0.124    10.109 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_1/O
                         net (fo=2, routed)           0.507    10.616    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/select_ln231_reg_3500_reg[0]_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_209__0/O
                         net (fo=1, routed)           0.431    11.171    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0
    SLICE_X25Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.295 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_120/O
                         net (fo=1, routed)           0.570    11.865    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0[0]
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.124    11.989 f  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0/O
                         net (fo=2, routed)           0.493    12.483    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0_n_18
    SLICE_X15Y68         LUT5 (Prop_lut5_I1_O)        0.124    12.607 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_10__2/O
                         net (fo=100, routed)         1.331    13.937    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__1/A0
    SLICE_X16Y61         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.364    14.301 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__1/HIGH/O
                         net (fo=1, routed)           0.000    14.301    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__1/O1
    SLICE_X16Y61         MUXF7 (Prop_muxf7_I1_O)      0.247    14.548 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__1/F7/O
                         net (fo=1, routed)           0.656    15.205    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0_reg[2]_1
    SLICE_X14Y64         LUT4 (Prop_lut4_I1_O)        0.298    15.503 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[2]_i_3__2/O
                         net (fo=1, routed)           0.577    16.080    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[2]_i_3__2_n_18
    SLICE_X17Y64         LUT6 (Prop_lut6_I2_O)        0.124    16.204 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[2]_i_1__2/O
                         net (fo=1, routed)           0.000    16.204    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/D[2]
    SLICE_X17Y64         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.485    12.677    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X17Y64         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[2]/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X17Y64         FDRE (Setup_fdre_C_D)        0.031    12.784    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -16.204    
  -------------------------------------------------------------------
                         slack                                 -3.420    

Slack (VIOLATED) :        -3.347ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.171ns  (logic 3.631ns (27.571%)  route 9.540ns (72.429%))
  Logic Levels:           18  (CARRY4=2 LUT1=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.650     2.958    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X10Y74         FDRE                                         r  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     3.476 f  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/Q
                         net (fo=6, routed)           0.833     4.309    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[87]_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I2_O)        0.124     4.433 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln374_3_reg_4735[0]_i_3/O
                         net (fo=6, routed)           0.317     4.749    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/trunc_ln78_2_reg_4631_reg[0]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.873 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[10]_i_5/O
                         net (fo=39, routed)          1.490     6.363    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[84]
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.487 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0/O
                         net (fo=1, routed)           0.562     7.049    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0_n_18
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.173 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0/O
                         net (fo=1, routed)           0.428     7.602    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0_n_18
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_14__0/O
                         net (fo=5, routed)           0.512     8.238    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[97]_0[3]
    SLICE_X18Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.362 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4/O
                         net (fo=1, routed)           0.000     8.362    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4_n_18
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.763 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.772    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2_n_18
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[15]_i_3/CO[3]
                         net (fo=18, routed)          1.099     9.985    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/CO[0]
    SLICE_X21Y74         LUT3 (Prop_lut3_I1_O)        0.124    10.109 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_1/O
                         net (fo=2, routed)           0.507    10.616    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/select_ln231_reg_3500_reg[0]_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_209__0/O
                         net (fo=1, routed)           0.431    11.171    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0
    SLICE_X25Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.295 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_120/O
                         net (fo=1, routed)           0.570    11.865    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0[0]
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.124    11.989 f  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0/O
                         net (fo=2, routed)           0.493    12.483    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0_n_18
    SLICE_X15Y68         LUT5 (Prop_lut5_I1_O)        0.124    12.607 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_10__2/O
                         net (fo=100, routed)         1.278    13.884    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_0_0/A0
    SLICE_X10Y68         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.446    14.331 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.331    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_0_0/OC
    SLICE_X10Y68         MUXF7 (Prop_muxf7_I1_O)      0.247    14.578 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.578    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_0_0/O0
    SLICE_X10Y68         MUXF8 (Prop_muxf8_I0_O)      0.098    14.676 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_0_0/F8/O
                         net (fo=1, routed)           0.856    15.532    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_0_0_n_18
    SLICE_X17Y64         LUT6 (Prop_lut6_I0_O)        0.319    15.851 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_4__2/O
                         net (fo=1, routed)           0.154    16.005    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0_reg[0]_4
    SLICE_X17Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.129 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[0]_i_1__3/O
                         net (fo=1, routed)           0.000    16.129    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/D[0]
    SLICE_X17Y64         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.485    12.677    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X17Y64         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[0]/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X17Y64         FDRE (Setup_fdre_C_D)        0.029    12.782    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                 -3.347    

Slack (VIOLATED) :        -3.343ns  (required time - arrival time)
  Source:                 zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.164ns  (logic 3.303ns (25.092%)  route 9.861ns (74.908%))
  Logic Levels:           18  (CARRY4=2 LUT1=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.650     2.958    zybo_design_i/toplevel_0/inst/ap_clk
    SLICE_X10Y74         FDRE                                         r  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     3.476 f  zybo_design_i/toplevel_0/inst/trunc_ln70_2_reg_4610_reg[0]/Q
                         net (fo=6, routed)           0.833     4.309    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[87]_0
    SLICE_X11Y73         LUT5 (Prop_lut5_I2_O)        0.124     4.433 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/or_ln374_3_reg_4735[0]_i_3/O
                         net (fo=6, routed)           0.317     4.749    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/trunc_ln78_2_reg_4631_reg[0]
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.873 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[10]_i_5/O
                         net (fo=39, routed)          1.490     6.363    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[84]
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.487 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0/O
                         net (fo=1, routed)           0.562     7.049    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_19__0_n_18
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.173 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0/O
                         net (fo=1, routed)           0.428     7.602    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_17__0_n_18
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.726 f  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm[40]_i_14__0/O
                         net (fo=5, routed)           0.512     8.238    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_CS_fsm_reg[97]_0[3]
    SLICE_X18Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.362 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4/O
                         net (fo=1, routed)           0.000     8.362    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[11]_i_4_n_18
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.763 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.772    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[11]_i_2_n_18
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[15]_i_3/CO[3]
                         net (fo=18, routed)          1.099     9.985    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/CO[0]
    SLICE_X21Y74         LUT3 (Prop_lut3_I1_O)        0.124    10.109 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_1/O
                         net (fo=2, routed)           0.507    10.616    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/select_ln231_reg_3500_reg[0]_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_209__0/O
                         net (fo=1, routed)           0.431    11.171    zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0
    SLICE_X25Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.295 r  zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_120/O
                         net (fo=1, routed)           0.570    11.865    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0[0]
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.124    11.989 f  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0/O
                         net (fo=2, routed)           0.469    12.458    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_51__0_n_18
    SLICE_X19Y68         LUT5 (Prop_lut5_I1_O)        0.124    12.582 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_4_4_i_5__0/O
                         net (fo=175, routed)         1.363    13.945    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_512_767_6_6/A0
    SLICE_X24Y71         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.069 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_512_767_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.069    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_512_767_6_6/OD
    SLICE_X24Y71         MUXF7 (Prop_muxf7_I0_O)      0.241    14.310 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_512_767_6_6/F7.B/O
                         net (fo=1, routed)           0.000    14.310    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_512_767_6_6/O0
    SLICE_X24Y71         MUXF8 (Prop_muxf8_I0_O)      0.098    14.408 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_512_767_6_6/F8/O
                         net (fo=1, routed)           0.696    15.104    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_512_767_6_6_n_18
    SLICE_X21Y69         LUT6 (Prop_lut6_I4_O)        0.319    15.423 r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_4__2_comp_1/O
                         net (fo=1, routed)           0.574    15.998    zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0_reg[6]_2
    SLICE_X21Y68         LUT6 (Prop_lut6_I3_O)        0.124    16.122 r  zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[6]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    16.122    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/D[6]
    SLICE_X21Y68         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.479    12.671    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk
    SLICE_X21Y68         FDRE                                         r  zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[6]/C
                         clock pessimism              0.230    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X21Y68         FDRE (Setup_fdre_C_D)        0.032    12.779    zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                 -3.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.149    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.149    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.149    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.149    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.149    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.149    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.149    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y1          RAMS32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y1          RAMS32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X30Y1          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.118    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.149    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X30Y1          RAMS32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y1          RAMS32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X30Y1          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.118    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.861%)  route 0.148ns (51.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.148     1.193    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.158    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.861%)  route 0.148ns (51.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.148     1.193    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.832     1.202    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y1          RAMD32                                       r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.284     0.918    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.158    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y17     zybo_design_i/toplevel_0/inst/grid_info_U/toplevel_grid_info_ram_U/ram_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y17     zybo_design_i/toplevel_0/inst/grid_info_U/toplevel_grid_info_ram_U/ram_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7      zybo_design_i/toplevel_0/inst/grid_info_U/toplevel_grid_info_ram_U/ram_reg_0_29/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7      zybo_design_i/toplevel_0/inst/grid_info_U/toplevel_grid_info_ram_U/ram_reg_0_29/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8      zybo_design_i/toplevel_0/inst/grid_info_U/toplevel_grid_info_ram_U/ram_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8      zybo_design_i/toplevel_0/inst/grid_info_U/toplevel_grid_info_ram_U/ram_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y16     zybo_design_i/toplevel_0/inst/grid_info_U/toplevel_grid_info_ram_U/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y16     zybo_design_i/toplevel_0/inst/grid_info_U/toplevel_grid_info_ram_U/ram_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9      zybo_design_i/toplevel_0/inst/grid_info_U/toplevel_grid_info_ram_U/ram_reg_0_13/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X20Y71     zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X20Y71     zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_5_5/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X20Y71     zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X20Y71     zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X20Y70     zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_512_767_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X20Y70     zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_512_767_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X24Y65     zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X24Y65     zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X24Y65     zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X24Y65     zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X16Y61     zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X16Y61     zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__1/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y92     zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y91     zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y98     zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y97     zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y96     zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y95     zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y74     zybo_design_i/hdmi/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X0Y73     zybo_design_i/hdmi/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.000       0.334      BUFIO_X0Y5       zybo_design_i/hdmi/axi_dynclk_0/U0/BUFIO_inst/I
Min Period  n/a     BUFR/I              n/a            1.666         2.000       0.334      BUFR_X0Y5        zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        0.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 0.606ns (7.304%)  route 7.691ns (92.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 15.457 - 10.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.890     6.046    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     6.502 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=398, routed)         3.457     9.959    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X38Y84         LUT3 (Prop_lut3_I0_O)        0.150    10.109 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0/O
                         net (fo=32, routed)          4.235    14.343    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X22Y59         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.827    15.457    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X22Y59         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]/C
                         clock pessimism              0.564    16.021    
                         clock uncertainty           -0.066    15.955    
    SLICE_X22Y59         FDRE (Setup_fdre_C_R)       -0.633    15.322    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -14.343    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 0.606ns (7.304%)  route 7.691ns (92.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 15.457 - 10.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.890     6.046    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     6.502 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=398, routed)         3.457     9.959    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X38Y84         LUT3 (Prop_lut3_I0_O)        0.150    10.109 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0/O
                         net (fo=32, routed)          4.235    14.343    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X22Y59         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.827    15.457    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X22Y59         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]/C
                         clock pessimism              0.564    16.021    
                         clock uncertainty           -0.066    15.955    
    SLICE_X22Y59         FDRE (Setup_fdre_C_R)       -0.633    15.322    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -14.343    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 0.606ns (7.760%)  route 7.203ns (92.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 15.459 - 10.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.890     6.046    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     6.502 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=398, routed)         3.457     9.959    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X38Y84         LUT3 (Prop_lut3_I0_O)        0.150    10.109 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0/O
                         net (fo=32, routed)          3.746    13.855    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X22Y54         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.829    15.459    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X22Y54         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]/C
                         clock pessimism              0.564    16.023    
                         clock uncertainty           -0.066    15.957    
    SLICE_X22Y54         FDRE (Setup_fdre_C_R)       -0.633    15.324    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -13.855    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 0.606ns (7.950%)  route 7.016ns (92.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.890     6.046    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     6.502 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=398, routed)         3.457     9.959    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X38Y84         LUT3 (Prop_lut3_I0_O)        0.150    10.109 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0/O
                         net (fo=32, routed)          3.560    13.668    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X37Y58         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.761    15.391    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X37Y58         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]/C
                         clock pessimism              0.550    15.941    
                         clock uncertainty           -0.066    15.875    
    SLICE_X37Y58         FDRE (Setup_fdre_C_R)       -0.633    15.242    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 0.634ns (8.272%)  route 7.031ns (91.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 15.457 - 10.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.820     5.976    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X42Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     6.494 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.263     8.757    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.116     8.873 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1065, routed)        4.768    13.641    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X23Y59         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.827    15.457    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X23Y59         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]/C
                         clock pessimism              0.550    16.007    
                         clock uncertainty           -0.066    15.941    
    SLICE_X23Y59         FDRE (Setup_fdre_C_R)       -0.633    15.308    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 1.154ns (15.746%)  route 6.175ns (84.254%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 15.378 - 10.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.820     5.976    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X42Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     6.494 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.263     8.757    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.881 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         1.271    10.152    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X42Y81         LUT2 (Prop_lut2_I0_O)        0.153    10.305 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          1.436    11.740    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.359    12.099 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.206    13.305    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.748    15.378    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.550    15.928    
                         clock uncertainty           -0.066    15.862    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.732    15.130    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 1.154ns (15.746%)  route 6.175ns (84.254%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 15.378 - 10.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.820     5.976    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X42Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     6.494 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.263     8.757    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.881 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         1.271    10.152    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X42Y81         LUT2 (Prop_lut2_I0_O)        0.153    10.305 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          1.436    11.740    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.359    12.099 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.206    13.305    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.748    15.378    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.550    15.928    
                         clock uncertainty           -0.066    15.862    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.732    15.130    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 1.154ns (15.746%)  route 6.175ns (84.254%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 15.378 - 10.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.820     5.976    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X42Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     6.494 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.263     8.757    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.881 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         1.271    10.152    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X42Y81         LUT2 (Prop_lut2_I0_O)        0.153    10.305 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          1.436    11.740    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.359    12.099 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.206    13.305    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.748    15.378    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.550    15.928    
                         clock uncertainty           -0.066    15.862    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.732    15.130    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 1.154ns (15.746%)  route 6.175ns (84.254%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 15.378 - 10.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.820     5.976    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X42Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     6.494 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.263     8.757    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.881 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         1.271    10.152    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X42Y81         LUT2 (Prop_lut2_I0_O)        0.153    10.305 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          1.436    11.740    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.359    12.099 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.206    13.305    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.748    15.378    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y72         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.550    15.928    
                         clock uncertainty           -0.066    15.862    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.732    15.130    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 1.154ns (15.852%)  route 6.126ns (84.148%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.666     2.974    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.125    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.156 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.820     5.976    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X42Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     6.494 f  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          2.263     8.757    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X38Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.881 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=149, routed)         1.271    10.152    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X42Y81         LUT2 (Prop_lut2_I0_O)        0.153    10.305 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=25, routed)          1.436    11.740    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.359    12.099 r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.157    13.256    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X38Y73         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.477    12.669    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.752 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.712    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    14.630 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.747    15.377    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y73         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.550    15.927    
                         clock uncertainty           -0.066    15.861    
    SLICE_X38Y73         FDRE (Setup_fdre_C_R)       -0.732    15.129    zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -13.256    
  -------------------------------------------------------------------
                         slack                                  1.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][24]/C
                            (rising edge-triggered cell FDSE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][24]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.281     1.849    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y80         FDSE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDSE (Prop_fdse_C_Q)         0.141     1.990 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][24]/Q
                         net (fo=1, routed)           0.054     2.044    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[232]
    SLICE_X30Y80         LUT3 (Prop_lut3_I2_O)        0.045     2.089 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg[49][24]_i_1/O
                         net (fo=1, routed)           0.000     2.089    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/p_0_in[24]
    SLICE_X30Y80         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.317     2.384    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X30Y80         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][24]/C
                         clock pessimism             -0.522     1.862    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.121     1.983    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][24]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.279     1.847    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X31Y71         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25]/Q
                         net (fo=1, routed)           0.056     2.044    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]_4[25]
    SLICE_X30Y71         LUT5 (Prop_lut5_I4_O)        0.045     2.089 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1/O
                         net (fo=1, routed)           0.000     2.089    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.315     2.382    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X30Y71         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]/C
                         clock pessimism             -0.522     1.860    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.120     1.980    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][26]/C
                            (rising edge-triggered cell FDSE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.277     1.845    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X29Y76         FDSE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDSE (Prop_fdse_C_Q)         0.141     1.986 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][26]/Q
                         net (fo=2, routed)           0.066     2.052    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[78]
    SLICE_X28Y76         LUT3 (Prop_lut3_I2_O)        0.045     2.097 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][26]_i_1/O
                         net (fo=1, routed)           0.000     2.097    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26]_0
    SLICE_X28Y76         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.312     2.379    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X28Y76         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26]/C
                         clock pessimism             -0.521     1.858    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.121     1.979    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][26]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.288     1.856    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y92         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.997 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     2.052    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X31Y92         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.326     2.393    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y92         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.537     1.856    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.076     1.932    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][38]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.288     1.856    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X23Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_fdre_C_Q)         0.141     1.997 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/Q
                         net (fo=1, routed)           0.056     2.052    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[38]
    SLICE_X23Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.325     2.392    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X23Y60         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][38]/C
                         clock pessimism             -0.536     1.856    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.076     1.932    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][38]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.280     1.848    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y79         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5]/Q
                         net (fo=2, routed)           0.068     2.057    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[138]
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.102 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][5]_i_1/O
                         net (fo=1, routed)           0.000     2.102    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]_0
    SLICE_X30Y79         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.316     2.383    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X30Y79         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]/C
                         clock pessimism             -0.522     1.861    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.120     1.981    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.288     1.856    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y92         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.997 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     2.052    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][1]
    SLICE_X35Y92         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.324     2.391    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y92         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.535     1.856    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.075     1.931    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.289     1.857    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y95         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     2.053    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X35Y95         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.325     2.392    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X35Y95         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.535     1.857    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.075     1.932    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.288     1.856    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y92         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.997 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     2.052    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X31Y92         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.326     2.393    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y92         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.537     1.856    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.075     1.931    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.544     0.885    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.298    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.568 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.290     1.858    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y94         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.141     1.999 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.054    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X25Y94         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.811     1.181    zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.636    zybo_design_i/hdmi/axi_dynclk_0/U0/I
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2772, routed)        0.327     2.394    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y94         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.536     1.858    
    SLICE_X25Y94         FDRE (Hold_fdre_C_D)         0.075     1.933    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dynclk_0_PXL_CLK_O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { zybo_design_i/hdmi/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y19  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y92  zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y91  zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y98  zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y97  zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y96  zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y95  zybo_design_i/hdmi/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X0Y74  zybo_design_i/hdmi/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X34Y74  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X34Y74  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y55  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y55  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X34Y74  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X34Y74  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y64  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y55  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y55  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y64  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y74  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y74  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y74  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y74  zybo_design_i/hdmi/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y64  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y64  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y55  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y55  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y55  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y55  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.957ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.987ns  (logic 0.456ns (22.952%)  route 1.531ns (77.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           1.531     1.987    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X8Y88          FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)       -0.056     9.944    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             8.088ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.690ns  (logic 0.419ns (24.790%)  route 1.271ns (75.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/C
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_reg/Q
                         net (fo=2, routed)           1.271     1.690    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[33]
    SLICE_X4Y71          FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)       -0.222     9.778    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][33]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.690    
  -------------------------------------------------------------------
                         slack                                  8.088    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.800ns  (logic 0.456ns (25.331%)  route 1.344ns (74.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/Q
                         net (fo=1, routed)           1.344     1.800    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[26]
    SLICE_X19Y73         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y73         FDRE (Setup_fdre_C_D)       -0.105     9.895    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.800    
  -------------------------------------------------------------------
                         slack                                  8.095    

Slack (MET) :             8.345ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.427ns  (logic 0.478ns (33.498%)  route 0.949ns (66.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95                                      0.000     0.000 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.949     1.427    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X32Y98         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)       -0.228     9.772    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                  8.345    

Slack (MET) :             8.374ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.555ns  (logic 0.456ns (29.323%)  route 1.099ns (70.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y65                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[13]/C
    SLICE_X22Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[13]/Q
                         net (fo=1, routed)           1.099     1.555    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[13]
    SLICE_X9Y62          FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y62          FDRE (Setup_fdre_C_D)       -0.071     9.929    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][13]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -1.555    
  -------------------------------------------------------------------
                         slack                                  8.374    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.474ns  (logic 0.456ns (30.935%)  route 1.018ns (69.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           1.018     1.474    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X25Y71         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y71         FDRE (Setup_fdre_C_D)       -0.093     9.907    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                  8.433    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.469ns  (logic 0.456ns (31.047%)  route 1.013ns (68.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/Q
                         net (fo=1, routed)           1.013     1.469    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[28]
    SLICE_X14Y57         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y57         FDRE (Setup_fdre_C_D)       -0.095     9.905    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.453ns  (logic 0.456ns (31.392%)  route 0.997ns (68.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y86                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/C
    SLICE_X23Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[4]/Q
                         net (fo=1, routed)           0.997     1.453    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[32]
    SLICE_X7Y87          FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y87          FDRE (Setup_fdre_C_D)       -0.095     9.905    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][32]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.405ns  (logic 0.456ns (32.463%)  route 0.949ns (67.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           0.949     1.405    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X33Y71         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y71         FDRE (Setup_fdre_C_D)       -0.095     9.905    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                  8.500    

Slack (MET) :             8.569ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.336ns  (logic 0.456ns (34.127%)  route 0.880ns (65.873%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/Q
                         net (fo=1, routed)           0.880     1.336    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[14]
    SLICE_X9Y57          FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)       -0.095     9.905    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][14]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.336    
  -------------------------------------------------------------------
                         slack                                  8.569    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        7.880ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.880ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.015ns  (logic 0.456ns (22.632%)  route 1.559ns (77.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/C
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/Q
                         net (fo=1, routed)           1.559     2.015    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[31]
    SLICE_X27Y51         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y51         FDRE (Setup_fdre_C_D)       -0.105     9.895    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  7.880    

Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.930ns  (logic 0.456ns (23.627%)  route 1.474ns (76.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/Q
                         net (fo=1, routed)           1.474     1.930    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[44]
    SLICE_X27Y59         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)       -0.105     9.895    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.930    
  -------------------------------------------------------------------
                         slack                                  7.965    

Slack (MET) :             8.021ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.874ns  (logic 0.456ns (24.338%)  route 1.418ns (75.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/Q
                         net (fo=1, routed)           1.418     1.874    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[1]
    SLICE_X29Y67         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)       -0.105     9.895    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                  8.021    

Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.648ns  (logic 0.419ns (25.427%)  route 1.229ns (74.573%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91                                      0.000     0.000 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           1.229     1.648    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X25Y94         FDRE                                         r  zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y94         FDRE (Setup_fdre_C_D)       -0.280     9.720    zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  8.072    

Slack (MET) :             8.109ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.786ns  (logic 0.456ns (25.529%)  route 1.330ns (74.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[15]/C
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[15]/Q
                         net (fo=1, routed)           1.330     1.786    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[15]
    SLICE_X26Y52         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)       -0.105     9.895    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.786    
  -------------------------------------------------------------------
                         slack                                  8.109    

Slack (MET) :             8.128ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.771ns  (logic 0.456ns (25.750%)  route 1.315ns (74.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/Q
                         net (fo=1, routed)           1.315     1.771    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[3]
    SLICE_X23Y62         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y62         FDRE (Setup_fdre_C_D)       -0.101     9.899    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.899    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                  8.128    

Slack (MET) :             8.151ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.585ns  (logic 0.478ns (30.166%)  route 1.107ns (69.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62                                       0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           1.107     1.585    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[37]
    SLICE_X23Y62         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y62         FDRE (Setup_fdre_C_D)       -0.264     9.736    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                  8.151    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.568ns  (logic 0.478ns (30.487%)  route 1.090ns (69.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62                                       0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/Q
                         net (fo=1, routed)           1.090     1.568    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[43]
    SLICE_X22Y67         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y67         FDRE (Setup_fdre_C_D)       -0.270     9.730    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.737ns  (logic 0.456ns (26.258%)  route 1.281ns (73.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57                                      0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/Q
                         net (fo=1, routed)           1.281     1.737    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[8]
    SLICE_X26Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y61         FDRE (Setup_fdre_C_D)       -0.081     9.919    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -1.737    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.266ns  (required time - arrival time)
  Source:                 zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.653ns  (logic 0.456ns (27.587%)  route 1.197ns (72.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55                                       0.000     0.000 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/Q
                         net (fo=1, routed)           1.197     1.653    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[41]
    SLICE_X22Y61         FDRE                                         r  zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y61         FDRE (Setup_fdre_C_D)       -0.081     9.919    zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                  8.266    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.718ns (23.743%)  route 2.306ns (76.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.675     2.983    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.402 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.204     4.606    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y0          LUT3 (Prop_lut3_I2_O)        0.299     4.905 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.102     6.007    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X29Y2          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.500    12.692    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y2          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.266    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X29Y2          FDCE (Recov_fdce_C_CLR)     -0.405    12.399    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.718ns (23.743%)  route 2.306ns (76.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.675     2.983    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.402 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.204     4.606    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y0          LUT3 (Prop_lut3_I2_O)        0.299     4.905 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.102     6.007    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X29Y2          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.500    12.692    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y2          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.266    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X29Y2          FDCE (Recov_fdce_C_CLR)     -0.405    12.399    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.718ns (25.451%)  route 2.103ns (74.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.752     3.060    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y3          FDRE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.419     3.479 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.121     4.600    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X42Y1          LUT3 (Prop_lut3_I1_O)        0.299     4.899 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.982     5.881    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X32Y4          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.500    12.692    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y4          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X32Y4          FDCE (Recov_fdce_C_CLR)     -0.361    12.408    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.718ns (25.451%)  route 2.103ns (74.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.752     3.060    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y3          FDRE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.419     3.479 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.121     4.600    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X42Y1          LUT3 (Prop_lut3_I1_O)        0.299     4.899 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.982     5.881    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X32Y4          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.500    12.692    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y4          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X32Y4          FDCE (Recov_fdce_C_CLR)     -0.361    12.408    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.718ns (25.451%)  route 2.103ns (74.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.752     3.060    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y3          FDRE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.419     3.479 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.121     4.600    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X42Y1          LUT3 (Prop_lut3_I1_O)        0.299     4.899 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.982     5.881    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X32Y4          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.500    12.692    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y4          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X32Y4          FDCE (Recov_fdce_C_CLR)     -0.361    12.408    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.718ns (25.451%)  route 2.103ns (74.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.752     3.060    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y3          FDRE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.419     3.479 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.121     4.600    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X42Y1          LUT3 (Prop_lut3_I1_O)        0.299     4.899 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.982     5.881    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X32Y4          FDPE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.500    12.692    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y4          FDPE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X32Y4          FDPE (Recov_fdpe_C_PRE)     -0.361    12.408    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.718ns (25.451%)  route 2.103ns (74.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.752     3.060    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y3          FDRE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.419     3.479 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.121     4.600    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X42Y1          LUT3 (Prop_lut3_I1_O)        0.299     4.899 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.982     5.881    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X32Y4          FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.500    12.692    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y4          FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X32Y4          FDCE (Recov_fdce_C_CLR)     -0.361    12.408    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.718ns (24.877%)  route 2.168ns (75.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.675     2.983    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.402 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.204     4.606    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y0          LUT3 (Prop_lut3_I2_O)        0.299     4.905 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.965     5.869    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y1          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.500    12.692    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.266    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X31Y1          FDCE (Recov_fdce_C_CLR)     -0.405    12.399    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  6.530    

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.718ns (24.877%)  route 2.168ns (75.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.675     2.983    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.402 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.204     4.606    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y0          LUT3 (Prop_lut3_I2_O)        0.299     4.905 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.965     5.869    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y1          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.500    12.692    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.266    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X31Y1          FDCE (Recov_fdce_C_CLR)     -0.405    12.399    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  6.530    

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.718ns (24.877%)  route 2.168ns (75.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.675     2.983    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y0          FDPE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDPE (Prop_fdpe_C_Q)         0.419     3.402 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.204     4.606    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y0          LUT3 (Prop_lut3_I2_O)        0.299     4.905 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.965     5.869    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y1          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       1.500    12.692    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.266    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X31Y1          FDCE (Recov_fdce_C_CLR)     -0.405    12.399    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  6.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.408%)  route 0.478ns (69.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y2          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164     1.069 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.168     1.236    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X18Y2          LUT3 (Prop_lut3_I1_O)        0.045     1.281 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.311     1.592    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y1          FDCE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.829     1.199    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y1          FDCE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.408%)  route 0.478ns (69.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y2          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164     1.069 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.168     1.236    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X18Y2          LUT3 (Prop_lut3_I1_O)        0.045     1.281 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.311     1.592    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y1          FDPE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.829     1.199    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y1          FDPE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.070    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.408%)  route 0.478ns (69.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y2          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164     1.069 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.168     1.236    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X18Y2          LUT3 (Prop_lut3_I1_O)        0.045     1.281 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.311     1.592    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y1          FDPE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.829     1.199    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y1          FDPE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.070    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.408%)  route 0.478ns (69.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y2          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164     1.069 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.168     1.236    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X18Y2          LUT3 (Prop_lut3_I1_O)        0.045     1.281 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.311     1.592    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y1          FDPE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.829     1.199    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y1          FDPE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.070    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.408%)  route 0.478ns (69.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y2          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164     1.069 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.168     1.236    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X18Y2          LUT3 (Prop_lut3_I1_O)        0.045     1.281 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.311     1.592    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X22Y1          FDPE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.829     1.199    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X22Y1          FDPE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.070    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.408%)  route 0.478ns (69.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.564     0.905    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y2          FDRE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164     1.069 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.168     1.236    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X18Y2          LUT3 (Prop_lut3_I1_O)        0.045     1.281 f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.311     1.592    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X22Y1          FDPE                                         f  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.829     1.199    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X22Y1          FDPE                                         r  zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.070    zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.603%)  route 0.272ns (59.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.561     0.901    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y10         FDRE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.113    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.202     1.360    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y11         FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.829     1.199    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X18Y11         FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X18Y11         FDCE (Remov_fdce_C_CLR)     -0.092     0.826    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.603%)  route 0.272ns (59.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.561     0.901    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y10         FDRE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.113    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.202     1.360    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y11         FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.829     1.199    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X18Y11         FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.281     0.918    
    SLICE_X18Y11         FDCE (Remov_fdce_C_CLR)     -0.092     0.826    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.603%)  route 0.272ns (59.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.561     0.901    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y10         FDRE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.113    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.202     1.360    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X18Y11         FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.829     1.199    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y11         FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.918    
    SLICE_X18Y11         FDCE (Remov_fdce_C_CLR)     -0.092     0.826    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.603%)  route 0.272ns (59.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.561     0.901    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y10         FDRE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.071     1.113    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X18Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.202     1.360    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X18Y11         FDCE                                         f  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11016, routed)       0.829     1.199    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y11         FDCE                                         r  zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.918    
    SLICE_X18Y11         FDCE (Remov_fdce_C_CLR)     -0.092     0.826    zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.534    





