{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623081907868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623081907870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 13:05:07 2021 " "Processing started: Mon Jun 07 13:05:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623081907870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623081907870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off unidadeLogicaAritmetica_Hierarquia_Mux8x1 -c unidadeLogicaAritmetica_Hierarquia_Mux8x1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off unidadeLogicaAritmetica_Hierarquia_Mux8x1 -c unidadeLogicaAritmetica_Hierarquia_Mux8x1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623081907870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623081908758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623081908758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/projeto08/mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623081927273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623081927273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadelogicaaritmetica_hierarquia_mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadelogicaaritmetica_hierarquia_mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeLogicaAritmetica_Hierarquia_Mux8x1 " "Found entity 1: unidadeLogicaAritmetica_Hierarquia_Mux8x1" {  } { { "unidadeLogicaAritmetica_Hierarquia_Mux8x1.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/projeto08/unidadeLogicaAritmetica_Hierarquia_Mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623081927278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623081927278 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "mux1 mux8x1_4bits.v(5) " "Verilog HDL Declaration error at mux8x1_4bits.v(5): identifier \"mux1\" is already declared in the present scope" {  } { { "mux8x1_4bits.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/projeto08/mux8x1_4bits.v" 5 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1623081927281 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "mux1 mux8x1_4bits.v(6) " "Verilog HDL Declaration error at mux8x1_4bits.v(6): identifier \"mux1\" is already declared in the present scope" {  } { { "mux8x1_4bits.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/projeto08/mux8x1_4bits.v" 6 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1623081927281 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux8x1_4bits mux8x1_4bits.v(1) " "Ignored design unit \"mux8x1_4bits\" at mux8x1_4bits.v(1) due to previous errors" {  } { { "mux8x1_4bits.v" "" { Text "C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição por Fluxo de Dados/projeto08/mux8x1_4bits.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1623081927282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_4bits.v 0 0 " "Found 0 design units, including 0 entities, in source file mux8x1_4bits.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623081927282 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623081927419 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 07 13:05:27 2021 " "Processing ended: Mon Jun 07 13:05:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623081927419 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623081927419 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623081927419 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623081927419 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623081928127 ""}
