{
  "design": {
    "design_info": {
      "boundary_crc": "0xD840C3409276E4B0",
      "device": "xc7a35tcpg236-2L",
      "gen_directory": "../../../../Final_Project.gen/sources_1/bd/matrix_mult_bd",
      "name": "matrix_mult_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "c_addsub_0": "",
      "mult_gen_0": "",
      "mult_gen_1": "",
      "xlconstant_0": ""
    },
    "ports": {
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "matrix_mult_bd_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "a0": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "b0": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "a1": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "b1": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "c": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
              "{} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
              "bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 8",
              "}"
            ],
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "matrix_mult_bd_c_addsub_0_0",
        "xci_path": "ip\\matrix_mult_bd_c_addsub_0_0\\matrix_mult_bd_c_addsub_0_0.xci",
        "inst_hier_path": "c_addsub_0",
        "parameters": {
          "A_Type": {
            "value": "Unsigned"
          },
          "A_Width": {
            "value": "8"
          },
          "B_Type": {
            "value": "Unsigned"
          },
          "B_Value": {
            "value": "00000000"
          },
          "B_Width": {
            "value": "8"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "8"
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "matrix_mult_bd_mult_gen_0_0",
        "xci_path": "ip\\matrix_mult_bd_mult_gen_0_0\\matrix_mult_bd_mult_gen_0_0.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "PortAType": {
            "value": "Unsigned"
          },
          "PortAWidth": {
            "value": "4"
          },
          "PortBType": {
            "value": "Unsigned"
          },
          "PortBWidth": {
            "value": "4"
          }
        }
      },
      "mult_gen_1": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "matrix_mult_bd_mult_gen_1_0",
        "xci_path": "ip\\matrix_mult_bd_mult_gen_1_0\\matrix_mult_bd_mult_gen_1_0.xci",
        "inst_hier_path": "mult_gen_1",
        "parameters": {
          "PortAType": {
            "value": "Unsigned"
          },
          "PortAWidth": {
            "value": "4"
          },
          "PortBType": {
            "value": "Unsigned"
          },
          "PortBWidth": {
            "value": "4"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "matrix_mult_bd_xlconstant_0_1",
        "xci_path": "ip\\matrix_mult_bd_xlconstant_0_1\\matrix_mult_bd_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_0"
      }
    },
    "nets": {
      "A_0_1": {
        "ports": [
          "a0",
          "mult_gen_0/A"
        ]
      },
      "A_1_1": {
        "ports": [
          "a1",
          "mult_gen_1/A"
        ]
      },
      "B_0_1": {
        "ports": [
          "b0",
          "mult_gen_0/B"
        ]
      },
      "B_1_1": {
        "ports": [
          "b1",
          "mult_gen_1/B"
        ]
      },
      "CLK_0_1": {
        "ports": [
          "CLK",
          "mult_gen_0/CLK",
          "mult_gen_1/CLK",
          "c_addsub_0/CLK"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "c"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "c_addsub_0/A"
        ]
      },
      "mult_gen_1_P": {
        "ports": [
          "mult_gen_1/P",
          "c_addsub_0/B"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "c_addsub_0/CE"
        ]
      }
    }
  }
}