#!/bin/sh
vcs -full64 -sverilog time -v ../rtl/multipliers/new/version_6/multiplier_16bits_version7.v tests/multipliers/version6/multiplier_16bits_version7.v -debug_all
./simv
