

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Mon Aug  5 20:09:18 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_2_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.580|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18421|  18421|  18421|  18421|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  18420|  18420|      3070|          -|          -|     6|    no    |
        | + Row_Loop             |   3068|   3068|       236|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_1.cpp:10]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 10 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [cnn/max_pool_1.cpp:10]   --->   Operation 11 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn/max_pool_1.cpp:10]   --->   Operation 13 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %7, label %Filter_Loop_begin" [cnn/max_pool_1.cpp:10]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str41) nounwind" [cnn/max_pool_1.cpp:11]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str41)" [cnn/max_pool_1.cpp:11]   --->   Operation 16 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %f_0 to i13" [cnn/max_pool_1.cpp:13]   --->   Operation 17 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %2" [cnn/max_pool_1.cpp:13]   --->   Operation 18 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_1.cpp:40]   --->   Operation 19 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 20 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [cnn/max_pool_1.cpp:13]   --->   Operation 21 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %phi_mul, 13" [cnn/max_pool_1.cpp:13]   --->   Operation 22 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [cnn/max_pool_1.cpp:13]   --->   Operation 23 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 24 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn/max_pool_1.cpp:13]   --->   Operation 25 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [cnn/max_pool_1.cpp:13]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str142) nounwind" [cnn/max_pool_1.cpp:14]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str142)" [cnn/max_pool_1.cpp:14]   --->   Operation 28 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn/max_pool_1.cpp:26]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "br label %3" [cnn/max_pool_1.cpp:16]   --->   Operation 30 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str41, i32 %tmp_3)" [cnn/max_pool_1.cpp:39]   --->   Operation 31 'specregionend' 'empty_16' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [cnn/max_pool_1.cpp:10]   --->   Operation 32 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 33 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn/max_pool_1.cpp:16]   --->   Operation 34 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 35 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn/max_pool_1.cpp:16]   --->   Operation 36 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [cnn/max_pool_1.cpp:16]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str243) nounwind" [cnn/max_pool_1.cpp:17]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str243)" [cnn/max_pool_1.cpp:17]   --->   Operation 39 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [cnn/max_pool_1.cpp:27]   --->   Operation 40 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %4" [cnn/max_pool_1.cpp:20]   --->   Operation 41 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str142, i32 %tmp_4)" [cnn/max_pool_1.cpp:38]   --->   Operation 42 'specregionend' 'empty_15' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %2" [cnn/max_pool_1.cpp:13]   --->   Operation 43 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.56>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1, %Pool_Row_Loop_end ]" [cnn/max_pool_1.cpp:29]   --->   Operation 44 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 45 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i5" [cnn/max_pool_1.cpp:20]   --->   Operation 46 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [cnn/max_pool_1.cpp:20]   --->   Operation 47 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 48 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [cnn/max_pool_1.cpp:20]   --->   Operation 49 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %6, label %Pool_Row_Loop_begin" [cnn/max_pool_1.cpp:20]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str344) nounwind" [cnn/max_pool_1.cpp:21]   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str344)" [cnn/max_pool_1.cpp:21]   --->   Operation 52 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.78ns)   --->   "%i = add i5 %zext_ln20, %shl_ln" [cnn/max_pool_1.cpp:26]   --->   Operation 53 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %i to i10" [cnn/max_pool_1.cpp:29]   --->   Operation 54 'zext' 'zext_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 %zext_ln29, 26" [cnn/max_pool_1.cpp:29]   --->   Operation 55 'mul' 'mul_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.76ns)   --->   "br label %5" [cnn/max_pool_1.cpp:23]   --->   Operation 56 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %c_0 to i8" [cnn/max_pool_1.cpp:36]   --->   Operation 57 'zext' 'zext_ln36' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %phi_mul, %zext_ln36" [cnn/max_pool_1.cpp:36]   --->   Operation 58 'add' 'add_ln36' <Predicate = (icmp_ln20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i8 %add_ln36 to i64" [cnn/max_pool_1.cpp:36]   --->   Operation 59 'zext' 'zext_ln36_6' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%max_pool_out_0_addr = getelementptr [169 x float]* %max_pool_out_0, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 60 'getelementptr' 'max_pool_out_0_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%max_pool_out_1_addr = getelementptr [169 x float]* %max_pool_out_1, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 61 'getelementptr' 'max_pool_out_1_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%max_pool_out_2_addr = getelementptr [169 x float]* %max_pool_out_2, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 62 'getelementptr' 'max_pool_out_2_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%max_pool_out_3_addr = getelementptr [169 x float]* %max_pool_out_3, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 63 'getelementptr' 'max_pool_out_3_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%max_pool_out_4_addr = getelementptr [169 x float]* %max_pool_out_4, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 64 'getelementptr' 'max_pool_out_4_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%max_pool_out_5_addr = getelementptr [169 x float]* %max_pool_out_5, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 65 'getelementptr' 'max_pool_out_5_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.30ns)   --->   "switch i3 %f_0, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]" [cnn/max_pool_1.cpp:36]   --->   Operation 66 'switch' <Predicate = (icmp_ln20)> <Delay = 1.30>
ST_5 : Operation 67 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_4_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 67 'store' <Predicate = (icmp_ln20 & f_0 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 68 'br' <Predicate = (icmp_ln20 & f_0 == 4)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_3_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 69 'store' <Predicate = (icmp_ln20 & f_0 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 70 'br' <Predicate = (icmp_ln20 & f_0 == 3)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_2_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 71 'store' <Predicate = (icmp_ln20 & f_0 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 72 'br' <Predicate = (icmp_ln20 & f_0 == 2)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_1_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 73 'store' <Predicate = (icmp_ln20 & f_0 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 74 'br' <Predicate = (icmp_ln20 & f_0 == 1)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_0_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 75 'store' <Predicate = (icmp_ln20 & f_0 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 76 'br' <Predicate = (icmp_ln20 & f_0 == 0)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_5_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 77 'store' <Predicate = (icmp_ln20 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 78 'br' <Predicate = (icmp_ln20 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str243, i32 %tmp_5)" [cnn/max_pool_1.cpp:37]   --->   Operation 79 'specregionend' 'empty_14' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %3" [cnn/max_pool_1.cpp:16]   --->   Operation 80 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%max_1 = phi float [ %max_0, %Pool_Row_Loop_begin ], [ %max_2, %._crit_edge ]"   --->   Operation 81 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %._crit_edge ]"   --->   Operation 82 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0 to i5" [cnn/max_pool_1.cpp:23]   --->   Operation 83 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [cnn/max_pool_1.cpp:23]   --->   Operation 84 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 85 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.56ns)   --->   "%mpc = add i2 %mpc_0, 1" [cnn/max_pool_1.cpp:23]   --->   Operation 86 'add' 'mpc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge" [cnn/max_pool_1.cpp:23]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.78ns)   --->   "%j = add i5 %zext_ln23, %shl_ln1" [cnn/max_pool_1.cpp:27]   --->   Operation 88 'add' 'j' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i5 %j to i10" [cnn/max_pool_1.cpp:29]   --->   Operation 89 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %mul_ln29, %zext_ln29_7" [cnn/max_pool_1.cpp:29]   --->   Operation 90 'add' 'add_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [cnn/max_pool_1.cpp:29]   --->   Operation 91 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_14 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [cnn/max_pool_1.cpp:29]   --->   Operation 92 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i11 %tmp_14 to i13" [cnn/max_pool_1.cpp:29]   --->   Operation 93 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl_cast, %zext_ln29_8" [cnn/max_pool_1.cpp:29]   --->   Operation 94 'sub' 'sub_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_4 = add i13 %sub_ln29, %zext_ln13" [cnn/max_pool_1.cpp:29]   --->   Operation 95 'add' 'add_ln29_4' <Predicate = (!icmp_ln23)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i13 %add_ln29_4 to i64" [cnn/max_pool_1.cpp:29]   --->   Operation 96 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_9" [cnn/max_pool_1.cpp:29]   --->   Operation 97 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 98 [2/2] (3.25ns)   --->   "%max = load float* %conv_out_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 98 'load' 'max' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str344, i32 %tmp_6)" [cnn/max_pool_1.cpp:34]   --->   Operation 99 'specregionend' 'empty_13' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br label %4" [cnn/max_pool_1.cpp:20]   --->   Operation 100 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.68>
ST_7 : Operation 101 [1/2] (3.25ns)   --->   "%max = load float* %conv_out_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 101 'load' 'max' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 102 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %max, %max_1" [cnn/max_pool_1.cpp:29]   --->   Operation 102 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.10>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str445) nounwind" [cnn/max_pool_1.cpp:24]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %max to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 104 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 105 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 106 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %max_1 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 107 'bitcast' 'bitcast_ln29_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 108 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i32 %bitcast_ln29_7 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 109 'trunc' 'trunc_ln29_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 110 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (2.44ns)   --->   "%icmp_ln29_14 = icmp eq i23 %trunc_ln29, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 111 'icmp' 'icmp_ln29_14' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29 = or i1 %icmp_ln29_14, %icmp_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 112 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (1.55ns)   --->   "%icmp_ln29_15 = icmp ne i8 %tmp_s, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 113 'icmp' 'icmp_ln29_15' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (2.44ns)   --->   "%icmp_ln29_16 = icmp eq i23 %trunc_ln29_7, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 114 'icmp' 'icmp_ln29_16' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_7 = or i1 %icmp_ln29_16, %icmp_ln29_15" [cnn/max_pool_1.cpp:29]   --->   Operation 115 'or' 'or_ln29_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_7" [cnn/max_pool_1.cpp:29]   --->   Operation 116 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %max, %max_1" [cnn/max_pool_1.cpp:29]   --->   Operation 117 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_7 = and i1 %and_ln29, %tmp_13" [cnn/max_pool_1.cpp:29]   --->   Operation 118 'and' 'and_ln29_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_2 = select i1 %and_ln29_7, float %max, float %max_1" [cnn/max_pool_1.cpp:29]   --->   Operation 119 'select' 'max_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "br label %5" [cnn/max_pool_1.cpp:23]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 011111111]
f_0                 (phi              ) [ 001011111]
icmp_ln10           (icmp             ) [ 001111111]
empty               (speclooptripcount) [ 000000000]
f                   (add              ) [ 011111111]
br_ln10             (br               ) [ 000000000]
specloopname_ln11   (specloopname     ) [ 000000000]
tmp_3               (specregionbegin  ) [ 000111111]
zext_ln13           (zext             ) [ 000111111]
br_ln13             (br               ) [ 001111111]
ret_ln40            (ret              ) [ 000000000]
r_0                 (phi              ) [ 000100000]
phi_mul             (phi              ) [ 000101111]
add_ln13            (add              ) [ 001111111]
icmp_ln13           (icmp             ) [ 001111111]
empty_9             (speclooptripcount) [ 000000000]
r                   (add              ) [ 001111111]
br_ln13             (br               ) [ 000000000]
specloopname_ln14   (specloopname     ) [ 000000000]
tmp_4               (specregionbegin  ) [ 000011111]
shl_ln              (bitconcatenate   ) [ 000011111]
br_ln16             (br               ) [ 001111111]
empty_16            (specregionend    ) [ 000000000]
br_ln10             (br               ) [ 011111111]
c_0                 (phi              ) [ 000011111]
icmp_ln16           (icmp             ) [ 001111111]
empty_10            (speclooptripcount) [ 000000000]
c                   (add              ) [ 001111111]
br_ln16             (br               ) [ 000000000]
specloopname_ln17   (specloopname     ) [ 000000000]
tmp_5               (specregionbegin  ) [ 000001111]
shl_ln1             (bitconcatenate   ) [ 000001111]
br_ln20             (br               ) [ 001111111]
empty_15            (specregionend    ) [ 000000000]
br_ln13             (br               ) [ 001111111]
max_0               (phi              ) [ 000001111]
mpr_0               (phi              ) [ 000001000]
zext_ln20           (zext             ) [ 000000000]
icmp_ln20           (icmp             ) [ 001111111]
empty_11            (speclooptripcount) [ 000000000]
mpr                 (add              ) [ 001111111]
br_ln20             (br               ) [ 000000000]
specloopname_ln21   (specloopname     ) [ 000000000]
tmp_6               (specregionbegin  ) [ 000000111]
i                   (add              ) [ 000000000]
zext_ln29           (zext             ) [ 000000000]
mul_ln29            (mul              ) [ 000000111]
br_ln23             (br               ) [ 001111111]
zext_ln36           (zext             ) [ 000000000]
add_ln36            (add              ) [ 000000000]
zext_ln36_6         (zext             ) [ 000000000]
max_pool_out_0_addr (getelementptr    ) [ 000000000]
max_pool_out_1_addr (getelementptr    ) [ 000000000]
max_pool_out_2_addr (getelementptr    ) [ 000000000]
max_pool_out_3_addr (getelementptr    ) [ 000000000]
max_pool_out_4_addr (getelementptr    ) [ 000000000]
max_pool_out_5_addr (getelementptr    ) [ 000000000]
switch_ln36         (switch           ) [ 000000000]
store_ln36          (store            ) [ 000000000]
br_ln36             (br               ) [ 000000000]
store_ln36          (store            ) [ 000000000]
br_ln36             (br               ) [ 000000000]
store_ln36          (store            ) [ 000000000]
br_ln36             (br               ) [ 000000000]
store_ln36          (store            ) [ 000000000]
br_ln36             (br               ) [ 000000000]
store_ln36          (store            ) [ 000000000]
br_ln36             (br               ) [ 000000000]
store_ln36          (store            ) [ 000000000]
br_ln36             (br               ) [ 000000000]
empty_14            (specregionend    ) [ 000000000]
br_ln16             (br               ) [ 001111111]
max_1               (phi              ) [ 001111111]
mpc_0               (phi              ) [ 000000100]
zext_ln23           (zext             ) [ 000000000]
icmp_ln23           (icmp             ) [ 001111111]
empty_12            (speclooptripcount) [ 000000000]
mpc                 (add              ) [ 001111111]
br_ln23             (br               ) [ 000000000]
j                   (add              ) [ 000000000]
zext_ln29_7         (zext             ) [ 000000000]
add_ln29            (add              ) [ 000000000]
p_shl_cast          (bitconcatenate   ) [ 000000000]
tmp_14              (bitconcatenate   ) [ 000000000]
zext_ln29_8         (zext             ) [ 000000000]
sub_ln29            (sub              ) [ 000000000]
add_ln29_4          (add              ) [ 000000000]
zext_ln29_9         (zext             ) [ 000000000]
conv_out_addr       (getelementptr    ) [ 000000010]
empty_13            (specregionend    ) [ 000000000]
br_ln20             (br               ) [ 001111111]
max                 (load             ) [ 000000001]
specloopname_ln24   (specloopname     ) [ 000000000]
bitcast_ln29        (bitcast          ) [ 000000000]
tmp                 (partselect       ) [ 000000000]
trunc_ln29          (trunc            ) [ 000000000]
bitcast_ln29_7      (bitcast          ) [ 000000000]
tmp_s               (partselect       ) [ 000000000]
trunc_ln29_7        (trunc            ) [ 000000000]
icmp_ln29           (icmp             ) [ 000000000]
icmp_ln29_14        (icmp             ) [ 000000000]
or_ln29             (or               ) [ 000000000]
icmp_ln29_15        (icmp             ) [ 000000000]
icmp_ln29_16        (icmp             ) [ 000000000]
or_ln29_7           (or               ) [ 000000000]
and_ln29            (and              ) [ 000000000]
tmp_13              (fcmp             ) [ 000000000]
and_ln29_7          (and              ) [ 000000000]
max_2               (select           ) [ 001111111]
br_ln23             (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pool_out_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_out_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_out_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_pool_out_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str243"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str344"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str445"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="max_pool_out_0_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_addr/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="max_pool_out_1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_addr/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="max_pool_out_2_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_addr/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="max_pool_out_3_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_3_addr/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="max_pool_out_4_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_4_addr/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="max_pool_out_5_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_5_addr/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln36_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln36_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln36_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln36_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln36_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln36_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv_out_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="13" slack="0"/>
<pin id="172" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/6 "/>
</bind>
</comp>

<comp id="181" class="1005" name="f_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="1"/>
<pin id="183" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="f_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="r_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="r_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="phi_mul_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="1"/>
<pin id="206" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="phi_mul_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="216" class="1005" name="c_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="1"/>
<pin id="218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="c_0_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="228" class="1005" name="max_0_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="max_0_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="32" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="246" class="1005" name="mpr_0_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="1"/>
<pin id="248" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="mpr_0_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="2" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="257" class="1005" name="max_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="max_1_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/6 "/>
</bind>
</comp>

<comp id="269" class="1005" name="mpc_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="1"/>
<pin id="271" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="mpc_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="2" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln10_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="f_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln13_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln13_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln13_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="r_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="shl_ln_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln16_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="c_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="shl_ln1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln20_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln20_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="2" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mpr_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="2"/>
<pin id="367" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln29_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="mul_ln29_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln36_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln36_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="2"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln36_6_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_6/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln23_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln23_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="0"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="mpc_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="j_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="2"/>
<pin id="418" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln29_7_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_7/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln29_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="1"/>
<pin id="426" dir="0" index="1" bw="5" slack="0"/>
<pin id="427" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_shl_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="13" slack="0"/>
<pin id="431" dir="0" index="1" bw="10" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_14_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="0" index="1" bw="10" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln29_8_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="0"/>
<pin id="447" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_8/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sub_ln29_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="13" slack="0"/>
<pin id="451" dir="0" index="1" bw="11" slack="0"/>
<pin id="452" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln29_4_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="13" slack="0"/>
<pin id="457" dir="0" index="1" bw="3" slack="4"/>
<pin id="458" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln29_9_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="13" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_9/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="bitcast_ln29_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="0" index="2" bw="6" slack="0"/>
<pin id="472" dir="0" index="3" bw="6" slack="0"/>
<pin id="473" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln29_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="bitcast_ln29_7_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="2"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_7/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_s_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="0" index="3" bw="6" slack="0"/>
<pin id="491" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln29_7_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_7/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln29_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln29_14_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="23" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_14/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln29_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln29_15_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_15/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln29_16_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="23" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_16/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln29_7_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_7/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="and_ln29_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="and_ln29_7_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_7/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="max_2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="1"/>
<pin id="551" dir="0" index="2" bw="32" slack="2"/>
<pin id="552" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/8 "/>
</bind>
</comp>

<comp id="558" class="1005" name="f_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="0"/>
<pin id="560" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="563" class="1005" name="zext_ln13_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="4"/>
<pin id="565" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="568" class="1005" name="add_ln13_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="576" class="1005" name="r_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="581" class="1005" name="shl_ln_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="2"/>
<pin id="583" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="589" class="1005" name="c_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="0"/>
<pin id="591" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="594" class="1005" name="shl_ln1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="2"/>
<pin id="596" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="mpr_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="607" class="1005" name="mul_ln29_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="10" slack="1"/>
<pin id="609" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29 "/>
</bind>
</comp>

<comp id="615" class="1005" name="mpc_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="620" class="1005" name="conv_out_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="12" slack="1"/>
<pin id="622" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="max_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="632" class="1005" name="max_2_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="66" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="66" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="66" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="66" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="66" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="66" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="118" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="111" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="104" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="97" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="90" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="125" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="66" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="132" pin=1"/></net>

<net id="240"><net_src comp="232" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="241"><net_src comp="232" pin="4"/><net_sink comp="144" pin=1"/></net>

<net id="242"><net_src comp="232" pin="4"/><net_sink comp="150" pin=1"/></net>

<net id="243"><net_src comp="232" pin="4"/><net_sink comp="156" pin=1"/></net>

<net id="244"><net_src comp="232" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="245"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="267"><net_src comp="228" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="175" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="257" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="185" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="185" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="185" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="208" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="197" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="197" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="197" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="220" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="220" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="220" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="250" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="250" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="250" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="348" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="216" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="204" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="402"><net_src comp="273" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="273" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="273" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="60" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="399" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="74" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="14" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="76" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="424" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="437" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="429" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="474"><net_src comp="80" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="82" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="84" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="481"><net_src comp="465" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="257" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="80" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="82" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="84" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="499"><net_src comp="482" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="468" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="86" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="478" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="88" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="500" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="486" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="86" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="496" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="88" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="518" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="512" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="280" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="257" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="292" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="566"><net_src comp="298" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="571"><net_src comp="302" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="579"><net_src comp="314" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="584"><net_src comp="320" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="592"><net_src comp="334" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="597"><net_src comp="340" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="605"><net_src comp="358" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="610"><net_src comp="373" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="618"><net_src comp="409" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="623"><net_src comp="168" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="628"><net_src comp="175" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="635"><net_src comp="548" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="261" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_0 | {5 }
	Port: max_pool_out_1 | {5 }
	Port: max_pool_out_2 | {5 }
	Port: max_pool_out_3 | {5 }
	Port: max_pool_out_4 | {5 }
	Port: max_pool_out_5 | {5 }
 - Input state : 
	Port: max_pool_1 : conv_out | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln1 : 1
	State 5
		zext_ln20 : 1
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		i : 2
		zext_ln29 : 3
		mul_ln29 : 4
		add_ln36 : 1
		zext_ln36_6 : 2
		max_pool_out_0_addr : 3
		max_pool_out_1_addr : 3
		max_pool_out_2_addr : 3
		max_pool_out_3_addr : 3
		max_pool_out_4_addr : 3
		max_pool_out_5_addr : 3
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
	State 6
		zext_ln23 : 1
		icmp_ln23 : 1
		mpc : 1
		br_ln23 : 2
		j : 2
		zext_ln29_7 : 3
		add_ln29 : 4
		p_shl_cast : 5
		tmp_14 : 5
		zext_ln29_8 : 6
		sub_ln29 : 7
		add_ln29_4 : 8
		zext_ln29_9 : 9
		conv_out_addr : 10
		max : 11
	State 7
		tmp_13 : 1
	State 8
		tmp : 1
		trunc_ln29 : 1
		tmp_s : 1
		trunc_ln29_7 : 1
		icmp_ln29 : 2
		icmp_ln29_14 : 2
		or_ln29 : 3
		icmp_ln29_15 : 2
		icmp_ln29_16 : 2
		or_ln29_7 : 3
		and_ln29 : 3
		and_ln29_7 : 3
		max_2 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_280     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |       f_fu_292      |    0    |    0    |    12   |
|          |   add_ln13_fu_302   |    0    |    0    |    15   |
|          |       r_fu_314      |    0    |    0    |    13   |
|          |       c_fu_334      |    0    |    0    |    13   |
|          |      mpr_fu_358     |    0    |    0    |    10   |
|    add   |       i_fu_364      |    0    |    0    |    15   |
|          |   add_ln36_fu_383   |    0    |    0    |    15   |
|          |      mpc_fu_409     |    0    |    0    |    10   |
|          |       j_fu_415      |    0    |    0    |    15   |
|          |   add_ln29_fu_424   |    0    |    0    |    14   |
|          |  add_ln29_4_fu_455  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln10_fu_286  |    0    |    0    |    9    |
|          |   icmp_ln13_fu_308  |    0    |    0    |    9    |
|          |   icmp_ln16_fu_328  |    0    |    0    |    9    |
|          |   icmp_ln20_fu_352  |    0    |    0    |    8    |
|   icmp   |   icmp_ln23_fu_403  |    0    |    0    |    8    |
|          |   icmp_ln29_fu_500  |    0    |    0    |    11   |
|          | icmp_ln29_14_fu_506 |    0    |    0    |    18   |
|          | icmp_ln29_15_fu_518 |    0    |    0    |    11   |
|          | icmp_ln29_16_fu_524 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |     max_2_fu_548    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln29_fu_373   |    0    |    0    |    26   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln29_fu_449   |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln29_fu_512   |    0    |    0    |    2    |
|          |   or_ln29_7_fu_530  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln29_fu_536   |    0    |    0    |    2    |
|          |  and_ln29_7_fu_542  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln13_fu_298  |    0    |    0    |    0    |
|          |   zext_ln20_fu_348  |    0    |    0    |    0    |
|          |   zext_ln29_fu_369  |    0    |    0    |    0    |
|          |   zext_ln36_fu_379  |    0    |    0    |    0    |
|   zext   |  zext_ln36_6_fu_389 |    0    |    0    |    0    |
|          |   zext_ln23_fu_399  |    0    |    0    |    0    |
|          |  zext_ln29_7_fu_420 |    0    |    0    |    0    |
|          |  zext_ln29_8_fu_445 |    0    |    0    |    0    |
|          |  zext_ln29_9_fu_460 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    shl_ln_fu_320    |    0    |    0    |    0    |
|bitconcatenate|    shl_ln1_fu_340   |    0    |    0    |    0    |
|          |  p_shl_cast_fu_429  |    0    |    0    |    0    |
|          |    tmp_14_fu_437    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_468     |    0    |    0    |    0    |
|          |     tmp_s_fu_486    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln29_fu_478  |    0    |    0    |    0    |
|          | trunc_ln29_7_fu_496 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    66   |   564   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln13_reg_568  |    8   |
|     c_0_reg_216     |    4   |
|      c_reg_589      |    4   |
|conv_out_addr_reg_620|   12   |
|     f_0_reg_181     |    3   |
|      f_reg_558      |    3   |
|    max_0_reg_228    |   32   |
|    max_1_reg_257    |   32   |
|    max_2_reg_632    |   32   |
|     max_reg_625     |   32   |
|    mpc_0_reg_269    |    2   |
|     mpc_reg_615     |    2   |
|    mpr_0_reg_246    |    2   |
|     mpr_reg_602     |    2   |
|   mul_ln29_reg_607  |   10   |
|   phi_mul_reg_204   |    8   |
|     r_0_reg_193     |    4   |
|      r_reg_576      |    4   |
|   shl_ln1_reg_594   |    5   |
|    shl_ln_reg_581   |    5   |
|  zext_ln13_reg_563  |   13   |
+---------------------+--------+
|        Total        |   219  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_175 |  p0  |   2  |  12  |   24   ||    9    |
|    f_0_reg_181    |  p0  |   2  |   3  |    6   ||    9    |
|  phi_mul_reg_204  |  p0  |   2  |   8  |   16   ||    9    |
|    c_0_reg_216    |  p0  |   2  |   4  |    8   ||    9    |
|   max_0_reg_228   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_280    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   182  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   564  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   219  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   285  |   618  |
+-----------+--------+--------+--------+--------+
