-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:47:32 EST 2021                        

Solution Settings: fir.v5
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          53      51         52           65  0          
    Design Total:                      53      51         52           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          2           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548          5           4 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642          5           5 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          4           4 
    mgc_add(5,0,2,1,6)                     4.500     0.000      4.500 1.706          1           1 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           4 
    mgc_and(1,3)                           0.559     0.000      0.559 1.279          0           3 
    mgc_and(1,4)                           0.764     0.000      0.764 1.279          0           6 
    mgc_and(1,5)                           0.969     0.000      0.969 1.279          0           6 
    mgc_and(1,6)                           1.174     0.000      1.174 1.496          0           5 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(30,2)                         10.631     0.000     10.631 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           2 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1           3 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0           3 
    mgc_mux(16,5,32)                     166.490     0.000    166.490 2.844          5           1 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           3 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           5 
    mgc_mux1hot(16,6)                     34.449     0.000     34.449 1.972          0           1 
    mgc_mux1hot(16,8)                     48.000     0.000     48.000 2.175          0           2 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           2 
    mgc_mux1hot(5,4)                       6.531     0.000      6.531 1.687          0           1 
    mgc_nor(1,2)                           0.354     0.000      0.354 1.268          0           7 
    mgc_nor(1,3)                           0.559     0.000      0.559 1.268          0           6 
    mgc_nor(1,4)                           0.764     0.000      0.764 1.268          0           3 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0           7 
    mgc_nor(1,6)                           1.174     0.000      1.174 1.487          0           1 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0          15 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0           9 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           2 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           1 
    mgc_or(1,8)                            1.584     0.000      1.584 1.487          0           1 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268          5           5 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(1,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           6 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(416,0,0,1,1,0,0)           0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           3 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      1508.985     3.000    579.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1283.1          2478.6          1509.0        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1283.1 (100%)   2478.6 (100%)   1509.0 (100%) 
      MUX:               832.4  (65%)    725.7  (29%)    395.2  (26%) 
      FUNC:              440.0  (34%)   1684.5  (68%)   1043.0  (69%) 
      LOGIC:              10.6   (1%)     68.4   (3%)     70.8   (5%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                                  Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC:io_read(coeffs:rsc.@).cse.sva(479:64)        416                            MAC:io_read(coeffs:rsc.@).cse.sva(479:64)             
    MAC-2:mul.itm                                     30                            MAC-2:mul.itm                                         
                                                                                    MAC-5:mul.itm                                         
                                                                                    MAC:acc#3.itm                                         
    MAC:acc#4.itm                                     30         Y           Y      MAC:acc#4.itm                                         
                                                                                    MAC:acc.itm                                           
    acc(32:3)#1.sva                                   30         Y           Y      acc(32:3)#1.sva                                       
    MAC:mux#5.itm                                     16         Y           Y      MAC:mux#5.itm                                         
                                                                                    MAC:mux#8.itm                                         
    MAC:mux#6.itm                                     16         Y           Y      MAC:mux#6.itm                                         
    MAC:mux#7.itm                                     16         Y           Y      MAC:mux#7.itm                                         
    MAC:mux.itm                                       16         Y           Y      MAC:mux.itm                                           
                                                                                    MAC:slc(regs:rsci.qa_d)(15-0)#2.itm                   
    MAC:slc(regs:rsci.qa_d)(15-0)#1.itm               16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#1.itm                   
                                                                                    MAC:slc(regs:rsci.qa_d)(15-0).itm                     
                                                                                    MAC:slc(regs:rsci.qa_d)(31-16)#1.itm                  
    out1:rsci.idat                                    16         Y           Y      out1:rsci.idat                                        
    MAC-4:acc#2.psp.sva                                5         Y           Y      MAC-4:acc#2.psp.sva                                   
                                                                                    MAC:i(4:0).sva                                        
                                                                                    MAC-5:acc#2.itm                                       
    MAC:MAC:or#4.itm                                   5                            MAC:MAC:or#4.itm                                      
                                                                                    wptr(4:0)#4.sva#1                                     
    regs:acc.itm                                       5         Y           Y      regs:acc.itm                                          
                                                                                    regs:vinit.ndx(4:0).sva                               
                                                                                    rptr(4:0).sva                                         
    wptr(4:0)#1.sva                                    5         Y           Y      wptr(4:0)#1.sva                                       
                                                                                    wptr(4:0)#3.lpi#2.dfm                                 
                                                                                    wptr(4:0)#4.lpi#2.dfm                                 
    MAC:MAC:nor#6.itm                                  1                            MAC:MAC:nor#6.itm                                     
    reg(MAC:i(5:0)#3).ftd                              1         Y           Y      reg(MAC:i(5:0)#3).ftd                                 
    reg(out1:rsc.triosy:obj.ld).cse                    1                            reg(out1:rsc.triosy:obj.ld).cse                       
    regs:regs:nor.itm                                  1                            regs:regs:nor.itm                                     
                                                                                                                                          
    Total:                                           626            172         172 (Total Gating Ratio: 0.27, CG Opt Gating Ratio: 0.27) 
    
  Timing Report
    Critical Path
      Max Delay:  9.883885
      Slack:      0.11611500000000063
      
      Path                                                                       Startpoint                      Endpoint                  Delay  Slack  
      -------------------------------------------------------------------------- ------------------------------- ------------------------- ------ ------
      1                                                                          fir:core/reg(MAC:MAC:or#4)      fir:core/MAC:mux1h#17.itm 9.8839 0.1161 
                                                                                                                                                         
        Instance                                                                 Component                                                 Delta  Delay  
        --------                                                                 ---------                                                 -----  -----  
        fir:core/reg(MAC:MAC:or#4)                                               mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000 0.0000 
        fir:core/MAC:MAC:or#4.itm                                                                                                          0.0000 0.0000 
        fir:core/MAC:MAC:or#2                                                    mgc_or_5_2                                                1.2679 1.2679 
        fir:core/wptr(4:0)#4.lpi#2.dfm:mx0w2                                                                                               0.0000 1.2679 
        fir:core/MAC-4:else:acc                                                  mgc_addc_5_0_1_1_5                                        1.6417 2.9096 
        fir:core/MAC-4:else:acc.itm                                                                                                        0.0000 2.9096 
        fir:core/MAC:MAC:or#3                                                    mgc_or_5_2                                                1.2679 4.1774 
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                                                     0.0000 4.1774 
        fir:core/regs:mux                                                        mgc_mux_5_1_2                                             1.3121 5.4895 
        fir:core/regs:mux.itm                                                                                                              0.0000 5.4895 
        fir:core/MAC-5:else:acc:rg                                               mgc_addc_5_0_1_1_5                                        1.6417 7.1312 
        fir:core/z.out                                                                                                                     0.0000 7.1312 
        fir:core/MAC:MAC:or#4                                                    mgc_or_5_2                                                1.2679 8.3991 
        fir:core/MAC:MAC:or#4.itm#4                                                                                                        0.0000 8.3991 
        fir:core/MAC:mux1h#17                                                    mgc_mux1hot_5_3                                           1.4848 9.8839 
        fir:core/MAC:mux1h#17.itm                                                                                                          0.0000 9.8839 
                                                                                                                                                         
      2                                                                          fir:core/reg(MAC:MAC:nor#6)     fir:core/MAC:mux1h#17.itm 9.8839 0.1161 
                                                                                                                                                         
        Instance                                                                 Component                                                 Delta  Delay  
        --------                                                                 ---------                                                 -----  -----  
        fir:core/reg(MAC:MAC:nor#6)                                              mgc_reg_pos_1_0_0_1_1_0_0                                 0.0000 0.0000 
        fir:core/MAC:MAC:nor#6.itm                                                                                                         0.0000 0.0000 
        fir:core/MAC:exs#2                                                                                                                 0.0000 0.0000 
        fir:core/MAC:exs#2.itm                                                                                                             0.0000 0.0000 
        fir:core/MAC:MAC:or#2                                                    mgc_or_5_2                                                1.2679 1.2679 
        fir:core/wptr(4:0)#4.lpi#2.dfm:mx0w2                                                                                               0.0000 1.2679 
        fir:core/MAC-4:else:acc                                                  mgc_addc_5_0_1_1_5                                        1.6417 2.9096 
        fir:core/MAC-4:else:acc.itm                                                                                                        0.0000 2.9096 
        fir:core/MAC:MAC:or#3                                                    mgc_or_5_2                                                1.2679 4.1774 
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                                                     0.0000 4.1774 
        fir:core/regs:mux                                                        mgc_mux_5_1_2                                             1.3121 5.4895 
        fir:core/regs:mux.itm                                                                                                              0.0000 5.4895 
        fir:core/MAC-5:else:acc:rg                                               mgc_addc_5_0_1_1_5                                        1.6417 7.1312 
        fir:core/z.out                                                                                                                     0.0000 7.1312 
        fir:core/MAC:MAC:or#4                                                    mgc_or_5_2                                                1.2679 8.3991 
        fir:core/MAC:MAC:or#4.itm#4                                                                                                        0.0000 8.3991 
        fir:core/MAC:mux1h#17                                                    mgc_mux1hot_5_3                                           1.4848 9.8839 
        fir:core/MAC:mux1h#17.itm                                                                                                          0.0000 9.8839 
                                                                                                                                                         
      3                                                                          fir:core/reg(MAC:mux#7)         fir:core/reg(MAC-2:mul)   9.7726 0.2274 
                                                                                                                                                         
        Instance                                                                 Component                                                 Delta  Delay  
        --------                                                                 ---------                                                 -----  -----  
        fir:core/reg(MAC:mux#7)                                                  mgc_reg_pos_16_0_0_1_1_1_1                                0.0000 0.0000 
        fir:core/MAC:mux#7.itm                                                                                                             0.0000 0.0000 
        fir:core/MAC:mux#13                                                      mgc_mux_16_1_2                                            1.3121 1.3121 
        fir:core/MAC:mux#13.itm                                                                                                            0.0000 1.3121 
        fir:core/MAC-1:mul:rg                                                    mgc_mul_16_1_16_1_30                                      4.6000 5.9121 
        fir:core/z.out#4                                                                                                                   0.0000 5.9121 
        fir:core/MAC:acc#3                                                       mgc_addc_30_0_30_0_30                                     2.5484 8.4605 
        fir:core/MAC:acc#3.itm                                                                                                             0.0000 8.4605 
        fir:core/MAC:MAC:mux#2                                                   mgc_mux_30_1_2                                            1.3121 9.7726 
        fir:core/MAC:MAC:mux#2.itm                                                                                                         0.0000 9.7726 
        fir:core/reg(MAC-2:mul)                                                  mgc_reg_pos_30_0_0_1_1_0_0                                0.0000 9.7726 
                                                                                                                                                         
      4                                                                          fir:core/reg(MAC:mux#7)         fir:core/reg(MAC:acc#4)   9.7726 0.2274 
                                                                                                                                                         
        Instance                                                                 Component                                                 Delta  Delay  
        --------                                                                 ---------                                                 -----  -----  
        fir:core/reg(MAC:mux#7)                                                  mgc_reg_pos_16_0_0_1_1_1_1                                0.0000 0.0000 
        fir:core/MAC:mux#7.itm                                                                                                             0.0000 0.0000 
        fir:core/MAC:mux#13                                                      mgc_mux_16_1_2                                            1.3121 1.3121 
        fir:core/MAC:mux#13.itm                                                                                                            0.0000 1.3121 
        fir:core/MAC-1:mul:rg                                                    mgc_mul_16_1_16_1_30                                      4.6000 5.9121 
        fir:core/z.out#4                                                                                                                   0.0000 5.9121 
        fir:core/MAC:acc                                                         mgc_addc_30_0_30_0_30                                     2.5484 8.4605 
        fir:core/MAC:acc.itm                                                                                                               0.0000 8.4605 
        fir:core/MAC:MAC:mux#1                                                   mgc_mux_30_1_2                                            1.3121 9.7726 
        fir:core/MAC:MAC:mux#1.itm                                                                                                         0.0000 9.7726 
        fir:core/reg(MAC:acc#4)                                                  mgc_reg_pos_30_0_0_1_1_1_1                                0.0000 9.7726 
                                                                                                                                                         
      5                                                                          fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:acc#4)   9.7726 0.2274 
                                                                                                                                                         
        Instance                                                                 Component                                                 Delta  Delay  
        --------                                                                 ---------                                                 -----  -----  
        fir:core/fir:core_core:fsm:inst                                          fir:core_core:fsm                                         0.0000 0.0000 
        fir:core/fsm_output                                                                                                                0.0000 0.0000 
        fir:core/slc(fsm_output)(7)#9                                                                                                      0.0000 0.0000 
        fir:core/slc(fsm_output)(7)#9.itm                                                                                                  0.0000 0.0000 
        fir:core/MAC:mux#13                                                      mgc_mux_16_1_2                                            1.3121 1.3121 
        fir:core/MAC:mux#13.itm                                                                                                            0.0000 1.3121 
        fir:core/MAC-1:mul:rg                                                    mgc_mul_16_1_16_1_30                                      4.6000 5.9121 
        fir:core/z.out#4                                                                                                                   0.0000 5.9121 
        fir:core/MAC:acc                                                         mgc_addc_30_0_30_0_30                                     2.5484 8.4605 
        fir:core/MAC:acc.itm                                                                                                               0.0000 8.4605 
        fir:core/MAC:MAC:mux#1                                                   mgc_mux_30_1_2                                            1.3121 9.7726 
        fir:core/MAC:MAC:mux#1.itm                                                                                                         0.0000 9.7726 
        fir:core/reg(MAC:acc#4)                                                  mgc_reg_pos_30_0_0_1_1_1_1                                0.0000 9.7726 
                                                                                                                                                         
      6                                                                          fir:core/reg(MAC:mux)           fir:core/reg(MAC:acc#4)   9.7726 0.2274 
                                                                                                                                                         
        Instance                                                                 Component                                                 Delta  Delay  
        --------                                                                 ---------                                                 -----  -----  
        fir:core/reg(MAC:mux)                                                    mgc_reg_pos_16_0_0_1_1_1_1                                0.0000 0.0000 
        fir:core/MAC:mux.itm                                                                                                               0.0000 0.0000 
        fir:core/MAC:mux#13                                                      mgc_mux_16_1_2                                            1.3121 1.3121 
        fir:core/MAC:mux#13.itm                                                                                                            0.0000 1.3121 
        fir:core/MAC-1:mul:rg                                                    mgc_mul_16_1_16_1_30                                      4.6000 5.9121 
        fir:core/z.out#4                                                                                                                   0.0000 5.9121 
        fir:core/MAC:acc                                                         mgc_addc_30_0_30_0_30                                     2.5484 8.4605 
        fir:core/MAC:acc.itm                                                                                                               0.0000 8.4605 
        fir:core/MAC:MAC:mux#1                                                   mgc_mux_30_1_2                                            1.3121 9.7726 
        fir:core/MAC:MAC:mux#1.itm                                                                                                         0.0000 9.7726 
        fir:core/reg(MAC:acc#4)                                                  mgc_reg_pos_30_0_0_1_1_1_1                                0.0000 9.7726 
                                                                                                                                                         
      7                                                                          fir/regs:rsc.comp               fir:core/reg(MAC-2:mul)   9.7242 0.2758 
                                                                                                                                                         
        Instance                                                                 Component                                                 Delta  Delay  
        --------                                                                 ---------                                                 -----  -----  
        fir/regs:rsc.comp                                                        M10K_DP_4_16_5_32_32_16                                   2.5000 2.5000 
        fir/regs:rsc.qb                                                                                                                    0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qb                                                                              0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/regs:wrs(qa_d)(31-16)                                                           0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qa_d                                                                            0.0000 2.5000 
        fir/regs:rsci.qa_d                                                                                                                 0.0000 2.5000 
        fir:core/regs:rsci.qa_d                                                                                                            0.0000 2.5000 
        fir:core/MAC:slc(regs:rsci.qa_d)(31-16)#4                                                                                          0.0000 2.5000 
        fir:core/MAC:slc(regs:rsci.qa_d)(31-16)#4.itm                                                                                      0.0000 2.5000 
        fir:core/MAC:mux#12                                                      mgc_mux_16_1_2                                            1.3121 3.8121 
        fir:core/MAC:mux#12.itm                                                                                                            0.0000 3.8121 
        fir:core/MAC-2:mul:rg                                                    mgc_mul_16_1_16_1_30                                      4.6000 8.4121 
        fir:core/z.out#3                                                                                                                   0.0000 8.4121 
        fir:core/MAC:MAC:mux#2                                                   mgc_mux_30_1_2                                            1.3121 9.7242 
        fir:core/MAC:MAC:mux#2.itm                                                                                                         0.0000 9.7242 
        fir:core/reg(MAC-2:mul)                                                  mgc_reg_pos_30_0_0_1_1_0_0                                0.0000 9.7242 
                                                                                                                                                         
      8                                                                          fir/regs:rsc.comp               fir:core/reg(MAC-2:mul)   9.7242 0.2758 
                                                                                                                                                         
        Instance                                                                 Component                                                 Delta  Delay  
        --------                                                                 ---------                                                 -----  -----  
        fir/regs:rsc.comp                                                        M10K_DP_4_16_5_32_32_16                                   2.5000 2.5000 
        fir/regs:rsc.qa                                                                                                                    0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qa                                                                              0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/regs:wrs(qa_d)(15-0)                                                            0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qa_d                                                                            0.0000 2.5000 
        fir/regs:rsci.qa_d                                                                                                                 0.0000 2.5000 
        fir:core/regs:rsci.qa_d                                                                                                            0.0000 2.5000 
        fir:core/MAC:slc(regs:rsci.qa_d)(31-16)#4                                                                                          0.0000 2.5000 
        fir:core/MAC:slc(regs:rsci.qa_d)(31-16)#4.itm                                                                                      0.0000 2.5000 
        fir:core/MAC:mux#12                                                      mgc_mux_16_1_2                                            1.3121 3.8121 
        fir:core/MAC:mux#12.itm                                                                                                            0.0000 3.8121 
        fir:core/MAC-2:mul:rg                                                    mgc_mul_16_1_16_1_30                                      4.6000 8.4121 
        fir:core/z.out#3                                                                                                                   0.0000 8.4121 
        fir:core/MAC:MAC:mux#2                                                   mgc_mux_30_1_2                                            1.3121 9.7242 
        fir:core/MAC:MAC:mux#2.itm                                                                                                         0.0000 9.7242 
        fir:core/reg(MAC-2:mul)                                                  mgc_reg_pos_30_0_0_1_1_0_0                                0.0000 9.7242 
                                                                                                                                                         
      9                                                                          fir:core/reg(MAC:MAC:or#4)      fir:core/reg(regs:acc)    9.7223 0.2777 
                                                                                                                                                         
        Instance                                                                 Component                                                 Delta  Delay  
        --------                                                                 ---------                                                 -----  -----  
        fir:core/reg(MAC:MAC:or#4)                                               mgc_reg_pos_5_0_0_1_1_0_0                                 0.0000 0.0000 
        fir:core/MAC:MAC:or#4.itm                                                                                                          0.0000 0.0000 
        fir:core/MAC:MAC:or#2                                                    mgc_or_5_2                                                1.2679 1.2679 
        fir:core/wptr(4:0)#4.lpi#2.dfm:mx0w2                                                                                               0.0000 1.2679 
        fir:core/MAC-4:else:acc                                                  mgc_addc_5_0_1_1_5                                        1.6417 2.9096 
        fir:core/MAC-4:else:acc.itm                                                                                                        0.0000 2.9096 
        fir:core/MAC:MAC:or#3                                                    mgc_or_5_2                                                1.2679 4.1774 
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                                                     0.0000 4.1774 
        fir:core/regs:mux                                                        mgc_mux_5_1_2                                             1.3121 5.4895 
        fir:core/regs:mux.itm                                                                                                              0.0000 5.4895 
        fir:core/MAC-5:else:acc:rg                                               mgc_addc_5_0_1_1_5                                        1.6417 7.1312 
        fir:core/z.out                                                                                                                     0.0000 7.1312 
        fir:core/mux                                                             mgc_mux_5_1_2                                             1.3121 8.4433 
        fir:core/mux.itm                                                                                                                   0.0000 8.4433 
        fir:core/and                                                             mgc_and_5_2                                               1.2790 9.7223 
        fir:core/and.itm                                                                                                                   0.0000 9.7223 
        fir:core/reg(regs:acc)                                                   mgc_reg_pos_5_0_0_1_1_1_1                                 0.0000 9.7223 
                                                                                                                                                         
      10                                                                         fir:core/reg(MAC:MAC:nor#6)     fir:core/reg(regs:acc)    9.7223 0.2777 
                                                                                                                                                         
        Instance                                                                 Component                                                 Delta  Delay  
        --------                                                                 ---------                                                 -----  -----  
        fir:core/reg(MAC:MAC:nor#6)                                              mgc_reg_pos_1_0_0_1_1_0_0                                 0.0000 0.0000 
        fir:core/MAC:MAC:nor#6.itm                                                                                                         0.0000 0.0000 
        fir:core/MAC:exs#2                                                                                                                 0.0000 0.0000 
        fir:core/MAC:exs#2.itm                                                                                                             0.0000 0.0000 
        fir:core/MAC:MAC:or#2                                                    mgc_or_5_2                                                1.2679 1.2679 
        fir:core/wptr(4:0)#4.lpi#2.dfm:mx0w2                                                                                               0.0000 1.2679 
        fir:core/MAC-4:else:acc                                                  mgc_addc_5_0_1_1_5                                        1.6417 2.9096 
        fir:core/MAC-4:else:acc.itm                                                                                                        0.0000 2.9096 
        fir:core/MAC:MAC:or#3                                                    mgc_or_5_2                                                1.2679 4.1774 
        fir:core/wptr(4:0).lpi#2.dfm#1                                                                                                     0.0000 4.1774 
        fir:core/regs:mux                                                        mgc_mux_5_1_2                                             1.3121 5.4895 
        fir:core/regs:mux.itm                                                                                                              0.0000 5.4895 
        fir:core/MAC-5:else:acc:rg                                               mgc_addc_5_0_1_1_5                                        1.6417 7.1312 
        fir:core/z.out                                                                                                                     0.0000 7.1312 
        fir:core/mux                                                             mgc_mux_5_1_2                                             1.3121 8.4433 
        fir:core/mux.itm                                                                                                                   0.0000 8.4433 
        fir:core/and                                                             mgc_and_5_2                                               1.2790 9.7223 
        fir:core/and.itm                                                                                                                   0.0000 9.7223 
        fir:core/reg(regs:acc)                                                   mgc_reg_pos_5_0_0_1_1_1_1                                 0.0000 9.7223 
                                                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                      Port                                       Slack (Delay) Messages 
      --------------------------------------------- ---------------------------------------- ------- ------- --------
      fir:core/reg(out1:rsc.triosy:obj.ld)          reg(out1:out1:and.cse                     8.7210  1.2790          
      fir:core/reg(out1:rsci.idat)                  acc:slc(acc(32:3)#3.sva#1)(29-14).itm     6.1395  3.8605          
      fir:core/reg(regs:acc)                        and.itm                                   0.2777  9.7223          
      fir:core/reg(regs:regs:nor)                   regs:regs:nor.itm#2                       8.7321  1.2679          
      fir:core/reg(wptr(4:0)#1)                     regs:mux1h#4.itm                          2.4937  7.5063          
      fir:core/reg(acc(32:3)#1)                     acc:acc:acc:and.itm                       4.8605  5.1395          
      fir:core/reg(MAC-4:acc#2.psp)                 MAC:asn(MAC-4:acc#2.psp.sva:rptr:and.itm  0.7456  9.2544          
      fir:core/reg(MAC:mux)                         MAC:mux1h#6.itm                           5.2783  4.7217          
      fir:core/reg(MAC:MAC:nor#6)                   MAC:MAC:nor#6.itm#3                       2.9130  7.0870          
      fir:core/reg(MAC:mux#5)                       MAC:mux1h#9.itm                           0.3105  9.6895          
      fir:core/reg(MAC:io_read(coeffs:rsc.@))       coeffs:slc(coeffs:rsci.d)(479-64).itm    10.0000  0.0000          
      fir:core/reg(MAC:mux#7)                       MAC:MAC:mux1h.itm                         0.4699  9.5301          
      fir:core/reg(MAC:mux#6)                       z.out#2                                   0.3105  9.6895          
      fir:core/reg(MAC:MAC:or#4)                    MAC:mux1h#17.itm                          0.1161  9.8839          
      fir:core/reg(MAC-2:mul)                       MAC:MAC:mux#2.itm                         0.2274  9.7726          
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#1) MAC:MAC:mux.itm                           6.1879  3.8121          
      fir:core/reg(MAC:acc#4)                       MAC:MAC:mux#1.itm                         0.2274  9.7726          
      fir:core/reg(MAC:i(5:0)#3)                    MAC:i:slc(MAC:i(5:0)#3.sva:mx0w0)(5).itm  6.6416  3.3584          
      fir                                           coeffs:rsc.triosy.lz                     10.0000  0.0000          
      fir                                           in1:rsc.triosy.lz                        10.0000  0.0000          
      fir                                           out1:rsc.dat                             10.0000  0.0000          
      fir                                           out1:rsc.triosy.lz                       10.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                    5     9 
    -                   30     4 
    and                          
    -                    5     2 
    -                   30     1 
    -                   16     1 
    -                    1    24 
    mul                          
    -                   30     3 
    mux                          
    -                    5     5 
    -                   30     3 
    -                   16     4 
    mux1h                        
    -                    5     3 
    -                   16     3 
    nor                          
    -                    1    24 
    not                          
    -                    1    15 
    or                           
    -                    5     5 
    -                    1    13 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    5     4 
    -                  416     1 
    -                   30     3 
    -                   16     6 
    -                    1     4 
    write_port                   
    -                    0     1 
    
  End of Report
