Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul  1 22:27:20 2022
| Host         : DESKTOP-TV2T1SG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab2_top_v3_control_sets_placed.rpt
| Design       : lab2_top_v3
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            8 |
| No           | No                    | Yes                    |              80 |           25 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              44 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+
|   Clock Signal   |               Enable Signal              |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+------------------+------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG |                                          | COMP_N3_FSM/FSM_onehot_current_state_reg[11]_0                                     |                1 |              1 |
|  clock_IBUF_BUFG |                                          | reset_IBUF                                                                         |                1 |              2 |
|  clock_IBUF_BUFG | COMP_N3_FSM/Q[1]                         |                                                                                    |                4 |             14 |
|  clock_IBUF_BUFG | COMP_N15_DEBOUNCE_ACUSE_ERR/Q[0]         | COMP_N2_PowerOnRst/Q[0]                                                            |                7 |             22 |
|  clock_IBUF_BUFG | COMP_N14_DEBOUNCE_START/current_state[0] | COMP_N2_PowerOnRst/Q[0]                                                            |                7 |             22 |
|  clock_IBUF_BUFG |                                          |                                                                                    |                8 |             24 |
|  clock_IBUF_BUFG |                                          | COMP_N11_COMP_SALIDA/componente_divisor_frecuencia/rst_async_ass_synch_deass1/Q[0] |                9 |             31 |
|  clock_IBUF_BUFG |                                          | COMP_N2_PowerOnRst/Q[0]                                                            |               15 |             47 |
+------------------+------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+


