Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/dwl/experiment/TEST2_isim_beh.exe -prj D:/dwl/experiment/TEST2_beh.prj work.TEST2 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/dwl/experiment/MUX32_2_1.v" into library work
Analyzing Verilog file "D:/dwl/experiment/Left_2_Shifter.v" into library work
Analyzing Verilog file "D:/dwl/experiment/Control.v" into library work
Analyzing Verilog file "D:/dwl/experiment/ALUop.v" into library work
Analyzing Verilog file "D:/dwl/experiment/ADD32.v" into library work
Analyzing Verilog file "D:/dwl/experiment/Sign_Extender.v" into library work
Analyzing Verilog file "D:/dwl/experiment/RegFile.v" into library work
Analyzing Verilog file "D:/dwl/experiment/MUX5_2_1.v" into library work
Analyzing Verilog file "D:/dwl/experiment/INST_ROM.v" into library work
Analyzing Verilog file "D:/dwl/experiment/Fetch.v" into library work
Analyzing Verilog file "D:/dwl/experiment/DATA_RAM.v" into library work
Analyzing Verilog file "D:/dwl/experiment/Control_Unit.v" into library work
Analyzing Verilog file "D:/dwl/experiment/ALU.v" into library work
Analyzing Verilog file "D:/dwl/experiment/Single_Cycle_Computer.v" into library work
WARNING:HDLCompiler:751 - "D:/dwl/experiment/Single_Cycle_Computer.v" Line 29: Redeclaration of ansi port Result is not allowed
Analyzing Verilog file "D:/dwl/experiment/TEST2.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Left_2_Shifter
Compiling module ADD32
Compiling module MUX32_2_1
Compiling module Fetch
Compiling module INST_ROM
Compiling module Control
Compiling module ALUop
Compiling module Control_Unit
Compiling module MUX5_2_1
Compiling module RegFile
Compiling module Sign_Extender
Compiling module ALU
Compiling module DATA_RAM
Compiling module Single_Cycle_Computer
Compiling module TEST2
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable D:/dwl/experiment/TEST2_isim_beh.exe
Fuse Memory Usage: 29128 KB
Fuse CPU Usage: 265 ms
