# Compile of WB.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of mux4x1.vhd was successful.
# Compile of mux8x1.vhd was successful.
# Compile of mem2_WB_buf copy.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mem1.vhd was successful.
# Compile of mem1_mem2_buf.vhd was successful.
# Compile of sp_reg.vhd was successful.
# Compile of fetch_decode_buffer.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of pc_reg.vhd was successful.
# Compile of ex_mem1_buf.vhd was successful.
# Compile of execute.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of aluOp.vhd was successful.
# Compile of andOp.vhd was successful.
# Compile of branching.vhd was successful.
# Compile of carryOp.vhd was successful.
# Compile of inc.vhd was successful.
# Compile of movOp.vhd was successful.
# Compile of control.vhd was successful.
# Compile of flagReg.vhd was successful.
# Compile of ID_EX_buf.vhd was successful.
# Compile of regFile.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of pipeline.vhd failed with 21 errors.
# Compile of spWE_circuit.vhd was successful.
# 28 compiles, 1 failed with 21 errors.
# Load canceled
# Compile of WB.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of mux4x1.vhd was successful.
# Compile of mux8x1.vhd was successful.
# Compile of mem2_WB_buf copy.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mem1.vhd was successful.
# Compile of mem1_mem2_buf.vhd was successful.
# Compile of sp_reg.vhd was successful.
# Compile of fetch_decode_buffer.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of pc_reg.vhd was successful.
# Compile of ex_mem1_buf.vhd was successful.
# Compile of execute.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of aluOp.vhd was successful.
# Compile of andOp.vhd was successful.
# Compile of branching.vhd was successful.
# Compile of carryOp.vhd was successful.
# Compile of inc.vhd was successful.
# Compile of movOp.vhd was successful.
# Compile of control.vhd was successful.
# Compile of flagReg.vhd was successful.
# Compile of ID_EX_buf.vhd was successful.
# Compile of regFile.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of pipeline.vhd failed with 21 errors.
# Compile of spWE_circuit.vhd was successful.
# Compile of hdu.vhd was successful.
# Compile of Fdu.vhd failed with 1 errors.
# 30 compiles, 2 failed with 22 errors.
vsim -gui work.hdu
# vsim -gui work.hdu 
# Start time: 18:08:39 on May 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.hdu(logicofhdu)
add wave -position end  sim:/hdu/MEM1_MEM2_OP
add wave -position end  sim:/hdu/EX_MEM_OP
add wave -position end  sim:/hdu/HAZARD_SIGNAL
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: donia  Hostname: DONIA  ProcessID: 9128
#           Attempting to use alternate WLF file "./wlft5arinm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5arinm
force -freeze sim:/hdu/MEM1_MEM2_OP 0 0
force -freeze sim:/hdu/EX_MEM_OP 0 0
run
force -freeze sim:/hdu/MEM1_MEM2_OP 1 0
run
force -freeze sim:/hdu/EX_MEM_OP 1 0
run
force -freeze sim:/hdu/MEM1_MEM2_OP {} 0
# ** UI-Msg: (vsim-4026) Value "" does not represent a literal of the enumeration type.
# ** UI-Msg: (vsim-4011) Invalid force value: {} 0.
# 
run
force -freeze sim:/hdu/MEM1_MEM2_OP 0 0
run
quit -sim
# End time: 18:10:07 on May 21,2023, Elapsed time: 0:01:28
# Errors: 0, Warnings: 7
# Compile of Fdu.vhd was successful.
# Compile of Fdu.vhd was successful.
vsim -gui work.fdu
# vsim -gui work.fdu 
# Start time: 18:58:20 on May 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fdu(logicoffdu)
add wave -position end  sim:/fdu/RS1_Address
add wave -position end  sim:/fdu/RS2_Address
add wave -position end  sim:/fdu/WB_Address
add wave -position end  sim:/fdu/ALU_Rdst
add wave -position end  sim:/fdu/MEM1_Rd_Address
add wave -position end  sim:/fdu/RS1_Data
add wave -position end  sim:/fdu/RS2_Data
add wave -position end  sim:/fdu/Mem1_Alu_Result_Immd
add wave -position end  sim:/fdu/Alu_Result_Immd
add wave -position end  sim:/fdu/WB_Data
add wave -position end  sim:/fdu/Reg_File_Enable
add wave -position end  sim:/fdu/Execution_WB_Signal
add wave -position end  sim:/fdu/Mem1_Wb_Signal
add wave -position end  sim:/fdu/RS1_DATA_Out
add wave -position end  sim:/fdu/RS2_DATA_Out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: donia  Hostname: DONIA  ProcessID: 9128
#           Attempting to use alternate WLF file "./wlftznvckm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftznvckm
force -freeze sim:/fdu/RS1_Address 0 0
force -freeze sim:/fdu/ALU_Rdst 0 0
force -freeze sim:/fdu/RS1_Data 10 0
step
step -out -current
# Requested step location(s) not found!
run
force -freeze sim:/fdu/MEM1_Rd_Address 0 0
force -freeze sim:/fdu/Mem1_Alu_Result_Immd 3 0
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
force -freeze sim:/fdu/RS1_Data 7 0
run
force -freeze sim:/fdu/RS1_Data 7 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
run
force -freeze sim:/fdu/Alu_Result_Immd 7 0
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/RS1_Data 10 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
step
# Nothing left to do.
step -over
# Nothing left to do.
step
# Nothing left to do.
run
step -over
# Nothing left to do.
step -over
# Nothing left to do.
run
step
# Nothing left to do.
step
# Nothing left to do.
force -freeze sim:/fdu/Execution_WB_Signal 1 0
run
step
# Nothing left to do.
run
step
# Nothing left to do.
restart -f
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
step
# GetModuleFileName: The specified module could not be found.
# 
# 
step -over
step -over
step -over
quit -sim
# End time: 19:14:38 on May 21,2023, Elapsed time: 0:16:18
# Errors: 0, Warnings: 1
# Compile of Fdu.vhd was successful.
vsim -gui work.fdu
# vsim -gui work.fdu 
# Start time: 19:15:04 on May 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fdu(logicoffdu)
add wave -position end  sim:/fdu/RS1_Address
add wave -position end  sim:/fdu/RS2_Address
add wave -position end  sim:/fdu/WB_Address
add wave -position end  sim:/fdu/ALU_Rdst
add wave -position end  sim:/fdu/MEM1_Rd_Address
add wave -position end  sim:/fdu/RS1_Data
add wave -position end  sim:/fdu/RS2_Data
add wave -position end  sim:/fdu/Mem1_Alu_Result_Immd
add wave -position end  sim:/fdu/Alu_Result_Immd
add wave -position end  sim:/fdu/WB_Data
add wave -position end  sim:/fdu/Reg_File_Enable
add wave -position end  sim:/fdu/Execution_WB_Signal
add wave -position end  sim:/fdu/Mem1_Wb_Signal
add wave -position end  sim:/fdu/RS1_DATA_Out
add wave -position end  sim:/fdu/RS2_DATA_Out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: donia  Hostname: DONIA  ProcessID: 9128
#           Attempting to use alternate WLF file "./wlft284mgq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft284mgq
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
step
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Nothing left to do.
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart -f
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 19:17:15 on May 21,2023, Elapsed time: 0:02:11
# Errors: 0, Warnings: 1
# Compile of Fdu.vhd was successful.
vsim -gui work.fdu
# vsim -gui work.fdu 
# Start time: 19:17:27 on May 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fdu(logicoffdu)
add wave -position end  sim:/fdu/RS1_Address
add wave -position end  sim:/fdu/RS2_Address
add wave -position end  sim:/fdu/WB_Address
add wave -position end  sim:/fdu/ALU_Rdst
add wave -position end  sim:/fdu/MEM1_Rd_Address
add wave -position end  sim:/fdu/RS1_Data
add wave -position end  sim:/fdu/RS2_Data
add wave -position end  sim:/fdu/Mem1_Alu_Result_Immd
add wave -position end  sim:/fdu/Alu_Result_Immd
add wave -position end  sim:/fdu/WB_Data
add wave -position end  sim:/fdu/Reg_File_Enable
add wave -position end  sim:/fdu/Execution_WB_Signal
add wave -position end  sim:/fdu/Mem1_Wb_Signal
add wave -position end  sim:/fdu/RS1_DATA_Out
add wave -position end  sim:/fdu/RS2_DATA_Out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: donia  Hostname: DONIA  ProcessID: 9128
#           Attempting to use alternate WLF file "./wlftstmncx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftstmncx
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
run
noforce sim:/fdu/Execution_WB_Signal
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
quit -sim
# End time: 19:22:43 on May 21,2023, Elapsed time: 0:05:16
# Errors: 0, Warnings: 4
# Compile of Fdu.vhd was successful.
vsim -gui work.fdu
# vsim -gui work.fdu 
# Start time: 19:22:55 on May 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fdu(logicoffdu)
add wave -position end  sim:/fdu/RS1_Address
add wave -position end  sim:/fdu/RS2_Address
add wave -position end  sim:/fdu/WB_Address
add wave -position end  sim:/fdu/ALU_Rdst
add wave -position end  sim:/fdu/MEM1_Rd_Address
add wave -position end  sim:/fdu/RS1_Data
add wave -position end  sim:/fdu/RS2_Data
add wave -position end  sim:/fdu/Mem1_Alu_Result_Immd
add wave -position end  sim:/fdu/Alu_Result_Immd
add wave -position end  sim:/fdu/WB_Data
add wave -position end  sim:/fdu/Reg_File_Enable
add wave -position end  sim:/fdu/Execution_WB_Signal
add wave -position end  sim:/fdu/Mem1_Wb_Signal
add wave -position end  sim:/fdu/RS1_DATA_Out
add wave -position end  sim:/fdu/RS2_DATA_Out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: donia  Hostname: DONIA  ProcessID: 9128
#           Attempting to use alternate WLF file "./wlft4cs95a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4cs95a
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
run
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
quit -sim
# End time: 19:25:33 on May 21,2023, Elapsed time: 0:02:38
# Errors: 0, Warnings: 4
# Load canceled
# Compile of Fdu.vhd was successful.
vsim -gui work.fdu
# vsim -gui work.fdu 
# Start time: 19:25:51 on May 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fdu(logicoffdu)
add wave -position end  sim:/fdu/RS1_Address
add wave -position end  sim:/fdu/RS2_Address
add wave -position end  sim:/fdu/WB_Address
add wave -position end  sim:/fdu/ALU_Rdst
add wave -position end  sim:/fdu/MEM1_Rd_Address
add wave -position end  sim:/fdu/RS1_Data
add wave -position end  sim:/fdu/RS2_Data
add wave -position end  sim:/fdu/Mem1_Alu_Result_Immd
add wave -position end  sim:/fdu/Alu_Result_Immd
add wave -position end  sim:/fdu/WB_Data
add wave -position end  sim:/fdu/Reg_File_Enable
add wave -position end  sim:/fdu/Execution_WB_Signal
add wave -position end  sim:/fdu/Mem1_Wb_Signal
add wave -position end  sim:/fdu/RS1_DATA_Out
add wave -position end  sim:/fdu/RS2_DATA_Out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: donia  Hostname: DONIA  ProcessID: 9128
#           Attempting to use alternate WLF file "./wlftm9qqs3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm9qqs3
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
run
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 1 0
force -freeze sim:/fdu/MEM1_Rd_Address 1 0
force -freeze sim:/fdu/Mem1_Alu_Result_Immd 6 0
run
quit -sim
# End time: 19:36:31 on May 21,2023, Elapsed time: 0:10:40
# Errors: 0, Warnings: 4
# Compile of Fdu.vhd was successful.
vsim -gui work.fdu
# vsim -gui work.fdu 
# Start time: 19:36:44 on May 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fdu(logicoffdu)
add wave -position end  sim:/fdu/RS1_Address
add wave -position end  sim:/fdu/RS2_Address
add wave -position end  sim:/fdu/WB_Address
add wave -position end  sim:/fdu/ALU_Rdst
add wave -position end  sim:/fdu/MEM1_Rd_Address
add wave -position end  sim:/fdu/RS1_Data
add wave -position end  sim:/fdu/RS2_Data
add wave -position end  sim:/fdu/Mem1_Alu_Result_Immd
add wave -position end  sim:/fdu/Alu_Result_Immd
add wave -position end  sim:/fdu/WB_Data
add wave -position end  sim:/fdu/Reg_File_Enable
add wave -position end  sim:/fdu/Execution_WB_Signal
add wave -position end  sim:/fdu/Mem1_Wb_Signal
add wave -position end  sim:/fdu/RS1_DATA_Out
add wave -position end  sim:/fdu/RS2_DATA_Out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: donia  Hostname: DONIA  ProcessID: 9128
#           Attempting to use alternate WLF file "./wlftj25wih".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj25wih
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
run
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 1 0
force -freeze sim:/fdu/MEM1_Rd_Address 1 0
force -freeze sim:/fdu/Mem1_Alu_Result_Immd 6 0
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
run
# Break in Process line__27 at C:/Users/donia/Uni/Senior-1/Spring/Architecture/Project/Code/Pipeline/src/Regs_FDU/Fdu.vhd line 33
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 1 0
force -freeze sim:/fdu/MEM1_Rd_Address 1 0
force -freeze sim:/fdu/Mem1_Alu_Result_Immd 6 0
step
step
step
step
step
step
step
step
step
step
step
step
step
# Nothing left to do.
step
# Nothing left to do.
run
restart -f
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
run
# Break in Process line__27 at C:/Users/donia/Uni/Senior-1/Spring/Architecture/Project/Code/Pipeline/src/Regs_FDU/Fdu.vhd line 33
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 1 0
force -freeze sim:/fdu/MEM1_Rd_Address 1 0
force -freeze sim:/fdu/Mem1_Alu_Result_Immd 6 0
run
restart -f
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
run
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 1 0
force -freeze sim:/fdu/MEM1_Rd_Address 1 0
force -freeze sim:/fdu/Mem1_Alu_Result_Immd 6 0
run
restart -f
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
run
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 1 0
force -freeze sim:/fdu/MEM1_Rd_Address 1 0
force -freeze sim:/fdu/Mem1_Alu_Result_Immd 6 0
run
restart
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 1 0
force -freeze sim:/fdu/MEM1_Rd_Address 1 0
force -freeze sim:/fdu/Mem1_Alu_Result_Immd 6 0
restart
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
force -freeze sim:/fdu/Execution_WB_Signal 0 0
force -freeze sim:/fdu/Mem1_Wb_Signal 1 0
force -freeze sim:/fdu/MEM1_Rd_Address 1 0
force -freeze sim:/fdu/Mem1_Alu_Result_Immd 6 0
run
quit -sim
# End time: 19:43:37 on May 21,2023, Elapsed time: 0:06:53
# Errors: 0, Warnings: 1
# Compile of Fdu.vhd was successful.
vsim -gui work.fdu
# vsim -gui work.fdu 
# Start time: 19:43:50 on May 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fdu(logicoffdu)
add wave -position end  sim:/fdu/RS1_Address
add wave -position end  sim:/fdu/RS2_Address
add wave -position end  sim:/fdu/WB_Address
add wave -position end  sim:/fdu/ALU_Rdst
add wave -position end  sim:/fdu/MEM1_Rd_Address
add wave -position end  sim:/fdu/RS1_Data
add wave -position end  sim:/fdu/RS2_Data
add wave -position end  sim:/fdu/Mem1_Alu_Result_Immd
add wave -position end  sim:/fdu/Alu_Result_Immd
add wave -position end  sim:/fdu/WB_Data
add wave -position end  sim:/fdu/Reg_File_Enable
add wave -position end  sim:/fdu/Execution_WB_Signal
add wave -position end  sim:/fdu/Mem1_Wb_Signal
add wave -position end  sim:/fdu/RS1_DATA_Out
add wave -position end  sim:/fdu/RS2_DATA_Out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: donia  Hostname: DONIA  ProcessID: 9128
#           Attempting to use alternate WLF file "./wlft1fck87".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1fck87
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
run
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 1 0
force -freeze sim:/fdu/MEM1_Rd_Address 1 0
force -freeze sim:/fdu/Mem1_Alu_Result_Immd 6 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 0 0
force -freeze sim:/fdu/Reg_File_Enable 1 0
quit -sim
# End time: 19:48:06 on May 21,2023, Elapsed time: 0:04:16
# Errors: 0, Warnings: 4
# Compile of Fdu.vhd was successful.
vsim -gui work.fdu
# vsim -gui work.fdu 
# Start time: 19:48:18 on May 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fdu(logicoffdu)
add wave -position end  sim:/fdu/RS1_Address
add wave -position end  sim:/fdu/RS2_Address
add wave -position end  sim:/fdu/WB_Address
add wave -position end  sim:/fdu/ALU_Rdst
add wave -position end  sim:/fdu/MEM1_Rd_Address
add wave -position end  sim:/fdu/RS1_Data
add wave -position end  sim:/fdu/RS2_Data
add wave -position end  sim:/fdu/Mem1_Alu_Result_Immd
add wave -position end  sim:/fdu/Alu_Result_Immd
add wave -position end  sim:/fdu/WB_Data
add wave -position end  sim:/fdu/Reg_File_Enable
add wave -position end  sim:/fdu/Execution_WB_Signal
add wave -position end  sim:/fdu/Mem1_Wb_Signal
add wave -position end  sim:/fdu/RS1_DATA_Out
add wave -position end  sim:/fdu/RS2_DATA_Out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: donia  Hostname: DONIA  ProcessID: 9128
#           Attempting to use alternate WLF file "./wlftmvn1v7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmvn1v7
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/RS1_Address 1 0
force -freeze sim:/fdu/ALU_Rdst 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
force -freeze sim:/fdu/Alu_Result_Immd 7 0
force -freeze sim:/fdu/RS1_Data 2 0
run
force -freeze sim:/fdu/Execution_WB_Signal 0 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 1 0
force -freeze sim:/fdu/MEM1_Rd_Address 1 0
force -freeze sim:/fdu/Mem1_Alu_Result_Immd 6 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 0 0
force -freeze sim:/fdu/Reg_File_Enable 1 0
force -freeze sim:/fdu/Mem1_Wb_Signal 0 0
force -freeze sim:/fdu/Reg_File_Enable 1 0
force -freeze sim:/fdu/WB_Data 3 0
force -freeze sim:/fdu/WB_Address 1 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 1 0
run
force -freeze sim:/fdu/RS2_Data 8 0
force -freeze sim:/fdu/RS2_Address 4 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
step
run
force -freeze sim:/fdu/Mem1_Wb_Signal 0 0
force -freeze sim:/fdu/Execution_WB_Signal 0 0
force -freeze sim:/fdu/Reg_File_Enable 0 0
run
force -freeze sim:/fdu/RS2_Address 4 0
force -freeze sim:/fdu/MEM1_Rd_Address 4 0
force -freeze sim:/fdu/Mem1_Wb_Signal 1 0
force -freeze sim:/fdu/Execution_WB_Signal 1 0
run
force -freeze sim:/fdu/Reg_File_Enable 1 0
force -freeze sim:/fdu/WB_Address 4 0
run
force -freeze sim:/fdu/Mem1_Wb_Signal 0 0
run
quit -sim
# End time: 19:57:25 on May 21,2023, Elapsed time: 0:09:07
# Errors: 0, Warnings: 4
# Compile of WB.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of mux4x1.vhd was successful.
# Compile of mux8x1.vhd was successful.
# Compile of mem2_WB_buf copy.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of mem1.vhd was successful.
# Compile of mem1_mem2_buf.vhd was successful.
# Compile of sp_reg.vhd was successful.
# Compile of fetch_decode_buffer.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of pc_reg.vhd was successful.
# Compile of ex_mem1_buf.vhd was successful.
# Compile of execute.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of aluOp.vhd was successful.
# Compile of andOp.vhd was successful.
# Compile of branching.vhd was successful.
# Compile of carryOp.vhd was successful.
# Compile of inc.vhd was successful.
# Compile of movOp.vhd was successful.
# Compile of control.vhd was successful.
# Compile of flagReg.vhd was successful.
# Compile of ID_EX_buf.vhd was successful.
# Compile of regFile.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of pipeline.vhd was successful.
# Compile of spWE_circuit.vhd was successful.
# Compile of hdu.vhd was successful.
# Compile of Fdu.vhd was successful.
# 30 compiles, 0 failed with no errors.
