
---------- Begin Simulation Statistics ----------
final_tick                                14631064375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    771                       # Simulator instruction rate (inst/s)
host_mem_usage                                8063588                       # Number of bytes of host memory used
host_op_rate                                      788                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11093.35                       # Real time elapsed on the host
host_tick_rate                                 991950                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8548512                       # Number of instructions simulated
sim_ops                                       8740392                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011004                       # Number of seconds simulated
sim_ticks                                 11004051250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.238291                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  440779                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               462817                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                666                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3415                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            451502                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4269                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4890                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              621                       # Number of indirect misses.
system.cpu.branchPred.lookups                  485586                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11885                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          598                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2975054                       # Number of instructions committed
system.cpu.committedOps                       3018241                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.131969                       # CPI: cycles per instruction
system.cpu.discardedOps                          9997                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1627354                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             79421                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           846667                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2677577                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.319288                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      536                       # number of quiesce instructions executed
system.cpu.numCycles                          9317777                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       536                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2061313     68.30%     68.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                    928      0.03%     68.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                  89291      2.96%     71.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                866709     28.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3018241                       # Class of committed instruction
system.cpu.quiesceCycles                      8288705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6640200                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        803879                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254488                       # Transaction distribution
system.membus.trans_dist::ReadResp             254960                       # Transaction distribution
system.membus.trans_dist::WriteReq             152176                       # Transaction distribution
system.membus.trans_dist::WriteResp            152176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          271                       # Transaction distribution
system.membus.trans_dist::WriteClean              104                       # Transaction distribution
system.membus.trans_dist::CleanEvict              172                       # Transaction distribution
system.membus.trans_dist::ReadExReq               137                       # Transaction distribution
system.membus.trans_dist::ReadExResp              138                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           285                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       401408                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        401408                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       804148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       814698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       802816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       802816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1617910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        67152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25769232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1210323                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003856                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1210305    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1210323                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2047901079                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10647375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              357999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2085000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8214175                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1560492895                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             936500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       294912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       294912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       512088                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       512088                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1605632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1605632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1614000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25701904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2741916750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2174572743                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1396824000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       253952                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       253952                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       147456                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       147456                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       802816                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       802816                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       497589                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       497589    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       497589                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1171331250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1417216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9437184                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25690112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16252928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25690112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       294912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4358144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2867200                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1476994939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    857609964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2334604903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    857609964                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1476994939                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2334604903                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2334604903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2334604903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4669209806                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11968                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11968                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          187                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          205                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1087599                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       104689                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1192288                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1087599                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1087599                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1087599                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       104689                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1192288                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16252928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16278848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9437184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9461184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       253952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          375                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       147456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             147831                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1476994939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2355496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1479350435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2181015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    857609964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            859790979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2181015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2334604903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2355496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2339141414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    400756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000176418750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          150                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          150                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              457267                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             157563                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     147831                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   147831                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    652                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9234                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8167636755                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1268520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14827366755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32193.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58443.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       223                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   236626                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  137665                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               147831                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    450                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.057028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.974311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.085056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          702      2.58%      2.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          603      2.21%      4.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          372      1.37%      6.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          393      1.44%      7.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          457      1.68%      9.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          386      1.42%     10.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          390      1.43%     12.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          519      1.90%     14.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23428     85.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27250                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1691.480000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    555.115802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              5      3.33%      3.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           10      6.67%     10.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           32     21.33%     31.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           31     20.67%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           72     48.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           150                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     985.586667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    876.072766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    197.737647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              6      4.00%      4.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      8.00%     12.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          132     88.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           150                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16237056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   41728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9461632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16278784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9461184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1475.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       859.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1479.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    859.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11003906250                       # Total gap between requests
system.mem_ctrls.avgGap                      27360.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16211200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9436160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1473202880.620898485184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2349680.078053071629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2314783.839270105120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 857516907.693427801132                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       253952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          375                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       147456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14810515930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16850825                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10090193630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 194289172125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58320.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41709.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26907183.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1317607.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5756626855                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    595140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4653281520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1072                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           536                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9665375.233209                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2468178.440219                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          536    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5741125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11976250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             536                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9450423250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5180641125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1521768                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1521768                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1521768                       # number of overall hits
system.cpu.icache.overall_hits::total         1521768                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          187                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            187                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          187                       # number of overall misses
system.cpu.icache.overall_misses::total           187                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8119375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8119375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8119375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8119375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1521955                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1521955                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1521955                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1521955                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000123                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000123                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000123                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000123                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43419.117647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43419.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43419.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43419.117647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          187                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          187                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          187                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          187                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7820500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7820500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7820500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7820500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41820.855615                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41820.855615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41820.855615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41820.855615                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1521768                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1521768                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          187                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           187                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8119375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8119375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1521955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1521955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43419.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43419.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          187                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7820500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7820500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41820.855615                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41820.855615                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           335.359747                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              573822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                22                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          26082.818182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   335.359747                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.655000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.655000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3044097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3044097                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147494                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147494                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147494                       # number of overall hits
system.cpu.dcache.overall_hits::total          147494                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          535                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            535                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          535                       # number of overall misses
system.cpu.dcache.overall_misses::total           535                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38828000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38828000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148029                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148029                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148029                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148029                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003614                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003614                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003614                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003614                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72575.700935                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72575.700935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72575.700935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72575.700935                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          271                       # number of writebacks
system.cpu.dcache.writebacks::total               271                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30976875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30976875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30976875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30976875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002851                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002851                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002851                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002851                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73404.917062                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73404.917062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73404.917062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73404.917062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.182648                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.182648                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    421                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22364250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22364250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003324                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003324                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75300.505051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75300.505051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21519875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21519875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11643000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11643000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003190                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003190                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75508.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75508.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.014925                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.014925                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16463750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16463750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58679                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58679                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69175.420168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69175.420168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4720                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4720                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9457000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9457000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69029.197080                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69029.197080                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       401408                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       401408                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4207291625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4207291625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10481.334764                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10481.334764                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        38747                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        38747                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       362661                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       362661                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4030864704                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4030864704                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11114.690314                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11114.690314                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.564942                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9092                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               525                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.318095                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.564942                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3803803                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3803803                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14631064375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14631151250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    771                       # Simulator instruction rate (inst/s)
host_mem_usage                                8063588                       # Number of bytes of host memory used
host_op_rate                                      788                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11093.44                       # Real time elapsed on the host
host_tick_rate                                 991950                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8548521                       # Number of instructions simulated
sim_ops                                       8740407                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011004                       # Number of seconds simulated
sim_ticks                                 11004138125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.237066                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  440780                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               462824                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                667                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3417                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            451502                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4269                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4890                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              621                       # Number of indirect misses.
system.cpu.branchPred.lookups                  485595                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11887                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          598                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2975063                       # Number of instructions committed
system.cpu.committedOps                       3018256                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.132006                       # CPI: cycles per instruction
system.cpu.discardedOps                         10004                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1627375                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             79421                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           846668                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2677670                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.319284                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      536                       # number of quiesce instructions executed
system.cpu.numCycles                          9317916                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       536                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2061321     68.30%     68.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                    928      0.03%     68.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.33% # Class of committed instruction
system.cpu.op_class_0::MemRead                  89297      2.96%     71.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                866709     28.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3018256                       # Class of committed instruction
system.cpu.quiesceCycles                      8288705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6640246                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        803881                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254488                       # Transaction distribution
system.membus.trans_dist::ReadResp             254961                       # Transaction distribution
system.membus.trans_dist::WriteReq             152176                       # Transaction distribution
system.membus.trans_dist::WriteResp            152176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          272                       # Transaction distribution
system.membus.trans_dist::WriteClean              104                       # Transaction distribution
system.membus.trans_dist::CleanEvict              172                       # Transaction distribution
system.membus.trans_dist::ReadExReq               137                       # Transaction distribution
system.membus.trans_dist::ReadExResp              138                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           286                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       401408                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        401408                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       804151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       814701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       802816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       802816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1617913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        50048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        67280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25769360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1210324                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003856                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1210306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1210324                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2047908329                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10647375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              357999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2085000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8219925                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1560492895                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             936500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       294912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       294912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       512088                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       512088                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1605632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1605632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1614000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25701904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2741916750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2174572743                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1396824000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       253952                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       253952                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       147456                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       147456                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       802816                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       802816                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       497589                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       497589    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       497589                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1171331250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1417216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9437184                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25690112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16252928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25690112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       294912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4358144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2867200                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1476983278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    857603194                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2334586472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    857603194                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1476983278                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2334586472                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2334586472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2334586472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4669172944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11968                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11968                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          187                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          205                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1087591                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       104688                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1192279                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1087591                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1087591                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1087591                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       104688                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1192279                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16252928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          25984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16278912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9437184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9461248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       253952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       147456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             147832                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1476983278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2361294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1479344572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2186814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    857603194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            859790007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2186814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2334586472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2361294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2339134579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    400756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000176418750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          150                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          150                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              457270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             157563                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254357                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     147832                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254357                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   147832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    652                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9234                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8167636755                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1268525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14827393005                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32193.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58443.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       223                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   236627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  137665                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254357                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               147832                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    450                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.057028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.974311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.085056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          702      2.58%      2.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          603      2.21%      4.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          372      1.37%      6.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          393      1.44%      7.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          457      1.68%      9.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          386      1.42%     10.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          390      1.43%     12.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          519      1.90%     14.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23428     85.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27250                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1691.480000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    555.115802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              5      3.33%      3.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           10      6.67%     10.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           32     21.33%     31.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           31     20.67%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           72     48.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           150                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     985.586667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    876.072766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    197.737647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              6      4.00%      4.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      8.00%     12.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          132     88.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           150                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16237120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   41728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9461632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16278848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9461248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1475.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       859.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1479.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    859.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11004163750                       # Total gap between requests
system.mem_ctrls.avgGap                      27360.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16211200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9436160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1473191250.041674613953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2355477.521780016832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2314765.564613448456                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 857510137.805544853210                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       253952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       147456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14810515930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16877075                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10090193630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 194289172125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58320.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41671.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26835621.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1317607.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5756626855                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    595140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4653368395                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1072                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           536                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9665375.233209                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2468178.440219                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          536    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5741125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11976250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             536                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9450510125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5180641125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1521780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1521780                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1521780                       # number of overall hits
system.cpu.icache.overall_hits::total         1521780                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          187                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            187                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          187                       # number of overall misses
system.cpu.icache.overall_misses::total           187                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8119375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8119375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8119375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8119375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1521967                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1521967                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1521967                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1521967                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000123                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000123                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000123                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000123                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43419.117647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43419.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43419.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43419.117647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          187                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          187                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          187                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          187                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7820500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7820500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7820500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7820500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41820.855615                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41820.855615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41820.855615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41820.855615                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1521780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1521780                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          187                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           187                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8119375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8119375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1521967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1521967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43419.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43419.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          187                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7820500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7820500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41820.855615                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41820.855615                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           335.359768                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3100298                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               360                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8611.938889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   335.359768                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.655000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.655000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3044121                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3044121                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147499                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147499                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147499                       # number of overall hits
system.cpu.dcache.overall_hits::total          147499                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          536                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            536                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          536                       # number of overall misses
system.cpu.dcache.overall_misses::total           536                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38888000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38888000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38888000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38888000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148035                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148035                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148035                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148035                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003621                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003621                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003621                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003621                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72552.238806                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72552.238806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72552.238806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72552.238806                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          272                       # number of writebacks
system.cpu.dcache.writebacks::total               272                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          423                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          423                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31035625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31035625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31035625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31035625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11643000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002857                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002857                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002857                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002857                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73370.271868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73370.271868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73370.271868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73370.271868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.182648                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.182648                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    422                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22424250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22424250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75249.161074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75249.161074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21578625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21578625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11643000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11643000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75449.737762                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75449.737762                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21722.014925                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21722.014925                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16463750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16463750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58679                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58679                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69175.420168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69175.420168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4720                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4720                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9457000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9457000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69029.197080                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69029.197080                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       401408                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       401408                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4207291625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4207291625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10481.334764                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10481.334764                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        38747                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        38747                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       362661                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       362661                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4030864704                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4030864704                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11114.690314                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11114.690314                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.564235                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              152484                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               936                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            162.910256                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.564235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975711                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975711                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3803828                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3803828                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14631151250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
