{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462503636188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462503636188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 22:00:36 2016 " "Processing started: Thu May 05 22:00:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462503636188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462503636188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462503636188 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462503636704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-RTL " "Found design unit 1: ControlUnit-RTL" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462503637289 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462503637289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462503637289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462503637329 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(528) " "VHDL Process Statement warning at ControlUnit.vhd(528): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(528) " "VHDL Process Statement warning at ControlUnit.vhd(528): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(528) " "VHDL Process Statement warning at ControlUnit.vhd(528): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(528) " "VHDL Process Statement warning at ControlUnit.vhd(528): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(546) " "VHDL Process Statement warning at ControlUnit.vhd(546): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(546) " "VHDL Process Statement warning at ControlUnit.vhd(546): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(546) " "VHDL Process Statement warning at ControlUnit.vhd(546): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(546) " "VHDL Process Statement warning at ControlUnit.vhd(546): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(563) " "VHDL Process Statement warning at ControlUnit.vhd(563): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(563) " "VHDL Process Statement warning at ControlUnit.vhd(563): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(563) " "VHDL Process Statement warning at ControlUnit.vhd(563): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(563) " "VHDL Process Statement warning at ControlUnit.vhd(563): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(580) " "VHDL Process Statement warning at ControlUnit.vhd(580): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(580) " "VHDL Process Statement warning at ControlUnit.vhd(580): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(580) " "VHDL Process Statement warning at ControlUnit.vhd(580): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD1 ControlUnit.vhd(580) " "VHDL Process Statement warning at ControlUnit.vhd(580): signal \"LOAD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(606) " "VHDL Process Statement warning at ControlUnit.vhd(606): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(606) " "VHDL Process Statement warning at ControlUnit.vhd(606): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(606) " "VHDL Process Statement warning at ControlUnit.vhd(606): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD1 ControlUnit.vhd(606) " "VHDL Process Statement warning at ControlUnit.vhd(606): signal \"LOAD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(623) " "VHDL Process Statement warning at ControlUnit.vhd(623): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(623) " "VHDL Process Statement warning at ControlUnit.vhd(623): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(623) " "VHDL Process Statement warning at ControlUnit.vhd(623): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD1 ControlUnit.vhd(623) " "VHDL Process Statement warning at ControlUnit.vhd(623): signal \"LOAD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(640) " "VHDL Process Statement warning at ControlUnit.vhd(640): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(640) " "VHDL Process Statement warning at ControlUnit.vhd(640): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(640) " "VHDL Process Statement warning at ControlUnit.vhd(640): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD1 ControlUnit.vhd(640) " "VHDL Process Statement warning at ControlUnit.vhd(640): signal \"LOAD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(664) " "VHDL Process Statement warning at ControlUnit.vhd(664): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(664) " "VHDL Process Statement warning at ControlUnit.vhd(664): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(664) " "VHDL Process Statement warning at ControlUnit.vhd(664): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(664) " "VHDL Process Statement warning at ControlUnit.vhd(664): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(693) " "VHDL Process Statement warning at ControlUnit.vhd(693): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 693 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(693) " "VHDL Process Statement warning at ControlUnit.vhd(693): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 693 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(693) " "VHDL Process Statement warning at ControlUnit.vhd(693): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 693 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(693) " "VHDL Process Statement warning at ControlUnit.vhd(693): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 693 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(712) " "VHDL Process Statement warning at ControlUnit.vhd(712): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 712 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(712) " "VHDL Process Statement warning at ControlUnit.vhd(712): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 712 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(712) " "VHDL Process Statement warning at ControlUnit.vhd(712): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 712 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD1 ControlUnit.vhd(712) " "VHDL Process Statement warning at ControlUnit.vhd(712): signal \"LOAD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 712 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(739) " "VHDL Process Statement warning at ControlUnit.vhd(739): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(739) " "VHDL Process Statement warning at ControlUnit.vhd(739): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(739) " "VHDL Process Statement warning at ControlUnit.vhd(739): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(739) " "VHDL Process Statement warning at ControlUnit.vhd(739): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637339 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(758) " "VHDL Process Statement warning at ControlUnit.vhd(758): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 758 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(758) " "VHDL Process Statement warning at ControlUnit.vhd(758): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 758 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(758) " "VHDL Process Statement warning at ControlUnit.vhd(758): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 758 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD1 ControlUnit.vhd(758) " "VHDL Process Statement warning at ControlUnit.vhd(758): signal \"LOAD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 758 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH1 ControlUnit.vhd(777) " "VHDL Process Statement warning at ControlUnit.vhd(777): signal \"FETCH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH2 ControlUnit.vhd(777) " "VHDL Process Statement warning at ControlUnit.vhd(777): signal \"FETCH2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FETCH3 ControlUnit.vhd(777) " "VHDL Process Statement warning at ControlUnit.vhd(777): signal \"FETCH3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STR1 ControlUnit.vhd(777) " "VHDL Process Statement warning at ControlUnit.vhd(777): signal \"STR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IMM ControlUnit.vhd(145) " "VHDL Process Statement warning at ControlUnit.vhd(145): inferring latch(es) for signal or variable \"IMM\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_SEL ControlUnit.vhd(145) " "VHDL Process Statement warning at ControlUnit.vhd(145): inferring latch(es) for signal or variable \"MUX_SEL\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RmAdd ControlUnit.vhd(145) " "VHDL Process Statement warning at ControlUnit.vhd(145): inferring latch(es) for signal or variable \"RmAdd\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RnAdd ControlUnit.vhd(145) " "VHDL Process Statement warning at ControlUnit.vhd(145): inferring latch(es) for signal or variable \"RnAdd\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RdAdd ControlUnit.vhd(145) " "VHDL Process Statement warning at ControlUnit.vhd(145): inferring latch(es) for signal or variable \"RdAdd\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FLAGS ControlUnit.vhd(145) " "VHDL Process Statement warning at ControlUnit.vhd(145): inferring latch(es) for signal or variable \"FLAGS\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CarryEn ControlUnit.vhd(145) " "VHDL Process Statement warning at ControlUnit.vhd(145): inferring latch(es) for signal or variable \"CarryEn\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BIFURCATION ControlUnit.vhd(145) " "VHDL Process Statement warning at ControlUnit.vhd(145): inferring latch(es) for signal or variable \"BIFURCATION\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462503637349 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIFURCATION\[0\] ControlUnit.vhd(145) " "Inferred latch for \"BIFURCATION\[0\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIFURCATION\[1\] ControlUnit.vhd(145) " "Inferred latch for \"BIFURCATION\[1\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIFURCATION\[2\] ControlUnit.vhd(145) " "Inferred latch for \"BIFURCATION\[2\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CarryEn ControlUnit.vhd(145) " "Inferred latch for \"CarryEn\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS ControlUnit.vhd(145) " "Inferred latch for \"FLAGS\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[0\] ControlUnit.vhd(145) " "Inferred latch for \"RdAdd\[0\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[1\] ControlUnit.vhd(145) " "Inferred latch for \"RdAdd\[1\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[2\] ControlUnit.vhd(145) " "Inferred latch for \"RdAdd\[2\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdAdd\[3\] ControlUnit.vhd(145) " "Inferred latch for \"RdAdd\[3\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[0\] ControlUnit.vhd(145) " "Inferred latch for \"RnAdd\[0\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[1\] ControlUnit.vhd(145) " "Inferred latch for \"RnAdd\[1\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[2\] ControlUnit.vhd(145) " "Inferred latch for \"RnAdd\[2\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RnAdd\[3\] ControlUnit.vhd(145) " "Inferred latch for \"RnAdd\[3\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[0\] ControlUnit.vhd(145) " "Inferred latch for \"RmAdd\[0\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[1\] ControlUnit.vhd(145) " "Inferred latch for \"RmAdd\[1\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[2\] ControlUnit.vhd(145) " "Inferred latch for \"RmAdd\[2\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RmAdd\[3\] ControlUnit.vhd(145) " "Inferred latch for \"RmAdd\[3\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_SEL ControlUnit.vhd(145) " "Inferred latch for \"MUX_SEL\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[0\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[0\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[1\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[1\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[2\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[2\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[3\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[3\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[4\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[4\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[5\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[5\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[6\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[6\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[7\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[7\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[8\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[8\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[9\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[9\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[10\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[10\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637359 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[11\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[11\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[12\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[12\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[13\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[13\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[14\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[14\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[15\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[15\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[16\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[16\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[17\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[17\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[18\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[18\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[19\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[19\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[20\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[20\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[21\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[21\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[22\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[22\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[23\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[23\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[24\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[24\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[25\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[25\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[26\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[26\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[27\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[27\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[28\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[28\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[29\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[29\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[30\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[30\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[31\] ControlUnit.vhd(145) " "Inferred latch for \"IMM\[31\]\" at ControlUnit.vhd(145)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462503637369 "|ControlUnit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGS\$latch " "Latch FLAGS\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638331 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RdAdd\[0\]\$latch " "Latch RdAdd\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[11\] " "Ports D and ENA on the latch are fed by the same signal IR\[11\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638331 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RdAdd\[1\]\$latch " "Latch RdAdd\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638332 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RdAdd\[2\]\$latch " "Latch RdAdd\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[11\] " "Ports D and ENA on the latch are fed by the same signal IR\[11\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638332 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RdAdd\[3\]\$latch " "Latch RdAdd\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638332 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RnAdd\[0\]\$latch " "Latch RnAdd\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638332 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RnAdd\[1\]\$latch " "Latch RnAdd\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638332 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RnAdd\[2\]\$latch " "Latch RnAdd\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[15\] " "Ports D and ENA on the latch are fed by the same signal IR\[15\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638332 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RnAdd\[3\]\$latch " "Latch RnAdd\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638333 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RmAdd\[0\]\$latch " "Latch RmAdd\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638333 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RmAdd\[1\]\$latch " "Latch RmAdd\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638333 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RmAdd\[2\]\$latch " "Latch RmAdd\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[12\] " "Ports D and ENA on the latch are fed by the same signal IR\[12\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638333 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RmAdd\[3\]\$latch " "Latch RmAdd\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638333 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_SEL\$latch " "Latch MUX_SEL\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638334 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMM\[0\]\$latch " "Latch IMM\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638334 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMM\[1\]\$latch " "Latch IMM\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638334 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMM\[2\]\$latch " "Latch IMM\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[8\] " "Ports D and ENA on the latch are fed by the same signal IR\[8\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638334 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMM\[3\]\$latch " "Latch IMM\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[9\] " "Ports D and ENA on the latch are fed by the same signal IR\[9\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638334 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMM\[4\]\$latch " "Latch IMM\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[10\] " "Ports D and ENA on the latch are fed by the same signal IR\[10\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638334 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMM\[5\]\$latch " "Latch IMM\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638335 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMM\[6\]\$latch " "Latch IMM\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638335 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IMM\[7\]\$latch " "Latch IMM\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[13\] " "Ports D and ENA on the latch are fed by the same signal IR\[13\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638335 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CarryEn\$latch " "Latch CarryEn\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638336 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BIFURCATION\[0\] " "Latch BIFURCATION\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638336 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BIFURCATION\[1\] " "Latch BIFURCATION\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638336 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BIFURCATION\[2\] " "Latch BIFURCATION\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR\[14\]" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462503638337 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462503638337 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[8\] GND " "Pin \"IMM\[8\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[9\] GND " "Pin \"IMM\[9\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[10\] GND " "Pin \"IMM\[10\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[11\] GND " "Pin \"IMM\[11\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[12\] GND " "Pin \"IMM\[12\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[13\] GND " "Pin \"IMM\[13\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[14\] GND " "Pin \"IMM\[14\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[15\] GND " "Pin \"IMM\[15\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[16\] GND " "Pin \"IMM\[16\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[17\] GND " "Pin \"IMM\[17\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[18\] GND " "Pin \"IMM\[18\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[19\] GND " "Pin \"IMM\[19\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[20\] GND " "Pin \"IMM\[20\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[21\] GND " "Pin \"IMM\[21\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[22\] GND " "Pin \"IMM\[22\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[23\] GND " "Pin \"IMM\[23\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[24\] GND " "Pin \"IMM\[24\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[25\] GND " "Pin \"IMM\[25\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[26\] GND " "Pin \"IMM\[26\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[27\] GND " "Pin \"IMM\[27\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[28\] GND " "Pin \"IMM\[28\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[29\] GND " "Pin \"IMM\[29\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[30\] GND " "Pin \"IMM\[30\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMM\[31\] GND " "Pin \"IMM\[31\]\" is stuck at GND" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462503638776 "|ControlUnit|IMM[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462503638776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462503640160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462503640160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "373 " "Implemented 373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462503640270 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462503640270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "295 " "Implemented 295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462503640270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462503640270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462503640310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 22:00:40 2016 " "Processing ended: Thu May 05 22:00:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462503640310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462503640310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462503640310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462503640310 ""}
