vhdl xil_defaultlib  \
"../../../bd/PmodIPs/ip/PmodIPs_microblaze_0_0/sim/PmodIPs_microblaze_0_0.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_dlmb_v10_0/sim/PmodIPs_dlmb_v10_0.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_ilmb_v10_0/sim/PmodIPs_ilmb_v10_0.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_dlmb_bram_if_cntlr_0/sim/PmodIPs_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_ilmb_bram_if_cntlr_0/sim/PmodIPs_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_microblaze_0_axi_intc_0/sim/PmodIPs_microblaze_0_axi_intc_0.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_mdm_1_0/sim/PmodIPs_mdm_1_0.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_rst_clk_wiz_0_100M_0/sim/PmodIPs_rst_clk_wiz_0_100M_0.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_axi_smc_0/bd_0/ip/ip_1/sim/bd_3da9_psr_aclk_0.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_rst_mig_7series_0_81M_0/sim/PmodIPs_rst_mig_7series_0_81M_0.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_axi_gpio_0_3/sim/PmodIPs_axi_gpio_0_3.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_axi_gpio_0_6/sim/PmodIPs_axi_gpio_0_6.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_axi_uartlite_0_0/sim/PmodIPs_axi_uartlite_0_0.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/PmodIPs_clk_wiz_0_0_conv_funs_pkg.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/PmodIPs_clk_wiz_0_0_proc_common_pkg.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/PmodIPs_clk_wiz_0_0_ipif_pkg.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/PmodIPs_clk_wiz_0_0_family_support.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/PmodIPs_clk_wiz_0_0_family.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/PmodIPs_clk_wiz_0_0_soft_reset.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/PmodIPs_clk_wiz_0_0_pselect_f.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/PmodIPs_clk_wiz_0_0_address_decoder.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/PmodIPs_clk_wiz_0_0_slave_attachment.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/PmodIPs_clk_wiz_0_0_axi_lite_ipif.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_clk_wiz_drp.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_clk_wiz_0_0/PmodIPs_clk_wiz_0_0_axi_clk_config.vhd" \
"../../../bd/PmodIPs/sim/PmodIPs.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_axi_gpio_0_8/sim/PmodIPs_axi_gpio_0_8.vhd" \
"../../../bd/PmodIPs/ip/PmodIPs_axi_gpio_1_0/sim/PmodIPs_axi_gpio_1_0.vhd" \

# Do not sort compile order
nosort
