From 3b3f37087ce59fd58cfc0d0c2785379ee157fc51 Mon Sep 17 00:00:00 2001
From: Jenny Lien <Jenny_Lien@pegatroncorp.com>
Date: Wed, 25 Nov 2020 14:06:57 +0800
Subject: [PATCH] Pegatron customized for FHGW layout

---
 .../src/appDemo/boardConfig/gtDbDxBobcat2.c        | 24 +++++++++++++++
 .../appDemo/boardConfig/gtDbDxBobcat2LedIfConfig.c | 35 +++++++++++++++++++++-
 .../appDemo/boardConfig/gtDbDxBobcat2Mappings.c    |  9 ++++++
 .../appDemo/boardConfig/gtDbDxBobcat2PhyConfig.c   |  4 +++
 4 files changed, 71 insertions(+), 1 deletion(-)

diff --git a/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2.c b/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2.c
index 6fc9590..e2d72fd 100644
--- a/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2.c
+++ b/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2.c
@@ -6114,6 +6114,7 @@ static APPDEMO_SERDES_LANE_POLARITY_STC  armstrong_RD_PolarityArray[] =
 static APPDEMO_SERDES_LANE_POLARITY_STC  aldrin2_DB_PolarityArray[] =
 {
 /* laneNum  invertTx    invertRx */
+#if 0     /* PEGA try */
     { 0,    GT_FALSE,   GT_FALSE },
     { 1,    GT_TRUE,    GT_TRUE  },
     { 2,    GT_TRUE,    GT_FALSE },
@@ -6187,6 +6188,27 @@ static APPDEMO_SERDES_LANE_POLARITY_STC  aldrin2_DB_PolarityArray[] =
     { 70,   GT_FALSE,   GT_FALSE },
     { 71,   GT_TRUE,    GT_FALSE },
     { 72,   GT_FALSE,   GT_FALSE }
+#else
+    { 0,    GT_FALSE,   GT_FALSE },
+    { 1,    GT_FALSE,   GT_FALSE },
+    { 2,    GT_FALSE,   GT_FALSE },
+    { 3,    GT_FALSE,   GT_FALSE },
+    { 4,    GT_FALSE,   GT_FALSE },
+    { 5,    GT_FALSE,   GT_FALSE },
+    { 6,    GT_FALSE,   GT_FALSE },
+    { 7,    GT_FALSE,   GT_FALSE },
+
+    { 12,   GT_FALSE,   GT_FALSE },
+    { 13,   GT_FALSE,   GT_FALSE },
+    { 14,   GT_FALSE,   GT_FALSE },
+    { 15,   GT_FALSE,   GT_FALSE },
+    { 16,   GT_FALSE,   GT_FALSE },
+    { 17,   GT_FALSE,   GT_FALSE },
+    { 18,   GT_FALSE,   GT_FALSE },
+    { 19,   GT_FALSE,   GT_FALSE },
+
+    { 47,   GT_FALSE,   GT_FALSE  }
+#endif
 };
 
 static APPDEMO_SERDES_LANE_POLARITY_STC  aldrin2_RD_PolarityArray[] =
@@ -7862,6 +7884,7 @@ static GT_STATUS afterInitBoardConfig
             skipPhyInit = 1;
         }
 
+#if 0  /* PEGA try because no PHY */
         if(skipPhyInit != 1)
         {
             /* configure PHYs */
@@ -7875,6 +7898,7 @@ static GT_STATUS afterInitBoardConfig
                 }
             }
         }
+#endif
 
         /* PTP (and TAIs) configurations */
         if (system_recovery.systemRecoveryProcess != CPSS_SYSTEM_RECOVERY_PROCESS_FAST_BOOT_E)
diff --git a/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2LedIfConfig.c b/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2LedIfConfig.c
index fea7030..839a642 100644
--- a/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2LedIfConfig.c
+++ b/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2LedIfConfig.c
@@ -379,12 +379,30 @@ static APPDEMO_MAC_LEDPOSITION_STC aldrin2_mac_ledPos_Arr[] =
       /* portMac           ledIF,    ledPosition,    */
      /* DP 0*/
      {       0           , 0,    0              }
+#if 0   /* PEGA mark off original and modify for FHGW layout */
     ,{       4           , 0,    1              }
     ,{       8           , 0,    2              }
+#else
+    ,{       4           , 0,    4              }
+    ,{       5           , 0,    5              }
+    ,{       6           , 0,    6              }
+    ,{       7           , 0,    7              }
+#endif
      /* DP 1*/
+#if 0   /* PEGA mark off original and modify for FHGW layout */
     ,{      12           , 1,    0              }
     ,{      16           , 1,    1              }
     ,{      20           , 1,    2              }
+#else
+    ,{      12           , 1,    0              }
+    ,{      13           , 1,    1              }
+    ,{      14           , 1,    2              }
+    ,{      15           , 1,    3              }
+    ,{      16           , 1,    4              }
+    ,{      17           , 1,    5              }
+    ,{      18           , 1,    6              }
+    ,{      19           , 1,    7              }
+#endif
     /* DP 2 */
     ,{      24           , 3,    0              }
     ,{      25           , 3,    1              }
@@ -905,10 +923,16 @@ static GT_STATUS bobcat3LedInit
 
     ledConfig.ledOrganize             = CPSS_LED_ORDER_MODE_BY_CLASS_E;                                /* LedControl.OrganizeMode     [ 1: 1] =   1  by port   */
     ledConfig.ledClockFrequency       = CPSS_LED_CLOCK_OUT_FREQUENCY_1000_E;                           /* LedControl.LED clk freq     [ 2: 3] =   1  1000KHz     */
-    ledConfig.invertEnable            = GT_TRUE;        /*   1  Active High  */                        /* LedControl.LED-Light-High   [ 4: 4] =   0 active-low */
     ledConfig.pulseStretch            = CPSS_LED_PULSE_STRETCH_1_E;                                   /* LedControl.Pulse-stretch-div[ 5: 7] =   1 No division */
+#if 0    /* PEGA mark off original and modify for FHGW layout */
+    ledConfig.invertEnable            = GT_TRUE;        /*   1  Active High  */                        /* LedControl.LED-Light-High   [ 4: 4] =   0 active-low */
     /*ledConfig.ledStart                = 64;                                                         *//* LedControl.LED-Start        [ 8:15] = 0x40 */
     /*ledConfig.ledEnd                  = 67;                                                         *//* LedControl.LED-End          [16:23] = 0x43 */
+#else
+    ledConfig.invertEnable            = GT_FALSE;
+    ledConfig.ledStart                = 32;
+    ledConfig.ledEnd                  = 72;    /* class-2 start: 64 + ports amount : 8 */
+#endif
 
     ledConfig.blink0Duration          = CPSS_LED_BLINK_DURATION_1_E;    /* 64 ms */                     /* blinkGlobalControl.Blink0-Duration [ 0- 2]  = 1 32ms */
     ledConfig.blink0DutyCycle         = CPSS_LED_BLINK_DUTY_CYCLE_1_E;  /* 50%   */                     /* blinkGlobalControl.Blink0-Duty     [ 3- 4]  = 1 25%  */
@@ -926,8 +950,13 @@ static GT_STATUS bobcat3LedInit
                                     ledPositionTbl,
                                     &ledConfig.ledStart,
                                     &ledConfig.ledEnd);
+#if 0    /* PEGA mark off original and modify for FHGW layout */
         ledConfig.ledStart += 64;   /* Jump to start of Class 2 */
         ledConfig.ledEnd += 64;
+#else
+        ledConfig.ledStart                = 32;
+        ledConfig.ledEnd                  = 72;
+#endif
         rc = cpssDxChLedStreamConfigSet(devNum,ledInterfaceNum, &ledConfig);
         if(rc != GT_OK)
         {
@@ -935,7 +964,11 @@ static GT_STATUS bobcat3LedInit
         }
     }
 
+#if 0    /* PEGA mark off original and modify for FHGW CPLD set low-active */
     ledClassManip.invertEnable            = GT_FALSE; /* not relevant for BC2/BobK */
+#else
+    ledClassManip.invertEnable            = GT_TRUE;
+#endif
     ledClassManip.blinkSelect             = CPSS_LED_BLINK_SELECT_0_E;                            /* blinkGlobalControl.Blink Sel            [10-17] = 0 blink-0         */
     ledClassManip.forceEnable             = GT_FALSE;                                             /* classesAndGroupConfig.Force En          [24-29] = pos = classNum = 0*/
     ledClassManip.forceData               = 0;                                                    /* classForcedData[class]                  [ 0:31] = 0                 */
diff --git a/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2Mappings.c b/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2Mappings.c
index 6ec908d..15d6353 100644
--- a/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2Mappings.c
+++ b/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2Mappings.c
@@ -949,9 +949,18 @@ static PortInitList_STC portInitlist_bc3_72xGige[] =
 #ifndef GM_USED
 static PortInitList_STC portInitlist_bc3_default[] =
 {
+#if 0 /* PEGA try */
     { PORT_LIST_TYPE_LIST,      {0,4,8,12,16,20,  APP_INV_PORT_CNS }, CPSS_PORT_SPEED_100G_E,   CPSS_PORT_INTERFACE_MODE_KR4_E  }
    ,{ PORT_LIST_TYPE_INTERVAL,  {24,58,1,         APP_INV_PORT_CNS }, CPSS_PORT_SPEED_10000_E,  CPSS_PORT_INTERFACE_MODE_KR_E   }
    ,{ PORT_LIST_TYPE_INTERVAL,  {64,78,1,         APP_INV_PORT_CNS }, CPSS_PORT_SPEED_10000_E,  CPSS_PORT_INTERFACE_MODE_KR_E   }
+#else
+    /*{ PORT_LIST_TYPE_INTERVAL,  {0,7,1,           APP_INV_PORT_CNS }, CPSS_PORT_SPEED_25000_E,  CPSS_PORT_INTERFACE_MODE_KR_E   }*/
+    { PORT_LIST_TYPE_LIST,      {0,               APP_INV_PORT_CNS }, CPSS_PORT_SPEED_25000_E,  CPSS_PORT_INTERFACE_MODE_KR_E     }
+   ,{ PORT_LIST_TYPE_LIST,      {1,               APP_INV_PORT_CNS }, CPSS_PORT_SPEED_1000_E ,  CPSS_PORT_INTERFACE_MODE_SGMII_E  }
+   ,{ PORT_LIST_TYPE_LIST,      {4,               APP_INV_PORT_CNS }, CPSS_PORT_SPEED_100G_E,   CPSS_PORT_INTERFACE_MODE_KR4_E    }
+   ,{ PORT_LIST_TYPE_INTERVAL,  {12,19,1,         APP_INV_PORT_CNS }, CPSS_PORT_SPEED_25000_E,  CPSS_PORT_INTERFACE_MODE_KR_E     }
+   ,{ PORT_LIST_TYPE_LIST,      {47,              APP_INV_PORT_CNS }, CPSS_PORT_SPEED_10000_E,  CPSS_PORT_INTERFACE_MODE_KR_E     }
+#endif
 
    /* next ports supporting the '512 ports mode' */
    ,{ PORT_LIST_TYPE_LIST,      {0 +256, 4+256,8+256,12+256,16+256,20+256,  APP_INV_PORT_CNS }, CPSS_PORT_SPEED_100G_E,   CPSS_PORT_INTERFACE_MODE_KR4_E  }
diff --git a/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2PhyConfig.c b/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2PhyConfig.c
index d83c86a..35acb51 100644
--- a/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2PhyConfig.c
+++ b/cpssEnabler/mainSysConfig/src/appDemo/boardConfig/gtDbDxBobcat2PhyConfig.c
@@ -350,6 +350,7 @@ GT_STATUS appDemoDxChBoardTypeGet
     OUT  GT_U32  *boardTypePtr
 )
 {
+#if 0  /* PEGA try */
     GT_STATUS rc;                /* return status*/
     GT_U16    phyVendorId = 0xFFFF;  /* PHY register data,
                                     init value is used for simulation that
@@ -505,6 +506,9 @@ GT_STATUS appDemoDxChBoardTypeGet
     cpssOsPrintf("\n| Warning : Undefined MRVL Phy --> DB board     |");
     cpssOsPrintf("\n+-----------------------------------------------+");
     *boardTypePtr = APP_DEMO_BC2_BOARD_DB_CNS;
+#else
+    *boardTypePtr = APP_DEMO_ALDRIN2_BOARD_DB_CNS;
+#endif
     return GT_OK;
 }
 
-- 
2.7.4

