// Seed: 3270664382
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_7 = 0;
  output wor id_2;
  input wire id_1;
  wire [-1 : 1] id_4;
  assign id_2 = -1;
  supply0 id_5;
  ;
  assign id_5 = (id_4 ? -1 : id_1);
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output supply0 id_2,
    input wor id_3,
    output wand id_4,
    output supply0 id_5,
    input wor id_6,
    input wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input tri1 id_11,
    output supply1 id_12,
    output tri1 id_13
);
  always @(posedge -1 - id_9) begin : LABEL_0
    id_8 <<= -1;
  end
  logic id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
endmodule
