Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Sep 26 05:57:25 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                6.34e-03    0.203 1.36e+07    0.223 100.0
  U0_CLK_GATE (CLK_GATE)               1.51e-03 4.65e-03 3.71e+04 6.20e-03   2.8
  U0_ALU (ALU_WIDTH8)                     0.000 1.24e-02 4.27e+06 1.67e-02   7.5
    mult_45 (ALU_WIDTH8_DW02_mult_0)      0.000    0.000 1.65e+06 1.65e-03   0.7
    add_43 (ALU_WIDTH8_DW01_add_0)        0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_44 (ALU_WIDTH8_DW01_sub_0)        0.000    0.000 2.48e+05 2.48e-04   0.1
    div_46 (ALU_WIDTH8_DW_div_uns_0)      0.000    0.000 1.24e+06 1.24e-03   0.6
  U0_RegFile (RegFile_DEPTH16_WIDTH8)  1.92e-03 9.96e-02 3.16e+06    0.105  46.9
  U0_SYS_CTRL (SYS_CTRL)                  0.000 1.24e-02 5.81e+05 1.30e-02   5.8
  U0_UART (UART_TOP)                   4.91e-04 2.57e-03 1.92e+06 4.98e-03   2.2
    RX_UNIT (UART_RX_Top)              3.59e-04 2.46e-03 1.45e+06 4.28e-03   1.9
      U_FSM (UART_RX_FSM)              4.22e-05 3.10e-04 4.49e+05 8.02e-04   0.4
      U_stop_chk (UART_RX_stop_check)     0.000 5.66e-05 1.74e+04 7.40e-05   0.0
      U_start_chk (UART_RX_start_check)
                                          0.000 5.66e-05 1.41e+04 7.07e-05   0.0
      U_Par_check (UART_RX_parity_check)
                                          0.000 5.66e-05 1.11e+05 1.67e-04   0.1
      U_sampler (UART_RX_sampler)      1.46e-05 2.95e-04 1.80e+05 4.90e-04   0.2
      U_edge_counter (UART_RX_edge_counter)
                                       1.83e-05 5.40e-04 3.35e+05 8.93e-04   0.4
      U_desrial (UART_RX_deserializer)    0.000 1.13e-03 3.39e+05 1.47e-03   0.7
    TX_UNIT (UART_TX_Top)              1.18e-04 9.59e-05 4.60e+05 6.74e-04   0.3
      SER (UART_Serializer)               0.000 6.41e-05 2.64e+05 3.29e-04   0.1
      FSM (UART_FSM)                      0.000 1.50e-05 8.25e+04 9.75e-05   0.0
      parity_calc (UART_Parity)           0.000 4.99e-06 1.08e+05 1.13e-04   0.1
  U1_ClkDiv (Clk_Divider_1)            2.63e-04 6.39e-04 5.84e+05 1.49e-03   0.7
    r72 (Clk_Divider_1_DW01_inc_0)        0.000    0.000 9.76e+04 9.76e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX)              0.000    0.000 3.90e+04 3.90e-05   0.0
  U0_ClkDiv (Clk_Divider_0)            2.44e-05 6.83e-04 5.59e+05 1.27e-03   0.6
    r72 (Clk_Divider_0_DW01_inc_0)     1.78e-06 6.56e-06 9.74e+04 1.06e-04   0.0
  U0_PULSE_GEN (PULSE_GEN_0)              0.000 9.99e-06 2.32e+04 3.32e-05   0.0
  U0_ASYNC_FIFO (ASYNC_FIFO_TOP_DATA_WIDTH8_DEPTH8)
                                       1.15e-03 5.82e-02 2.16e+06 6.15e-02  27.6
    U_FIFO_RD (ASYNC_FIFO_RD_B_WIDTH3)    0.000 3.95e-05 2.29e+05 2.68e-04   0.1
    U_FIFO_WR (ASYNC_FIFO_WR_B_WIDTH3)    0.000 5.86e-03 2.30e+05 6.09e-03   2.7
    U_R2W_SYNC (ASYNC_FIFO_BIT_SYNC_B_WIDTH3_STAGES2_1)
                                          0.000 5.79e-03 8.27e+04 5.87e-03   2.6
    U_W2R_SYNC (ASYNC_FIFO_BIT_SYNC_B_WIDTH3_STAGES2_0)
                                          0.000 4.00e-05 7.48e+04 1.15e-04   0.1
    U_FIFO_MEM (ASYNC_FIFO_MEM_DATA_WIDTH8_DEPTH8)
                                       9.10e-04 4.65e-02 1.54e+06 4.89e-02  21.9
  U0_ref_Data_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 9.40e-03 1.83e+05 9.59e-03   4.3
    U_PULSE_GEN (PULSE_GEN_1)             0.000 1.45e-03 2.52e+04 1.47e-03   0.7
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_1) 1.30e-05 2.24e-03 2.53e+04 2.28e-03   1.0
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_0) 6.46e-06 2.37e-04 2.40e+04 2.67e-04   0.1
1
