<dec f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='209' type='unsigned int'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='345' u='r' c='_ZNK4llvm16AArch64Subtarget28getMinVectorRegisterBitWidthEv'/>
<offset>2720</offset>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='208'>// Enable 64-bit vectorization in SLP.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='140' u='w' c='_ZN4llvm16AArch64Subtarget20initializePropertiesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='154' u='w' c='_ZN4llvm16AArch64Subtarget20initializePropertiesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='167' u='w' c='_ZN4llvm16AArch64Subtarget20initializePropertiesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='178' u='w' c='_ZN4llvm16AArch64Subtarget20initializePropertiesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='188' u='w' c='_ZN4llvm16AArch64Subtarget20initializePropertiesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='204' u='w' c='_ZN4llvm16AArch64Subtarget20initializePropertiesEv'/>
