
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000109                       # Number of seconds simulated (Second)
simTicks                                    108879012                       # Number of ticks simulated (Tick)
finalTick                                   108879012                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      4.61                       # Real time elapsed on the host (Second)
hostTickRate                                 23622245                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8837680                       # Number of bytes of host memory used (Byte)
simInsts                                       165413                       # Number of instructions simulated (Count)
simOps                                         282999                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    35886                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      61396                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.cc_l2cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher           23                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores0.core.inst           40                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores0.core.data           66                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores1.core.inst           20                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores1.core.data            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores2.core.inst           33                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores2.core.data            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores3.core.inst           36                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores3.core.data            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores4.core.inst           38                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores4.core.data            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores5.core.inst           38                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores5.core.data            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores6.core.inst           38                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores6.core.data            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores7.core.inst           38                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::processor.cores7.core.data            6                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.demandHits::total          399                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher           23                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores0.core.inst           40                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores0.core.data           66                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores1.core.inst           20                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores1.core.data            3                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores2.core.inst           33                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores2.core.data            4                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores3.core.inst           36                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores3.core.data            3                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores4.core.inst           38                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores4.core.data            3                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores5.core.inst           38                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores5.core.data            4                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores6.core.inst           38                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores6.core.data            4                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores7.core.inst           38                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::processor.cores7.core.data            6                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.overallHits::total          399                       # number of overall hits (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher          105                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores0.core.inst          957                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores0.core.data          469                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores1.core.inst           21                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores1.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores2.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores2.core.data            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores3.core.inst            4                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores3.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores4.core.inst            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores4.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores5.core.inst            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores5.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores6.core.inst            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores6.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores7.core.inst            3                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::processor.cores7.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.demandMisses::total         1616                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher          105                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores0.core.inst          957                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores0.core.data          469                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores1.core.inst           21                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores1.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores2.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores2.core.data            7                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores3.core.inst            4                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores3.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores4.core.inst            2                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores4.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores5.core.inst            2                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores5.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores6.core.inst            2                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores6.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores7.core.inst            3                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::processor.cores7.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.overallMisses::total         1616                       # number of overall misses (Count)
board.cache_hierarchy.cc_l2cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher      7817813                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores0.core.inst     54614997                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores0.core.data     28574064                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores1.core.inst      1096902                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores1.core.data       401598                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores2.core.inst       381951                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores2.core.data       416916                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores3.core.inst       190476                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores3.core.data       310689                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores4.core.inst        69930                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores4.core.data       303363                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores5.core.inst        75591                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores5.core.data       291375                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores6.core.inst        62271                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores6.core.data       317682                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores7.core.inst       152514                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::processor.cores7.core.data       282717                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMissLatency::total     95434442                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher      7817813                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores0.core.inst     54614997                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores0.core.data     28574064                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores1.core.inst      1096902                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores1.core.data       401598                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores2.core.inst       381951                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores2.core.data       416916                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores3.core.inst       190476                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores3.core.data       310689                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores4.core.inst        69930                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores4.core.data       303363                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores5.core.inst        75591                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores5.core.data       291375                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores6.core.inst        62271                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores6.core.data       317682                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores7.core.inst       152514                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::processor.cores7.core.data       282717                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMissLatency::total     95434442                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher          128                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores0.core.inst          997                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores0.core.data          535                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores1.core.inst           41                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores1.core.data            9                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores2.core.inst           40                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores2.core.data           11                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores3.core.inst           40                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores3.core.data            9                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores4.core.inst           40                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores4.core.data            9                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores5.core.inst           40                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores5.core.data           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores6.core.inst           40                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores6.core.data           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores7.core.inst           41                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::processor.cores7.core.data           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandAccesses::total         2015                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher          128                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores0.core.inst          997                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores0.core.data          535                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores1.core.inst           41                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores1.core.data            9                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores2.core.inst           40                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores2.core.data           11                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores3.core.inst           40                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores3.core.data            9                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores4.core.inst           40                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores4.core.data            9                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores5.core.inst           40                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores5.core.data           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores6.core.inst           40                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores6.core.data           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores7.core.inst           41                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::processor.cores7.core.data           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.overallAccesses::total         2015                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l2cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.820312                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores0.core.inst     0.959880                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores0.core.data     0.876636                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores1.core.inst     0.512195                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores1.core.data     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores2.core.inst     0.175000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores2.core.data     0.636364                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores3.core.inst     0.100000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores3.core.data     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores4.core.inst     0.050000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores4.core.data     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores5.core.inst     0.050000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores5.core.data     0.600000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores6.core.inst     0.050000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores6.core.data     0.600000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores7.core.inst     0.073171                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::processor.cores7.core.data     0.500000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMissRate::total     0.801985                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.820312                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores0.core.inst     0.959880                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores0.core.data     0.876636                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores1.core.inst     0.512195                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores1.core.data     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores2.core.inst     0.175000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores2.core.data     0.636364                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores3.core.inst     0.100000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores3.core.data     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores4.core.inst     0.050000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores4.core.data     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores5.core.inst     0.050000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores5.core.data     0.600000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores6.core.inst     0.050000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores6.core.data     0.600000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores7.core.inst     0.073171                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::processor.cores7.core.data     0.500000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMissRate::total     0.801985                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 74455.361905                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores0.core.inst 57068.962382                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores0.core.data 60925.509595                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores1.core.inst 52233.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores1.core.data        66933                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores2.core.inst 54564.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores2.core.data 59559.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores3.core.inst        47619                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores3.core.data 51781.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores4.core.inst        34965                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores4.core.data 50560.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores5.core.inst 37795.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores5.core.data 48562.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores6.core.inst 31135.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores6.core.data        52947                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores7.core.inst        50838                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::processor.cores7.core.data 47119.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMissLatency::total 59055.966584                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 74455.361905                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores0.core.inst 57068.962382                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores0.core.data 60925.509595                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores1.core.inst 52233.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores1.core.data        66933                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores2.core.inst 54564.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores2.core.data 59559.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores3.core.inst        47619                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores3.core.data 51781.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores4.core.inst        34965                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores4.core.data 50560.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores5.core.inst 37795.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores5.core.data 48562.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores6.core.inst 31135.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores6.core.data        52947                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores7.core.inst        50838                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::processor.cores7.core.data 47119.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMissLatency::total 59055.966584                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.cc_l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.cc_l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.cc_l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.cc_l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.cc_l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.cc_l2cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher           29                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.demandMshrHits::processor.cores0.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.demandMshrHits::processor.cores0.core.data            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.demandMshrHits::processor.cores1.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.demandMshrHits::processor.cores2.core.inst            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.demandMshrHits::processor.cores3.core.inst            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.demandMshrHits::processor.cores4.core.inst            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.demandMshrHits::processor.cores5.core.inst            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.demandMshrHits::processor.cores6.core.inst            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.demandMshrHits::total           42                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher           29                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.overallMshrHits::processor.cores0.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.overallMshrHits::processor.cores0.core.data            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.overallMshrHits::processor.cores1.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.overallMshrHits::processor.cores2.core.inst            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.overallMshrHits::processor.cores3.core.inst            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.overallMshrHits::processor.cores4.core.inst            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.overallMshrHits::processor.cores5.core.inst            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.overallMshrHits::processor.cores6.core.inst            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.overallMshrHits::total           42                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           76                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores0.core.inst          956                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores0.core.data          468                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores1.core.inst           20                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores1.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores2.core.inst            5                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores2.core.data            7                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores3.core.inst            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores3.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores4.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores5.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores6.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores7.core.inst            3                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::processor.cores7.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMisses::total         1574                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::cache_hierarchy.cc_l2cache.prefetcher          125                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           76                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores0.core.inst          956                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores0.core.data          468                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores1.core.inst           20                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores1.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores2.core.inst            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores2.core.data            7                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores3.core.inst            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores3.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores4.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores5.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores6.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores7.core.inst            3                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::processor.cores7.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.overallMshrMisses::total         1699                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6377606                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores0.core.inst     54283662                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores0.core.data     28282023                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores1.core.inst      1078254                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores1.core.data       399600                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores2.core.inst       312021                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores2.core.data       414585                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores3.core.inst       119214                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores3.core.data       308691                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores4.core.data       301365                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores5.core.data       289377                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores6.core.data       315684                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores7.core.inst       151515                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::processor.cores7.core.data       280719                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissLatency::total     92987576                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::cache_hierarchy.cc_l2cache.prefetcher      7581926                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6377606                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores0.core.inst     54283662                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores0.core.data     28282023                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores1.core.inst      1078254                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores1.core.data       399600                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores2.core.inst       312021                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores2.core.data       414585                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores3.core.inst       119214                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores3.core.data       308691                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores4.core.data       301365                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores5.core.data       289377                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores6.core.data       315684                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores7.core.inst       151515                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::processor.cores7.core.data       280719                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.overallMshrMissLatency::total    100569502                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.593750                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores0.core.inst     0.958877                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores0.core.data     0.874766                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores1.core.inst     0.487805                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores1.core.data     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores2.core.inst     0.125000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores2.core.data     0.636364                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores3.core.inst     0.050000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores3.core.data     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores4.core.data     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores5.core.data     0.600000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores6.core.data     0.600000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores7.core.inst     0.073171                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::processor.cores7.core.data     0.500000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandMshrMissRate::total     0.781141                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::cache_hierarchy.cc_l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.593750                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores0.core.inst     0.958877                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores0.core.data     0.874766                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores1.core.inst     0.487805                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores1.core.data     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores2.core.inst     0.125000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores2.core.data     0.636364                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores3.core.inst     0.050000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores3.core.data     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores4.core.data     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores5.core.data     0.600000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores6.core.data     0.600000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores7.core.inst     0.073171                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::processor.cores7.core.data     0.500000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.overallMshrMissRate::total     0.843176                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 83915.868421                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores0.core.inst 56782.073222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores0.core.data 60431.673077                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores1.core.inst 53912.700000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores1.core.data        66600                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores2.core.inst 62404.200000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores2.core.data 59226.428571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores3.core.inst        59607                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores3.core.data 51448.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores4.core.data 50227.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores5.core.data 48229.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores6.core.data        52614                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores7.core.inst        50505                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::processor.cores7.core.data 46786.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.demandAvgMshrMissLatency::total 59077.240152                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::cache_hierarchy.cc_l2cache.prefetcher 60655.408000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 83915.868421                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores0.core.inst 56782.073222                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores0.core.data 60431.673077                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores1.core.inst 53912.700000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores1.core.data        66600                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores2.core.inst 62404.200000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores2.core.data 59226.428571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores3.core.inst        59607                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores3.core.data 51448.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores4.core.data 50227.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores5.core.data 48229.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores6.core.data        52614                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores7.core.inst        50505                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::processor.cores7.core.data 46786.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.overallAvgMshrMissLatency::total 59193.350206                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.cc_l2cache.HardPFReq.mshrMisses::cache_hierarchy.cc_l2cache.prefetcher          125                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.HardPFReq.mshrMisses::total          125                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.HardPFReq.mshrMissLatency::cache_hierarchy.cc_l2cache.prefetcher      7581926                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.HardPFReq.mshrMissLatency::total      7581926                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.HardPFReq.mshrMissRate::cache_hierarchy.cc_l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.cc_l2cache.prefetcher 60655.408000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.HardPFReq.avgMshrMissLatency::total 60655.408000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.hits::processor.cores0.core.data           45                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.hits::total           45                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.misses::processor.cores0.core.data          294                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.misses::processor.cores1.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.misses::processor.cores2.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.misses::processor.cores3.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.misses::processor.cores4.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.misses::processor.cores5.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.misses::processor.cores6.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.misses::processor.cores7.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.misses::total          329                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.missLatency::processor.cores0.core.data     16889760                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.missLatency::processor.cores1.core.data       284382                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.missLatency::processor.cores2.core.data       297036                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.missLatency::processor.cores3.core.data       264402                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.missLatency::processor.cores4.core.data       257076                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.missLatency::processor.cores5.core.data       245088                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.missLatency::processor.cores6.core.data       271395                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.missLatency::processor.cores7.core.data       236430                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.missLatency::total     18745569                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.accesses::processor.cores0.core.data          339                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.accesses::processor.cores1.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.accesses::processor.cores2.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.accesses::processor.cores3.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.accesses::processor.cores4.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.accesses::processor.cores5.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.accesses::processor.cores6.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.accesses::processor.cores7.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.accesses::total          374                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.missRate::processor.cores0.core.data     0.867257                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.missRate::processor.cores4.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.missRate::processor.cores5.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.missRate::processor.cores6.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.missRate::processor.cores7.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.missRate::total     0.879679                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMissLatency::processor.cores0.core.data 57448.163265                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMissLatency::processor.cores1.core.data 56876.400000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMissLatency::processor.cores2.core.data 59407.200000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMissLatency::processor.cores3.core.data 52880.400000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMissLatency::processor.cores4.core.data 51415.200000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMissLatency::processor.cores5.core.data 49017.600000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMissLatency::processor.cores6.core.data        54279                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMissLatency::processor.cores7.core.data        47286                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMissLatency::total 56977.413374                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMisses::processor.cores0.core.data          294                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMisses::processor.cores1.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMisses::processor.cores2.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMisses::processor.cores3.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMisses::processor.cores4.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMisses::processor.cores5.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMisses::processor.cores6.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMisses::processor.cores7.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMisses::total          329                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissLatency::processor.cores0.core.data     16791858                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissLatency::processor.cores1.core.data       282717                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissLatency::processor.cores2.core.data       295371                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissLatency::processor.cores3.core.data       262737                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissLatency::processor.cores4.core.data       255411                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissLatency::processor.cores5.core.data       243423                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissLatency::processor.cores6.core.data       269730                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissLatency::processor.cores7.core.data       234765                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissLatency::total     18636012                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.867257                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.mshrMissRate::total     0.879679                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 57115.163265                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 56543.400000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data 59074.200000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data 52547.400000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data 51082.200000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data 48684.600000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data        53946                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data        46953                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadExReq.avgMshrMissLatency::total 56644.413374                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher           23                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores0.core.inst           40                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores0.core.data           21                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores1.core.inst           20                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores1.core.data            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores2.core.inst           33                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores2.core.data            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores3.core.inst           36                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores3.core.data            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores4.core.inst           38                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores4.core.data            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores5.core.inst           38                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores5.core.data            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores6.core.inst           38                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores6.core.data            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores7.core.inst           38                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::processor.cores7.core.data            6                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.hits::total          354                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher          105                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores0.core.inst          957                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores0.core.data          175                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores1.core.inst           21                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores1.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores2.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores2.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores3.core.inst            4                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores3.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores4.core.inst            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores4.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores5.core.inst            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores5.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores6.core.inst            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores6.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores7.core.inst            3                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::processor.cores7.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.misses::total         1287                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher      7817813                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores0.core.inst     54614997                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores0.core.data     11684304                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores1.core.inst      1096902                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores1.core.data       117216                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores2.core.inst       381951                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores2.core.data       119880                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores3.core.inst       190476                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores3.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores4.core.inst        69930                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores4.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores5.core.inst        75591                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores5.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores6.core.inst        62271                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores6.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores7.core.inst       152514                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::processor.cores7.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missLatency::total     76688873                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher          128                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores0.core.inst          997                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores0.core.data          196                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores1.core.inst           41                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores1.core.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores2.core.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores2.core.data            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores3.core.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores3.core.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores4.core.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores4.core.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores5.core.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores5.core.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores6.core.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores6.core.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores7.core.inst           41                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::processor.cores7.core.data            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.accesses::total         1641                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.820312                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.959880                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores0.core.data     0.892857                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.512195                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores1.core.data     0.250000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores2.core.inst     0.175000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores2.core.data     0.333333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores3.core.inst     0.100000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores3.core.data     0.250000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores4.core.inst     0.050000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores4.core.data     0.250000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores5.core.inst     0.050000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores5.core.data     0.200000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores6.core.inst     0.050000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores6.core.data     0.200000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores7.core.inst     0.073171                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::processor.cores7.core.data     0.142857                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.missRate::total     0.784278                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 74455.361905                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 57068.962382                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 66767.451429                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 52233.428571                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data       117216                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 54564.428571                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data        59940                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst        47619                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores4.core.inst        34965                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores4.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores5.core.inst 37795.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores5.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores6.core.inst 31135.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores6.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst        50838                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::processor.cores7.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMissLatency::total 59587.313908                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher           29                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrHits::processor.cores0.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrHits::processor.cores0.core.data            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrHits::processor.cores1.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrHits::processor.cores2.core.inst            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrHits::processor.cores3.core.inst            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrHits::processor.cores4.core.inst            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrHits::processor.cores5.core.inst            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrHits::processor.cores6.core.inst            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrHits::total           42                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher           76                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          956                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          174                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           20                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst            5                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores2.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores3.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores4.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores5.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores6.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores7.core.inst            3                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::processor.cores7.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMisses::total         1245                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6377606                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     54283662                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     11490165                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst      1078254                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data       116883                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       312021                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data       119214                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       119214                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.inst       151515                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissLatency::total     74351564                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.593750                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.958877                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.887755                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst     0.487805                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.250000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst     0.125000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data     0.333333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst     0.050000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data     0.250000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores4.core.data     0.250000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores5.core.data     0.200000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores6.core.data     0.200000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores7.core.inst     0.073171                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::processor.cores7.core.data     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.mshrMissRate::total     0.758684                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 83915.868421                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 56782.073222                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 66035.431034                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 53912.700000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data       116883                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst 62404.200000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data        59607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst        59607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.inst        50505                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.ReadSharedReq.avgMshrMissLatency::total 59720.131727                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l2cache.UpgradeReq.hits::processor.cores0.core.data           11                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.cc_l2cache.UpgradeReq.hits::total           11                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.cc_l2cache.UpgradeReq.accesses::processor.cores0.core.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.UpgradeReq.accesses::total           11                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.WritebackDirty.hits::writebacks           78                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.cc_l2cache.WritebackDirty.hits::total           78                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.cc_l2cache.WritebackDirty.accesses::writebacks           78                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.WritebackDirty.accesses::total           78                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.cc_l2cache.prefetcher.demandMshrMisses         1574                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfIssued          184                       # number of hwpf issued (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfUseful           73                       # number of useful prefetch (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.accuracy     0.396739                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.coverage     0.044323                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfHitInCache           32                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfHitInMSHR           27                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfLate           59                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfIdentified          276                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfBufferHit           55                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfRemovedDemand           22                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfSpanPage           16                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.cc_l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.cc_l2cache.tags.tagsInUse   973.377586                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.cc_l2cache.tags.totalRefs         2706                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.cc_l2cache.tags.sampledRefs         1698                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.cc_l2cache.tags.avgRefs     1.593640                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.cc_l2cache.tags.warmupTick        69597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.cc_l2cache.tags.occupancies::cache_hierarchy.cc_l2cache.prefetcher    82.804214                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    47.686504                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::cache_hierarchy.l1dcaches7.prefetcher     0.091811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores0.core.inst   580.770027                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores0.core.data   248.729697                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores1.core.inst     4.308658                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores1.core.data     1.246526                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores2.core.inst     1.019418                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores2.core.data     1.358642                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores3.core.inst     0.376913                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores3.core.data     1.078210                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores4.core.data     1.005245                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores5.core.data     0.930255                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores6.core.data     0.856247                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores7.core.inst     0.340398                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupancies::processor.cores7.core.data     0.774819                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::cache_hierarchy.cc_l2cache.prefetcher     0.020216                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.011642                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::cache_hierarchy.l1dcaches7.prefetcher     0.000022                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores0.core.inst     0.141790                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores0.core.data     0.060725                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores1.core.inst     0.001052                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores1.core.data     0.000304                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores2.core.inst     0.000249                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores2.core.data     0.000332                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores3.core.inst     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores3.core.data     0.000263                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores4.core.data     0.000245                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores5.core.data     0.000227                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores6.core.data     0.000209                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores7.core.inst     0.000083                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::processor.cores7.core.data     0.000189                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.avgOccs::total     0.237641                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l2cache.tags.occupanciesTaskId::1022          202                       # Occupied blocks per task id (Count)
board.cache_hierarchy.cc_l2cache.tags.occupanciesTaskId::1024         1496                       # Occupied blocks per task id (Count)
board.cache_hierarchy.cc_l2cache.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l2cache.tags.ageTaskId_1022::1          173                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l2cache.tags.ageTaskId_1022::2           28                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l2cache.tags.ageTaskId_1024::0          168                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l2cache.tags.ageTaskId_1024::1         1070                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l2cache.tags.ageTaskId_1024::2          258                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l2cache.tags.ratioOccsTaskId::1022     0.049316                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.cc_l2cache.tags.ratioOccsTaskId::1024     0.365234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.cc_l2cache.tags.tagAccesses        43682                       # Number of tag accesses (Count)
board.cache_hierarchy.cc_l2cache.tags.dataAccesses        43682                       # Number of data accesses (Count)
board.cache_hierarchy.cc_l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data        21335                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total        21335                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data        21335                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total        21335                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data          855                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total          855                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data          855                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total          855                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data     42606018                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total     42606018                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data     42606018                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total     42606018                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data        22190                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total        22190                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data        22190                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total        22190                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.038531                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.038531                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.038531                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.038531                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data 49831.600000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total 49831.600000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data 49831.600000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total 49831.600000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks           78                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total           78                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data          302                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total          302                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data          302                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total          302                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data          553                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total          553                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher          129                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data          553                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total          682                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data     29247057                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total     29247057                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      7997843                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data     29247057                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total     37244900                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.024921                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.024921                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.024921                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.030735                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data 52887.987342                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total 52887.987342                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 61998.782946                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data 52887.987342                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total 54611.290323                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements          114                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher          129                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total          129                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      7997843                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total      7997843                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 61998.782946                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total 61998.782946                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::processor.cores0.core.data           97                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::total           97                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::processor.cores0.core.data            3                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missLatency::processor.cores0.core.data         7992                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missLatency::total         7992                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::processor.cores0.core.data          100                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::total          100                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::processor.cores0.core.data     0.030000                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::total     0.030000                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMissLatency::processor.cores0.core.data         2664                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMissLatency::total         2664                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMisses::processor.cores0.core.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissLatency::processor.cores0.core.data       256410                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissLatency::total       256410                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissRate::processor.cores0.core.data     0.030000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissRate::total     0.030000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMshrMissLatency::processor.cores0.core.data        85470                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMshrMissLatency::total        85470                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::processor.cores0.core.data          100                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::total          100                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::processor.cores0.core.data          100                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::total          100                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data        12405                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total        12405                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data          492                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total          492                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data     25021953                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total     25021953                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data        12897                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total        12897                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.038148                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.038148                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data 50857.628049                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total 50857.628049                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data          292                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total          292                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data          200                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total          200                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data     11905083                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total     11905083                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.015507                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.015507                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data 59525.415000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total 59525.415000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data         8930                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total         8930                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data          363                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total          363                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data     17584065                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total     17584065                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data         9293                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total         9293                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.039062                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.039062                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data 48440.950413                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total 48440.950413                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data           10                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data          353                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total          353                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data     17341974                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total     17341974                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.037986                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.037986                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data 49127.405099                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total 49127.405099                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses          553                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued          255                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused            8                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful           96                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.376471                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.147920                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache           27                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR           99                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate          126                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified          276                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit           16                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand            1                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage          244                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   325.622687                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs        22217                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs          671                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs    33.110283                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick       133200                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    72.050605                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   253.572082                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.140724                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.495258                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.635982                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022           73                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          376                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::1           63                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::2           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0           31                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1          274                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::2           71                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.142578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.734375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses       179791                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses       179791                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.demandHits::processor.cores1.core.data         3609                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.demandHits::total         3609                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::processor.cores1.core.data         3609                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::total         3609                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::processor.cores1.core.data           65                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::total           65                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::processor.cores1.core.data           65                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::total           65                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.demandMissLatency::processor.cores1.core.data       757242                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMissLatency::total       757242                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::processor.cores1.core.data       757242                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::total       757242                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandAccesses::processor.cores1.core.data         3674                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandAccesses::total         3674                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::processor.cores1.core.data         3674                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::total         3674                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandMissRate::processor.cores1.core.data     0.017692                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMissRate::total     0.017692                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::processor.cores1.core.data     0.017692                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::total     0.017692                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::processor.cores1.core.data 11649.876923                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::total 11649.876923                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::processor.cores1.core.data 11649.876923                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::total 11649.876923                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.demandMshrHits::processor.cores1.core.data           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::processor.cores1.core.data           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::processor.cores1.core.data           51                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::total           51                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::processor.cores1.core.data           51                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::processor.cores1.core.data       485514                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::total       485514                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        21963                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::processor.cores1.core.data       485514                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::total       507477                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::processor.cores1.core.data     0.013881                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::total     0.013881                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::processor.cores1.core.data     0.013881                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::total     0.016331                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::processor.cores1.core.data  9519.882353                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::total  9519.882353                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  2440.333333                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::processor.cores1.core.data  9519.882353                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::total  8457.950000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher            9                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::total            9                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        21963                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::total        21963                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  2440.333333                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::total  2440.333333                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.misses::processor.cores1.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missLatency::processor.cores1.core.data        10656                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missLatency::total        10656                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.accesses::processor.cores1.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missRate::processor.cores1.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMissLatency::processor.cores1.core.data         2664                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMissLatency::total         2664                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMisses::processor.cores1.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissLatency::processor.cores1.core.data        31968                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissLatency::total        31968                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMshrMissLatency::processor.cores1.core.data         7992                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMshrMissLatency::total         7992                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.hits::processor.cores1.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.accesses::processor.cores1.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::processor.cores1.core.data         3315                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::total         3315                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::processor.cores1.core.data           44                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::total           44                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::processor.cores1.core.data       437895                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::total       437895                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::processor.cores1.core.data         3359                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::total         3359                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::processor.cores1.core.data     0.013099                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::total     0.013099                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::processor.cores1.core.data  9952.159091                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::total  9952.159091                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::processor.cores1.core.data           14                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::processor.cores1.core.data           30                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::total           30                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::processor.cores1.core.data       173160                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::total       173160                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::processor.cores1.core.data     0.008931                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::total     0.008931                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.data         5772                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::total         5772                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.hits::processor.cores1.core.data          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.hits::total          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::processor.cores1.core.data           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::total           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::processor.cores1.core.data       319347                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::total       319347                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::processor.cores1.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::processor.cores1.core.data     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::total     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::processor.cores1.core.data        15207                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::total        15207                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::processor.cores1.core.data           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::processor.cores1.core.data       312354                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::total       312354                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::processor.cores1.core.data     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::total     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::processor.cores1.core.data        14874                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::total        14874                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses           51                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued           21                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful            8                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy     0.380952                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage     0.135593                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache           12                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate           12                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified           21                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage            7                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse     7.688174                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs         3677                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs           55                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs    66.854545                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick     84225357                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher     0.976419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupancies::processor.cores1.core.data     6.711754                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.001907                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::processor.cores1.core.data     0.013109                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::total     0.015016                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1022            9                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1024           34                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::1            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::1           32                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1022     0.017578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1024     0.066406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses        29511                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses        29511                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.demandHits::processor.cores2.core.data         3447                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.demandHits::total         3447                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::processor.cores2.core.data         3447                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::total         3447                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::processor.cores2.core.data           69                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::total           69                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::processor.cores2.core.data           69                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::total           69                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.demandMissLatency::processor.cores2.core.data       630036                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMissLatency::total       630036                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMissLatency::processor.cores2.core.data       630036                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMissLatency::total       630036                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandAccesses::processor.cores2.core.data         3516                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandAccesses::total         3516                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::processor.cores2.core.data         3516                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::total         3516                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandMissRate::processor.cores2.core.data     0.019625                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMissRate::total     0.019625                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::processor.cores2.core.data     0.019625                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::total     0.019625                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandAvgMissLatency::processor.cores2.core.data  9130.956522                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches2.demandAvgMissLatency::total  9130.956522                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMissLatency::processor.cores2.core.data  9130.956522                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMissLatency::total  9130.956522                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.demandMshrHits::processor.cores2.core.data           13                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.overallMshrHits::processor.cores2.core.data           13                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMisses::processor.cores2.core.data           56                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMisses::total           56                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::cache_hierarchy.l1dcaches2.prefetcher           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::processor.cores2.core.data           56                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::total           68                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMissLatency::processor.cores2.core.data       510156                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMshrMissLatency::total       510156                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher        29280                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::processor.cores2.core.data       510156                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::total       539436                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMshrMissRate::processor.cores2.core.data     0.015927                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMshrMissRate::total     0.015927                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::cache_hierarchy.l1dcaches2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::processor.cores2.core.data     0.015927                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::total     0.019340                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandAvgMshrMissLatency::processor.cores2.core.data  9109.928571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.demandAvgMshrMissLatency::total  9109.928571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher         2440                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::processor.cores2.core.data  9109.928571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::total  7932.882353                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches2.prefetcher           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMisses::total           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher        29280                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissLatency::total        29280                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher         2440                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.HardPFReq.avgMshrMissLatency::total         2440                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.misses::processor.cores2.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missLatency::processor.cores2.core.data        29304                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missLatency::total        29304                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.accesses::processor.cores2.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missRate::processor.cores2.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMissLatency::processor.cores2.core.data         7326                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMissLatency::total         7326                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMisses::processor.cores2.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissLatency::processor.cores2.core.data        69264                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissLatency::total        69264                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMshrMissLatency::processor.cores2.core.data        17316                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMshrMissLatency::total        17316                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.hits::processor.cores2.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.accesses::processor.cores2.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::processor.cores2.core.data         3153                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::total         3153                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::processor.cores2.core.data           48                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::total           48                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missLatency::processor.cores2.core.data       300033                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.missLatency::total       300033                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::processor.cores2.core.data         3201                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::total         3201                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::processor.cores2.core.data     0.014995                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::total     0.014995                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.avgMissLatency::processor.cores2.core.data  6250.687500                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMissLatency::total  6250.687500                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.mshrHits::processor.cores2.core.data           13                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMisses::processor.cores2.core.data           35                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMisses::total           35                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissLatency::processor.cores2.core.data       187146                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissLatency::total       187146                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissRate::processor.cores2.core.data     0.010934                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissRate::total     0.010934                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrMissLatency::processor.cores2.core.data  5347.028571                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrMissLatency::total  5347.028571                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.hits::processor.cores2.core.data          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.hits::total          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::processor.cores2.core.data           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::total           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missLatency::processor.cores2.core.data       330003                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.missLatency::total       330003                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::processor.cores2.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::processor.cores2.core.data     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::total     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.avgMissLatency::processor.cores2.core.data 15714.428571                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.avgMissLatency::total 15714.428571                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMisses::processor.cores2.core.data           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissLatency::processor.cores2.core.data       323010                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissLatency::total       323010                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissRate::processor.cores2.core.data     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissRate::total     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.avgMshrMissLatency::processor.cores2.core.data 15381.428571                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.avgMshrMissLatency::total 15381.428571                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.prefetcher.demandMshrMisses           56                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIssued           24                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUseful            7                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.accuracy     0.291667                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.coverage     0.111111                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInCache           12                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfLate           12                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIdentified           24                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.tags.tagsInUse     8.298195                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches2.tags.totalRefs         3523                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.sampledRefs           62                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.avgRefs    56.822581                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches2.tags.warmupTick     86364549                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches2.tags.occupancies::cache_hierarchy.l1dcaches2.prefetcher     1.229860                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches2.tags.occupancies::processor.cores2.core.data     7.068335                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::cache_hierarchy.l1dcaches2.prefetcher     0.002402                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::processor.cores2.core.data     0.013805                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::total     0.016207                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.occupanciesTaskId::1022           12                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches2.tags.occupanciesTaskId::1024           39                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1022::1           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::1           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ratioOccsTaskId::1022     0.023438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches2.tags.ratioOccsTaskId::1024     0.076172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches2.tags.tagAccesses        28254                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.dataAccesses        28254                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.demandHits::processor.cores3.core.data         3208                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.demandHits::total         3208                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::processor.cores3.core.data         3208                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::total         3208                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::processor.cores3.core.data           69                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::total           69                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::processor.cores3.core.data           69                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::total           69                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.demandMissLatency::processor.cores3.core.data       466866                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMissLatency::total       466866                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMissLatency::processor.cores3.core.data       466866                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMissLatency::total       466866                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandAccesses::processor.cores3.core.data         3277                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandAccesses::total         3277                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::processor.cores3.core.data         3277                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::total         3277                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandMissRate::processor.cores3.core.data     0.021056                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMissRate::total     0.021056                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::processor.cores3.core.data     0.021056                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::total     0.021056                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandAvgMissLatency::processor.cores3.core.data  6766.173913                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches3.demandAvgMissLatency::total  6766.173913                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMissLatency::processor.cores3.core.data  6766.173913                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMissLatency::total  6766.173913                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.demandMshrHits::processor.cores3.core.data           11                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.demandMshrHits::total           11                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.overallMshrHits::processor.cores3.core.data           11                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.overallMshrHits::total           11                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMisses::processor.cores3.core.data           58                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMisses::total           58                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::cache_hierarchy.l1dcaches3.prefetcher           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::processor.cores3.core.data           58                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMissLatency::processor.cores3.core.data       408258                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMshrMissLatency::total       408258                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher        29280                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::processor.cores3.core.data       408258                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::total       437538                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMshrMissRate::processor.cores3.core.data     0.017699                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMshrMissRate::total     0.017699                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::cache_hierarchy.l1dcaches3.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::processor.cores3.core.data     0.017699                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::total     0.021361                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandAvgMshrMissLatency::processor.cores3.core.data  7038.931034                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.demandAvgMshrMissLatency::total  7038.931034                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher         2440                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::processor.cores3.core.data  7038.931034                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::total  6250.542857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches3.prefetcher           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMisses::total           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher        29280                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissLatency::total        29280                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher         2440                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.HardPFReq.avgMshrMissLatency::total         2440                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.misses::processor.cores3.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missLatency::processor.cores3.core.data        19980                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missLatency::total        19980                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.accesses::processor.cores3.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missRate::processor.cores3.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMissLatency::processor.cores3.core.data         4995                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMissLatency::total         4995                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMisses::processor.cores3.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissLatency::processor.cores3.core.data        50616                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissLatency::total        50616                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMshrMissLatency::processor.cores3.core.data        12654                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMshrMissLatency::total        12654                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.hits::processor.cores3.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.accesses::processor.cores3.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::processor.cores3.core.data         2915                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::total         2915                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::processor.cores3.core.data           47                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::total           47                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missLatency::processor.cores3.core.data       166167                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.missLatency::total       166167                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::processor.cores3.core.data         2962                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::total         2962                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::processor.cores3.core.data     0.015868                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::total     0.015868                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.avgMissLatency::processor.cores3.core.data  3535.468085                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.avgMissLatency::total  3535.468085                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.mshrHits::processor.cores3.core.data           11                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrHits::total           11                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMisses::processor.cores3.core.data           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMisses::total           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissLatency::processor.cores3.core.data       114885                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissLatency::total       114885                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissRate::processor.cores3.core.data     0.012154                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissRate::total     0.012154                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.avgMshrMissLatency::processor.cores3.core.data  3191.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.avgMshrMissLatency::total  3191.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.hits::processor.cores3.core.data          293                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.hits::total          293                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::processor.cores3.core.data           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::total           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missLatency::processor.cores3.core.data       300699                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.missLatency::total       300699                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::processor.cores3.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::processor.cores3.core.data     0.069841                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::total     0.069841                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.avgMissLatency::processor.cores3.core.data 13668.136364                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.avgMissLatency::total 13668.136364                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMisses::processor.cores3.core.data           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissLatency::processor.cores3.core.data       293373                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissLatency::total       293373                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissRate::processor.cores3.core.data     0.069841                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissRate::total     0.069841                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.avgMshrMissLatency::processor.cores3.core.data 13335.136364                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.avgMshrMissLatency::total 13335.136364                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.prefetcher.demandMshrMisses           58                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIssued           28                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUseful            7                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.accuracy     0.250000                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.coverage     0.107692                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInCache           16                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfLate           16                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIdentified           28                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.tags.tagsInUse     8.104247                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches3.tags.totalRefs         3286                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.sampledRefs           63                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.avgRefs    52.158730                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches3.tags.warmupTick     88026885                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches3.tags.occupancies::cache_hierarchy.l1dcaches3.prefetcher     1.218104                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches3.tags.occupancies::processor.cores3.core.data     6.886144                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::cache_hierarchy.l1dcaches3.prefetcher     0.002379                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::processor.cores3.core.data     0.013449                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::total     0.015829                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.occupanciesTaskId::1022           12                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches3.tags.occupanciesTaskId::1024           39                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1022::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1022::1           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::1           37                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ratioOccsTaskId::1022     0.023438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches3.tags.ratioOccsTaskId::1024     0.076172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches3.tags.tagAccesses        26343                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.dataAccesses        26343                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.demandHits::processor.cores4.core.data         3018                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches4.demandHits::total         3018                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches4.overallHits::processor.cores4.core.data         3018                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches4.overallHits::total         3018                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches4.demandMisses::processor.cores4.core.data           70                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches4.demandMisses::total           70                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches4.overallMisses::processor.cores4.core.data           70                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches4.overallMisses::total           70                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches4.demandMissLatency::processor.cores4.core.data       451881                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMissLatency::total       451881                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMissLatency::processor.cores4.core.data       451881                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMissLatency::total       451881                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandAccesses::processor.cores4.core.data         3088                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.demandAccesses::total         3088                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.overallAccesses::processor.cores4.core.data         3088                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.overallAccesses::total         3088                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.demandMissRate::processor.cores4.core.data     0.022668                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandMissRate::total     0.022668                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMissRate::processor.cores4.core.data     0.022668                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMissRate::total     0.022668                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandAvgMissLatency::processor.cores4.core.data  6455.442857                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches4.demandAvgMissLatency::total  6455.442857                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMissLatency::processor.cores4.core.data  6455.442857                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMissLatency::total  6455.442857                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.demandMshrHits::processor.cores4.core.data           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.overallMshrHits::processor.cores4.core.data           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMisses::processor.cores4.core.data           58                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMisses::total           58                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::cache_hierarchy.l1dcaches4.prefetcher           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::processor.cores4.core.data           58                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMissLatency::processor.cores4.core.data       395937                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMshrMissLatency::total       395937                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher        29280                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::processor.cores4.core.data       395937                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::total       425217                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMshrMissRate::processor.cores4.core.data     0.018782                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandMshrMissRate::total     0.018782                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::cache_hierarchy.l1dcaches4.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::processor.cores4.core.data     0.018782                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::total     0.022668                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandAvgMshrMissLatency::processor.cores4.core.data  6826.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.demandAvgMshrMissLatency::total  6826.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher         2440                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::processor.cores4.core.data  6826.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::total  6074.528571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches4.prefetcher           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMisses::total           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher        29280                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissLatency::total        29280                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches4.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher         2440                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.HardPFReq.avgMshrMissLatency::total         2440                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.misses::processor.cores4.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missLatency::processor.cores4.core.data        31302                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missLatency::total        31302                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.accesses::processor.cores4.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missRate::processor.cores4.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMissLatency::processor.cores4.core.data  7825.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMissLatency::total  7825.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMisses::processor.cores4.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissLatency::processor.cores4.core.data        73260                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissLatency::total        73260                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMshrMissLatency::processor.cores4.core.data        18315                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMshrMissLatency::total        18315                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.hits::processor.cores4.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.accesses::processor.cores4.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.hits::processor.cores4.core.data         2725                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.hits::total         2725                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.misses::processor.cores4.core.data           48                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.misses::total           48                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.missLatency::processor.cores4.core.data       160173                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.missLatency::total       160173                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.accesses::processor.cores4.core.data         2773                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.accesses::total         2773                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.missRate::processor.cores4.core.data     0.017310                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.missRate::total     0.017310                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.avgMissLatency::processor.cores4.core.data  3336.937500                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.avgMissLatency::total  3336.937500                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.mshrHits::processor.cores4.core.data           12                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMisses::processor.cores4.core.data           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMisses::total           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissLatency::processor.cores4.core.data       111555                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissLatency::total       111555                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissRate::processor.cores4.core.data     0.012982                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissRate::total     0.012982                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.avgMshrMissLatency::processor.cores4.core.data  3098.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.avgMshrMissLatency::total  3098.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.hits::processor.cores4.core.data          293                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.hits::total          293                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.misses::processor.cores4.core.data           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.misses::total           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.missLatency::processor.cores4.core.data       291708                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.missLatency::total       291708                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.accesses::processor.cores4.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.missRate::processor.cores4.core.data     0.069841                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.missRate::total     0.069841                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.avgMissLatency::processor.cores4.core.data 13259.454545                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.avgMissLatency::total 13259.454545                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMisses::processor.cores4.core.data           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissLatency::processor.cores4.core.data       284382                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissLatency::total       284382                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissRate::processor.cores4.core.data     0.069841                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissRate::total     0.069841                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.avgMshrMissLatency::processor.cores4.core.data 12926.454545                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.avgMshrMissLatency::total 12926.454545                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.prefetcher.demandMshrMisses           58                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIssued           28                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUseful            7                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.accuracy     0.250000                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.coverage     0.107692                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInCache           16                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfLate           16                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIdentified           28                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.tags.tagsInUse     7.661767                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches4.tags.totalRefs         3096                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.sampledRefs           63                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.avgRefs    49.142857                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches4.tags.warmupTick     89617293                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches4.tags.occupancies::cache_hierarchy.l1dcaches4.prefetcher     1.206653                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches4.tags.occupancies::processor.cores4.core.data     6.455115                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::cache_hierarchy.l1dcaches4.prefetcher     0.002357                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::processor.cores4.core.data     0.012608                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::total     0.014964                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.occupanciesTaskId::1022           12                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches4.tags.occupanciesTaskId::1024           39                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1022::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1022::1           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1024::1           37                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ratioOccsTaskId::1022     0.023438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches4.tags.ratioOccsTaskId::1024     0.076172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches4.tags.tagAccesses        24831                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.dataAccesses        24831                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.demandHits::processor.cores5.core.data         2822                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches5.demandHits::total         2822                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches5.overallHits::processor.cores5.core.data         2822                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches5.overallHits::total         2822                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches5.demandMisses::processor.cores5.core.data           67                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches5.demandMisses::total           67                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches5.overallMisses::processor.cores5.core.data           67                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches5.overallMisses::total           67                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches5.demandMissLatency::processor.cores5.core.data       441558                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMissLatency::total       441558                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMissLatency::processor.cores5.core.data       441558                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMissLatency::total       441558                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandAccesses::processor.cores5.core.data         2889                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.demandAccesses::total         2889                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.overallAccesses::processor.cores5.core.data         2889                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.overallAccesses::total         2889                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.demandMissRate::processor.cores5.core.data     0.023191                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandMissRate::total     0.023191                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMissRate::processor.cores5.core.data     0.023191                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMissRate::total     0.023191                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandAvgMissLatency::processor.cores5.core.data  6590.417910                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches5.demandAvgMissLatency::total  6590.417910                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMissLatency::processor.cores5.core.data  6590.417910                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMissLatency::total  6590.417910                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.demandMshrHits::processor.cores5.core.data           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.overallMshrHits::processor.cores5.core.data           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMisses::processor.cores5.core.data           55                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMisses::total           55                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::cache_hierarchy.l1dcaches5.prefetcher           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::processor.cores5.core.data           55                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMissLatency::processor.cores5.core.data       384282                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMshrMissLatency::total       384282                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher        30953                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::processor.cores5.core.data       384282                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::total       415235                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMshrMissRate::processor.cores5.core.data     0.019038                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandMshrMissRate::total     0.019038                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::cache_hierarchy.l1dcaches5.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::processor.cores5.core.data     0.019038                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::total     0.023191                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandAvgMshrMissLatency::processor.cores5.core.data  6986.945455                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.demandAvgMshrMissLatency::total  6986.945455                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  2579.416667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::processor.cores5.core.data  6986.945455                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::total  6197.537313                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches5.prefetcher           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMisses::total           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher        30953                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissLatency::total        30953                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches5.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  2579.416667                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.HardPFReq.avgMshrMissLatency::total  2579.416667                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.misses::processor.cores5.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missLatency::processor.cores5.core.data        17982                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missLatency::total        17982                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.accesses::processor.cores5.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missRate::processor.cores5.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMissLatency::processor.cores5.core.data  4495.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMissLatency::total  4495.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMisses::processor.cores5.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissLatency::processor.cores5.core.data        46620                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissLatency::total        46620                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMshrMissLatency::processor.cores5.core.data        11655                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMshrMissLatency::total        11655                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.hits::processor.cores5.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.accesses::processor.cores5.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.hits::processor.cores5.core.data         2527                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.hits::total         2527                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.misses::processor.cores5.core.data           47                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.misses::total           47                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.missLatency::processor.cores5.core.data       165834                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.missLatency::total       165834                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.accesses::processor.cores5.core.data         2574                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.accesses::total         2574                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.missRate::processor.cores5.core.data     0.018260                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.missRate::total     0.018260                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.avgMissLatency::processor.cores5.core.data  3528.382979                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.avgMissLatency::total  3528.382979                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.mshrHits::processor.cores5.core.data           12                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMisses::processor.cores5.core.data           35                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMisses::total           35                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissLatency::processor.cores5.core.data       115218                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissLatency::total       115218                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissRate::processor.cores5.core.data     0.013598                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissRate::total     0.013598                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.avgMshrMissLatency::processor.cores5.core.data  3291.942857                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.avgMshrMissLatency::total  3291.942857                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.hits::processor.cores5.core.data          295                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.hits::total          295                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.misses::processor.cores5.core.data           20                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.misses::total           20                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.missLatency::processor.cores5.core.data       275724                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.missLatency::total       275724                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.accesses::processor.cores5.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.missRate::processor.cores5.core.data     0.063492                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.missRate::total     0.063492                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.avgMissLatency::processor.cores5.core.data 13786.200000                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.avgMissLatency::total 13786.200000                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMisses::processor.cores5.core.data           20                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMisses::total           20                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissLatency::processor.cores5.core.data       269064                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissLatency::total       269064                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissRate::processor.cores5.core.data     0.063492                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissRate::total     0.063492                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.avgMshrMissLatency::processor.cores5.core.data 13453.200000                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.avgMshrMissLatency::total 13453.200000                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.prefetcher.demandMshrMisses           55                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIssued           20                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUnused            1                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUseful            6                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.accuracy     0.300000                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.coverage     0.098361                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInCache            8                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfLate            8                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIdentified           20                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.tags.tagsInUse     6.929607                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches5.tags.totalRefs         2897                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.sampledRefs           62                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.avgRefs    46.725806                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches5.tags.warmupTick     91253322                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches5.tags.occupancies::cache_hierarchy.l1dcaches5.prefetcher     1.107275                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches5.tags.occupancies::processor.cores5.core.data     5.822332                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::cache_hierarchy.l1dcaches5.prefetcher     0.002163                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::processor.cores5.core.data     0.011372                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::total     0.013534                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.occupanciesTaskId::1022           11                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches5.tags.occupanciesTaskId::1024           37                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1022::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1022::1            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1024::1           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ratioOccsTaskId::1022     0.021484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches5.tags.ratioOccsTaskId::1024     0.072266                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches5.tags.tagAccesses        23238                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.dataAccesses        23238                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.demandHits::processor.cores6.core.data         2630                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches6.demandHits::total         2630                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches6.overallHits::processor.cores6.core.data         2630                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches6.overallHits::total         2630                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches6.demandMisses::processor.cores6.core.data           67                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches6.demandMisses::total           67                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches6.overallMisses::processor.cores6.core.data           67                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches6.overallMisses::total           67                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches6.demandMissLatency::processor.cores6.core.data       463203                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMissLatency::total       463203                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMissLatency::processor.cores6.core.data       463203                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMissLatency::total       463203                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandAccesses::processor.cores6.core.data         2697                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.demandAccesses::total         2697                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.overallAccesses::processor.cores6.core.data         2697                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.overallAccesses::total         2697                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.demandMissRate::processor.cores6.core.data     0.024842                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandMissRate::total     0.024842                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMissRate::processor.cores6.core.data     0.024842                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMissRate::total     0.024842                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandAvgMissLatency::processor.cores6.core.data  6913.477612                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches6.demandAvgMissLatency::total  6913.477612                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMissLatency::processor.cores6.core.data  6913.477612                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMissLatency::total  6913.477612                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.demandMshrHits::processor.cores6.core.data           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.overallMshrHits::processor.cores6.core.data           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMisses::processor.cores6.core.data           55                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMisses::total           55                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::cache_hierarchy.l1dcaches6.prefetcher           13                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::processor.cores6.core.data           55                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::total           68                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMissLatency::processor.cores6.core.data       405927                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMshrMissLatency::total       405927                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher        27944                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::processor.cores6.core.data       405927                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::total       433871                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMshrMissRate::processor.cores6.core.data     0.020393                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandMshrMissRate::total     0.020393                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::cache_hierarchy.l1dcaches6.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::processor.cores6.core.data     0.020393                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::total     0.025213                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandAvgMshrMissLatency::processor.cores6.core.data  7380.490909                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.demandAvgMshrMissLatency::total  7380.490909                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  2149.538462                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::processor.cores6.core.data  7380.490909                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::total  6380.455882                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches6.prefetcher           13                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMisses::total           13                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher        27944                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissLatency::total        27944                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches6.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  2149.538462                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.HardPFReq.avgMshrMissLatency::total  2149.538462                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.misses::processor.cores6.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missLatency::processor.cores6.core.data        41292                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missLatency::total        41292                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.accesses::processor.cores6.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missRate::processor.cores6.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMissLatency::processor.cores6.core.data        10323                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMissLatency::total        10323                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMisses::processor.cores6.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissLatency::processor.cores6.core.data        93240                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissLatency::total        93240                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMshrMissLatency::processor.cores6.core.data        23310                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMshrMissLatency::total        23310                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.hits::processor.cores6.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.accesses::processor.cores6.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.hits::processor.cores6.core.data         2336                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.hits::total         2336                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.misses::processor.cores6.core.data           46                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.misses::total           46                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.missLatency::processor.cores6.core.data       159840                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.missLatency::total       159840                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.accesses::processor.cores6.core.data         2382                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.accesses::total         2382                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.missRate::processor.cores6.core.data     0.019312                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.missRate::total     0.019312                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.avgMissLatency::processor.cores6.core.data  3474.782609                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.avgMissLatency::total  3474.782609                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.mshrHits::processor.cores6.core.data           12                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMisses::processor.cores6.core.data           34                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMisses::total           34                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissLatency::processor.cores6.core.data       109557                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissLatency::total       109557                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissRate::processor.cores6.core.data     0.014274                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissRate::total     0.014274                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.avgMshrMissLatency::processor.cores6.core.data  3222.264706                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.avgMshrMissLatency::total  3222.264706                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.hits::processor.cores6.core.data          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.hits::total          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.misses::processor.cores6.core.data           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.misses::total           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.missLatency::processor.cores6.core.data       303363                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.missLatency::total       303363                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.accesses::processor.cores6.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.missRate::processor.cores6.core.data     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.missRate::total     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.avgMissLatency::processor.cores6.core.data 14445.857143                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.avgMissLatency::total 14445.857143                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMisses::processor.cores6.core.data           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissLatency::processor.cores6.core.data       296370                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissLatency::total       296370                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissRate::processor.cores6.core.data     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissRate::total     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.avgMshrMissLatency::processor.cores6.core.data 14112.857143                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.avgMshrMissLatency::total 14112.857143                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.prefetcher.demandMshrMisses           55                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIssued           28                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUseful            7                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.accuracy     0.250000                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.coverage     0.112903                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInCache           15                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfLate           15                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIdentified           28                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.tags.tagsInUse     6.631082                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches6.tags.totalRefs         2706                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.sampledRefs           62                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.avgRefs    43.645161                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches6.tags.warmupTick     92858382                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches6.tags.occupancies::cache_hierarchy.l1dcaches6.prefetcher     1.349045                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches6.tags.occupancies::processor.cores6.core.data     5.282037                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::cache_hierarchy.l1dcaches6.prefetcher     0.002635                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::processor.cores6.core.data     0.010316                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::total     0.012951                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.occupanciesTaskId::1022           13                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches6.tags.occupanciesTaskId::1024           35                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1022::1           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ratioOccsTaskId::1022     0.025391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches6.tags.ratioOccsTaskId::1024     0.068359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches6.tags.tagAccesses        21702                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.dataAccesses        21702                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.demandHits::processor.cores7.core.data         2316                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches7.demandHits::total         2316                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches7.overallHits::processor.cores7.core.data         2316                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches7.overallHits::total         2316                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches7.demandMisses::processor.cores7.core.data           69                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches7.demandMisses::total           69                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches7.overallMisses::processor.cores7.core.data           69                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches7.overallMisses::total           69                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches7.demandMissLatency::processor.cores7.core.data       441558                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMissLatency::total       441558                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMissLatency::processor.cores7.core.data       441558                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMissLatency::total       441558                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandAccesses::processor.cores7.core.data         2385                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.demandAccesses::total         2385                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.overallAccesses::processor.cores7.core.data         2385                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.overallAccesses::total         2385                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.demandMissRate::processor.cores7.core.data     0.028931                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandMissRate::total     0.028931                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMissRate::processor.cores7.core.data     0.028931                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMissRate::total     0.028931                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandAvgMissLatency::processor.cores7.core.data  6399.391304                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches7.demandAvgMissLatency::total  6399.391304                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMissLatency::processor.cores7.core.data  6399.391304                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMissLatency::total  6399.391304                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.demandMshrHits::processor.cores7.core.data           11                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.demandMshrHits::total           11                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.overallMshrHits::processor.cores7.core.data           11                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.overallMshrHits::total           11                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMisses::processor.cores7.core.data           58                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMisses::total           58                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::cache_hierarchy.l1dcaches7.prefetcher           11                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::processor.cores7.core.data           58                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::total           69                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMissLatency::processor.cores7.core.data       382950                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMshrMissLatency::total       382950                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher       101220                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::processor.cores7.core.data       382950                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::total       484170                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMshrMissRate::processor.cores7.core.data     0.024319                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandMshrMissRate::total     0.024319                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::processor.cores7.core.data     0.024319                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::total     0.028931                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandAvgMshrMissLatency::processor.cores7.core.data  6602.586207                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.demandAvgMshrMissLatency::total  6602.586207                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher  9201.818182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::processor.cores7.core.data  6602.586207                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::total  7016.956522                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher           11                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMisses::total           11                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher       101220                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissLatency::total       101220                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher  9201.818182                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.HardPFReq.avgMshrMissLatency::total  9201.818182                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.misses::processor.cores7.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missLatency::processor.cores7.core.data        13986                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missLatency::total        13986                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.accesses::processor.cores7.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missRate::processor.cores7.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMissLatency::processor.cores7.core.data  3496.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMissLatency::total  3496.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMisses::processor.cores7.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissLatency::processor.cores7.core.data        38628                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissLatency::total        38628                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMshrMissLatency::processor.cores7.core.data         9657                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMshrMissLatency::total         9657                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.hits::processor.cores7.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.accesses::processor.cores7.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.hits::processor.cores7.core.data         2021                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.hits::total         2021                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.misses::processor.cores7.core.data           47                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.misses::total           47                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.missLatency::processor.cores7.core.data       171162                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.missLatency::total       171162                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.accesses::processor.cores7.core.data         2068                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.accesses::total         2068                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.missRate::processor.cores7.core.data     0.022727                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.missRate::total     0.022727                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.avgMissLatency::processor.cores7.core.data  3641.744681                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.avgMissLatency::total  3641.744681                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.mshrHits::processor.cores7.core.data           11                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrHits::total           11                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMisses::processor.cores7.core.data           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMisses::total           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissLatency::processor.cores7.core.data       119880                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissLatency::total       119880                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissRate::processor.cores7.core.data     0.017408                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissRate::total     0.017408                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.avgMshrMissLatency::processor.cores7.core.data         3330                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.avgMshrMissLatency::total         3330                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.hits::processor.cores7.core.data          295                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.hits::total          295                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.misses::processor.cores7.core.data           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.misses::total           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.missLatency::processor.cores7.core.data       270396                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.missLatency::total       270396                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.accesses::processor.cores7.core.data          317                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.accesses::total          317                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.missRate::processor.cores7.core.data     0.069401                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.missRate::total     0.069401                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.avgMissLatency::processor.cores7.core.data 12290.727273                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.avgMissLatency::total 12290.727273                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMisses::processor.cores7.core.data           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissLatency::processor.cores7.core.data       263070                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissLatency::total       263070                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissRate::processor.cores7.core.data     0.069401                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissRate::total     0.069401                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.avgMshrMissLatency::processor.cores7.core.data 11957.727273                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.avgMshrMissLatency::total 11957.727273                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.prefetcher.demandMshrMisses           58                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIssued           16                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUseful            7                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.accuracy     0.437500                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.coverage     0.107692                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInCache            5                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfLate            5                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIdentified           16                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.tags.tagsInUse     6.440086                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches7.tags.totalRefs         2393                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.sampledRefs           62                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.avgRefs    38.596774                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches7.tags.warmupTick     94641597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches7.tags.occupancies::cache_hierarchy.l1dcaches7.prefetcher     1.083703                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches7.tags.occupancies::processor.cores7.core.data     5.356382                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::cache_hierarchy.l1dcaches7.prefetcher     0.002117                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::processor.cores7.core.data     0.010462                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::total     0.012578                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.occupanciesTaskId::1022            9                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches7.tags.occupanciesTaskId::1024           39                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1024::1           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ratioOccsTaskId::1022     0.017578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches7.tags.ratioOccsTaskId::1024     0.076172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches7.tags.tagAccesses        19206                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.dataAccesses        19206                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst        10319                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total        10319                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst        10319                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total        10319                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst         1286                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total         1286                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst         1286                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total         1286                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst     68537061                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total     68537061                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst     68537061                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total     68537061                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst        11605                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total        11605                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst        11605                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total        11605                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.110814                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.110814                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.110814                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.110814                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 53294.759720                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 53294.759720                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 53294.759720                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 53294.759720                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst          289                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total          289                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst          289                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total          289                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst          997                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total          997                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst          997                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total          997                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst     55435176                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total     55435176                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst     55435176                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total     55435176                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.085911                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.085911                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.085911                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.085911                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 55601.981946                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 55601.981946                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 55601.981946                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 55601.981946                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements          486                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst        10319                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total        10319                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst         1286                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total         1286                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst     68537061                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total     68537061                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst        11605                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total        11605                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.110814                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.110814                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 53294.759720                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 53294.759720                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst          289                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total          289                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst          997                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total          997                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst     55435176                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total     55435176                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.085911                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.085911                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 55601.981946                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 55601.981946                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses          997                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   437.185419                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs        11315                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs          996                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs    11.360442                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick        70263                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   437.185419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.853878                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.853878                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::0          170                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::1          328                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses        93836                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses        93836                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.demandHits::processor.cores1.core.inst         5341                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.demandHits::total         5341                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::processor.cores1.core.inst         5341                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::total         5341                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.demandMisses::processor.cores1.core.inst           56                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.demandMisses::total           56                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::processor.cores1.core.inst           56                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::total           56                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.demandMissLatency::processor.cores1.core.inst      1604061                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMissLatency::total      1604061                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::processor.cores1.core.inst      1604061                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::total      1604061                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandAccesses::processor.cores1.core.inst         5397                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandAccesses::total         5397                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::processor.cores1.core.inst         5397                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::total         5397                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandMissRate::processor.cores1.core.inst     0.010376                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMissRate::total     0.010376                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::processor.cores1.core.inst     0.010376                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::total     0.010376                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::processor.cores1.core.inst 28643.946429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::total 28643.946429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::processor.cores1.core.inst 28643.946429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::total 28643.946429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.demandMshrHits::processor.cores1.core.inst           15                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::processor.cores1.core.inst           15                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::processor.cores1.core.inst           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::total           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::processor.cores1.core.inst           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::total           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::processor.cores1.core.inst      1206126                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::total      1206126                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::processor.cores1.core.inst      1206126                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::total      1206126                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::processor.cores1.core.inst     0.007597                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::total     0.007597                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::processor.cores1.core.inst     0.007597                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::total     0.007597                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::processor.cores1.core.inst 29417.707317                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::total 29417.707317                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::processor.cores1.core.inst 29417.707317                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::total 29417.707317                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::processor.cores1.core.inst         5341                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::total         5341                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::processor.cores1.core.inst           56                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::total           56                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::processor.cores1.core.inst      1604061                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::total      1604061                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::processor.cores1.core.inst         5397                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::total         5397                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::processor.cores1.core.inst     0.010376                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::total     0.010376                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::processor.cores1.core.inst 28643.946429                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::total 28643.946429                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::processor.cores1.core.inst           15                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::processor.cores1.core.inst           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::total           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::processor.cores1.core.inst      1206126                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::total      1206126                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::processor.cores1.core.inst     0.007597                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::total     0.007597                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 29417.707317                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::total 29417.707317                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses           41                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse     7.601547                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs         5382                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs           41                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs   131.268293                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick     84222027                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.occupancies::processor.cores1.core.inst     7.601547                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::processor.cores1.core.inst     0.014847                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::total     0.014847                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ratioOccsTaskId::1024     0.080078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches1.tags.tagAccesses        43217                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses        43217                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.demandHits::processor.cores2.core.inst         4983                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.demandHits::total         4983                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::processor.cores2.core.inst         4983                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::total         4983                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.demandMisses::processor.cores2.core.inst           58                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.demandMisses::total           58                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::processor.cores2.core.inst           58                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::total           58                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.demandMissLatency::processor.cores2.core.inst      1115217                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMissLatency::total      1115217                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMissLatency::processor.cores2.core.inst      1115217                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMissLatency::total      1115217                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandAccesses::processor.cores2.core.inst         5041                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandAccesses::total         5041                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::processor.cores2.core.inst         5041                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::total         5041                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandMissRate::processor.cores2.core.inst     0.011506                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMissRate::total     0.011506                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::processor.cores2.core.inst     0.011506                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::total     0.011506                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandAvgMissLatency::processor.cores2.core.inst 19227.879310                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches2.demandAvgMissLatency::total 19227.879310                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMissLatency::processor.cores2.core.inst 19227.879310                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMissLatency::total 19227.879310                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.demandMshrHits::processor.cores2.core.inst           18                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches2.demandMshrHits::total           18                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches2.overallMshrHits::processor.cores2.core.inst           18                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches2.overallMshrHits::total           18                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches2.demandMshrMisses::processor.cores2.core.inst           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches2.demandMshrMisses::total           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches2.overallMshrMisses::processor.cores2.core.inst           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches2.overallMshrMisses::total           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches2.demandMshrMissLatency::processor.cores2.core.inst       546120                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMshrMissLatency::total       546120                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMshrMissLatency::processor.cores2.core.inst       546120                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMshrMissLatency::total       546120                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMshrMissRate::processor.cores2.core.inst     0.007935                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMshrMissRate::total     0.007935                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMshrMissRate::processor.cores2.core.inst     0.007935                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMshrMissRate::total     0.007935                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandAvgMshrMissLatency::processor.cores2.core.inst        13653                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.demandAvgMshrMissLatency::total        13653                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMshrMissLatency::processor.cores2.core.inst        13653                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMshrMissLatency::total        13653                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::processor.cores2.core.inst         4983                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::total         4983                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::processor.cores2.core.inst           58                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::total           58                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missLatency::processor.cores2.core.inst      1115217                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.missLatency::total      1115217                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::processor.cores2.core.inst         5041                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::total         5041                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::processor.cores2.core.inst     0.011506                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::total     0.011506                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.avgMissLatency::processor.cores2.core.inst 19227.879310                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.avgMissLatency::total 19227.879310                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.mshrHits::processor.cores2.core.inst           18                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrHits::total           18                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMisses::processor.cores2.core.inst           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissLatency::processor.cores2.core.inst       546120                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissLatency::total       546120                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissRate::processor.cores2.core.inst     0.007935                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissRate::total     0.007935                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.avgMshrMissLatency::processor.cores2.core.inst        13653                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.avgMshrMissLatency::total        13653                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.prefetcher.demandMshrMisses           40                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.tags.tagsInUse     7.504154                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches2.tags.totalRefs         5023                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.sampledRefs           40                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.avgRefs   125.575000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches2.tags.warmupTick     86361219                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches2.tags.occupancies::processor.cores2.core.inst     7.504154                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::processor.cores2.core.inst     0.014657                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::total     0.014657                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches2.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches2.tags.ageTaskId_1024::1           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches2.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches2.tags.tagAccesses        40368                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches2.tags.dataAccesses        40368                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.demandHits::processor.cores3.core.inst         4599                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.demandHits::total         4599                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::processor.cores3.core.inst         4599                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::total         4599                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.demandMisses::processor.cores3.core.inst           52                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.demandMisses::total           52                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::processor.cores3.core.inst           52                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::total           52                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.demandMissLatency::processor.cores3.core.inst       804195                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMissLatency::total       804195                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMissLatency::processor.cores3.core.inst       804195                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMissLatency::total       804195                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandAccesses::processor.cores3.core.inst         4651                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandAccesses::total         4651                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::processor.cores3.core.inst         4651                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::total         4651                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandMissRate::processor.cores3.core.inst     0.011180                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMissRate::total     0.011180                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::processor.cores3.core.inst     0.011180                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::total     0.011180                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandAvgMissLatency::processor.cores3.core.inst 15465.288462                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches3.demandAvgMissLatency::total 15465.288462                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMissLatency::processor.cores3.core.inst 15465.288462                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMissLatency::total 15465.288462                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.demandMshrHits::processor.cores3.core.inst           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches3.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches3.overallMshrHits::processor.cores3.core.inst           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches3.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches3.demandMshrMisses::processor.cores3.core.inst           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches3.demandMshrMisses::total           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches3.overallMshrMisses::processor.cores3.core.inst           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches3.overallMshrMisses::total           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches3.demandMshrMissLatency::processor.cores3.core.inst       365301                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMshrMissLatency::total       365301                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMshrMissLatency::processor.cores3.core.inst       365301                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMshrMissLatency::total       365301                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMshrMissRate::processor.cores3.core.inst     0.008600                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMshrMissRate::total     0.008600                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMshrMissRate::processor.cores3.core.inst     0.008600                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMshrMissRate::total     0.008600                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandAvgMshrMissLatency::processor.cores3.core.inst  9132.525000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.demandAvgMshrMissLatency::total  9132.525000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMshrMissLatency::processor.cores3.core.inst  9132.525000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMshrMissLatency::total  9132.525000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::processor.cores3.core.inst         4599                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::total         4599                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::processor.cores3.core.inst           52                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::total           52                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missLatency::processor.cores3.core.inst       804195                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.missLatency::total       804195                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::processor.cores3.core.inst         4651                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::total         4651                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::processor.cores3.core.inst     0.011180                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::total     0.011180                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.avgMissLatency::processor.cores3.core.inst 15465.288462                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.avgMissLatency::total 15465.288462                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.mshrHits::processor.cores3.core.inst           12                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMisses::processor.cores3.core.inst           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissLatency::processor.cores3.core.inst       365301                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissLatency::total       365301                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissRate::processor.cores3.core.inst     0.008600                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissRate::total     0.008600                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.avgMshrMissLatency::processor.cores3.core.inst  9132.525000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.avgMshrMissLatency::total  9132.525000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.prefetcher.demandMshrMisses           40                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.tags.tagsInUse     7.128406                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches3.tags.totalRefs         4639                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.sampledRefs           40                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.avgRefs   115.975000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches3.tags.warmupTick     88023555                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches3.tags.occupancies::processor.cores3.core.inst     7.128406                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::processor.cores3.core.inst     0.013923                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::total     0.013923                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches3.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches3.tags.ageTaskId_1024::1           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches3.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches3.tags.tagAccesses        37248                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches3.tags.dataAccesses        37248                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.demandHits::processor.cores4.core.inst         4212                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches4.demandHits::total         4212                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches4.overallHits::processor.cores4.core.inst         4212                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches4.overallHits::total         4212                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches4.demandMisses::processor.cores4.core.inst           45                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches4.demandMisses::total           45                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches4.overallMisses::processor.cores4.core.inst           45                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches4.overallMisses::total           45                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches4.demandMissLatency::processor.cores4.core.inst       333999                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMissLatency::total       333999                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMissLatency::processor.cores4.core.inst       333999                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMissLatency::total       333999                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandAccesses::processor.cores4.core.inst         4257                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.demandAccesses::total         4257                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.overallAccesses::processor.cores4.core.inst         4257                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.overallAccesses::total         4257                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.demandMissRate::processor.cores4.core.inst     0.010571                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandMissRate::total     0.010571                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMissRate::processor.cores4.core.inst     0.010571                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMissRate::total     0.010571                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandAvgMissLatency::processor.cores4.core.inst  7422.200000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches4.demandAvgMissLatency::total  7422.200000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMissLatency::processor.cores4.core.inst  7422.200000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMissLatency::total  7422.200000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.demandMshrHits::processor.cores4.core.inst            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches4.demandMshrHits::total            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches4.overallMshrHits::processor.cores4.core.inst            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches4.overallMshrHits::total            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches4.demandMshrMisses::processor.cores4.core.inst           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches4.demandMshrMisses::total           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches4.overallMshrMisses::processor.cores4.core.inst           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches4.overallMshrMisses::total           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches4.demandMshrMissLatency::processor.cores4.core.inst       253413                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMshrMissLatency::total       253413                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMshrMissLatency::processor.cores4.core.inst       253413                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMshrMissLatency::total       253413                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMshrMissRate::processor.cores4.core.inst     0.009396                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandMshrMissRate::total     0.009396                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMshrMissRate::processor.cores4.core.inst     0.009396                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMshrMissRate::total     0.009396                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandAvgMshrMissLatency::processor.cores4.core.inst  6335.325000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.demandAvgMshrMissLatency::total  6335.325000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMshrMissLatency::processor.cores4.core.inst  6335.325000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMshrMissLatency::total  6335.325000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches4.ReadReq.hits::processor.cores4.core.inst         4212                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.hits::total         4212                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.misses::processor.cores4.core.inst           45                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.misses::total           45                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.missLatency::processor.cores4.core.inst       333999                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.missLatency::total       333999                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.accesses::processor.cores4.core.inst         4257                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches4.ReadReq.accesses::total         4257                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches4.ReadReq.missRate::processor.cores4.core.inst     0.010571                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.missRate::total     0.010571                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.avgMissLatency::processor.cores4.core.inst  7422.200000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.avgMissLatency::total  7422.200000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.mshrHits::processor.cores4.core.inst            5                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMisses::processor.cores4.core.inst           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissLatency::processor.cores4.core.inst       253413                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissLatency::total       253413                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissRate::processor.cores4.core.inst     0.009396                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissRate::total     0.009396                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.avgMshrMissLatency::processor.cores4.core.inst  6335.325000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.avgMshrMissLatency::total  6335.325000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.prefetcher.demandMshrMisses           40                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches4.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.tags.tagsInUse     6.618182                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches4.tags.totalRefs         4252                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.sampledRefs           40                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.avgRefs   106.300000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches4.tags.warmupTick     89613963                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches4.tags.occupancies::processor.cores4.core.inst     6.618182                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches4.tags.avgOccs::processor.cores4.core.inst     0.012926                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches4.tags.avgOccs::total     0.012926                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches4.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches4.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches4.tags.ageTaskId_1024::1           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches4.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches4.tags.tagAccesses        34096                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches4.tags.dataAccesses        34096                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.demandHits::processor.cores5.core.inst         3800                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches5.demandHits::total         3800                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches5.overallHits::processor.cores5.core.inst         3800                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches5.overallHits::total         3800                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches5.demandMisses::processor.cores5.core.inst           45                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches5.demandMisses::total           45                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches5.overallMisses::processor.cores5.core.inst           45                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches5.overallMisses::total           45                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches5.demandMissLatency::processor.cores5.core.inst       345654                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMissLatency::total       345654                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMissLatency::processor.cores5.core.inst       345654                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMissLatency::total       345654                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandAccesses::processor.cores5.core.inst         3845                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.demandAccesses::total         3845                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.overallAccesses::processor.cores5.core.inst         3845                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.overallAccesses::total         3845                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.demandMissRate::processor.cores5.core.inst     0.011704                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandMissRate::total     0.011704                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMissRate::processor.cores5.core.inst     0.011704                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMissRate::total     0.011704                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandAvgMissLatency::processor.cores5.core.inst  7681.200000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches5.demandAvgMissLatency::total  7681.200000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMissLatency::processor.cores5.core.inst  7681.200000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMissLatency::total  7681.200000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.demandMshrHits::processor.cores5.core.inst            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches5.demandMshrHits::total            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches5.overallMshrHits::processor.cores5.core.inst            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches5.overallMshrHits::total            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches5.demandMshrMisses::processor.cores5.core.inst           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches5.demandMshrMisses::total           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches5.overallMshrMisses::processor.cores5.core.inst           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches5.overallMshrMisses::total           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches5.demandMshrMissLatency::processor.cores5.core.inst       259740                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMshrMissLatency::total       259740                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMshrMissLatency::processor.cores5.core.inst       259740                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMshrMissLatency::total       259740                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMshrMissRate::processor.cores5.core.inst     0.010403                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandMshrMissRate::total     0.010403                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMshrMissRate::processor.cores5.core.inst     0.010403                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMshrMissRate::total     0.010403                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandAvgMshrMissLatency::processor.cores5.core.inst  6493.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.demandAvgMshrMissLatency::total  6493.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMshrMissLatency::processor.cores5.core.inst  6493.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMshrMissLatency::total  6493.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches5.ReadReq.hits::processor.cores5.core.inst         3800                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.hits::total         3800                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.misses::processor.cores5.core.inst           45                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.misses::total           45                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.missLatency::processor.cores5.core.inst       345654                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.missLatency::total       345654                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.accesses::processor.cores5.core.inst         3845                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches5.ReadReq.accesses::total         3845                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches5.ReadReq.missRate::processor.cores5.core.inst     0.011704                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.missRate::total     0.011704                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.avgMissLatency::processor.cores5.core.inst  7681.200000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.avgMissLatency::total  7681.200000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.mshrHits::processor.cores5.core.inst            5                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMisses::processor.cores5.core.inst           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissLatency::processor.cores5.core.inst       259740                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissLatency::total       259740                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissRate::processor.cores5.core.inst     0.010403                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissRate::total     0.010403                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.avgMshrMissLatency::processor.cores5.core.inst  6493.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.avgMshrMissLatency::total  6493.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.prefetcher.demandMshrMisses           40                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches5.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.tags.tagsInUse     6.092270                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches5.tags.totalRefs         3840                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.sampledRefs           40                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.avgRefs           96                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches5.tags.warmupTick     91249992                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches5.tags.occupancies::processor.cores5.core.inst     6.092270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches5.tags.avgOccs::processor.cores5.core.inst     0.011899                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches5.tags.avgOccs::total     0.011899                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches5.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches5.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches5.tags.ageTaskId_1024::1           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches5.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches5.tags.tagAccesses        30800                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches5.tags.dataAccesses        30800                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.demandHits::processor.cores6.core.inst         3409                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches6.demandHits::total         3409                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches6.overallHits::processor.cores6.core.inst         3409                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches6.overallHits::total         3409                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches6.demandMisses::processor.cores6.core.inst           45                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches6.demandMisses::total           45                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches6.overallMisses::processor.cores6.core.inst           45                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches6.overallMisses::total           45                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches6.demandMissLatency::processor.cores6.core.inst       319014                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMissLatency::total       319014                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMissLatency::processor.cores6.core.inst       319014                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMissLatency::total       319014                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandAccesses::processor.cores6.core.inst         3454                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.demandAccesses::total         3454                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.overallAccesses::processor.cores6.core.inst         3454                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.overallAccesses::total         3454                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.demandMissRate::processor.cores6.core.inst     0.013028                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandMissRate::total     0.013028                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMissRate::processor.cores6.core.inst     0.013028                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMissRate::total     0.013028                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandAvgMissLatency::processor.cores6.core.inst  7089.200000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches6.demandAvgMissLatency::total  7089.200000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMissLatency::processor.cores6.core.inst  7089.200000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMissLatency::total  7089.200000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.demandMshrHits::processor.cores6.core.inst            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches6.demandMshrHits::total            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches6.overallMshrHits::processor.cores6.core.inst            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches6.overallMshrHits::total            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches6.demandMshrMisses::processor.cores6.core.inst           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches6.demandMshrMisses::total           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches6.overallMshrMisses::processor.cores6.core.inst           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches6.overallMshrMisses::total           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches6.demandMshrMissLatency::processor.cores6.core.inst       246420                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMshrMissLatency::total       246420                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMshrMissLatency::processor.cores6.core.inst       246420                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMshrMissLatency::total       246420                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMshrMissRate::processor.cores6.core.inst     0.011581                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandMshrMissRate::total     0.011581                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMshrMissRate::processor.cores6.core.inst     0.011581                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMshrMissRate::total     0.011581                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandAvgMshrMissLatency::processor.cores6.core.inst  6160.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.demandAvgMshrMissLatency::total  6160.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMshrMissLatency::processor.cores6.core.inst  6160.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMshrMissLatency::total  6160.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches6.ReadReq.hits::processor.cores6.core.inst         3409                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.hits::total         3409                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.misses::processor.cores6.core.inst           45                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.misses::total           45                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.missLatency::processor.cores6.core.inst       319014                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.missLatency::total       319014                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.accesses::processor.cores6.core.inst         3454                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches6.ReadReq.accesses::total         3454                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches6.ReadReq.missRate::processor.cores6.core.inst     0.013028                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.missRate::total     0.013028                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.avgMissLatency::processor.cores6.core.inst  7089.200000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.avgMissLatency::total  7089.200000                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.mshrHits::processor.cores6.core.inst            5                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMisses::processor.cores6.core.inst           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissLatency::processor.cores6.core.inst       246420                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissLatency::total       246420                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissRate::processor.cores6.core.inst     0.011581                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissRate::total     0.011581                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.avgMshrMissLatency::processor.cores6.core.inst  6160.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.avgMshrMissLatency::total  6160.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.prefetcher.demandMshrMisses           40                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches6.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.tags.tagsInUse     5.576302                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches6.tags.totalRefs         3449                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.sampledRefs           40                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.avgRefs    86.225000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches6.tags.warmupTick     92855052                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches6.tags.occupancies::processor.cores6.core.inst     5.576302                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches6.tags.avgOccs::processor.cores6.core.inst     0.010891                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches6.tags.avgOccs::total     0.010891                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches6.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches6.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches6.tags.ageTaskId_1024::1           36                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches6.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches6.tags.tagAccesses        27672                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches6.tags.dataAccesses        27672                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.demandHits::processor.cores7.core.inst         2843                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches7.demandHits::total         2843                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches7.overallHits::processor.cores7.core.inst         2843                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches7.overallHits::total         2843                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches7.demandMisses::processor.cores7.core.inst           46                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches7.demandMisses::total           46                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches7.overallMisses::processor.cores7.core.inst           46                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches7.overallMisses::total           46                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches7.demandMissLatency::processor.cores7.core.inst       449217                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMissLatency::total       449217                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMissLatency::processor.cores7.core.inst       449217                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMissLatency::total       449217                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandAccesses::processor.cores7.core.inst         2889                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.demandAccesses::total         2889                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.overallAccesses::processor.cores7.core.inst         2889                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.overallAccesses::total         2889                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.demandMissRate::processor.cores7.core.inst     0.015922                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandMissRate::total     0.015922                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMissRate::processor.cores7.core.inst     0.015922                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMissRate::total     0.015922                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandAvgMissLatency::processor.cores7.core.inst  9765.586957                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches7.demandAvgMissLatency::total  9765.586957                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMissLatency::processor.cores7.core.inst  9765.586957                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMissLatency::total  9765.586957                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.demandMshrHits::processor.cores7.core.inst            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches7.demandMshrHits::total            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches7.overallMshrHits::processor.cores7.core.inst            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches7.overallMshrHits::total            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches7.demandMshrMisses::processor.cores7.core.inst           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches7.demandMshrMisses::total           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches7.overallMshrMisses::processor.cores7.core.inst           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches7.overallMshrMisses::total           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches7.demandMshrMissLatency::processor.cores7.core.inst       334665                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMshrMissLatency::total       334665                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMshrMissLatency::processor.cores7.core.inst       334665                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMshrMissLatency::total       334665                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMshrMissRate::processor.cores7.core.inst     0.014192                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandMshrMissRate::total     0.014192                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMshrMissRate::processor.cores7.core.inst     0.014192                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMshrMissRate::total     0.014192                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandAvgMshrMissLatency::processor.cores7.core.inst  8162.560976                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.demandAvgMshrMissLatency::total  8162.560976                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMshrMissLatency::processor.cores7.core.inst  8162.560976                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMshrMissLatency::total  8162.560976                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches7.ReadReq.hits::processor.cores7.core.inst         2843                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.hits::total         2843                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.misses::processor.cores7.core.inst           46                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.misses::total           46                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.missLatency::processor.cores7.core.inst       449217                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.missLatency::total       449217                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.accesses::processor.cores7.core.inst         2889                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches7.ReadReq.accesses::total         2889                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches7.ReadReq.missRate::processor.cores7.core.inst     0.015922                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.missRate::total     0.015922                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.avgMissLatency::processor.cores7.core.inst  9765.586957                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.avgMissLatency::total  9765.586957                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.mshrHits::processor.cores7.core.inst            5                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMisses::processor.cores7.core.inst           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMisses::total           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissLatency::processor.cores7.core.inst       334665                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissLatency::total       334665                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissRate::processor.cores7.core.inst     0.014192                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissRate::total     0.014192                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.avgMshrMissLatency::processor.cores7.core.inst  8162.560976                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.avgMshrMissLatency::total  8162.560976                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.prefetcher.demandMshrMisses           41                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches7.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.tags.tagsInUse     5.127580                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches7.tags.totalRefs         2884                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.sampledRefs           41                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.avgRefs    70.341463                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches7.tags.warmupTick     94638267                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches7.tags.occupancies::processor.cores7.core.inst     5.127580                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches7.tags.avgOccs::processor.cores7.core.inst     0.010015                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches7.tags.avgOccs::total     0.010015                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches7.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches7.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches7.tags.ageTaskId_1024::1           37                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches7.tags.ratioOccsTaskId::1024     0.080078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches7.tags.tagAccesses        23153                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches7.tags.dataAccesses        23153                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.transDist::ReadResp         1930                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WritebackDirty           78                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanEvict          522                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::HardPFReq          218                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeReq           85                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeResp           85                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExReq          448                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExResp          448                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadSharedReq         1931                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port         2479                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port         1473                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           82                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           73                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches2.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           80                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches2.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           83                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches3.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           80                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches3.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           83                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches4.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           80                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches4.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           83                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches5.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           80                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches5.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           83                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches6.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           80                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches6.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           82                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches7.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           82                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches7.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port           86                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount::total         5089                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port        63744                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port        47424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port         2624                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches2.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port         2560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches2.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port          704                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches3.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port         2560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches3.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches4.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port         2560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches4.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches5.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port         2560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches5.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches6.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port         2560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches6.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches7.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port         2624                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches7.mem_side_port::board.cache_hierarchy.cc_l2cache.cpu_side_port          832                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize::total       133888                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.snoops                656                       # Total snoops (Count)
board.cache_hierarchy.l2bus.snoopTraffic        23296                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2bus.snoopFanout::samples         2682                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::mean     0.702834                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::stdev     1.559005                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::0         1942     72.41%     72.41% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::1          392     14.62%     87.02% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::2           76      2.83%     89.86% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::3           57      2.13%     91.98% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::4           57      2.13%     94.11% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::5           55      2.05%     96.16% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::6           54      2.01%     98.17% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::7           49      1.83%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::8            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::9            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::10            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::17            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::18            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::19            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::20            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::21            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::22            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::23            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::24            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::25            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::26            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::27            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::28            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::29            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::30            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::31            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::32            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::max_value            7                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::total         2682                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.reqLayer0.occupancy      1076222                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer0.occupancy       995331                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer1.occupancy       675323                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer12.occupancy        40621                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer13.occupancy        67595                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer16.occupancy        40619                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer16.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer17.occupancy        66930                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer17.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer20.occupancy        40624                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer20.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer21.occupancy        65267                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer21.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer24.occupancy        40617                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer24.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer25.occupancy        65268                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer25.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer28.occupancy        40959                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer28.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer29.occupancy        65933                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer29.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer4.occupancy        41285                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer5.occupancy        58274                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer8.occupancy        40619                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer9.occupancy        65268                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.snoop_filter.totRequests         3064                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleRequests          903                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiRequests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.totSnoops            2                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleSnoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp         1369                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq           74                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq          330                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp          329                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         1370                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.cc_l2cache.mem_side_port::board.memory.mem_ctrl.port         3472                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.cc_l2cache.mem_side_port::total         3472                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         3472                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.cc_l2cache.mem_side_port::board.memory.mem_ctrl.port       108672                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.cc_l2cache.mem_side_port::total       108672                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       108672                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                75                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         1774                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         1774    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         1774                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       569733                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer9.occupancy      1416112                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         1774                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests           75                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.cc_l2cache.prefetcher::samples       123.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples        78.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches7.prefetcher::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples       956.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples       468.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.data::samples         7.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores4.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores5.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores6.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000545846                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           3261                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   1699                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 1699                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  2.81                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             1699                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                926                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                420                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                158                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                 67                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 35                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 25                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 21                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                 15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                 12                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys             108736                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         998686505.34778917                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                108875016                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 64081.82                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.cc_l2cache.prefetcher         7872                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher         4992                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches7.prefetcher           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst        61184                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data        29952                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.inst         1280                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.inst          320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.data          448                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.inst          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores4.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores5.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores6.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.inst          192                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.cc_l2cache.prefetcher 72300435.643188968301                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 45849056.749339349568                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches7.prefetcher 587808.419863324962                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 561944849.389338612556                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 275094340.496036112309                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.inst 11756168.397266499698                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 3526850.519179950003                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.inst 2939042.099316624925                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.data 4114658.939043274615                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.inst 1175616.839726649923                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.data 3526850.519179950003                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores4.core.data 3526850.519179950003                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores5.core.data 3526850.519179950003                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores6.core.data 3526850.519179950003                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.inst 1763425.259589975001                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.data 3526850.519179950003                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.cc_l2cache.prefetcher          123                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher           78                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst          956                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data          468                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.inst           20                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.inst            5                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.data            7                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.inst            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores4.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores5.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores6.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.inst            3                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.cc_l2cache.prefetcher      4654898                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher      4262161                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches7.prefetcher        46250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst     28359550                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data     15576174                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.inst       535388                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data       236700                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.inst       176594                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.data       224538                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.inst        65000                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.data       145420                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores4.core.data       138253                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores5.core.data       126250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores6.core.data       152423                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.inst        70000                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.data       117704                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.cc_l2cache.prefetcher     37844.70                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher     54643.09                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches7.prefetcher     46250.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     29664.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     33282.42                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.inst     26769.40                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     39450.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.inst     35318.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.data     32076.86                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.inst     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.data     24236.67                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores4.core.data     23042.17                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores5.core.data     21041.67                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores6.core.data     25403.83                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.inst     23333.33                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.data     19617.33                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.cc_l2cache.prefetcher         7872                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher         4992                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches7.prefetcher           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst        61120                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data        29952                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.inst         1280                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.inst          320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.data          448                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.inst          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores6.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.inst          192                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       108672                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst        61120                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores1.core.inst         1280                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores2.core.inst          320                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores3.core.inst          128                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores7.core.inst          192                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        63040                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.cc_l2cache.prefetcher          123                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher           78                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches7.prefetcher            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst          955                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data          468                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.inst           20                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.inst            5                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.data            7                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.inst            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores6.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.inst            3                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         1698                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.cc_l2cache.prefetcher     72300436                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher     45849057                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches7.prefetcher       587808                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst    561357041                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data    275094340                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.inst     11756168                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data      3526851                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.inst      2939042                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.data      4114659                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.inst      1175617                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.data      3526851                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.data      3526851                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.data      3526851                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores6.core.data      3526851                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.inst      1763425                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.data      3526851                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    998098697                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst    561357041                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores1.core.inst     11756168                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores2.core.inst      2939042                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores3.core.inst      1175617                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores7.core.inst      1763425                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total    578991294                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.cc_l2cache.prefetcher     72300436                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher     45849057                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches7.prefetcher       587808                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst    561357041                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data    275094340                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.inst     11756168                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data      3526851                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.inst      2939042                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.data      4114659                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.inst      1175617                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.data      3526851                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.data      3526851                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.data      3526851                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores6.core.data      3526851                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.inst      1763425                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.data      3526851                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total    998098697                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            1699                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          227                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           82                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2          111                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           58                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4           80                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           42                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           83                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7          261                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8          149                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           60                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           61                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           44                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12           38                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           38                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14          155                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15          210                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat           23031053                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          8495000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      54887303                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           13555.65                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      32305.65                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           1302                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        76.63                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples          386                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   276.227979                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   171.020649                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   290.522914                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127          148     38.34%     38.34% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           89     23.06%     61.40% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           51     13.21%     74.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           28      7.25%     81.87% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           18      4.66%     86.53% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            7      1.81%     88.34% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895           11      2.85%     91.19% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            5      1.30%     92.49% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           29      7.51%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total          386                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead       108736                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         998.686505                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               7.80                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           7.80                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          76.63                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy      1570800                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy       819720                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy      6740160                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 7990320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy     47683920                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy      1655040                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy     66459960                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   610.401939                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE      3848955                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF      3380000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT    101650057                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy      1263780                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy       645150                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy      5390700                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 7990320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy     35580540                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy     11847360                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy     62717850                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   576.032505                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE     30479251                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF      3380000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     75019761                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles          326965                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              5.882993                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.169981                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded         126960                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded          469                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued        129048                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued          230                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined        28759                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined        35167                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved          169                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples       261727                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     0.493063                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     1.227347                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0       202619     77.42%     77.42% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1        29639     11.32%     88.74% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2        15489      5.92%     94.66% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3         2989      1.14%     95.80% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4         3208      1.23%     97.03% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5         3369      1.29%     98.31% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6         2109      0.81%     99.12% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7         1307      0.50%     99.62% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8          998      0.38%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total       261727                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu          877     25.19%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     25.19% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu           17      0.49%     25.68% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     25.68% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            1      0.03%     25.71% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            4      0.11%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     25.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead          321      9.22%     35.05% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite         1152     33.09%     68.14% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead         1034     29.70%     97.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite           75      2.15%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass         1536      1.19%      1.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu        83698     64.86%     66.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult          119      0.09%     66.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv           56      0.04%     66.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd          759      0.59%     66.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     66.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     66.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     66.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     66.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     66.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     66.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     66.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu          342      0.27%     67.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt          156      0.12%     67.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc          496      0.38%     67.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd         1125      0.87%     68.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt         2000      1.55%     69.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult          125      0.10%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     70.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead        16873     13.07%     83.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite         7583      5.88%     89.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead        10763      8.34%     97.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite         3417      2.65%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total       129048                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.394684                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy               3481                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.026974                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads       483111                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites       143977                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses       106779                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads        40423                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites        12243                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses        11528                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses       110220                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses        20773                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts         1787                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            530                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles          65238                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads        20416                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores        11806                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads          846                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores          927                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return         1053      7.10%      7.10% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect         1173      7.91%     15.01% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect          211      1.42%     16.43% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond        10962     73.91%     90.34% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond          984      6.63%     96.97% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     96.97% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond          449      3.03%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total        14832                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return          482      7.55%      7.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect          689     10.79%     18.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect          120      1.88%     20.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond         4204     65.82%     86.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond          554      8.67%     94.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     94.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond          338      5.29%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total         6387                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            1      0.07%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          291     20.22%     20.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect           63      4.38%     24.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond          796     55.32%     79.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond          197     13.69%     93.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     93.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond           91      6.32%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total         1439                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return          571      6.76%      6.76% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect          484      5.73%     12.50% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect           91      1.08%     13.57% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond         6756     80.02%     93.59% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond          430      5.09%     98.69% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     98.69% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond          111      1.31%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total         8443                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          171     15.49%     15.49% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect           60      5.43%     20.92% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond          699     63.32%     84.24% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond          100      9.06%     93.30% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.30% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond           74      6.70%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total         1104                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget         8712     58.74%     58.74% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB         4984     33.60%     92.34% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS         1053      7.10%     99.44% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect           83      0.56%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total        14832                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch         1341     93.84%     93.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return           84      5.88%     99.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            1      0.07%     99.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            3      0.21%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total         1429                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted        10962                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken         4528                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect         1439                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss          630                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted         1359                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted           80                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups        14832                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates         1204                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits         6360                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.428803                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted          919                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups          660                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits           83                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses          577                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return         1053      7.10%      7.10% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect         1173      7.91%     15.01% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect          211      1.42%     16.43% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond        10962     73.91%     90.34% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond          984      6.63%     96.97% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     96.97% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond          449      3.03%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total        14832                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return         1024     12.09%     12.09% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          477      5.63%     17.72% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect          211      2.49%     20.21% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond         5995     70.76%     90.97% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond          316      3.73%     94.70% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     94.70% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond          449      5.30%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total         8472                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          291     24.17%     24.17% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     24.17% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond          716     59.47%     83.64% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond          197     16.36%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total         1204                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          291     24.17%     24.17% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.17% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond          716     59.47%     83.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond          197     16.36%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total         1204                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups          660                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits           83                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses          577                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords          154                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords          814                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes         1866                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops         1862                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes         1291                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used          571                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct          571                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.commit.commitSquashedInsts        27582                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts         1027                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples       257348                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.383387                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     0.926630                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0       210432     81.77%     81.77% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1         5895      2.29%     84.06% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2        37353     14.51%     98.57% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3         1350      0.52%     99.10% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4          706      0.27%     99.37% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5          319      0.12%     99.50% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6          283      0.11%     99.61% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7          184      0.07%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8          826      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total       257348                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars          200                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls          575                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass          739      0.75%      0.75% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu        66726     67.63%     68.38% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult          101      0.10%     68.48% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv           49      0.05%     68.53% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd          693      0.70%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.23% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu          302      0.31%     69.54% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     69.54% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt          156      0.16%     69.70% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc          456      0.46%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     70.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd         1125      1.14%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt         2000      2.03%     73.33% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.33% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.33% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult          125      0.13%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     73.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead        14140     14.33%     87.78% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite         6122      6.20%     93.99% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead         2659      2.70%     96.68% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite         3271      3.32%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total        98664                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples          826                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts        55578                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps        98664                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP        55578                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP        98664                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     5.882993                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.169981                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs        26192                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts        11213                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts        92560                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts        16799                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts         9393                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass          739      0.75%      0.75% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu        66726     67.63%     68.38% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult          101      0.10%     68.48% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv           49      0.05%     68.53% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd          693      0.70%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.23% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu          302      0.31%     69.54% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     69.54% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt          156      0.16%     69.70% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          456      0.46%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     70.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd         1125      1.14%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt         2000      2.03%     73.33% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.33% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.33% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult          125      0.13%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     73.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        14140     14.33%     87.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite         6122      6.20%     93.99% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead         2659      2.70%     96.68% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite         3271      3.32%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total        98664                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl         8443                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl         7670                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl          773                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl         6756                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl         1687                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall          575                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn          571                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles        47272                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles       194408                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles         9549                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles         9379                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles         1119                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved         4953                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          498                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts       136727                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         2360                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts       127261                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches        10246                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts        27323                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        10790                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.389219                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads        50153                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites        33673                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads        13882                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites         8025                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads       144146                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites        80192                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs        38113                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads        60678                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches         6120                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles       210691                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles         3216                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles           83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.pendingTrapStallCycles          524                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores0.core.fetch.cacheLines        11605                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes          623                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples       261727                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     0.598486                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     1.946603                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0       235216     89.87%     89.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1         1891      0.72%     90.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2         1765      0.67%     91.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3         2165      0.83%     92.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4         2521      0.96%     93.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5         1824      0.70%     93.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6         1822      0.70%     94.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7         1596      0.61%     95.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8        12927      4.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total       261727                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts        86021                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.263089                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches        14832                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.045363                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        48821                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles         1119                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles        13122                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles        34710                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts       127429                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts          238                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts        20416                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts        11806                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          157                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents           54                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents        34210                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents           34                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect           93                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect         1141                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts         1234                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit       119082                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount       118307                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst        63920                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst        93018                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.361834                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.687179                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads         6297                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads         3617                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation           34                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores         2413                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads         7987                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples        16799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean    41.356033                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev   101.461958                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9        14462     86.09%     86.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19           30      0.18%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29            8      0.05%     86.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39           11      0.07%     86.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49           16      0.10%     86.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59           15      0.09%     86.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69            2      0.01%     86.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79            2      0.01%     86.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89            6      0.04%     86.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99            2      0.01%     86.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109            3      0.02%     86.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119            5      0.03%     86.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129           12      0.07%     86.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139           21      0.13%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149           78      0.46%     87.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159           12      0.07%     87.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169            9      0.05%     87.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179           11      0.07%     87.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189           30      0.18%     87.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199           12      0.07%     87.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209           12      0.07%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219           15      0.09%     87.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229           42      0.25%     88.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239            9      0.05%     88.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249           12      0.07%     88.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259            3      0.02%     88.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269            7      0.04%     88.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279            4      0.02%     88.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289           11      0.07%     88.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299            3      0.02%     88.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows         1934     11.51%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value          538                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total        16799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses        27357                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        10790                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          108                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses          200                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses        11695                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          204                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles         1119                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles        50401                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles        92433                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles          487                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles        12565                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles       104722                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts       132707                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents        13892                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents          851                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents        71102                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents        16333                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands       203702                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups       420415                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups       155653                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups        14031                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps       153911                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps        49782                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing           22                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing           22                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts        64316                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads          381923                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes         256894                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts        55578                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps        98664                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           47                       # Number of system calls (Count)
board.processor.cores1.core.numCycles           74062                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              3.703100                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.270044                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded          35280                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded           16                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued         35071                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued            5                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined         1385                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined         1180                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples        72473                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     0.483918                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     0.812030                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0        49312     68.04%     68.04% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1        12708     17.53%     85.58% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2         9731     13.43%     99.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3          424      0.59%     99.59% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4           83      0.11%     99.70% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5           68      0.09%     99.80% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6           80      0.11%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7           59      0.08%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8            8      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total        72473                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu           21     65.62%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%     65.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead            4     12.50%     78.12% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite            5     15.62%     93.75% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            2      6.25%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass           34      0.10%      0.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu        29886     85.22%     85.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            1      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv           14      0.04%     85.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd          508      1.45%     86.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     86.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     86.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     86.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     86.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     86.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     86.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     86.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     86.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     86.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            2      0.01%     86.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     86.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     86.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0      0.00%     86.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     86.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     86.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     86.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     86.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     86.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     86.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd          125      0.36%     87.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult          125      0.36%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     87.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead         3629     10.35%     97.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite          221      0.63%     98.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead          390      1.11%     99.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite          136      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total        35071                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.473536                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy                 32                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.000912                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads       139574                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites        35123                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses        33389                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads         3078                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites         1562                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses         1534                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses        33529                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses         1540                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts           97                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled             14                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles           1589                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       252902                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads         4051                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores          388                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads           38                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores           29                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return           48      0.89%      0.89% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect           58      1.08%      1.97% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect           27      0.50%      2.47% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond         5178     96.26%     98.74% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond           68      1.26%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total         5379                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return           41     10.51%     10.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect           51     13.08%     23.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect           24      6.15%     29.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond          216     55.38%     85.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond           58     14.87%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total          390                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect           10     13.51%     13.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            3      4.05%     17.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond           41     55.41%     72.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond           20     27.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total           74                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            7      0.14%      0.14% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            7      0.14%      0.28% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            3      0.06%      0.34% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond         4922     99.45%     99.80% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond           10      0.20%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total         4949                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            5     10.42%     10.42% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            3      6.25%     16.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond           37     77.08%     93.75% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            3      6.25%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total           48                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget         2697     50.14%     50.14% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB         2637     49.02%     99.16% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS           45      0.84%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total         5379                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch           55     74.32%     74.32% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return           19     25.68%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total           74                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted         5178                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken         2576                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect           74                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss           17                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted           69                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups         5379                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates           66                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits         2671                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.496561                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted           22                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups           27                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses           27                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return           48      0.89%      0.89% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect           58      1.08%      1.97% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect           27      0.50%      2.47% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond         5178     96.26%     98.74% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond           68      1.26%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total         5379                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return           48      1.77%      1.77% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect           20      0.74%      2.51% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect           27      1.00%      3.51% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond         2585     95.46%     98.97% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond           28      1.03%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total         2708                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect           10     15.15%     15.15% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%     15.15% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond           36     54.55%     69.70% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond           20     30.30%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total           66                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect           10     15.15%     15.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond           36     54.55%     69.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond           20     30.30%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total           66                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups           27                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses           27                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            3                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords           30                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes          126                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops          123                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes          116                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.commit.commitSquashedInsts         1353                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts           43                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples        72276                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.466559                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     0.854266                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0        55156     76.31%     76.31% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1          808      1.12%     77.43% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2        16218     22.44%     99.87% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3           32      0.04%     99.91% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4           18      0.02%     99.94% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5            5      0.01%     99.95% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6           10      0.01%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7            8      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8           21      0.03%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total        72276                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass           20      0.06%      0.06% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu        28767     85.31%     85.37% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            1      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv           14      0.04%     85.41% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd          502      1.49%     86.90% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     86.90% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     86.90% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     86.90% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.90% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     86.90% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     86.90% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     86.90% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     86.90% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.90% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            2      0.01%     86.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     86.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     86.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0      0.00%     86.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     86.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     86.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     86.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     86.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     86.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd          125      0.37%     87.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult          125      0.37%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead         3462     10.27%     97.92% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite          183      0.54%     98.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead          384      1.14%     99.60% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite          136      0.40%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total        33721                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples           21                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts        20000                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps        33721                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP        20000                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP        33721                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     3.703100                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.270044                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs         4165                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts        30301                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts         3846                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass           20      0.06%      0.06% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu        28767     85.31%     85.37% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            1      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv           14      0.04%     85.41% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd          502      1.49%     86.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     86.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     86.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     86.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     86.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     86.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     86.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     86.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     86.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     86.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            2      0.01%     86.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     86.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     86.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0      0.00%     86.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     86.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     86.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     86.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     86.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     86.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     86.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     86.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd          125      0.37%     87.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     87.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult          125      0.37%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead         3462     10.27%     97.92% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite          183      0.54%     98.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead          384      1.14%     99.60% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite          136      0.40%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total        33721                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl         4949                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl         4939                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl         4922                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles         1231                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles        66613                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles          402                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles         4176                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles           51                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved         2618                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred           33                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts        35689                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts          121                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts        34974                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches         5135                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts         4011                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts          342                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     0.472226                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads        25390                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites        16103                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads         1394                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites         1398                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads        32509                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites        20579                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs         4353                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads        14644                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches         2682                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles        71439                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles          164                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.cacheLines         5397                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes           26                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples        72473                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     0.516496                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     1.625684                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0        63898     88.17%     88.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1         1301      1.80%     89.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2           12      0.02%     89.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3         2499      3.45%     93.43% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4         1439      1.99%     95.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5         1214      1.68%     97.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6           26      0.04%     97.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7           44      0.06%     97.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8         2040      2.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total        72473                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts        22009                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.297170                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches         5379                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.072628                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles          951                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles           51                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles          346                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles         3688                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts        35296                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts         4051                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts          388                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts            5                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents            2                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents         3560                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts           73                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit        34963                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount        34923                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst         8553                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst         9234                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.471537                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.926251                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads          644                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads          189                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation            4                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores           69                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples         3846                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean     2.242070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev     6.405533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9         3828     99.53%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19           15      0.39%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::120-129            1      0.03%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::260-269            2      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value          267                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total         3846                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses         4011                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses          342                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           11                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses         5398                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles           51                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles         1527                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles        46781                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles          765                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles        23349                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts        35479                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents        10878                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents           22                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.LQFullEvents         8946                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores1.core.rename.renamedOperands        68009                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups       120577                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups        33146                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups         1408                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps        65297                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps         2328                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts        32581                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads          107290                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes          70535                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts        20000                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps        33721                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles           67638                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              3.645271                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.274328                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded          33251                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded           18                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued         32931                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued           19                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined         1834                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined         1761                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.squashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores2.core.numIssuedDist::samples        67633                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     0.486907                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     0.804094                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0        44562     65.89%     65.89% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1        14901     22.03%     87.92% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2         7381     10.91%     98.83% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3          437      0.65%     99.48% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4           87      0.13%     99.61% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5           89      0.13%     99.74% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6           92      0.14%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7           60      0.09%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8           24      0.04%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total        67633                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu           23     48.94%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0      0.00%     48.94% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead           10     21.28%     70.21% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite           10     21.28%     91.49% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead            2      4.26%     95.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            2      4.26%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass           53      0.16%      0.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu        27831     84.51%     84.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult            1      0.00%     84.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv           14      0.04%     84.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd          510      1.55%     86.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     86.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0      0.00%     86.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0      0.00%     86.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     86.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     86.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     86.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     86.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0      0.00%     86.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     86.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu            6      0.02%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd          126      0.38%     86.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     86.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     86.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult          126      0.38%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0      0.00%     87.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead         3487     10.59%     97.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite          243      0.74%     98.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead          393      1.19%     99.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite          141      0.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total        32931                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        0.486871                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy                 47                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.001427                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads       130445                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites        33519                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses        31157                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads         3116                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites         1588                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses         1551                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses        31365                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses         1560                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts          139                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.timesIdled              1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles              5                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles       259326                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.MemDepUnit__0.insertedLoads         3934                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores          428                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads           67                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores           48                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return           59      1.17%      1.17% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect           69      1.36%      2.53% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect           37      0.73%      3.26% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond         4799     94.88%     98.14% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond           94      1.86%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total         5058                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return           52     10.79%     10.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect           62     12.86%     23.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect           34      7.05%     30.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond          250     51.87%     82.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond           84     17.43%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total          482                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect           11     13.10%     13.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            4      4.76%     17.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond           49     58.33%     76.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond           20     23.81%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total           84                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            7      0.15%      0.15% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            7      0.15%      0.31% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            3      0.07%      0.37% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond         4509     99.40%     99.78% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond           10      0.22%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total         4536                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            4      7.27%      7.27% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            3      5.45%     12.73% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond           45     81.82%     94.55% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            3      5.45%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total           55                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget         2529     50.00%     50.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB         2474     48.91%     98.91% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS           55      1.09%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total         5058                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch           65     77.38%     77.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return           19     22.62%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total           84                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted         4799                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken         2352                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect           84                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted           79                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups         5058                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates           75                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits         2516                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.497430                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted           23                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups           37                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses           37                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return           59      1.17%      1.17% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect           69      1.36%      2.53% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect           37      0.73%      3.26% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond         4799     94.88%     98.14% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond           94      1.86%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total         5058                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return           59      2.32%      2.32% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect           19      0.75%      3.07% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect           37      1.46%      4.52% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond         2414     94.96%     99.49% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond           13      0.51%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total         2542                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect           11     14.67%     14.67% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0      0.00%     14.67% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond           44     58.67%     73.33% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond           20     26.67%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total           75                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect           11     14.67%     14.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond           44     58.67%     73.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond           20     26.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total           75                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups           37                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses           37                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords           41                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes          158                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops          155                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes          148                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.commit.commitSquashedInsts         1775                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts           53                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples        67373                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     0.463761                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     0.849078                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0        51461     76.38%     76.38% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1          791      1.17%     77.56% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2        15055     22.35%     99.90% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3           16      0.02%     99.93% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4           19      0.03%     99.95% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5            5      0.01%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6            4      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7            5      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8           17      0.03%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total        67373                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass           20      0.06%      0.06% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu        26497     84.80%     84.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult            1      0.00%     84.87% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv           14      0.04%     84.92% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd          502      1.61%     86.52% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu            2      0.01%     86.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd          125      0.40%     86.93% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.93% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.93% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.93% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.93% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.93% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult          125      0.40%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0      0.00%     87.33% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead         3256     10.42%     97.75% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite          183      0.59%     98.34% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead          384      1.23%     99.56% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite          136      0.44%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total        31245                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples           17                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numInsts        18555                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps        31245                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP        18555                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP        31245                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     3.645271                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.274328                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs         3959                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts        28032                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts         3640                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass           20      0.06%      0.06% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu        26497     84.80%     84.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            1      0.00%     84.87% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv           14      0.04%     84.92% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd          502      1.61%     86.52% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            2      0.01%     86.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd          125      0.40%     86.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     86.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     86.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.93% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult          125      0.40%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     87.33% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead         3256     10.42%     97.75% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite          183      0.59%     98.34% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead          384      1.23%     99.56% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite          136      0.44%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total        31245                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl         4537                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl         4527                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl         4510                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores2.core.decode.idleCycles         1738                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles        61481                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles          462                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles         3891                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles           61                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved         2443                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred           32                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts        33974                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts          142                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.executeStats0.numInsts        32792                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches         4757                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts         3865                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts          359                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate     0.484816                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numCCRegReads        23374                       # Number of times the CC registers were read (Count)
board.processor.cores2.core.executeStats0.numCCRegWrites        14895                       # Number of times the CC registers were written (Count)
board.processor.cores2.core.executeStats0.numFpRegReads         1416                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites         1411                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntRegReads        30482                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites        19334                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs         4224                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads        13781                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.predictedBranches         2529                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles        66560                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles          186                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores2.core.fetch.cacheLines         5041                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes           31                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples        67633                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     0.527657                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     1.656575                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0        59564     88.07%     88.07% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1         1245      1.84%     89.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2            9      0.01%     89.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3         2313      3.42%     93.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4         1307      1.93%     95.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5         1073      1.59%     96.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6           23      0.03%     96.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7           38      0.06%     96.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8         2061      3.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total        67633                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetchStats0.numInsts        20899                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     0.308983                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches         5058                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.074780                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.icacheStallCycles          957                       # ICache total stall cycles (Cycle)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles           61                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles          642                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles         3456                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts        33269                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts            3                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts         3934                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts          428                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts            6                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents            6                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents         3322                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts           96                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit        32765                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount        32708                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst         8858                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst         9665                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       0.483574                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.916503                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads          656                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads          278                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation            4                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores          109                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples         3640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean     2.152747                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev     2.990002                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9         3623     99.53%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::10-19           13      0.36%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::30-39            1      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::40-49            1      0.03%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::50-59            1      0.03%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::160-169            1      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value          160                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total         3640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses         3865                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses          359                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses         5046                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles           61                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles         2554                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles        40876                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles          849                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles        23293                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts        33731                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.ROBFullEvents        11479                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores2.core.rename.IQFullEvents           33                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores2.core.rename.LQFullEvents         9093                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores2.core.rename.SQFullEvents           15                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores2.core.rename.renamedOperands        63944                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups       113770                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups        31586                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups         1421                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps        60351                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps         3209                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts        30089                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads          100337                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes          66489                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts        18555                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps        31245                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles           62646                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              3.661154                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.273138                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded          30631                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded           18                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued         30335                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued           19                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined         1690                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined         1604                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.squashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores3.core.numIssuedDist::samples        62641                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     0.484267                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     0.794947                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0        41083     65.58%     65.58% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1        14336     22.89%     88.47% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2         6465     10.32%     98.79% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3          437      0.70%     99.49% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4           85      0.14%     99.62% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5           88      0.14%     99.77% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6           74      0.12%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7           50      0.08%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8           23      0.04%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total        62641                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu           18     40.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead           12     26.67%     66.67% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite           11     24.44%     91.11% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead            2      4.44%     95.56% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            2      4.44%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass           48      0.16%      0.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu        25485     84.01%     84.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult            1      0.00%     84.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv           14      0.05%     84.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd          508      1.67%     85.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu            6      0.02%     85.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0      0.00%     85.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0      0.00%     85.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc            0      0.00%     85.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     85.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     85.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0      0.00%     85.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     85.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     85.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd          126      0.42%     86.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     86.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     86.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult          125      0.41%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0      0.00%     86.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead         3258     10.74%     97.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite          232      0.76%     98.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead          391      1.29%     99.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite          141      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total        30335                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        0.484229                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy                 45                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.001483                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads       120271                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites        30765                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses        28606                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads         3104                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites         1578                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses         1543                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses        28778                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses         1554                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts          125                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.timesIdled              1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles              5                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles       264318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.MemDepUnit__0.insertedLoads         3697                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores          413                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads           70                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores           50                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return           65      1.39%      1.39% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect           74      1.58%      2.97% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect           40      0.85%      3.82% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond         4402     94.04%     97.86% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond          100      2.14%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total         4681                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return           58     11.20%     11.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect           67     12.93%     24.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect           37      7.14%     31.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond          266     51.35%     82.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond           90     17.37%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total          518                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect           11     12.50%     12.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            4      4.55%     17.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond           53     60.23%     77.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond           20     22.73%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total           88                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            7      0.17%      0.17% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            7      0.17%      0.34% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            3      0.07%      0.41% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond         4096     99.35%     99.76% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond           10      0.24%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total         4123                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            3      5.17%      5.17% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            3      5.17%     10.34% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond           49     84.48%     94.83% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            3      5.17%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total           58                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget         2345     50.10%     50.10% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB         2275     48.60%     98.70% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS           61      1.30%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total         4681                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch           69     78.41%     78.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return           19     21.59%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total           88                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted         4402                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken         2138                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect           88                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted           83                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups         4681                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates           79                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits         2320                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.495621                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted           23                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups           40                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses           40                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return           65      1.39%      1.39% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect           74      1.58%      2.97% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect           40      0.85%      3.82% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond         4402     94.04%     97.86% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond          100      2.14%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total         4681                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return           65      2.75%      2.75% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect           19      0.80%      3.56% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect           40      1.69%      5.25% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond         2224     94.20%     99.45% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond           13      0.55%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total         2361                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect           11     13.92%     13.92% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0      0.00%     13.92% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond           48     60.76%     74.68% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond           20     25.32%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total           79                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect           11     13.92%     13.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond           48     60.76%     74.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond           20     25.32%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total           79                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups           40                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses           40                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords           44                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes          172                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops          169                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes          162                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.commit.commitSquashedInsts         1631                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts           57                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples        62396                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     0.461071                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     0.846865                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0        47706     76.46%     76.46% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1          804      1.29%     77.75% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2        13831     22.17%     99.91% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3           12      0.02%     99.93% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4           12      0.02%     99.95% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5            4      0.01%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6            6      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7            5      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8           16      0.03%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total        62396                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass           20      0.07%      0.07% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu        24227     84.21%     84.28% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult            1      0.00%     84.29% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv           14      0.05%     84.33% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd          502      1.74%     86.08% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     86.08% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0      0.00%     86.08% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     86.08% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.08% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     86.08% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     86.08% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     86.08% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0      0.00%     86.08% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu            2      0.01%     86.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0      0.00%     86.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0      0.00%     86.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc            0      0.00%     86.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     86.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     86.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0      0.00%     86.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     86.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     86.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd          125      0.43%     86.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.52% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult          125      0.43%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0      0.00%     86.95% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead         3050     10.60%     97.56% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite          183      0.64%     98.19% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead          384      1.33%     99.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite          136      0.47%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total        28769                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples           16                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numInsts        17111                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps        28769                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP        17111                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP        28769                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     3.661154                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.273138                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs         3753                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts        25762                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts         3434                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass           20      0.07%      0.07% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu        24227     84.21%     84.28% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            1      0.00%     84.29% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv           14      0.05%     84.33% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd          502      1.74%     86.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            2      0.01%     86.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     86.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd          125      0.43%     86.52% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.52% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult          125      0.43%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     86.95% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead         3050     10.60%     97.56% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite          183      0.64%     98.19% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead          384      1.33%     99.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite          136      0.47%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total        28769                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl         4124                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl         4114                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl         4097                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores3.core.decode.idleCycles         1404                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles        57147                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles          437                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles         3588                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles           65                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved         2215                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred           32                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts        31357                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts          134                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.executeStats0.numInsts        30210                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches         4325                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts         3628                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts          358                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate     0.482234                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numCCRegReads        21298                       # Number of times the CC registers were read (Count)
board.processor.cores3.core.executeStats0.numCCRegWrites        13650                       # Number of times the CC registers were written (Count)
board.processor.cores3.core.executeStats0.numFpRegReads         1409                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites         1403                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntRegReads        28115                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites        17810                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs         3986                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads        12675                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.predictedBranches         2336                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles        61835                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles          194                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.cacheLines         4651                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes           24                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples        62641                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     0.536805                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     1.724224                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0        55122     88.00%     88.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1         1552      2.48%     90.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2           12      0.02%     90.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3         2115      3.38%     93.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4          802      1.28%     95.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5          572      0.91%     96.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6           25      0.04%     96.10% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7           41      0.07%     96.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8         2400      3.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total        62641                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetchStats0.numInsts        19654                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     0.313731                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches         4681                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.074721                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.icacheStallCycles          686                       # ICache total stall cycles (Cycle)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles           65                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles          666                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles         3704                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts        30649                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts           11                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts         3697                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts          413                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts            6                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents            8                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents         3567                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts           88                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit        30184                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount        30149                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst         9061                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst         9844                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       0.481260                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.920459                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads          658                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads          248                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation            4                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores           94                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples         3433                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean     2.196038                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev     4.060336                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9         3417     99.53%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::10-19           12      0.35%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::40-49            1      0.03%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::60-69            1      0.03%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::90-99            1      0.03%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::200-209            1      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value          203                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total         3433                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses         3628                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses          358                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses         4656                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles           65                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles         2137                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles        37940                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles          794                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles        21705                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts        31020                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.ROBFullEvents        10288                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores3.core.rename.IQFullEvents           47                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores3.core.rename.LQFullEvents         8903                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores3.core.rename.renamedOperands        58758                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups       104637                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups        29136                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups         1421                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps        55399                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps         2975                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts        27865                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads           92741                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes          61234                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts        17111                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps        28769                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles           57870                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi              3.681766                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.271609                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded          28293                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded           20                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued         27992                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued           19                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined         1742                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined         1631                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.squashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores4.core.numIssuedDist::samples        57865                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     0.483747                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     0.786646                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0        37282     64.43%     64.43% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1        14767     25.52%     89.95% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2         5045      8.72%     98.67% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3          435      0.75%     99.42% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4           97      0.17%     99.59% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5           90      0.16%     99.74% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6           74      0.13%     99.87% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7           52      0.09%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8           23      0.04%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total        57865                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu           20     42.55%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead           12     25.53%     68.09% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite           11     23.40%     91.49% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead            2      4.26%     95.74% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            2      4.26%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass           49      0.18%      0.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu        23323     83.32%     83.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult            1      0.00%     83.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv           14      0.05%     83.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd          510      1.82%     85.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu            6      0.02%     85.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     85.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd          126      0.45%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult          126      0.45%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead         3070     10.97%     97.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite          233      0.83%     98.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead          393      1.40%     99.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite          141      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total        27992                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        0.483705                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy                 47                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.001679                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads       110799                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites        28467                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses        26250                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads         3116                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites         1592                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses         1551                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses        26430                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses         1560                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts          128                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.timesIdled              1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles              5                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles       269094                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.MemDepUnit__0.insertedLoads         3512                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores          416                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads           71                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores           50                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return           66      1.54%      1.54% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect           75      1.75%      3.29% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect           40      0.93%      4.22% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond         4007     93.45%     97.67% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond          100      2.33%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total         4288                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return           59     11.28%     11.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect           68     13.00%     24.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect           37      7.07%     31.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond          269     51.43%     82.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond           90     17.21%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total          523                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect           11     12.50%     12.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            4      4.55%     17.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond           53     60.23%     77.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond           20     22.73%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total           88                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return            7      0.19%      0.19% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect            7      0.19%      0.38% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            3      0.08%      0.46% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond         3698     99.28%     99.73% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond           10      0.27%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total         3725                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect            3      5.17%      5.17% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            3      5.17%     10.34% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond           49     84.48%     94.83% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            3      5.17%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total           58                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget         2147     50.07%     50.07% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB         2079     48.48%     98.55% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS           62      1.45%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total         4288                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch           69     78.41%     78.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return           19     21.59%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total           88                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted         4007                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken         1939                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect           88                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted           83                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups         4288                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates           79                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits         2124                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.495336                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted           23                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups           40                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses           40                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return           66      1.54%      1.54% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect           75      1.75%      3.29% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect           40      0.93%      4.22% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond         4007     93.45%     97.67% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond          100      2.33%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total         4288                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return           66      3.05%      3.05% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect           19      0.88%      3.93% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect           40      1.85%      5.78% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond         2026     93.62%     99.40% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond           13      0.60%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total         2164                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect           11     13.92%     13.92% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0      0.00%     13.92% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond           48     60.76%     74.68% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond           20     25.32%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total           79                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect           11     13.92%     13.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond           48     60.76%     74.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond           20     25.32%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total           79                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups           40                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses           40                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords           44                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes          174                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops          171                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes          164                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.commit.commitSquashedInsts         1683                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts           57                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples        57611                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     0.457916                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     0.845634                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0        44120     76.58%     76.58% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1          801      1.39%     77.97% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2        12632     21.93%     99.90% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3           14      0.02%     99.92% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4           11      0.02%     99.94% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5            5      0.01%     99.95% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6            7      0.01%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7            5      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8           16      0.03%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total        57611                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass           20      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu        22038     83.54%     83.61% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult            1      0.00%     83.62% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv           14      0.05%     83.67% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd          502      1.90%     85.57% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     85.57% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0      0.00%     85.57% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     85.57% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.57% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     85.57% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     85.57% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     85.57% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0      0.00%     85.57% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.57% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu            2      0.01%     85.58% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0      0.00%     85.58% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0      0.00%     85.58% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc            0      0.00%     85.58% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     85.58% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.58% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     85.58% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0      0.00%     85.58% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.58% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     85.58% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     85.58% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd          125      0.47%     86.05% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.05% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.05% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.05% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult          125      0.47%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead         2851     10.81%     97.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite          183      0.69%     98.03% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead          384      1.46%     99.48% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite          136      0.52%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total        26381                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples           16                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numInsts        15718                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps        26381                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP        15718                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP        26381                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi     3.681766                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.271609                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs         3554                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts        23573                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts         3235                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass           20      0.08%      0.08% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu        22038     83.54%     83.61% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            1      0.00%     83.62% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv           14      0.05%     83.67% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd          502      1.90%     85.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     85.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     85.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     85.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     85.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     85.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     85.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.57% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            2      0.01%     85.58% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     85.58% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     85.58% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            0      0.00%     85.58% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     85.58% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.58% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.58% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     85.58% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.58% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     85.58% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.58% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd          125      0.47%     86.05% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.05% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult          125      0.47%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead         2851     10.81%     97.34% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite          183      0.69%     98.03% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead          384      1.46%     99.48% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite          136      0.52%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total        26381                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl         3726                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl         3716                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl         3699                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores4.core.decode.idleCycles         1817                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles        52240                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles          448                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles         3295                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles           65                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved         2023                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred           32                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts        29066                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts          142                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.executeStats0.numInsts        27864                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches         3928                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts         3442                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts          359                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate     0.481493                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numCCRegReads        19308                       # Number of times the CC registers were read (Count)
board.processor.cores4.core.executeStats0.numCCRegWrites        12468                       # Number of times the CC registers were written (Count)
board.processor.cores4.core.executeStats0.numFpRegReads         1416                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites         1411                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntRegReads        25971                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites        16449                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs         3801                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads        11698                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.predictedBranches         2141                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles        57060                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles          194                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores4.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores4.core.fetch.cacheLines         4257                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes           17                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples        57865                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     0.540586                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     1.722260                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0        50935     88.02%     88.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1         1301      2.25%     90.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2           11      0.02%     90.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3         1917      3.31%     93.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4          857      1.48%     95.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5          627      1.08%     96.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6           26      0.04%     96.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7           40      0.07%     96.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8         2151      3.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total        57865                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetchStats0.numInsts        18280                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     0.315880                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches         4288                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.074097                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.icacheStallCycles          685                       # ICache total stall cycles (Cycle)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles           65                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles          708                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles         3700                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts        28313                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts         3512                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts          416                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts            7                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents            8                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents         3562                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts           88                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit        27838                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount        27801                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst         9426                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst        10224                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       0.480404                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.921948                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads          661                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads          262                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation            4                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores           97                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples         3234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean     2.182127                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev     3.653053                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9         3221     99.60%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::10-19           10      0.31%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::70-79            2      0.06%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::180-189            1      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value          180                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total         3234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses         3442                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses          359                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses         4262                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles           65                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles         2959                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles        32748                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles          810                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles        21283                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts        28709                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.ROBFullEvents        10614                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores4.core.rename.IQFullEvents           47                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.LQFullEvents         8849                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores4.core.rename.renamedOperands        54073                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups        96464                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups        27032                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups         1425                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps        50623                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps         3066                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts        25441                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads           85620                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes          56571                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts        15718                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps        26381                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles           52957                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi              3.707175                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.269747                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded          25841                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded           18                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued         25528                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued           19                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined         1745                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined         1691                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples        52952                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     0.482097                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     0.798847                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0        34421     65.00%     65.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1        13123     24.78%     89.79% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2         4645      8.77%     98.56% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3          436      0.82%     99.38% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4           81      0.15%     99.54% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5           91      0.17%     99.71% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6           80      0.15%     99.86% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7           52      0.10%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8           23      0.04%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total        52952                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu           20     42.55%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0      0.00%     42.55% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead           12     25.53%     68.09% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite           11     23.40%     91.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead            2      4.26%     95.74% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            2      4.26%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass           49      0.19%      0.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu        21066     82.52%     82.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult            1      0.00%     82.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv           14      0.05%     82.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd          508      1.99%     84.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     84.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0      0.00%     84.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0      0.00%     84.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     84.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     84.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     84.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     84.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0      0.00%     84.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     84.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu            6      0.02%     84.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0      0.00%     84.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0      0.00%     84.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc            0      0.00%     84.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     84.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     84.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     84.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0      0.00%     84.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     84.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     84.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     84.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd          126      0.49%     85.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult          125      0.49%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead         2865     11.22%     96.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite          237      0.93%     97.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead          390      1.53%     99.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite          141      0.55%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total        25528                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        0.482051                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy                 47                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.001841                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads       100970                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites        26030                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses        23784                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads         3104                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites         1578                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses         1546                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses        23972                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses         1554                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts          128                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.timesIdled              1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles              5                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles       274007                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.MemDepUnit__0.insertedLoads         3304                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores          420                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads           70                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores           50                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return           65      1.68%      1.68% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect           74      1.91%      3.59% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect           41      1.06%      4.64% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond         3597     92.78%     97.42% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond          100      2.58%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total         3877                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return           58     11.13%     11.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect           67     12.86%     23.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect           38      7.29%     31.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond          268     51.44%     82.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond           90     17.27%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total          521                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect           11     12.50%     12.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            4      4.55%     17.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond           53     60.23%     77.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond           20     22.73%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total           88                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return            7      0.21%      0.21% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect            7      0.21%      0.42% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            3      0.09%      0.51% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond         3289     99.19%     99.70% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond           10      0.30%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total         3316                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect            3      5.17%      5.17% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            3      5.17%     10.34% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond           49     84.48%     94.83% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            3      5.17%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total           58                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget         1945     50.17%     50.17% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB         1871     48.26%     98.43% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS           61      1.57%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total         3877                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch           69     78.41%     78.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return           19     21.59%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total           88                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted         3597                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken         1746                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect           88                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted           83                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups         3877                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates           79                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits         1917                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.494454                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted           23                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups           41                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses           41                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return           65      1.68%      1.68% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect           74      1.91%      3.59% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect           41      1.06%      4.64% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond         3597     92.78%     97.42% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond          100      2.58%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total         3877                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return           65      3.32%      3.32% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect           19      0.97%      4.29% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect           41      2.09%      6.38% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond         1822     92.96%     99.34% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond           13      0.66%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total         1960                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect           11     13.92%     13.92% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0      0.00%     13.92% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond           48     60.76%     74.68% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond           20     25.32%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total           79                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect           11     13.92%     13.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond           48     60.76%     74.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond           20     25.32%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total           79                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups           41                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses           41                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords           45                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes          173                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops          170                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes          163                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.commit.commitSquashedInsts         1686                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts           57                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples        52698                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     0.454002                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     0.843607                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0        40433     76.73%     76.73% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1          803      1.52%     78.25% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2        11406     21.64%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3           12      0.02%     99.92% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4           12      0.02%     99.94% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5            5      0.01%     99.95% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6            5      0.01%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7            5      0.01%     99.97% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8           17      0.03%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total        52698                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass           20      0.08%      0.08% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu        19787     82.70%     82.79% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult            1      0.00%     82.79% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv           14      0.06%     82.85% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd          502      2.10%     84.95% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     84.95% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0      0.00%     84.95% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     84.95% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.95% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     84.95% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     84.95% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     84.95% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0      0.00%     84.95% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.95% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu            2      0.01%     84.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0      0.00%     84.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0      0.00%     84.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc            0      0.00%     84.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     84.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     84.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0      0.00%     84.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     84.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     84.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd          125      0.52%     85.48% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.48% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.48% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.48% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.48% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.48% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult          125      0.52%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0      0.00%     86.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead         2646     11.06%     97.06% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite          183      0.76%     97.83% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead          384      1.61%     99.43% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite          136      0.57%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total        23925                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples           17                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numInsts        14285                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps        23925                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP        14285                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP        23925                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi     3.707175                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.269747                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs         3349                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts        21322                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts         3030                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass           20      0.08%      0.08% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu        19787     82.70%     82.79% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            1      0.00%     82.79% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv           14      0.06%     82.85% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd          502      2.10%     84.95% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     84.95% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     84.95% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     84.95% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     84.95% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     84.95% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     84.95% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     84.95% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     84.95% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     84.95% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            2      0.01%     84.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     84.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     84.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            0      0.00%     84.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     84.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     84.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     84.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     84.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     84.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd          125      0.52%     85.48% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.48% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.48% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.48% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.48% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.48% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult          125      0.52%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     86.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead         2646     11.06%     97.06% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite          183      0.76%     97.83% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead          384      1.61%     99.43% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite          136      0.57%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total        23925                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl         3317                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl         3307                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl         3290                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores5.core.decode.idleCycles         1728                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles        47731                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles          449                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles         2979                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles           65                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved         1818                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred           32                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts        26611                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts          126                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.executeStats0.numInsts        25400                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches         3521                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts         3237                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts          360                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate     0.479634                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numCCRegReads        17265                       # Number of times the CC registers were read (Count)
board.processor.cores5.core.executeStats0.numCCRegWrites        11234                       # Number of times the CC registers were written (Count)
board.processor.cores5.core.executeStats0.numFpRegReads         1413                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites         1406                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntRegReads        23704                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites        15010                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs         3597                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads        10681                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.predictedBranches         1932                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles        52132                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles          194                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores5.core.fetch.cacheLines         3845                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes           17                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples        52952                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     0.544418                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     1.725828                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0        46638     88.08%     88.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1         1092      2.06%     90.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2           11      0.02%     90.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3         1712      3.23%     93.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4          860      1.62%     95.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5          628      1.19%     96.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6           25      0.05%     96.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7           40      0.08%     96.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8         1946      3.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total        52952                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetchStats0.numInsts        16859                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     0.318353                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches         3877                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.073210                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.icacheStallCycles          700                       # ICache total stall cycles (Cycle)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles           65                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles          656                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles         3702                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts        25859                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts           19                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts         3304                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts          420                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts            6                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents            8                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents         3566                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts           89                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit        25375                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount        25330                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst         8690                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst         9481                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       0.478313                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.916570                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads          656                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads          258                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation            4                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores          101                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples         3030                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean     2.157756                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev     2.822620                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9         3015     99.50%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::10-19           12      0.40%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::20-29            1      0.03%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::40-49            1      0.03%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::140-149            1      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value          143                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total         3030                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses         3237                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses          360                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses         3850                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles           65                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles         2764                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles        29449                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles          806                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles        19868                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts        26268                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.ROBFullEvents         9372                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores5.core.rename.IQFullEvents           46                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.LQFullEvents         8882                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores5.core.rename.renamedOperands        49165                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups        87907                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups        24788                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups         1418                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps        45711                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps         3070                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts        22964                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads           78253                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes          51664                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts        14285                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps        23925                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles           48137                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi              3.737635                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.267549                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded          23529                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued         23192                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued           19                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined         1848                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined         1836                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples        48132                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     0.481842                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     0.844021                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0        32640     67.81%     67.81% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1         9449     19.63%     87.44% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2         5254     10.92%     98.36% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3          443      0.92%     99.28% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4           89      0.18%     99.47% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5           92      0.19%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6           88      0.18%     99.84% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7           54      0.11%     99.95% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8           23      0.05%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total        48132                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu           18     40.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0      0.00%     40.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead           12     26.67%     66.67% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite           11     24.44%     91.11% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead            2      4.44%     95.56% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            2      4.44%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass           50      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu        18901     81.50%     81.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult            1      0.00%     81.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv           14      0.06%     81.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd          512      2.21%     83.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu            6      0.03%     84.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0      0.00%     84.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0      0.00%     84.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc            0      0.00%     84.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     84.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     84.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     84.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0      0.00%     84.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     84.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     84.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     84.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd          126      0.54%     84.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult          126      0.54%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0      0.00%     85.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead         2682     11.56%     96.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite          239      1.03%     97.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead          394      1.70%     99.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite          141      0.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total        23192                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        0.481792                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy                 45                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.001940                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads        91455                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites        23803                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses        21423                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads         3124                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites         1602                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses         1553                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses        21623                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses         1564                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts          139                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.timesIdled              1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles              5                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles       278827                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.MemDepUnit__0.insertedLoads         3128                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores          426                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads           73                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores           53                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return           66      1.89%      1.89% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect           75      2.15%      4.05% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect           41      1.18%      5.23% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond         3199     91.85%     97.07% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond          102      2.93%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total         3483                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return           59     11.15%     11.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect           68     12.85%     24.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect           38      7.18%     31.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond          272     51.42%     82.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond           92     17.39%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total          529                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect           11     12.22%     12.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            4      4.44%     16.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond           54     60.00%     76.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond           21     23.33%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total           90                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return            7      0.24%      0.24% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect            7      0.24%      0.48% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            3      0.10%      0.58% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond         2888     99.07%     99.66% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond           10      0.34%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total         2915                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect            3      5.17%      5.17% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            3      5.17%     10.34% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond           49     84.48%     94.83% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            3      5.17%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total           58                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget         1748     50.19%     50.19% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB         1673     48.03%     98.22% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS           62      1.78%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total         3483                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch           70     77.78%     77.78% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return           20     22.22%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total           90                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted         3199                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken         1531                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect           90                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted           85                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups         3483                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates           81                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits         1720                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.493827                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted           23                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups           41                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses           41                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return           66      1.89%      1.89% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect           75      2.15%      4.05% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect           41      1.18%      5.23% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond         3199     91.85%     97.07% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond          102      2.93%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total         3483                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return           66      3.74%      3.74% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect           19      1.08%      4.82% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect           41      2.33%      7.15% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond         1624     92.12%     99.26% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond           13      0.74%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total         1763                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect           11     13.58%     13.58% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0      0.00%     13.58% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond           49     60.49%     74.07% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond           21     25.93%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total           81                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect           11     13.58%     13.58% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.58% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond           49     60.49%     74.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond           21     25.93%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total           81                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups           41                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses           41                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords           45                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes          175                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops          172                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes          165                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.commit.commitSquashedInsts         1791                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts           58                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples        47866                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     0.449484                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     0.844401                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0        36826     76.94%     76.94% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1          802      1.68%     78.61% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2        10170     21.25%     99.86% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3           14      0.03%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4           17      0.04%     99.92% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5            6      0.01%     99.94% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6            5      0.01%     99.95% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7            5      0.01%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8           21      0.04%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total        47866                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass           20      0.09%      0.09% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu        17578     81.70%     81.79% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult            1      0.00%     81.80% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv           14      0.07%     81.86% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd          502      2.33%     84.20% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     84.20% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0      0.00%     84.20% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     84.20% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.20% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     84.20% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     84.20% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     84.20% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0      0.00%     84.20% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.20% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu            2      0.01%     84.21% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0      0.00%     84.21% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0      0.00%     84.21% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc            0      0.00%     84.21% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     84.21% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.21% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     84.21% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0      0.00%     84.21% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.21% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     84.21% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     84.21% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd          125      0.58%     84.79% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.79% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.79% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.79% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.79% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.79% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult          125      0.58%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0      0.00%     85.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead         2445     11.36%     96.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite          183      0.85%     97.58% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead          384      1.78%     99.37% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite          136      0.63%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total        21515                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples           21                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numInsts        12879                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps        21515                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP        12879                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP        21515                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi     3.737635                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.267549                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs         3148                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts        19112                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts         2829                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass           20      0.09%      0.09% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu        17578     81.70%     81.79% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            1      0.00%     81.80% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv           14      0.07%     81.86% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd          502      2.33%     84.20% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     84.20% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     84.20% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     84.20% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     84.20% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     84.20% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     84.20% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     84.20% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     84.20% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     84.20% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            2      0.01%     84.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     84.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     84.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd          125      0.58%     84.79% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.79% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.79% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     84.79% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     84.79% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.79% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult          125      0.58%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     85.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead         2445     11.36%     96.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite          183      0.85%     97.58% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead          384      1.78%     99.37% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite          136      0.63%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total        21515                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl         2915                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl         2905                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl         2888                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores6.core.decode.idleCycles         1086                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles        43825                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles          469                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles         2686                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles           66                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved         1623                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred           33                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts        24337                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts          142                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.executeStats0.numInsts        23052                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches         3124                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts         3054                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts          362                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate     0.478883                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numCCRegReads        15250                       # Number of times the CC registers were read (Count)
board.processor.cores6.core.executeStats0.numCCRegWrites        10034                       # Number of times the CC registers were written (Count)
board.processor.cores6.core.executeStats0.numFpRegReads         1416                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites         1413                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntRegReads        21552                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites        13653                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs         3416                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads         9707                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.predictedBranches         1735                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles        47348                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles          198                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores6.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores6.core.fetch.cacheLines         3454                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes           17                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples        48132                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     0.551670                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     1.743525                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0        42400     88.09%     88.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1          951      1.98%     90.07% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2           12      0.02%     90.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3         1513      3.14%     93.24% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4          803      1.67%     94.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5          568      1.18%     96.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6           26      0.05%     96.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7           41      0.09%     96.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8         1818      3.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total        48132                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetchStats0.numInsts        15535                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     0.322725                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches         3483                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.072356                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.icacheStallCycles          662                       # ICache total stall cycles (Cycle)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles           66                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles          759                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles         3478                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts        23553                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts         3128                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts          426                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts            8                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents            8                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents         3341                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts           91                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit        23024                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount        22976                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst         7035                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst         7847                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       0.477304                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.896521                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads          664                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads          283                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation            4                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores          107                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples         2829                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean     2.252739                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev     5.058718                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9         2813     99.43%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::10-19           12      0.42%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::30-39            1      0.04%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::80-89            1      0.04%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::120-129            1      0.04%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::220-229            1      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value          221                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total         2829                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses         3054                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses          362                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses         3459                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles           66                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles         1517                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles        28081                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles          833                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles        17635                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts        23957                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.ROBFullEvents         6789                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores6.core.rename.IQFullEvents           46                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.LQFullEvents         9089                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores6.core.rename.renamedOperands        44460                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups        79715                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups        22691                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups         1432                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps        40888                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps         3188                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts        20542                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads           71112                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes          47067                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts        12879                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps        21515                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles           42782                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi              3.790378                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.263826                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded          20365                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued         19989                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued            6                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined         1423                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined         1917                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.squashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores7.core.numIssuedDist::samples        42668                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     0.468478                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     0.831006                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0        29561     69.28%     69.28% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1         7519     17.62%     86.90% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2         4911     11.51%     98.41% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3          413      0.97%     99.38% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4           87      0.20%     99.59% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5           79      0.19%     99.77% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6           40      0.09%     99.86% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7           38      0.09%     99.95% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8           20      0.05%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total        42668                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu            6     27.27%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0      0.00%     27.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead            7     31.82%     59.09% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite            5     22.73%     81.82% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead            2      9.09%     90.91% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            2      9.09%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass           46      0.23%      0.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu        16070     80.39%     80.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult            1      0.01%     80.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv           14      0.07%     80.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd          508      2.54%     83.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu            6      0.03%     83.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd          125      0.63%     83.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult          125      0.63%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0      0.00%     84.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead         2343     11.72%     96.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite          222      1.11%     97.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead          388      1.94%     99.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite          141      0.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total        19989                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        0.467229                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy                 22                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.001101                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads        79580                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites        20248                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses        18351                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads         3094                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites         1570                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses         1543                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses        18416                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses         1549                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts           57                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.timesIdled              2                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles            114                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles       284182                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.MemDepUnit__0.insertedLoads         2808                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores          404                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads           71                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores           56                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return           55      1.91%      1.91% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect           74      2.56%      4.47% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect           23      0.80%      5.27% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond         2672     92.62%     97.89% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond           61      2.11%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total         2885                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return           48     12.34%     12.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect           67     17.22%     29.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect           20      5.14%     34.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond          202     51.93%     86.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond           52     13.37%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total          389                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect           11     14.10%     14.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            4      5.13%     19.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond           39     50.00%     69.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond           24     30.77%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total           78                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return            7      0.28%      0.28% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect            7      0.28%      0.57% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            3      0.12%      0.69% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond         2431     98.94%     99.63% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond            9      0.37%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total         2457                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect            3      6.82%      6.82% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            2      4.55%     11.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond           37     84.09%     95.45% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond            2      4.55%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total           44                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget         1452     50.33%     50.33% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB         1381     47.87%     98.20% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS           51      1.77%     99.97% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            1      0.03%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total         2885                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch           56     71.79%     71.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return           22     28.21%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total           78                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted         2672                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken         1311                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect           78                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted           74                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups         2885                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates           70                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits         1421                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.492548                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted           24                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups           23                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses           22                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return           55      1.91%      1.91% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect           74      2.56%      4.47% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect           23      0.80%      5.27% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond         2672     92.62%     97.89% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond           61      2.11%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total         2885                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return           55      3.76%      3.76% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect           29      1.98%      5.74% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect           23      1.57%      7.31% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond         1344     91.80%     99.11% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond           13      0.89%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total         1464                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect           11     15.71%     15.71% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0      0.00%     15.71% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond           35     50.00%     65.71% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond           24     34.29%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total           70                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect           11     15.71%     15.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond           35     50.00%     65.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond           24     34.29%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total           70                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups           23                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses           22                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords           27                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes          145                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops          142                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes          135                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.commit.commitSquashedInsts         1260                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts           43                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples        42481                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     0.442056                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     0.835782                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0        32787     77.18%     77.18% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1          788      1.85%     79.04% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2         8856     20.85%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3           12      0.03%     99.91% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4            8      0.02%     99.93% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5            6      0.01%     99.94% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6            3      0.01%     99.95% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7            5      0.01%     99.96% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8           16      0.04%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total        42481                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass           19      0.10%      0.10% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu        15070     80.25%     80.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult            1      0.01%     80.36% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv           14      0.07%     80.43% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd          502      2.67%     83.10% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     83.10% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0      0.00%     83.10% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     83.10% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.10% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     83.10% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     83.10% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     83.10% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0      0.00%     83.10% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.10% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu            2      0.01%     83.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0      0.00%     83.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0      0.00%     83.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc            0      0.00%     83.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     83.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     83.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0      0.00%     83.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     83.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     83.11% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd          125      0.67%     83.78% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.78% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.78% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.78% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.78% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.78% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult          125      0.67%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0      0.00%     84.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead         2216     11.80%     96.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite          185      0.99%     97.23% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead          384      2.04%     99.28% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite          136      0.72%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total        18779                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples           16                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numInsts        11287                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps        18779                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP        11287                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP        18779                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi     3.790378                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.263826                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs         2921                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts        16604                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts         2600                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts          321                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass           19      0.10%      0.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu        15070     80.25%     80.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            1      0.01%     80.36% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv           14      0.07%     80.43% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd          502      2.67%     83.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     83.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     83.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     83.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     83.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     83.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     83.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     83.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     83.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     83.10% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            2      0.01%     83.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     83.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     83.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            0      0.00%     83.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     83.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     83.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     83.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.11% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd          125      0.67%     83.78% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     83.78% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     83.78% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     83.78% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     83.78% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     83.78% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult          125      0.67%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     84.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead         2216     11.80%     96.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite          185      0.99%     97.23% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead          384      2.04%     99.28% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite          136      0.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total        18779                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl         2457                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl         2447                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl         2431                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl           26                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores7.core.decode.idleCycles         1033                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles        38889                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles          394                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles         2302                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles           50                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved         1349                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred           39                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts        20879                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts          132                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.executeStats0.numInsts        19932                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches         2591                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts         2723                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts          360                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate     0.465897                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numCCRegReads        12754                       # Number of times the CC registers were read (Count)
board.processor.cores7.core.executeStats0.numCCRegWrites         8546                       # Number of times the CC registers were written (Count)
board.processor.cores7.core.executeStats0.numFpRegReads         1407                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites         1402                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntRegReads        18675                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites        11824                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs         3083                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads         8319                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.predictedBranches         1433                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles        41761                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles          172                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores7.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores7.core.fetch.cacheLines         2889                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes           17                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples        42668                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     0.538178                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     1.712850                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0        37802     88.60%     88.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1          637      1.49%     90.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2           22      0.05%     90.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3         1236      2.90%     93.04% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4          814      1.91%     94.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5          602      1.41%     96.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6           37      0.09%     96.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7           58      0.14%     96.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8         1460      3.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total        42668                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetchStats0.numInsts        13457                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     0.314548                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches         2885                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.067435                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.icacheStallCycles          798                       # ICache total stall cycles (Cycle)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles           50                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles          582                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles         3455                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts        20392                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts            6                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts         2808                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts          404                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts            9                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents            6                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents         3317                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect           46                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts           51                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit        19915                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount        19894                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst         5909                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst         6650                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       0.465009                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.888571                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads          649                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads          192                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation            3                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores           83                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples         2600                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean     2.155000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev     2.275092                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9         2585     99.42%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::10-19           13      0.50%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::20-29            1      0.04%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::100-109            1      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value          104                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total         2600                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses         2723                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses          360                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses         2894                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON    108879012                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles           50                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles         1280                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles        24567                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles          734                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles        16037                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts        20632                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.ROBFullEvents         5152                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores7.core.rename.IQFullEvents           40                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores7.core.rename.LQFullEvents         9151                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores7.core.rename.renamedOperands        38309                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups        68652                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups        19765                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups         1411                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps        35415                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps         2510                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts        17725                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads           62465                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes          40454                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts        11287                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps        18779                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.processor.cores0.core.cc_buffer.cc_buffer_cycles        81741                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::mean    40.224600                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    27.111627                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::0        19204     23.49%     23.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::1          487      0.60%     24.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::2          508      0.62%     24.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::3          430      0.53%     25.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::4          515      0.63%     25.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::5          464      0.57%     26.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::6          473      0.58%     27.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::7          336      0.41%     27.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::8          425      0.52%     27.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::9          343      0.42%     28.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::10          428      0.52%     28.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::11          302      0.37%     29.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::12          389      0.48%     29.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::13          273      0.33%     30.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::14          338      0.41%     30.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::15          269      0.33%     30.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::16          298      0.36%     31.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::17          231      0.28%     31.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::18          297      0.36%     31.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::19          234      0.29%     32.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::20          261      0.32%     32.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::21          193      0.24%     32.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::22          259      0.32%     32.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::23          185      0.23%     33.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::24          239      0.29%     33.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::25          172      0.21%     33.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::26          208      0.25%     33.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::27          205      0.25%     34.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::28          224      0.27%     34.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::29          180      0.22%     34.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::30          186      0.23%     34.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::31          150      0.18%     35.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::32          182      0.22%     35.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::33          131      0.16%     35.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::34          167      0.20%     35.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::35          119      0.15%     35.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::36          157      0.19%     36.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::37          141      0.17%     36.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::38          138      0.17%     36.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::39          142      0.17%     36.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::40          140      0.17%     36.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::41          150      0.18%     36.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::42          202      0.25%     37.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::43          138      0.17%     37.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::44          162      0.20%     37.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::45          123      0.15%     37.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::46          147      0.18%     37.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::47          127      0.16%     38.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::48          151      0.18%     38.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::49          121      0.15%     38.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::50          150      0.18%     38.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::51          121      0.15%     38.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::52          147      0.18%     38.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::53          107      0.13%     38.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::54          150      0.18%     39.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::55          121      0.15%     39.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::56          190      0.23%     39.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::57          132      0.16%     39.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::58          222      0.27%     39.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::59          132      0.16%     40.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::60        27519     33.67%     73.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::61         4993      6.11%     79.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::62        13128     16.06%     95.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::63         2689      3.29%     99.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::64          596      0.73%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::mean    25.136455                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    27.354106                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::0        18859     23.07%     23.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::1          779      0.95%     24.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::2        12832     15.70%     39.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::3         2009      2.46%     42.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::4         2319      2.84%     45.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::5         1723      2.11%     47.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::6         1300      1.59%     48.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::7          969      1.19%     49.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::8          767      0.94%     50.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::9          660      0.81%     51.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::10          848      1.04%     52.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::11          695      0.85%     53.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::12          675      0.83%     54.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::13          601      0.74%     55.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::14          615      0.75%     55.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::15          576      0.70%     56.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::16          431      0.53%     57.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::17          517      0.63%     57.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::18          382      0.47%     58.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::19          397      0.49%     58.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::20          412      0.50%     59.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::21          342      0.42%     59.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::22          354      0.43%     60.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::23          313      0.38%     60.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::24          320      0.39%     60.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::25          257      0.31%     61.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::26          210      0.26%     61.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::27          234      0.29%     61.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::28          249      0.30%     61.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::29          226      0.28%     62.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::30          188      0.23%     62.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::31          166      0.20%     62.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::32          135      0.17%     62.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::33          131      0.16%     62.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::34          129      0.16%     63.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::35          118      0.14%     63.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::36          153      0.19%     63.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::37           91      0.11%     63.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::38          131      0.16%     63.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::39          120      0.15%     63.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::40          106      0.13%     64.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::41          120      0.15%     64.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::42          114      0.14%     64.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::43          105      0.13%     64.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::44          113      0.14%     64.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::45           80      0.10%     64.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::46          126      0.15%     64.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::47           90      0.11%     64.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::48          126      0.15%     65.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::49          109      0.13%     65.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::50          145      0.18%     65.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::51          113      0.14%     65.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::52          138      0.17%     65.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::53          155      0.19%     65.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::54          124      0.15%     66.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::55          167      0.20%     66.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::56           96      0.12%     66.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::57          139      0.17%     66.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::58         1196      1.46%     68.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::59         1222      1.49%     69.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::60         5026      6.15%     75.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::61         5229      6.40%     82.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::62        10930     13.37%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::63         3014      3.69%     99.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::64          725      0.89%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.ooo_stall_signals       193771                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores0.core.cc_buffer.regfile_insts_processed        97835                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores1.core.cc_buffer.cc_buffer_cycles        81741                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::mean    13.181733                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    24.875403                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::0        63659     77.88%     77.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::1           16      0.02%     77.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::2           10      0.01%     77.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::3           12      0.01%     77.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::4           17      0.02%     77.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::5           10      0.01%     77.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::6           11      0.01%     77.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::7           12      0.01%     77.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::8            9      0.01%     78.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::9            9      0.01%     78.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::10           12      0.01%     78.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::11           13      0.02%     78.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::12           16      0.02%     78.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::13           12      0.01%     78.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::14            4      0.00%     78.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::15            7      0.01%     78.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::16            8      0.01%     78.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::17            3      0.00%     78.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::18            3      0.00%     78.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::19            3      0.00%     78.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::20            4      0.00%     78.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::21            2      0.00%     78.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::22            5      0.01%     78.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::23            1      0.00%     78.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::24            4      0.00%     78.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::25            1      0.00%     78.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::26            3      0.00%     78.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::27            2      0.00%     78.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::28            4      0.00%     78.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%     78.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::30            3      0.00%     78.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%     78.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::32            4      0.00%     78.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%     78.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::34            5      0.01%     78.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::35            1      0.00%     78.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::36            7      0.01%     78.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::37            2      0.00%     78.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::38            6      0.01%     78.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::39            2      0.00%     78.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::40            5      0.01%     78.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::41            4      0.00%     78.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::42            5      0.01%     78.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     78.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::44            4      0.00%     78.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::45            3      0.00%     78.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::46            6      0.01%     78.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::47            2      0.00%     78.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::48            5      0.01%     78.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::49            3      0.00%     78.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::50            4      0.00%     78.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::51            3      0.00%     78.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::52            4      0.00%     78.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::53            5      0.01%     78.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::54            5      0.01%     78.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::55            3      0.00%     78.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::56            4      0.00%     78.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::57            4      0.00%     78.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::58            6      0.01%     78.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::59            3      0.00%     78.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::60        15196     18.59%     96.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::61         1116      1.37%     98.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::62          882      1.08%     99.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::63          388      0.47%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::64          177      0.22%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::mean     3.005322                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    12.326250                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::0        63644     77.86%     77.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::1           30      0.04%     77.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::2        14305     17.50%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::3           28      0.03%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::4           37      0.05%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::5           20      0.02%     95.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::6           20      0.02%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::7            7      0.01%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::8           13      0.02%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::9            6      0.01%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::10            8      0.01%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::11            6      0.01%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::12           13      0.02%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::13            5      0.01%     95.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::14            7      0.01%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::15            4      0.00%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::16            4      0.00%     95.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::17            2      0.00%     95.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::18            4      0.00%     95.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::19            5      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::20           10      0.01%     95.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::21            4      0.00%     95.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::22            6      0.01%     95.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::23            2      0.00%     95.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::24            5      0.01%     95.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::25            3      0.00%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::26            5      0.01%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::27            0      0.00%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::28            3      0.00%     95.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%     95.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::30            3      0.00%     95.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::31            0      0.00%     95.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::32            3      0.00%     95.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%     95.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::34            3      0.00%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::36            3      0.00%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::37            1      0.00%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::38            2      0.00%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::40            1      0.00%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::41            1      0.00%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::42            2      0.00%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::43            0      0.00%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::44            4      0.00%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::46            2      0.00%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::47            1      0.00%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::48            2      0.00%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::49            2      0.00%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::50            5      0.01%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::51            2      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::52            7      0.01%     95.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::53           10      0.01%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::54            9      0.01%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::55           10      0.01%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::56           10      0.01%     95.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::57            6      0.01%     95.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::58          127      0.16%     95.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::59          250      0.31%     96.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::60          753      0.92%     97.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::61         1247      1.53%     98.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::62          505      0.62%     99.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::63          388      0.47%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::64          174      0.21%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.ooo_stall_signals        70967                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores1.core.cc_buffer.regfile_insts_processed        33621                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores2.core.cc_buffer.cc_buffer_cycles        81741                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::mean    12.338741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    24.302337                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::0        64925     79.43%     79.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::1            8      0.01%     79.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::2            4      0.00%     79.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::3            5      0.01%     79.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::4            4      0.00%     79.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::5            1      0.00%     79.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::6            4      0.00%     79.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::7            5      0.01%     79.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::8            4      0.00%     79.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::9            4      0.00%     79.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::10            6      0.01%     79.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::11            2      0.00%     79.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::12            6      0.01%     79.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::13            1      0.00%     79.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::14            5      0.01%     79.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%     79.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::16            7      0.01%     79.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%     79.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::18            1      0.00%     79.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%     79.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::20            1      0.00%     79.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::21            1      0.00%     79.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::22            1      0.00%     79.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%     79.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::24            1      0.00%     79.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%     79.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::26            2      0.00%     79.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::27            1      0.00%     79.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::28            2      0.00%     79.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%     79.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::30            1      0.00%     79.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%     79.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::32            2      0.00%     79.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::33            1      0.00%     79.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::34            4      0.00%     79.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::35            3      0.00%     79.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::36            4      0.00%     79.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::37            3      0.00%     79.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::38            5      0.01%     79.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::39            2      0.00%     79.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::40            2      0.00%     79.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::41            3      0.00%     79.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::42            2      0.00%     79.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     79.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::44            3      0.00%     79.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::45            5      0.01%     79.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::46            4      0.00%     79.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::47            3      0.00%     79.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::48            4      0.00%     79.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::49            4      0.00%     79.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::50            6      0.01%     79.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::51            4      0.00%     79.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::52            4      0.00%     79.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::53            5      0.01%     79.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::54            6      0.01%     79.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::55            5      0.01%     79.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::56            5      0.01%     79.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::57            3      0.00%     79.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::58           15      0.02%     79.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::59            2      0.00%     79.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::60        14056     17.20%     96.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::61         1117      1.37%     98.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::62          882      1.08%     99.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::63          389      0.48%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::64          184      0.23%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::mean     3.059468                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    12.481540                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::0        64903     79.40%     79.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::1            9      0.01%     79.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::2        12959     15.85%     95.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::3           14      0.02%     95.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::4           21      0.03%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::5           13      0.02%     95.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::6           12      0.01%     95.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::7            7      0.01%     95.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::8            7      0.01%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::9            7      0.01%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::10            7      0.01%     95.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::11            6      0.01%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::12            3      0.00%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::13            3      0.00%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::14            4      0.00%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::15            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::16            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::17            5      0.01%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::18            3      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::19            4      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::20            4      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::21            3      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::22            3      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::23            9      0.01%     95.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::24            9      0.01%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::25            9      0.01%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::26            6      0.01%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::27            7      0.01%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::28            6      0.01%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::29            6      0.01%     95.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::30            6      0.01%     95.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::31            6      0.01%     95.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::32           10      0.01%     95.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::33            8      0.01%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::34            8      0.01%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::35            5      0.01%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::36            6      0.01%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::37            2      0.00%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::38           11      0.01%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::39            5      0.01%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::40            7      0.01%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::41            5      0.01%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::42            7      0.01%     95.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::43            4      0.00%     95.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::44            9      0.01%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::45            5      0.01%     95.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::46            7      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::47            4      0.00%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::48            7      0.01%     95.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::49            8      0.01%     95.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::50            9      0.01%     95.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::51            8      0.01%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::52           10      0.01%     95.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::53           11      0.01%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::54           12      0.01%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::55           10      0.01%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::56           11      0.01%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::57            8      0.01%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::58          131      0.16%     95.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::59          259      0.32%     96.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::60          757      0.93%     97.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::61         1249      1.53%     98.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::62          508      0.62%     99.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::63          390      0.48%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::64          183      0.22%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.ooo_stall_signals        66387                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores2.core.cc_buffer.regfile_insts_processed        31145                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores3.core.cc_buffer.cc_buffer_cycles        81741                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::mean    11.448478                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    23.632018                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::0        66140     80.91%     80.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::1           10      0.01%     80.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::2            3      0.00%     80.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::3            4      0.00%     80.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::4            4      0.00%     80.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::5            1      0.00%     80.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::6            4      0.00%     80.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::7            4      0.00%     80.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::8            4      0.00%     80.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::9            4      0.00%     80.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::10            6      0.01%     80.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::11            3      0.00%     80.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::12            6      0.01%     80.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::13            2      0.00%     80.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::14            5      0.01%     80.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%     80.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::16            7      0.01%     81.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%     81.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::18            1      0.00%     81.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::19            1      0.00%     81.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::20            1      0.00%     81.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%     81.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::22            1      0.00%     81.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::23            1      0.00%     81.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::24            2      0.00%     81.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::25            1      0.00%     81.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::26            1      0.00%     81.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::27            1      0.00%     81.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::28            1      0.00%     81.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%     81.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::30            1      0.00%     81.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%     81.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::32            1      0.00%     81.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%     81.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::34            3      0.00%     81.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::35            2      0.00%     81.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::36            4      0.00%     81.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::37            2      0.00%     81.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::38            4      0.00%     81.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::39            1      0.00%     81.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::40            2      0.00%     81.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::41            4      0.00%     81.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::42            6      0.01%     81.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::43            3      0.00%     81.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::44            4      0.00%     81.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::45            2      0.00%     81.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::46            4      0.00%     81.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::47            3      0.00%     81.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::48            5      0.01%     81.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::49            3      0.00%     81.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::50            4      0.00%     81.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::51            2      0.00%     81.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::52            5      0.01%     81.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::53            4      0.00%     81.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::54            6      0.01%     81.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::55            3      0.00%     81.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::56            5      0.01%     81.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::57            3      0.00%     81.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::58            9      0.01%     81.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::59            2      0.00%     81.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::60        12832     15.70%     96.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::61         1117      1.37%     98.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::62          880      1.08%     99.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::63          413      0.51%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::64          184      0.23%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::mean     3.036775                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    12.516405                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::0        66141     80.92%     80.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::1            9      0.01%     80.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::2        11721     14.34%     95.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::3           14      0.02%     95.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::4           21      0.03%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::5           13      0.02%     95.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::6           12      0.01%     95.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::7            7      0.01%     95.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::8            7      0.01%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::9            7      0.01%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::10            7      0.01%     95.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::11            6      0.01%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::12            3      0.00%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::13            3      0.00%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::14            4      0.00%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::15            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::16            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::17            5      0.01%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::18            3      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::19            4      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::20            4      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::21            3      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::22            3      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::23            9      0.01%     95.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::24            9      0.01%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::25            9      0.01%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::26            6      0.01%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::27            7      0.01%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::28            6      0.01%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::29            6      0.01%     95.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::30            6      0.01%     95.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::31            6      0.01%     95.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::32           10      0.01%     95.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::33            8      0.01%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::34            8      0.01%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::35            5      0.01%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::36            6      0.01%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::37            2      0.00%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::38            6      0.01%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::40            4      0.00%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::41            2      0.00%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::42            4      0.00%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::43            2      0.00%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::44            6      0.01%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::45            2      0.00%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::46            5      0.01%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::47            1      0.00%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::48            5      0.01%     95.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::49           10      0.01%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::50           10      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::51            7      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::52           11      0.01%     95.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::53           11      0.01%     95.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::54           11      0.01%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::55           11      0.01%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::56           11      0.01%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::57            7      0.01%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::58          132      0.16%     95.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::59          259      0.32%     96.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::60          756      0.92%     97.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::61         1250      1.53%     98.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::62          508      0.62%     99.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::63          419      0.51%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::64          183      0.22%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.ooo_stall_signals        61568                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores3.core.cc_buffer.regfile_insts_processed        28669                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores4.core.cc_buffer.cc_buffer_cycles        81741                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::mean    10.569433                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    22.912694                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::0        67334     82.37%     82.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::1           10      0.01%     82.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::2            3      0.00%     82.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::3            4      0.00%     82.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::4            4      0.00%     82.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::5            1      0.00%     82.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::6            4      0.00%     82.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::7            4      0.00%     82.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::8            4      0.00%     82.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::9            4      0.00%     82.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::10            6      0.01%     82.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::11            3      0.00%     82.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::12            6      0.01%     82.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::13            2      0.00%     82.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::14            5      0.01%     82.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%     82.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::16            7      0.01%     82.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%     82.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::18            1      0.00%     82.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::19            1      0.00%     82.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::20            1      0.00%     82.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%     82.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::22            1      0.00%     82.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::23            1      0.00%     82.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::24            2      0.00%     82.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::25            1      0.00%     82.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::26            1      0.00%     82.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::27            1      0.00%     82.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::28            1      0.00%     82.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%     82.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::30            2      0.00%     82.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%     82.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::32            3      0.00%     82.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%     82.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::34            4      0.00%     82.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::35            2      0.00%     82.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::36            5      0.01%     82.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::37            2      0.00%     82.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::38            5      0.01%     82.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::39            3      0.00%     82.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::40            5      0.01%     82.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::41            2      0.00%     82.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::42            6      0.01%     82.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::43            1      0.00%     82.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::44            4      0.00%     82.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::45            2      0.00%     82.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::46            4      0.00%     82.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::47            3      0.00%     82.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::48            6      0.01%     82.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::49            3      0.00%     82.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::50            6      0.01%     82.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::51            3      0.00%     82.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::52            3      0.00%     82.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::53            5      0.01%     82.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::54            5      0.01%     82.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::55            3      0.00%     82.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::56            5      0.01%     82.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::57            3      0.00%     82.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::58            8      0.01%     82.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::59            2      0.00%     82.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::60        11631     14.23%     96.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::61         1117      1.37%     98.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::62          879      1.08%     99.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::63          413      0.51%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::64          184      0.23%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::mean     3.007560                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    12.521124                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::0        67335     82.38%     82.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::1            9      0.01%     82.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::2        10527     12.88%     95.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::3           14      0.02%     95.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::4           21      0.03%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::5           13      0.02%     95.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::6           12      0.01%     95.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::7            7      0.01%     95.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::8            7      0.01%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::9            7      0.01%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::10            7      0.01%     95.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::11            6      0.01%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::12            3      0.00%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::13            3      0.00%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::14            4      0.00%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::15            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::16            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::17            5      0.01%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::18            3      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::19            4      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::20            4      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::21            3      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::22            3      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::23            9      0.01%     95.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::24            9      0.01%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::25            9      0.01%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::26            6      0.01%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::27            7      0.01%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::28            6      0.01%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::29            6      0.01%     95.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::30            6      0.01%     95.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::31            6      0.01%     95.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::32           10      0.01%     95.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::33            8      0.01%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::34            8      0.01%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::35            5      0.01%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::36            6      0.01%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::37            2      0.00%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::38            6      0.01%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::40            4      0.00%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::41            2      0.00%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::42            4      0.00%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::43            2      0.00%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::44            6      0.01%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::45            2      0.00%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::46            5      0.01%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::47            1      0.00%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::48            5      0.01%     95.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::49           10      0.01%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::50           10      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::51            7      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::52           11      0.01%     95.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::53           11      0.01%     95.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::54           11      0.01%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::55           11      0.01%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::56           11      0.01%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::57            7      0.01%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::58          132      0.16%     95.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::59          259      0.32%     96.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::60          756      0.92%     97.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::61         1250      1.53%     98.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::62          508      0.62%     99.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::63          419      0.51%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::64          183      0.22%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.ooo_stall_signals        56754                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores4.core.cc_buffer.regfile_insts_processed        26281                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores5.core.cc_buffer.cc_buffer_cycles        81741                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::mean     9.671315                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    22.122239                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::0        68563     83.88%     83.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::1            9      0.01%     83.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::2            3      0.00%     83.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::3            4      0.00%     83.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::4            3      0.00%     83.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::5            4      0.00%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::6            3      0.00%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::7            3      0.00%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::8            3      0.00%     83.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::9            3      0.00%     83.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::10            6      0.01%     83.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::11            2      0.00%     83.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::12            6      0.01%     83.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::13            1      0.00%     83.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::14            5      0.01%     83.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::15            1      0.00%     83.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::16            7      0.01%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::18            4      0.00%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::19            1      0.00%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::20            1      0.00%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::22            2      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::24            2      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::25            1      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::26            1      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::27            1      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::28            1      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::30            1      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::32            1      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::34            3      0.00%     83.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::35            2      0.00%     83.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::36            5      0.01%     83.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::37            2      0.00%     83.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::38            6      0.01%     84.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::39            2      0.00%     84.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::40            2      0.00%     84.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::41            4      0.00%     84.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::42            4      0.00%     84.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     84.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::44            3      0.00%     84.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::45            2      0.00%     84.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::46            4      0.00%     84.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::47            3      0.00%     84.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::48            4      0.00%     84.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::49            3      0.00%     84.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::50            2      0.00%     84.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::51            2      0.00%     84.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::52            5      0.01%     84.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::53            6      0.01%     84.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::54            5      0.01%     84.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::55            2      0.00%     84.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::56            4      0.00%     84.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::57            4      0.00%     84.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::58            9      0.01%     84.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::59            2      0.00%     84.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::60        10403     12.73%     96.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::61         1120      1.37%     98.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::62          885      1.08%     99.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::63          415      0.51%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::64          184      0.23%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::mean     2.977722                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    12.525972                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::0        68563     83.88%     83.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::1            8      0.01%     83.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::2         9299     11.38%     95.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::3           14      0.02%     95.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::4           20      0.02%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::5           14      0.02%     95.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::6           11      0.01%     95.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::7            6      0.01%     95.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::8            9      0.01%     95.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::9            6      0.01%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::10            8      0.01%     95.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::11            6      0.01%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::12            3      0.00%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::13            4      0.00%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::14            4      0.00%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::15            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::16            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::17            5      0.01%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::18            3      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::19            4      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::20            4      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::21            3      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::22            3      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::23            9      0.01%     95.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::24            9      0.01%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::25            9      0.01%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::26            6      0.01%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::27            7      0.01%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::28            6      0.01%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::29            6      0.01%     95.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::30            6      0.01%     95.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::31            6      0.01%     95.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::32           10      0.01%     95.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::33            8      0.01%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::34            8      0.01%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::35            5      0.01%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::36            6      0.01%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::37            2      0.00%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::38            6      0.01%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::40            4      0.00%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::41            2      0.00%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::42            4      0.00%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::43            2      0.00%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::44            6      0.01%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::45            2      0.00%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::46            5      0.01%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::47            1      0.00%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::48            5      0.01%     95.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::49           10      0.01%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::50           10      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::51            7      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::52           11      0.01%     95.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::53           11      0.01%     95.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::54           11      0.01%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::55           11      0.01%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::56           11      0.01%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::57            7      0.01%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::58          132      0.16%     95.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::59          259      0.32%     96.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::60          756      0.92%     97.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::61         1250      1.53%     98.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::62          508      0.62%     99.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::63          419      0.51%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::64          183      0.22%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.ooo_stall_signals        51885                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores5.core.cc_buffer.regfile_insts_processed        23825                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores6.core.cc_buffer.cc_buffer_cycles        81741                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::mean     8.780245                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    21.262949                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::0        69768     85.35%     85.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::1            9      0.01%     85.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::2            3      0.00%     85.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::3            4      0.00%     85.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::4            3      0.00%     85.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::5            4      0.00%     85.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::6            3      0.00%     85.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::7            3      0.00%     85.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::8            3      0.00%     85.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::9            3      0.00%     85.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::10            6      0.01%     85.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::11            2      0.00%     85.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::12            6      0.01%     85.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::13            1      0.00%     85.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::14            5      0.01%     85.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::15            1      0.00%     85.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::16            7      0.01%     85.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%     85.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::18            4      0.00%     85.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::19            1      0.00%     85.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::20            1      0.00%     85.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%     85.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::22            2      0.00%     85.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%     85.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::24            2      0.00%     85.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::25            2      0.00%     85.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::26            2      0.00%     85.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::27            2      0.00%     85.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::28            2      0.00%     85.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%     85.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::30            2      0.00%     85.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%     85.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::32            2      0.00%     85.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::33            1      0.00%     85.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::34            3      0.00%     85.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::35            3      0.00%     85.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::36            4      0.00%     85.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::37            4      0.00%     85.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::38            4      0.00%     85.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::39            3      0.00%     85.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::40            5      0.01%     85.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::41            4      0.00%     85.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::42            7      0.01%     85.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     85.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::44            4      0.00%     85.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::45            3      0.00%     85.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::46            5      0.01%     85.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::47            4      0.00%     85.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::48            5      0.01%     85.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::49            3      0.00%     85.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::50            5      0.01%     85.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::51            3      0.00%     85.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::52            6      0.01%     85.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::53            6      0.01%     85.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::54            6      0.01%     85.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::55            4      0.00%     85.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::56            5      0.01%     85.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::57            5      0.01%     85.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::58           15      0.02%     85.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::59            3      0.00%     85.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::60         9178     11.23%     96.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::61         1113      1.36%     98.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::62          878      1.07%     99.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::63          413      0.51%     99.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::64          184      0.23%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::mean     2.948239                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    12.530592                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::0        69768     85.35%     85.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::1            8      0.01%     85.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::2         8094      9.90%     95.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::3           14      0.02%     95.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::4           20      0.02%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::5           14      0.02%     95.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::6           11      0.01%     95.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::7            6      0.01%     95.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::8            9      0.01%     95.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::9            6      0.01%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::10            8      0.01%     95.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::11            6      0.01%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::12            3      0.00%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::13            4      0.00%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::14            4      0.00%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::15            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::16            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::17            5      0.01%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::18            3      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::19            4      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::20            4      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::21            3      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::22            3      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::23            9      0.01%     95.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::24            9      0.01%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::25            9      0.01%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::26            6      0.01%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::27            7      0.01%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::28            6      0.01%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::29            6      0.01%     95.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::30            6      0.01%     95.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::31            6      0.01%     95.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::32           10      0.01%     95.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::33            8      0.01%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::34            8      0.01%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::35            5      0.01%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::36            6      0.01%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::37            2      0.00%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::38            6      0.01%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::40            4      0.00%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::41            2      0.00%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::42            4      0.00%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::43            2      0.00%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::44            6      0.01%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::45            2      0.00%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::46            5      0.01%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::47            1      0.00%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::48            5      0.01%     95.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::49           10      0.01%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::50           10      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::51            7      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::52           11      0.01%     95.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::53           11      0.01%     95.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::54           11      0.01%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::55           11      0.01%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::56           11      0.01%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::57            7      0.01%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::58          132      0.16%     95.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::59          259      0.32%     96.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::60          756      0.92%     97.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::61         1250      1.53%     98.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::62          508      0.62%     99.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::63          419      0.51%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::64          183      0.22%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.ooo_stall_signals        46947                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores6.core.cc_buffer.regfile_insts_processed        21415                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores7.core.cc_buffer.cc_buffer_cycles        81741                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::mean     7.774483                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    20.218330                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::0        71130     87.02%     87.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::1           13      0.02%     87.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::2            6      0.01%     87.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::3            6      0.01%     87.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::4            6      0.01%     87.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::5            3      0.00%     87.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::6            6      0.01%     87.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::7            4      0.00%     87.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::8            6      0.01%     87.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::9            4      0.00%     87.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::10           10      0.01%     87.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::11            3      0.00%     87.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::12            8      0.01%     87.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::13            1      0.00%     87.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::14            6      0.01%     87.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::15            0      0.00%     87.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::16            8      0.01%     87.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::17            0      0.00%     87.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::18            2      0.00%     87.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::19            0      0.00%     87.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::20            2      0.00%     87.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::21            0      0.00%     87.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::22            6      0.01%     87.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::23            0      0.00%     87.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::24            1      0.00%     87.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::25            0      0.00%     87.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::26            1      0.00%     87.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%     87.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::28            2      0.00%     87.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::29            0      0.00%     87.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::30            1      0.00%     87.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::31            0      0.00%     87.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::32            1      0.00%     87.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::33            0      0.00%     87.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::34            2      0.00%     87.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::35            0      0.00%     87.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::36            4      0.00%     87.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::37            1      0.00%     87.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::38            3      0.00%     87.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::39            1      0.00%     87.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::40            3      0.00%     87.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::41            3      0.00%     87.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::42            3      0.00%     87.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::43            1      0.00%     87.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::44            3      0.00%     87.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::45            2      0.00%     87.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::46            1      0.00%     87.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::47            2      0.00%     87.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::48            1      0.00%     87.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::49            2      0.00%     87.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::50            1      0.00%     87.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::51            2      0.00%     87.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::52            2      0.00%     87.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::53            4      0.00%     87.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::54            2      0.00%     87.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::55            2      0.00%     87.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::56            3      0.00%     87.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::57            3      0.00%     87.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::58            5      0.01%     87.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::59            2      0.00%     87.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::60         7851      9.60%     96.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::61         1120      1.37%     98.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::62          886      1.08%     99.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::63          393      0.48%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::64          197      0.24%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::samples        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::mean     2.922511                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    12.567889                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::0        71111     87.00%     87.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::1            9      0.01%     87.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::2         6789      8.31%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::3           12      0.01%     95.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::4           18      0.02%     95.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::5            7      0.01%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::6           11      0.01%     95.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::7            3      0.00%     95.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::8            6      0.01%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::9            5      0.01%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::10            6      0.01%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::11            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::12            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::13            0      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::14            3      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::15            1      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::16            2      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::17            2      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::18            3      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::19            1      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::20            3      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::21            1      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::22            2      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::23            6      0.01%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::24            9      0.01%     95.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::25            6      0.01%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::26            5      0.01%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::27            5      0.01%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::28            4      0.00%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::29            3      0.00%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::30            2      0.00%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::31            2      0.00%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::32            2      0.00%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::33            1      0.00%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::34            4      0.00%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::35            1      0.00%     95.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::36            4      0.00%     95.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::37            2      0.00%     95.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::38            3      0.00%     95.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::39            7      0.01%     95.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::40            4      0.00%     95.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::41            9      0.01%     95.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::42            8      0.01%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::43            3      0.00%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::44           11      0.01%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::45            6      0.01%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::46            4      0.00%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::47            4      0.00%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::48            6      0.01%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::49            9      0.01%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::50           11      0.01%     95.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::51            7      0.01%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::52           10      0.01%     95.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::53           13      0.02%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::54           12      0.01%     95.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::55           18      0.02%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::56           16      0.02%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::57           15      0.02%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::58          133      0.16%     95.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::59          257      0.31%     96.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::60          759      0.93%     97.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::61         1253      1.53%     98.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::62          511      0.63%     99.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::63          400      0.49%     99.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::64          195      0.24%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::max_value           64                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::total        81741                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.ooo_stall_signals        41692                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores7.core.cc_buffer.regfile_insts_processed        18680                       # Number of cycles stalled due to buffer (Unspecified)

---------- End Simulation Statistics   ----------
