#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec  5 18:15:04 2017
# Process ID: 12340
# Current directory: C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.runs/synth_1
# Command line: vivado.exe -log heli_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source heli_top.tcl
# Log file: C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.runs/synth_1/heli_top.vds
# Journal file: C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source heli_top.tcl -notrace
Command: synth_design -top heli_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 313.598 ; gain = 78.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'heli_top' [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:19]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/vga_sync.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/vga_sync.vhd:18]
WARNING: [Synth 8-614] signal 'update_pos' is read in the process but is not in the sensitivity list [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:123]
WARNING: [Synth 8-614] signal 'heli_left' is read in the process but is not in the sensitivity list [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:153]
WARNING: [Synth 8-614] signal 'heli_top' is read in the process but is not in the sensitivity list [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:153]
WARNING: [Synth 8-614] signal 'heli_right' is read in the process but is not in the sensitivity list [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:153]
WARNING: [Synth 8-614] signal 'heli_bottom' is read in the process but is not in the sensitivity list [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:153]
WARNING: [Synth 8-614] signal 'walls' is read in the process but is not in the sensitivity list [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element vel_counter_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element update_vel_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element gameOver_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:112]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element pos_in_heli_x_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element pos_in_heli_y_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'heli_top' (2#1) [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:19]
WARNING: [Synth 8-3331] design vga_sync has unconnected port btn
WARNING: [Synth 8-3331] design vga_sync has unconnected port playAgain
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 352.926 ; gain = 117.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 352.926 ; gain = 117.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/heli_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/heli_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 661.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 661.902 ; gain = 426.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 661.902 ; gain = 426.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 661.902 ; gain = 426.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_count_reg_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/vga_sync.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element h_count_reg_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/vga_sync.vhd:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:109]
INFO: [Synth 8-5544] ROM "heli_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element wall_counter_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element velocity_y_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:109]
INFO: [Synth 8-5544] ROM "heli_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 661.902 ; gain = 426.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 31    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 32    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  17 Input     23 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module heli_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 31    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  17 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "h_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element h_count_reg_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/vga_sync.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element v_count_reg_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/vga_sync.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element wall_counter_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element velocity_y_reg was removed.  [C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.srcs/sources_1/imports/new/heli_top.vhd:109]
WARNING: [Synth 8-3331] design vga_sync has unconnected port btn
WARNING: [Synth 8-3331] design vga_sync has unconnected port playAgain
INFO: [Synth 8-3886] merging instance 'blue_reg_reg[0]' (FD) to 'blue_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'blue_reg_reg[2]' (FD) to 'blue_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'green_reg_reg[0]' (FDR) to 'green_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'green_reg_reg[2]' (FDR) to 'green_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'red_reg_reg[0]' (FDS) to 'red_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'red_reg_reg[1]' (FDS) to 'red_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'red_reg_reg[2]' (FDS) to 'red_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'green_reg_reg[1]' (FDS) to 'red_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 661.902 ; gain = 426.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 661.902 ; gain = 426.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 661.902 ; gain = 426.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 673.680 ; gain = 438.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 673.680 ; gain = 438.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 673.680 ; gain = 438.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 673.680 ; gain = 438.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 673.680 ; gain = 438.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 673.680 ; gain = 438.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 673.680 ; gain = 438.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |   242|
|3     |LUT1   |   190|
|4     |LUT2   |   564|
|5     |LUT3   |    74|
|6     |LUT4   |   375|
|7     |LUT5   |    31|
|8     |LUT6   |    88|
|9     |MUXF7  |     3|
|10    |FDCE   |    24|
|11    |FDRE   |   389|
|12    |FDSE   |     1|
|13    |IBUF   |     4|
|14    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |  2003|
|2     |  vga_sync_unit |vga_sync |  1074|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 673.680 ; gain = 438.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 673.680 ; gain = 129.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 673.680 ; gain = 438.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

31 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 673.680 ; gain = 446.449
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdale19/Desktop/Helicopter_Game/Helicopter_Game.runs/synth_1/heli_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 673.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  5 18:15:34 2017...
