#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Nov 10 16:21:38 2024
# Process ID: 24824
# Current directory: D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14384 D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\ControlUnit\ControlUnit.xpr
# Log file: D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/vivado.log
# Journal file: D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit\vivado.jou
# Running On        :DESKTOP-7KK7962
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 7 3700X 8-Core Processor             
# CPU Frequency     :3600 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :34276 MB
# Swap memory       :5100 MB
# Total Virtual     :39376 MB
# Available Virtual :18297 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.xpr
update_compile_order -fileset sources_1
file mkdir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_ImmediateManipulator_SIM.vhd w ]
add_files -fileset sim_1 D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_ImmediateManipulator_SIM.vhd
close [ open D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_WriteSelector_SIM.vhd w ]
add_files -fileset sim_1 D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_WriteSelector_SIM.vhd
close [ open D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_RAMAddressController_SIM.vhd w ]
add_files -fileset sim_1 D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_RAMAddressController_SIM.vhd
close [ open D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_Decoder_SIM.vhd w ]
add_files -fileset sim_1 D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_Decoder_SIM.vhd
close [ open D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_JumpController_SIM.vhd w ]
add_files -fileset sim_1 D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_JumpController_SIM.vhd
update_compile_order -fileset sim_1
close [ open D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpDestinationSelector.vhd w ]
add_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpDestinationSelector.vhd
update_compile_order -fileset sources_1
create_project MemTest D:/Programmieren/Projekte/FPGA_CPU/test/memTest/MemTest -part xc7a35ticsg324-1L
set_property board_part digilentinc.com:arty-a7-35:part0:1.1 [current_project]
file mkdir D:/Programmieren/Projekte/FPGA_CPU/test/memTest/MemTest/MemTest.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open D:/Programmieren/Projekte/FPGA_CPU/test/memTest/MemTest/MemTest.srcs/sources_1/new/RAM.vhd w ]
add_files D:/Programmieren/Projekte/FPGA_CPU/test/memTest/MemTest/MemTest.srcs/sources_1/new/RAM.vhd
update_compile_order -fileset sources_1
file mkdir D:/Programmieren/Projekte/FPGA_CPU/test/memTest/MemTest/MemTest.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Programmieren/Projekte/FPGA_CPU/test/memTest/MemTest/MemTest.srcs/sim_1/new/RAM_SIM.vhd w ]
add_files -fileset sim_1 D:/Programmieren/Projekte/FPGA_CPU/test/memTest/MemTest/MemTest.srcs/sim_1/new/RAM_SIM.vhd
update_compile_order -fileset sim_1
launch_simulation
source RAM.tcl
run 100 ns
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RAM_SIM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source RAM_SIM.tcl
run 100 ns
close_sim
launch_simulation
source RAM_SIM.tcl
run 100 ns
close_sim
file mkdir D:/Programmieren/Projekte/FPGA_CPU/test/memTest/MemTest/MemTest.srcs/constrs_1
file mkdir D:/Programmieren/Projekte/FPGA_CPU/test/memTest/MemTest/MemTest.srcs/constrs_1/new
close [ open D:/Programmieren/Projekte/FPGA_CPU/test/memTest/MemTest/MemTest.srcs/constrs_1/new/main.xdc w ]
add_files -fileset constrs_1 D:/Programmieren/Projekte/FPGA_CPU/test/memTest/MemTest/MemTest.srcs/constrs_1/new/main.xdc
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:arty-a7-100:1.1]
close_project
open_project D:/Programmieren/Projekte/FPGA_CPU/test/memTest/MemTest/MemTest.xpr
update_compile_order -fileset sources_1
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property board_part digilentinc.com:arty-a7-100:part0:1.1 [current_project]
current_project ControlUnit
current_project MemTest
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_project
