

================================================================
== Vitis HLS Report for 'swap_complex_ap_fixed_22_7_5_3_0_2'
================================================================
* Date:           Mon Nov 28 16:40:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.063 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       71|       72|  1.420 us|  1.440 us|   64|   64|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                        |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                        Instance                        |                        Module                       |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +--------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2_U0  |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2  |       41|       42|  0.820 us|  0.840 us|   40|   40|  loop rewind stp(delay=0 clock cycles(s))|
        |swap_complex_ap_fixed_22_7_5_3_0_3_U0                   |swap_complex_ap_fixed_22_7_5_3_0_3                   |       68|       69|  1.360 us|  1.380 us|   64|   64|                                  dataflow|
        +--------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|      99|      66|    -|
|Instance         |        -|     -|    1313|    1381|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1412|    1449|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2_U0  |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2  |        0|   0|  404|  439|    0|
    |swap_complex_ap_fixed_22_7_5_3_0_3_U0                   |swap_complex_ap_fixed_22_7_5_3_0_3                   |        0|   0|  909|  942|    0|
    +--------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                                     |        0|   0| 1313| 1381|    0|
    +--------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------+---------+----+----+-----+------+-----+---------+
    |   Name   | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------+---------+----+----+-----+------+-----+---------+
    |temp_2_U  |        0|  99|   0|    -|     8|  128|     1024|
    +----------+---------+----+----+-----+------+-----+---------+
    |Total     |        0|  99|   0|    0|     8|  128|     1024|
    +----------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|temp_dout                     |   in|  128|     ap_fifo|                                         temp|       pointer|
|temp_empty_n                  |   in|    1|     ap_fifo|                                         temp|       pointer|
|temp_read                     |  out|    1|     ap_fifo|                                         temp|       pointer|
|p_fftInData_reOrdered_din     |  out|  128|     ap_fifo|                        p_fftInData_reOrdered|       pointer|
|p_fftInData_reOrdered_full_n  |   in|    1|     ap_fifo|                        p_fftInData_reOrdered|       pointer|
|p_fftInData_reOrdered_write   |  out|    1|     ap_fifo|                        p_fftInData_reOrdered|       pointer|
|ap_clk                        |   in|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%temp_2 = alloca i64 1" [../fixed/vitis_fft/hls_ssr_fft_streaming_transposer.hpp:263]   --->   Operation 5 'alloca' 'temp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln270 = call void @streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.2, i128 %temp, i128 %temp_2, i1 %control_count_V_8, i1 %control_bits_V_8, i2 %pf_count_V_6, i5 %sample_in_read_count_V_8, i1 %delay_line_stall_8, i45 %delayline_Array_8, i32 %control_delayline_Array_8, i45 %delayline_Array_7" [../fixed/vitis_fft/hls_ssr_fft_streaming_transposer.hpp:270]   --->   Operation 6 'call' 'call_ln270' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln270 = call void @streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.2, i128 %temp, i128 %temp_2, i1 %control_count_V_8, i1 %control_bits_V_8, i2 %pf_count_V_6, i5 %sample_in_read_count_V_8, i1 %delay_line_stall_8, i45 %delayline_Array_8, i32 %control_delayline_Array_8, i45 %delayline_Array_7" [../fixed/vitis_fft/hls_ssr_fft_streaming_transposer.hpp:270]   --->   Operation 7 'call' 'call_ln270' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln274 = call void @swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.3, i128 %temp_2, i128 %p_fftInData_reOrdered, i1 %control_count_V_1, i1 %control_bits_V_1, i3 %pf_count_V_1, i5 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i45 %delayline_Array_12, i32 %control_delayline_Array_1, i45 %delayline_Array_11, i1 %control_count_V_3, i1 %control_bits_V_3, i4 %pf_count_V_2, i5 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i45 %delayline_Array_16, i32 %control_delayline_Array_3, i45 %delayline_Array_15" [../fixed/vitis_fft/hls_ssr_fft_streaming_transposer.hpp:274]   --->   Operation 8 'call' 'call_ln274' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12"   --->   Operation 9 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %temp, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %p_fftInData_reOrdered, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %temp, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %p_fftInData_reOrdered, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @temp_OC_2_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %temp_2, i128 %temp_2"   --->   Operation 14 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln263 = specmemcore void @_ssdm_op_SpecMemCore, i128 %temp_2, i64 666, i64 9, i64 18446744073709551615" [../fixed/vitis_fft/hls_ssr_fft_streaming_transposer.hpp:263]   --->   Operation 15 'specmemcore' 'specmemcore_ln263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %temp_2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln274 = call void @swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.3, i128 %temp_2, i128 %p_fftInData_reOrdered, i1 %control_count_V_1, i1 %control_bits_V_1, i3 %pf_count_V_1, i5 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i45 %delayline_Array_12, i32 %control_delayline_Array_1, i45 %delayline_Array_11, i1 %control_count_V_3, i1 %control_bits_V_3, i4 %pf_count_V_2, i5 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i45 %delayline_Array_16, i32 %control_delayline_Array_3, i45 %delayline_Array_15" [../fixed/vitis_fft/hls_ssr_fft_streaming_transposer.hpp:274]   --->   Operation 17 'call' 'call_ln274' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln275 = ret" [../fixed/vitis_fft/hls_ssr_fft_streaming_transposer.hpp:275]   --->   Operation 18 'ret' 'ret_ln275' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftInData_reOrdered]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pf_count_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pf_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_count_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pf_count_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_2                   (alloca              ) [ 01111]
call_ln270               (call                ) [ 00000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000]
specmemcore_ln0          (specmemcore         ) [ 00000]
specmemcore_ln0          (specmemcore         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty                    (specchannel         ) [ 00000]
specmemcore_ln263        (specmemcore         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
call_ln274               (call                ) [ 00000]
ret_ln275                (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_fftInData_reOrdered">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_reOrdered"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="control_count_V_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="control_bits_V_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pf_count_V_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sample_in_read_count_V_8">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="delay_line_stall_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="delayline_Array_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="control_delayline_Array_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="delayline_Array_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="control_count_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="control_bits_V_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pf_count_V_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sample_in_read_count_V_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="delay_line_stall_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="delayline_Array_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="control_delayline_Array_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="delayline_Array_11">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="control_count_V_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="control_bits_V_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pf_count_V_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sample_in_read_count_V_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delay_line_stall_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="delayline_Array_16">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="control_delayline_Array_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="delayline_Array_15">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamingDataCommutor<complex<ap_fixed<22, 7, 5, 3, 0> > >.2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="temp_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="0" index="2" bw="128" slack="0"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="0"/>
<pin id="98" dir="0" index="5" bw="2" slack="0"/>
<pin id="99" dir="0" index="6" bw="5" slack="0"/>
<pin id="100" dir="0" index="7" bw="1" slack="0"/>
<pin id="101" dir="0" index="8" bw="45" slack="0"/>
<pin id="102" dir="0" index="9" bw="32" slack="0"/>
<pin id="103" dir="0" index="10" bw="45" slack="0"/>
<pin id="104" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln270/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_swap_complex_ap_fixed_22_7_5_3_0_3_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="128" slack="2"/>
<pin id="118" dir="0" index="2" bw="128" slack="0"/>
<pin id="119" dir="0" index="3" bw="1" slack="0"/>
<pin id="120" dir="0" index="4" bw="1" slack="0"/>
<pin id="121" dir="0" index="5" bw="3" slack="0"/>
<pin id="122" dir="0" index="6" bw="5" slack="0"/>
<pin id="123" dir="0" index="7" bw="1" slack="0"/>
<pin id="124" dir="0" index="8" bw="45" slack="0"/>
<pin id="125" dir="0" index="9" bw="32" slack="0"/>
<pin id="126" dir="0" index="10" bw="45" slack="0"/>
<pin id="127" dir="0" index="11" bw="1" slack="0"/>
<pin id="128" dir="0" index="12" bw="1" slack="0"/>
<pin id="129" dir="0" index="13" bw="4" slack="0"/>
<pin id="130" dir="0" index="14" bw="5" slack="0"/>
<pin id="131" dir="0" index="15" bw="1" slack="0"/>
<pin id="132" dir="0" index="16" bw="45" slack="0"/>
<pin id="133" dir="0" index="17" bw="32" slack="0"/>
<pin id="134" dir="0" index="18" bw="45" slack="0"/>
<pin id="135" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln274/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="temp_2_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="128" slack="0"/>
<pin id="156" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="52" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="105"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="92" pin=7"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="92" pin=8"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="92" pin=9"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="92" pin=10"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="115" pin=5"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="115" pin=6"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="115" pin=7"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="115" pin=8"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="115" pin=9"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="115" pin=10"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="115" pin=11"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="115" pin=12"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="115" pin=13"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="115" pin=14"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="115" pin=15"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="115" pin=16"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="115" pin=17"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="115" pin=18"/></net>

<net id="157"><net_src comp="88" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="115" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_fftInData_reOrdered | {3 4 }
	Port: control_count_V_8 | {1 2 }
	Port: control_bits_V_8 | {1 2 }
	Port: pf_count_V_6 | {1 2 }
	Port: sample_in_read_count_V_8 | {1 2 }
	Port: delay_line_stall_8 | {1 2 }
	Port: delayline_Array_8 | {1 2 }
	Port: control_delayline_Array_8 | {1 2 }
	Port: delayline_Array_7 | {1 2 }
	Port: control_count_V_1 | {3 4 }
	Port: control_bits_V_1 | {3 4 }
	Port: pf_count_V_1 | {3 4 }
	Port: sample_in_read_count_V_1 | {3 4 }
	Port: delay_line_stall_1 | {3 4 }
	Port: delayline_Array_12 | {3 4 }
	Port: control_delayline_Array_1 | {3 4 }
	Port: delayline_Array_11 | {3 4 }
	Port: control_count_V_3 | {3 4 }
	Port: control_bits_V_3 | {3 4 }
	Port: pf_count_V_2 | {3 4 }
	Port: sample_in_read_count_V_3 | {3 4 }
	Port: delay_line_stall_3 | {3 4 }
	Port: delayline_Array_16 | {3 4 }
	Port: control_delayline_Array_3 | {3 4 }
	Port: delayline_Array_15 | {3 4 }
 - Input state : 
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : temp | {1 2 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : p_fftInData_reOrdered | {}
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : control_count_V_8 | {1 2 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : control_bits_V_8 | {1 2 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : pf_count_V_6 | {1 2 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : sample_in_read_count_V_8 | {1 2 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : delay_line_stall_8 | {1 2 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : delayline_Array_8 | {1 2 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : control_delayline_Array_8 | {1 2 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : delayline_Array_7 | {1 2 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : control_count_V_1 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : control_bits_V_1 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : pf_count_V_1 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : sample_in_read_count_V_1 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : delay_line_stall_1 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : delayline_Array_12 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : control_delayline_Array_1 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : delayline_Array_11 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : control_count_V_3 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : control_bits_V_3 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : pf_count_V_2 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : sample_in_read_count_V_3 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : delay_line_stall_3 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : delayline_Array_16 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : control_delayline_Array_3 | {3 4 }
	Port: swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2 : delayline_Array_15 | {3 4 }
  - Chain level:
	State 1
		call_ln270 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   call   | grp_streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2_fu_92 |  0.427  |   282   |   153   |
|          |         grp_swap_complex_ap_fixed_22_7_5_3_0_3_fu_115         |  0.854  |   692   |   311   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               |  1.281  |   974   |   464   |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|temp_2_reg_154|   128  |
+--------------+--------+
|     Total    |   128  |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   974  |   464  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   128  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1102  |   464  |
+-----------+--------+--------+--------+
