{
    "nl": "/home/bala/git_stuff/internship/syn/librelane/runs/final/06-yosys-synthesis/mt_cpu.nl.v",
    "pnl": null,
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": null,
    "lef": null,
    "openroad-lef": null,
    "odb": null,
    "sdc": null,
    "sdf": {
        "nom_tt_025C_1v80": "/home/bala/git_stuff/internship/syn/librelane/runs/final/12-openroad-staprepnr/nom_tt_025C_1v80/mt_cpu__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/bala/git_stuff/internship/syn/librelane/runs/final/12-openroad-staprepnr/nom_ss_100C_1v60/mt_cpu__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/bala/git_stuff/internship/syn/librelane/runs/final/12-openroad-staprepnr/nom_ff_n40C_1v95/mt_cpu__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/bala/git_stuff/internship/syn/librelane/runs/final/12-openroad-staprepnr/min_tt_025C_1v80/mt_cpu__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/bala/git_stuff/internship/syn/librelane/runs/final/12-openroad-staprepnr/min_ss_100C_1v60/mt_cpu__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/bala/git_stuff/internship/syn/librelane/runs/final/12-openroad-staprepnr/min_ff_n40C_1v95/mt_cpu__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/bala/git_stuff/internship/syn/librelane/runs/final/12-openroad-staprepnr/max_tt_025C_1v80/mt_cpu__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/bala/git_stuff/internship/syn/librelane/runs/final/12-openroad-staprepnr/max_ss_100C_1v60/mt_cpu__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/bala/git_stuff/internship/syn/librelane/runs/final/12-openroad-staprepnr/max_ff_n40C_1v95/mt_cpu__max_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/bala/git_stuff/internship/syn/librelane/runs/final/05-yosys-jsonheader/mt_cpu.h.json",
    "vh": null,
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 13,
        "design__inferred_latch__count": 0,
        "design__instance__count": 10392,
        "design__instance__area": 135244.7104,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 3517,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 121,
        "power__internal__total": 0.006430832203477621,
        "power__switching__total": 0.005036345683038235,
        "power__leakage__total": 4.5512624069488083e-07,
        "power__total": 0.011467632837593555,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.959122475255626,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.959122475255626,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4223699842759109,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 23.713211621059997,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.42237,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 23.713211,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 10747,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 6039,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -3.4957366879537135,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -3.4957366879537135,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8184132492243149,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 11.946520555391304,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.818413,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 11.946521,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 3229,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 17,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -1.323919678026432,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -1.323919678026432,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.25903185884979335,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 27.869705554412644,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.259032,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 27.869705,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 3479,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 19,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.8484815312729295,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.8484815312729295,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.4223699842759109,
        "timing__setup__ws__corner:min_tt_025C_1v80": 23.713211621059997,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.42237,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 23.713211,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 10121,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 5683,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -3.2985537457316085,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": -3.2985537457316085,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8184132492243149,
        "timing__setup__ws__corner:min_ss_100C_1v60": 11.946520555391304,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.818413,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 11.946521,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 3229,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 17,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -1.2507760736717375,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -1.2507760736717375,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.25903185884979335,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 28.052768013674395,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.259032,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 28.052769,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 3599,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 123,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -2.0485012044254822,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": -2.0485012044254822,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.4223699842759109,
        "timing__setup__ws__corner:max_tt_025C_1v80": 23.713211621059997,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.42237,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 23.713211,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 10965,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 6089,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -3.6561881224118618,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": -3.6561881224118618,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.8184132492243149,
        "timing__setup__ws__corner:max_ss_100C_1v60": 11.946520555391304,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.818413,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 11.946521,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 3229,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 17,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -1.380965492157995,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -1.380965492157995,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.25903185884979335,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 27.694485710818647,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.259032,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 27.694487,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 10965,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 6089,
        "clock__skew__worst_hold": -1.2507760736717375,
        "clock__skew__worst_setup": -3.6561881224118618,
        "timing__hold__ws": 0.25903185884979335,
        "timing__setup__ws": 11.946520555391304,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.259032,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 11.946521,
        "timing__setup_r2r_vio__count": 0
    }
}