# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ipshared/ec67/hdl" --include "../../../../7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/ipshared/8c62/hdl" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_processing_system7_0_0/sim/Diagram_7_Segment_Display_processing_system7_0_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_btn_debounce_toggle_0_0/sim/Diagram_7_Segment_Display_btn_debounce_toggle_0_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_btn_debounce_toggle_1_0/sim/Diagram_7_Segment_Display_btn_debounce_toggle_1_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_btn_debounce_toggle_2_0/sim/Diagram_7_Segment_Display_btn_debounce_toggle_2_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_univ_bin_counter_0_0/sim/Diagram_7_Segment_Display_univ_bin_counter_0_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_out_LTU_0_0/sim/Diagram_7_Segment_Display_out_LTU_0_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_count_loader_0_0/sim/Diagram_7_Segment_Display_count_loader_0_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_Reset_Delay_0_0/sim/Diagram_7_Segment_Display_Reset_Delay_0_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_OR_2_0_0/sim/Diagram_7_Segment_Display_OR_2_0_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_TTL_serial_0_0/sim/Diagram_7_Segment_Display_TTL_serial_0_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_Not_1_in_0_0/sim/Diagram_7_Segment_Display_Not_1_in_0_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_Display_Initializer_0_0/sim/Diagram_7_Segment_Display_Display_Initializer_0_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_Low_Signal_GND_0_0/sim/Diagram_7_Segment_Display_Low_Signal_GND_0_0.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/ip/Diagram_7_Segment_Display_Not_1_in_0_1/sim/Diagram_7_Segment_Display_Not_1_in_0_1.v" \
"../../../../7_Segment_Display.ip_user_files/bd/Diagram_7_Segment_Display/sim/Diagram_7_Segment_Display.v" \
"../../../../7_Segment_Display.srcs/sources_1/bd/Diagram_7_Segment_Display/hdl/Diagram_7_Segment_Display_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
