--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml brainwars_main.twx brainwars_main.ncd -o
brainwars_main.twr brainwars_main.pcf -ucf brainwars_main.ucf

Design file:              brainwars_main.ncd
Physical constraint file: brainwars_main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    8.440(R)|      SLOW  |   -3.089(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
rst_n_in    |    6.330(R)|      SLOW  |   -1.809(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LCD_cs<0>   |         6.968(R)|      SLOW  |         3.531(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_cs<1>   |         6.588(R)|      SLOW  |         3.362(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<0> |         9.409(R)|      SLOW  |         5.124(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<1> |         9.319(R)|      SLOW  |         5.088(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<2> |         9.265(R)|      SLOW  |         5.041(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<3> |         9.190(R)|      SLOW  |         4.970(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<4> |        10.416(R)|      SLOW  |         5.891(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<5> |        10.577(R)|      SLOW  |         6.009(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<6> |         9.062(R)|      SLOW  |         4.971(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<7> |         9.141(R)|      SLOW  |         5.039(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_di      |         9.346(R)|      SLOW  |         5.124(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_en      |         9.329(R)|      SLOW  |         5.071(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_bck   |         7.013(R)|      SLOW  |         3.611(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         8.363(R)|      SLOW  |         4.207(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         7.409(R)|      SLOW  |         3.856(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.794|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.886|
rst_n          |LCD_rst        |   11.652|
rst_n          |rst_n_out      |    9.101|
rst_n_in       |LCD_rst        |    9.542|
---------------+---------------+---------+


Analysis completed Sat Jun 20 20:57:52 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



