
BDS7_AC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000de3c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013c88  0800dfd0  0800dfd0  0001dfd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08021c58  08021c58  00040258  2**0
                  CONTENTS
  4 .ARM          00000008  08021c58  08021c58  00031c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08021c60  08021c60  00040258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08021c60  08021c60  00031c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08021c64  08021c64  00031c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000258  20000000  08021c68  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d6a4  20000258  08021ec0  00040258  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000d8fc  08021ec0  0004d8fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040258  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014f35  00000000  00000000  00040288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032e3  00000000  00000000  000551bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f8  00000000  00000000  000584a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001000  00000000  00000000  00059598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002409e  00000000  00000000  0005a598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001326d  00000000  00000000  0007e636  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db8b5  00000000  00000000  000918a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c1  00000000  00000000  0016d158  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a18  00000000  00000000  0016d21c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00004e07  00000000  00000000  00172c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000258 	.word	0x20000258
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dfb4 	.word	0x0800dfb4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000025c 	.word	0x2000025c
 80001cc:	0800dfb4 	.word	0x0800dfb4

080001d0 <arm_bitreversal_32>:
 80001d0:	1c4b      	adds	r3, r1, #1
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	bf98      	it	ls
 80001d6:	4770      	bxls	lr
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001dc:	1c91      	adds	r1, r2, #2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e8:	880a      	ldrh	r2, [r1, #0]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001ee:	4480      	add	r8, r0
 80001f0:	4481      	add	r9, r0
 80001f2:	4402      	add	r2, r0
 80001f4:	4484      	add	ip, r0
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
 80001fe:	6815      	ldr	r5, [r2, #0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
 8000204:	f8c9 6000 	str.w	r6, [r9]
 8000208:	f8c8 7000 	str.w	r7, [r8]
 800020c:	f8cc 5000 	str.w	r5, [ip]
 8000210:	6014      	str	r4, [r2, #0]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800021a:	6855      	ldr	r5, [r2, #4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
 800022c:	6054      	str	r4, [r2, #4]
 800022e:	3108      	adds	r1, #8
 8000230:	3b01      	subs	r3, #1
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
 800023a:	1c4b      	adds	r3, r1, #1
 800023c:	2b01      	cmp	r3, #1
 800023e:	bf98      	it	ls
 8000240:	4770      	bxls	lr
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000246:	1c91      	adds	r1, r2, #2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000252:	880a      	ldrh	r2, [r1, #0]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
 8000270:	6815      	ldr	r5, [r2, #0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
 8000276:	f8c9 6000 	str.w	r6, [r9]
 800027a:	f8c8 7000 	str.w	r7, [r8]
 800027e:	f8cc 5000 	str.w	r5, [ip]
 8000282:	6014      	str	r4, [r2, #0]
 8000284:	3108      	adds	r1, #8
 8000286:	3b01      	subs	r3, #1
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800028e:	4770      	bx	lr

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <__aeabi_drsub>:
 8000340:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000344:	e002      	b.n	800034c <__adddf3>
 8000346:	bf00      	nop

08000348 <__aeabi_dsub>:
 8000348:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800034c <__adddf3>:
 800034c:	b530      	push	{r4, r5, lr}
 800034e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000352:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	bf1f      	itttt	ne
 8000362:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000366:	ea55 0c02 	orrsne.w	ip, r5, r2
 800036a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800036e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000372:	f000 80e2 	beq.w	800053a <__adddf3+0x1ee>
 8000376:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800037a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800037e:	bfb8      	it	lt
 8000380:	426d      	neglt	r5, r5
 8000382:	dd0c      	ble.n	800039e <__adddf3+0x52>
 8000384:	442c      	add	r4, r5
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	ea82 0000 	eor.w	r0, r2, r0
 8000392:	ea83 0101 	eor.w	r1, r3, r1
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	2d36      	cmp	r5, #54	; 0x36
 80003a0:	bf88      	it	hi
 80003a2:	bd30      	pophi	{r4, r5, pc}
 80003a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003b4:	d002      	beq.n	80003bc <__adddf3+0x70>
 80003b6:	4240      	negs	r0, r0
 80003b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003c8:	d002      	beq.n	80003d0 <__adddf3+0x84>
 80003ca:	4252      	negs	r2, r2
 80003cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003d0:	ea94 0f05 	teq	r4, r5
 80003d4:	f000 80a7 	beq.w	8000526 <__adddf3+0x1da>
 80003d8:	f1a4 0401 	sub.w	r4, r4, #1
 80003dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003e0:	db0d      	blt.n	80003fe <__adddf3+0xb2>
 80003e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003e6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ea:	1880      	adds	r0, r0, r2
 80003ec:	f141 0100 	adc.w	r1, r1, #0
 80003f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003f4:	1880      	adds	r0, r0, r2
 80003f6:	fa43 f305 	asr.w	r3, r3, r5
 80003fa:	4159      	adcs	r1, r3
 80003fc:	e00e      	b.n	800041c <__adddf3+0xd0>
 80003fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000402:	f10e 0e20 	add.w	lr, lr, #32
 8000406:	2a01      	cmp	r2, #1
 8000408:	fa03 fc0e 	lsl.w	ip, r3, lr
 800040c:	bf28      	it	cs
 800040e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000412:	fa43 f305 	asr.w	r3, r3, r5
 8000416:	18c0      	adds	r0, r0, r3
 8000418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000420:	d507      	bpl.n	8000432 <__adddf3+0xe6>
 8000422:	f04f 0e00 	mov.w	lr, #0
 8000426:	f1dc 0c00 	rsbs	ip, ip, #0
 800042a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800042e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000432:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000436:	d31b      	bcc.n	8000470 <__adddf3+0x124>
 8000438:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800043c:	d30c      	bcc.n	8000458 <__adddf3+0x10c>
 800043e:	0849      	lsrs	r1, r1, #1
 8000440:	ea5f 0030 	movs.w	r0, r0, rrx
 8000444:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000448:	f104 0401 	add.w	r4, r4, #1
 800044c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000450:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000454:	f080 809a 	bcs.w	800058c <__adddf3+0x240>
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800045c:	bf08      	it	eq
 800045e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000462:	f150 0000 	adcs.w	r0, r0, #0
 8000466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800046a:	ea41 0105 	orr.w	r1, r1, r5
 800046e:	bd30      	pop	{r4, r5, pc}
 8000470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000474:	4140      	adcs	r0, r0
 8000476:	eb41 0101 	adc.w	r1, r1, r1
 800047a:	3c01      	subs	r4, #1
 800047c:	bf28      	it	cs
 800047e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000482:	d2e9      	bcs.n	8000458 <__adddf3+0x10c>
 8000484:	f091 0f00 	teq	r1, #0
 8000488:	bf04      	itt	eq
 800048a:	4601      	moveq	r1, r0
 800048c:	2000      	moveq	r0, #0
 800048e:	fab1 f381 	clz	r3, r1
 8000492:	bf08      	it	eq
 8000494:	3320      	addeq	r3, #32
 8000496:	f1a3 030b 	sub.w	r3, r3, #11
 800049a:	f1b3 0220 	subs.w	r2, r3, #32
 800049e:	da0c      	bge.n	80004ba <__adddf3+0x16e>
 80004a0:	320c      	adds	r2, #12
 80004a2:	dd08      	ble.n	80004b6 <__adddf3+0x16a>
 80004a4:	f102 0c14 	add.w	ip, r2, #20
 80004a8:	f1c2 020c 	rsb	r2, r2, #12
 80004ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80004b0:	fa21 f102 	lsr.w	r1, r1, r2
 80004b4:	e00c      	b.n	80004d0 <__adddf3+0x184>
 80004b6:	f102 0214 	add.w	r2, r2, #20
 80004ba:	bfd8      	it	le
 80004bc:	f1c2 0c20 	rsble	ip, r2, #32
 80004c0:	fa01 f102 	lsl.w	r1, r1, r2
 80004c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004c8:	bfdc      	itt	le
 80004ca:	ea41 010c 	orrle.w	r1, r1, ip
 80004ce:	4090      	lslle	r0, r2
 80004d0:	1ae4      	subs	r4, r4, r3
 80004d2:	bfa2      	ittt	ge
 80004d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004d8:	4329      	orrge	r1, r5
 80004da:	bd30      	popge	{r4, r5, pc}
 80004dc:	ea6f 0404 	mvn.w	r4, r4
 80004e0:	3c1f      	subs	r4, #31
 80004e2:	da1c      	bge.n	800051e <__adddf3+0x1d2>
 80004e4:	340c      	adds	r4, #12
 80004e6:	dc0e      	bgt.n	8000506 <__adddf3+0x1ba>
 80004e8:	f104 0414 	add.w	r4, r4, #20
 80004ec:	f1c4 0220 	rsb	r2, r4, #32
 80004f0:	fa20 f004 	lsr.w	r0, r0, r4
 80004f4:	fa01 f302 	lsl.w	r3, r1, r2
 80004f8:	ea40 0003 	orr.w	r0, r0, r3
 80004fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000500:	ea45 0103 	orr.w	r1, r5, r3
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f1c4 040c 	rsb	r4, r4, #12
 800050a:	f1c4 0220 	rsb	r2, r4, #32
 800050e:	fa20 f002 	lsr.w	r0, r0, r2
 8000512:	fa01 f304 	lsl.w	r3, r1, r4
 8000516:	ea40 0003 	orr.w	r0, r0, r3
 800051a:	4629      	mov	r1, r5
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	fa21 f004 	lsr.w	r0, r1, r4
 8000522:	4629      	mov	r1, r5
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f094 0f00 	teq	r4, #0
 800052a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800052e:	bf06      	itte	eq
 8000530:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000534:	3401      	addeq	r4, #1
 8000536:	3d01      	subne	r5, #1
 8000538:	e74e      	b.n	80003d8 <__adddf3+0x8c>
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf18      	it	ne
 8000540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000544:	d029      	beq.n	800059a <__adddf3+0x24e>
 8000546:	ea94 0f05 	teq	r4, r5
 800054a:	bf08      	it	eq
 800054c:	ea90 0f02 	teqeq	r0, r2
 8000550:	d005      	beq.n	800055e <__adddf3+0x212>
 8000552:	ea54 0c00 	orrs.w	ip, r4, r0
 8000556:	bf04      	itt	eq
 8000558:	4619      	moveq	r1, r3
 800055a:	4610      	moveq	r0, r2
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	ea91 0f03 	teq	r1, r3
 8000562:	bf1e      	ittt	ne
 8000564:	2100      	movne	r1, #0
 8000566:	2000      	movne	r0, #0
 8000568:	bd30      	popne	{r4, r5, pc}
 800056a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800056e:	d105      	bne.n	800057c <__adddf3+0x230>
 8000570:	0040      	lsls	r0, r0, #1
 8000572:	4149      	adcs	r1, r1
 8000574:	bf28      	it	cs
 8000576:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800057a:	bd30      	pop	{r4, r5, pc}
 800057c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000580:	bf3c      	itt	cc
 8000582:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000586:	bd30      	popcc	{r4, r5, pc}
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000590:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000594:	f04f 0000 	mov.w	r0, #0
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf1a      	itte	ne
 80005a0:	4619      	movne	r1, r3
 80005a2:	4610      	movne	r0, r2
 80005a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005a8:	bf1c      	itt	ne
 80005aa:	460b      	movne	r3, r1
 80005ac:	4602      	movne	r2, r0
 80005ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005b2:	bf06      	itte	eq
 80005b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005b8:	ea91 0f03 	teqeq	r1, r3
 80005bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_ui2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d8:	f04f 0500 	mov.w	r5, #0
 80005dc:	f04f 0100 	mov.w	r1, #0
 80005e0:	e750      	b.n	8000484 <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_i2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005fc:	bf48      	it	mi
 80005fe:	4240      	negmi	r0, r0
 8000600:	f04f 0100 	mov.w	r1, #0
 8000604:	e73e      	b.n	8000484 <__adddf3+0x138>
 8000606:	bf00      	nop

08000608 <__aeabi_f2d>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800060e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000612:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000616:	bf1f      	itttt	ne
 8000618:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800061c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000620:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000624:	4770      	bxne	lr
 8000626:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800062a:	bf08      	it	eq
 800062c:	4770      	bxeq	lr
 800062e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000632:	bf04      	itt	eq
 8000634:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000638:	4770      	bxeq	lr
 800063a:	b530      	push	{r4, r5, lr}
 800063c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000640:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000644:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000648:	e71c      	b.n	8000484 <__adddf3+0x138>
 800064a:	bf00      	nop

0800064c <__aeabi_ul2d>:
 800064c:	ea50 0201 	orrs.w	r2, r0, r1
 8000650:	bf08      	it	eq
 8000652:	4770      	bxeq	lr
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	e00a      	b.n	8000672 <__aeabi_l2d+0x16>

0800065c <__aeabi_l2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800066a:	d502      	bpl.n	8000672 <__aeabi_l2d+0x16>
 800066c:	4240      	negs	r0, r0
 800066e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000672:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000676:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800067a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800067e:	f43f aed8 	beq.w	8000432 <__adddf3+0xe6>
 8000682:	f04f 0203 	mov.w	r2, #3
 8000686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800068a:	bf18      	it	ne
 800068c:	3203      	addne	r2, #3
 800068e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000692:	bf18      	it	ne
 8000694:	3203      	addne	r2, #3
 8000696:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800069a:	f1c2 0320 	rsb	r3, r2, #32
 800069e:	fa00 fc03 	lsl.w	ip, r0, r3
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006aa:	ea40 000e 	orr.w	r0, r0, lr
 80006ae:	fa21 f102 	lsr.w	r1, r1, r2
 80006b2:	4414      	add	r4, r2
 80006b4:	e6bd      	b.n	8000432 <__adddf3+0xe6>
 80006b6:	bf00      	nop

080006b8 <__aeabi_dmul>:
 80006b8:	b570      	push	{r4, r5, r6, lr}
 80006ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006c6:	bf1d      	ittte	ne
 80006c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006cc:	ea94 0f0c 	teqne	r4, ip
 80006d0:	ea95 0f0c 	teqne	r5, ip
 80006d4:	f000 f8de 	bleq	8000894 <__aeabi_dmul+0x1dc>
 80006d8:	442c      	add	r4, r5
 80006da:	ea81 0603 	eor.w	r6, r1, r3
 80006de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006ea:	bf18      	it	ne
 80006ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006f8:	d038      	beq.n	800076c <__aeabi_dmul+0xb4>
 80006fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006fe:	f04f 0500 	mov.w	r5, #0
 8000702:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000706:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800070a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800070e:	f04f 0600 	mov.w	r6, #0
 8000712:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000716:	f09c 0f00 	teq	ip, #0
 800071a:	bf18      	it	ne
 800071c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000720:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000724:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000728:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800072c:	d204      	bcs.n	8000738 <__aeabi_dmul+0x80>
 800072e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000732:	416d      	adcs	r5, r5
 8000734:	eb46 0606 	adc.w	r6, r6, r6
 8000738:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800073c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000740:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000744:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000748:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800074c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000750:	bf88      	it	hi
 8000752:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000756:	d81e      	bhi.n	8000796 <__aeabi_dmul+0xde>
 8000758:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800075c:	bf08      	it	eq
 800075e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000762:	f150 0000 	adcs.w	r0, r0, #0
 8000766:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000770:	ea46 0101 	orr.w	r1, r6, r1
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000780:	bfc2      	ittt	gt
 8000782:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000786:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800078a:	bd70      	popgt	{r4, r5, r6, pc}
 800078c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000790:	f04f 0e00 	mov.w	lr, #0
 8000794:	3c01      	subs	r4, #1
 8000796:	f300 80ab 	bgt.w	80008f0 <__aeabi_dmul+0x238>
 800079a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800079e:	bfde      	ittt	le
 80007a0:	2000      	movle	r0, #0
 80007a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007a6:	bd70      	pople	{r4, r5, r6, pc}
 80007a8:	f1c4 0400 	rsb	r4, r4, #0
 80007ac:	3c20      	subs	r4, #32
 80007ae:	da35      	bge.n	800081c <__aeabi_dmul+0x164>
 80007b0:	340c      	adds	r4, #12
 80007b2:	dc1b      	bgt.n	80007ec <__aeabi_dmul+0x134>
 80007b4:	f104 0414 	add.w	r4, r4, #20
 80007b8:	f1c4 0520 	rsb	r5, r4, #32
 80007bc:	fa00 f305 	lsl.w	r3, r0, r5
 80007c0:	fa20 f004 	lsr.w	r0, r0, r4
 80007c4:	fa01 f205 	lsl.w	r2, r1, r5
 80007c8:	ea40 0002 	orr.w	r0, r0, r2
 80007cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d8:	fa21 f604 	lsr.w	r6, r1, r4
 80007dc:	eb42 0106 	adc.w	r1, r2, r6
 80007e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e4:	bf08      	it	eq
 80007e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
 80007ec:	f1c4 040c 	rsb	r4, r4, #12
 80007f0:	f1c4 0520 	rsb	r5, r4, #32
 80007f4:	fa00 f304 	lsl.w	r3, r0, r4
 80007f8:	fa20 f005 	lsr.w	r0, r0, r5
 80007fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000800:	ea40 0002 	orr.w	r0, r0, r2
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800080c:	f141 0100 	adc.w	r1, r1, #0
 8000810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000814:	bf08      	it	eq
 8000816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800081a:	bd70      	pop	{r4, r5, r6, pc}
 800081c:	f1c4 0520 	rsb	r5, r4, #32
 8000820:	fa00 f205 	lsl.w	r2, r0, r5
 8000824:	ea4e 0e02 	orr.w	lr, lr, r2
 8000828:	fa20 f304 	lsr.w	r3, r0, r4
 800082c:	fa01 f205 	lsl.w	r2, r1, r5
 8000830:	ea43 0302 	orr.w	r3, r3, r2
 8000834:	fa21 f004 	lsr.w	r0, r1, r4
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	fa21 f204 	lsr.w	r2, r1, r4
 8000840:	ea20 0002 	bic.w	r0, r0, r2
 8000844:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000848:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800084c:	bf08      	it	eq
 800084e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000852:	bd70      	pop	{r4, r5, r6, pc}
 8000854:	f094 0f00 	teq	r4, #0
 8000858:	d10f      	bne.n	800087a <__aeabi_dmul+0x1c2>
 800085a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800085e:	0040      	lsls	r0, r0, #1
 8000860:	eb41 0101 	adc.w	r1, r1, r1
 8000864:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000868:	bf08      	it	eq
 800086a:	3c01      	subeq	r4, #1
 800086c:	d0f7      	beq.n	800085e <__aeabi_dmul+0x1a6>
 800086e:	ea41 0106 	orr.w	r1, r1, r6
 8000872:	f095 0f00 	teq	r5, #0
 8000876:	bf18      	it	ne
 8000878:	4770      	bxne	lr
 800087a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800087e:	0052      	lsls	r2, r2, #1
 8000880:	eb43 0303 	adc.w	r3, r3, r3
 8000884:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000888:	bf08      	it	eq
 800088a:	3d01      	subeq	r5, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1c6>
 800088e:	ea43 0306 	orr.w	r3, r3, r6
 8000892:	4770      	bx	lr
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089c:	bf18      	it	ne
 800089e:	ea95 0f0c 	teqne	r5, ip
 80008a2:	d00c      	beq.n	80008be <__aeabi_dmul+0x206>
 80008a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a8:	bf18      	it	ne
 80008aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ae:	d1d1      	bne.n	8000854 <__aeabi_dmul+0x19c>
 80008b0:	ea81 0103 	eor.w	r1, r1, r3
 80008b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008b8:	f04f 0000 	mov.w	r0, #0
 80008bc:	bd70      	pop	{r4, r5, r6, pc}
 80008be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c2:	bf06      	itte	eq
 80008c4:	4610      	moveq	r0, r2
 80008c6:	4619      	moveq	r1, r3
 80008c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008cc:	d019      	beq.n	8000902 <__aeabi_dmul+0x24a>
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	d102      	bne.n	80008da <__aeabi_dmul+0x222>
 80008d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008d8:	d113      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	d105      	bne.n	80008ec <__aeabi_dmul+0x234>
 80008e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008e4:	bf1c      	itt	ne
 80008e6:	4610      	movne	r0, r2
 80008e8:	4619      	movne	r1, r3
 80008ea:	d10a      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008ec:	ea81 0103 	eor.w	r1, r1, r3
 80008f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008fc:	f04f 0000 	mov.w	r0, #0
 8000900:	bd70      	pop	{r4, r5, r6, pc}
 8000902:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000906:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800090a:	bd70      	pop	{r4, r5, r6, pc}

0800090c <__aeabi_ddiv>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000912:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000916:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800091a:	bf1d      	ittte	ne
 800091c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000920:	ea94 0f0c 	teqne	r4, ip
 8000924:	ea95 0f0c 	teqne	r5, ip
 8000928:	f000 f8a7 	bleq	8000a7a <__aeabi_ddiv+0x16e>
 800092c:	eba4 0405 	sub.w	r4, r4, r5
 8000930:	ea81 0e03 	eor.w	lr, r1, r3
 8000934:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000938:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800093c:	f000 8088 	beq.w	8000a50 <__aeabi_ddiv+0x144>
 8000940:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000944:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000948:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800094c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000950:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000954:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000958:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800095c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000960:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000964:	429d      	cmp	r5, r3
 8000966:	bf08      	it	eq
 8000968:	4296      	cmpeq	r6, r2
 800096a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800096e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000972:	d202      	bcs.n	800097a <__aeabi_ddiv+0x6e>
 8000974:	085b      	lsrs	r3, r3, #1
 8000976:	ea4f 0232 	mov.w	r2, r2, rrx
 800097a:	1ab6      	subs	r6, r6, r2
 800097c:	eb65 0503 	sbc.w	r5, r5, r3
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800098a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800098e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000992:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000996:	bf22      	ittt	cs
 8000998:	1ab6      	subcs	r6, r6, r2
 800099a:	4675      	movcs	r5, lr
 800099c:	ea40 000c 	orrcs.w	r0, r0, ip
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ae:	bf22      	ittt	cs
 80009b0:	1ab6      	subcs	r6, r6, r2
 80009b2:	4675      	movcs	r5, lr
 80009b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b8:	085b      	lsrs	r3, r3, #1
 80009ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80009be:	ebb6 0e02 	subs.w	lr, r6, r2
 80009c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009c6:	bf22      	ittt	cs
 80009c8:	1ab6      	subcs	r6, r6, r2
 80009ca:	4675      	movcs	r5, lr
 80009cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009de:	bf22      	ittt	cs
 80009e0:	1ab6      	subcs	r6, r6, r2
 80009e2:	4675      	movcs	r5, lr
 80009e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009ec:	d018      	beq.n	8000a20 <__aeabi_ddiv+0x114>
 80009ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a06:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a0a:	d1c0      	bne.n	800098e <__aeabi_ddiv+0x82>
 8000a0c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a10:	d10b      	bne.n	8000a2a <__aeabi_ddiv+0x11e>
 8000a12:	ea41 0100 	orr.w	r1, r1, r0
 8000a16:	f04f 0000 	mov.w	r0, #0
 8000a1a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a1e:	e7b6      	b.n	800098e <__aeabi_ddiv+0x82>
 8000a20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a24:	bf04      	itt	eq
 8000a26:	4301      	orreq	r1, r0
 8000a28:	2000      	moveq	r0, #0
 8000a2a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a2e:	bf88      	it	hi
 8000a30:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a34:	f63f aeaf 	bhi.w	8000796 <__aeabi_dmul+0xde>
 8000a38:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a3c:	bf04      	itt	eq
 8000a3e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a42:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a46:	f150 0000 	adcs.w	r0, r0, #0
 8000a4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a4e:	bd70      	pop	{r4, r5, r6, pc}
 8000a50:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a54:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a58:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a5c:	bfc2      	ittt	gt
 8000a5e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a66:	bd70      	popgt	{r4, r5, r6, pc}
 8000a68:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6c:	f04f 0e00 	mov.w	lr, #0
 8000a70:	3c01      	subs	r4, #1
 8000a72:	e690      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a74:	ea45 0e06 	orr.w	lr, r5, r6
 8000a78:	e68d      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a7a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a7e:	ea94 0f0c 	teq	r4, ip
 8000a82:	bf08      	it	eq
 8000a84:	ea95 0f0c 	teqeq	r5, ip
 8000a88:	f43f af3b 	beq.w	8000902 <__aeabi_dmul+0x24a>
 8000a8c:	ea94 0f0c 	teq	r4, ip
 8000a90:	d10a      	bne.n	8000aa8 <__aeabi_ddiv+0x19c>
 8000a92:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a96:	f47f af34 	bne.w	8000902 <__aeabi_dmul+0x24a>
 8000a9a:	ea95 0f0c 	teq	r5, ip
 8000a9e:	f47f af25 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	e72c      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000aa8:	ea95 0f0c 	teq	r5, ip
 8000aac:	d106      	bne.n	8000abc <__aeabi_ddiv+0x1b0>
 8000aae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ab2:	f43f aefd 	beq.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ab6:	4610      	mov	r0, r2
 8000ab8:	4619      	mov	r1, r3
 8000aba:	e722      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000abc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ac0:	bf18      	it	ne
 8000ac2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ac6:	f47f aec5 	bne.w	8000854 <__aeabi_dmul+0x19c>
 8000aca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ace:	f47f af0d 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000ad2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ad6:	f47f aeeb 	bne.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ada:	e712      	b.n	8000902 <__aeabi_dmul+0x24a>

08000adc <__gedf2>:
 8000adc:	f04f 3cff 	mov.w	ip, #4294967295
 8000ae0:	e006      	b.n	8000af0 <__cmpdf2+0x4>
 8000ae2:	bf00      	nop

08000ae4 <__ledf2>:
 8000ae4:	f04f 0c01 	mov.w	ip, #1
 8000ae8:	e002      	b.n	8000af0 <__cmpdf2+0x4>
 8000aea:	bf00      	nop

08000aec <__cmpdf2>:
 8000aec:	f04f 0c01 	mov.w	ip, #1
 8000af0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b06:	d01b      	beq.n	8000b40 <__cmpdf2+0x54>
 8000b08:	b001      	add	sp, #4
 8000b0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b0e:	bf0c      	ite	eq
 8000b10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b14:	ea91 0f03 	teqne	r1, r3
 8000b18:	bf02      	ittt	eq
 8000b1a:	ea90 0f02 	teqeq	r0, r2
 8000b1e:	2000      	moveq	r0, #0
 8000b20:	4770      	bxeq	lr
 8000b22:	f110 0f00 	cmn.w	r0, #0
 8000b26:	ea91 0f03 	teq	r1, r3
 8000b2a:	bf58      	it	pl
 8000b2c:	4299      	cmppl	r1, r3
 8000b2e:	bf08      	it	eq
 8000b30:	4290      	cmpeq	r0, r2
 8000b32:	bf2c      	ite	cs
 8000b34:	17d8      	asrcs	r0, r3, #31
 8000b36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b3a:	f040 0001 	orr.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__cmpdf2+0x64>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d107      	bne.n	8000b60 <__cmpdf2+0x74>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d1d6      	bne.n	8000b08 <__cmpdf2+0x1c>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d0d3      	beq.n	8000b08 <__cmpdf2+0x1c>
 8000b60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_cdrcmple>:
 8000b68:	4684      	mov	ip, r0
 8000b6a:	4610      	mov	r0, r2
 8000b6c:	4662      	mov	r2, ip
 8000b6e:	468c      	mov	ip, r1
 8000b70:	4619      	mov	r1, r3
 8000b72:	4663      	mov	r3, ip
 8000b74:	e000      	b.n	8000b78 <__aeabi_cdcmpeq>
 8000b76:	bf00      	nop

08000b78 <__aeabi_cdcmpeq>:
 8000b78:	b501      	push	{r0, lr}
 8000b7a:	f7ff ffb7 	bl	8000aec <__cmpdf2>
 8000b7e:	2800      	cmp	r0, #0
 8000b80:	bf48      	it	mi
 8000b82:	f110 0f00 	cmnmi.w	r0, #0
 8000b86:	bd01      	pop	{r0, pc}

08000b88 <__aeabi_dcmpeq>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff fff4 	bl	8000b78 <__aeabi_cdcmpeq>
 8000b90:	bf0c      	ite	eq
 8000b92:	2001      	moveq	r0, #1
 8000b94:	2000      	movne	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmplt>:
 8000b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba0:	f7ff ffea 	bl	8000b78 <__aeabi_cdcmpeq>
 8000ba4:	bf34      	ite	cc
 8000ba6:	2001      	movcc	r0, #1
 8000ba8:	2000      	movcs	r0, #0
 8000baa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bae:	bf00      	nop

08000bb0 <__aeabi_dcmple>:
 8000bb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb4:	f7ff ffe0 	bl	8000b78 <__aeabi_cdcmpeq>
 8000bb8:	bf94      	ite	ls
 8000bba:	2001      	movls	r0, #1
 8000bbc:	2000      	movhi	r0, #0
 8000bbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_dcmpge>:
 8000bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc8:	f7ff ffce 	bl	8000b68 <__aeabi_cdrcmple>
 8000bcc:	bf94      	ite	ls
 8000bce:	2001      	movls	r0, #1
 8000bd0:	2000      	movhi	r0, #0
 8000bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_dcmpgt>:
 8000bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bdc:	f7ff ffc4 	bl	8000b68 <__aeabi_cdrcmple>
 8000be0:	bf34      	ite	cc
 8000be2:	2001      	movcc	r0, #1
 8000be4:	2000      	movcs	r0, #0
 8000be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bea:	bf00      	nop

08000bec <__aeabi_dcmpun>:
 8000bec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000bf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bf4:	d102      	bne.n	8000bfc <__aeabi_dcmpun+0x10>
 8000bf6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bfa:	d10a      	bne.n	8000c12 <__aeabi_dcmpun+0x26>
 8000bfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c04:	d102      	bne.n	8000c0c <__aeabi_dcmpun+0x20>
 8000c06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_dcmpun+0x26>
 8000c0c:	f04f 0000 	mov.w	r0, #0
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0001 	mov.w	r0, #1
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2iz>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c20:	d215      	bcs.n	8000c4e <__aeabi_d2iz+0x36>
 8000c22:	d511      	bpl.n	8000c48 <__aeabi_d2iz+0x30>
 8000c24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d912      	bls.n	8000c54 <__aeabi_d2iz+0x3c>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c42:	bf18      	it	ne
 8000c44:	4240      	negne	r0, r0
 8000c46:	4770      	bx	lr
 8000c48:	f04f 0000 	mov.w	r0, #0
 8000c4c:	4770      	bx	lr
 8000c4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c52:	d105      	bne.n	8000c60 <__aeabi_d2iz+0x48>
 8000c54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	bf08      	it	eq
 8000c5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c5e:	4770      	bx	lr
 8000c60:	f04f 0000 	mov.w	r0, #0
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_d2uiz>:
 8000c68:	004a      	lsls	r2, r1, #1
 8000c6a:	d211      	bcs.n	8000c90 <__aeabi_d2uiz+0x28>
 8000c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c70:	d211      	bcs.n	8000c96 <__aeabi_d2uiz+0x2e>
 8000c72:	d50d      	bpl.n	8000c90 <__aeabi_d2uiz+0x28>
 8000c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c7c:	d40e      	bmi.n	8000c9c <__aeabi_d2uiz+0x34>
 8000c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c8e:	4770      	bx	lr
 8000c90:	f04f 0000 	mov.w	r0, #0
 8000c94:	4770      	bx	lr
 8000c96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c9a:	d102      	bne.n	8000ca2 <__aeabi_d2uiz+0x3a>
 8000c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ca0:	4770      	bx	lr
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_d2f>:
 8000ca8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000cb0:	bf24      	itt	cs
 8000cb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000cb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000cba:	d90d      	bls.n	8000cd8 <__aeabi_d2f+0x30>
 8000cbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000cc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000cc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000cc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ccc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cd0:	bf08      	it	eq
 8000cd2:	f020 0001 	biceq.w	r0, r0, #1
 8000cd6:	4770      	bx	lr
 8000cd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000cdc:	d121      	bne.n	8000d22 <__aeabi_d2f+0x7a>
 8000cde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ce2:	bfbc      	itt	lt
 8000ce4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ce8:	4770      	bxlt	lr
 8000cea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000cee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cf2:	f1c2 0218 	rsb	r2, r2, #24
 8000cf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000d02:	bf18      	it	ne
 8000d04:	f040 0001 	orrne.w	r0, r0, #1
 8000d08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d14:	ea40 000c 	orr.w	r0, r0, ip
 8000d18:	fa23 f302 	lsr.w	r3, r3, r2
 8000d1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d20:	e7cc      	b.n	8000cbc <__aeabi_d2f+0x14>
 8000d22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d26:	d107      	bne.n	8000d38 <__aeabi_d2f+0x90>
 8000d28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d2c:	bf1e      	ittt	ne
 8000d2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d36:	4770      	bxne	lr
 8000d38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop

08000d48 <__aeabi_uldivmod>:
 8000d48:	b953      	cbnz	r3, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4a:	b94a      	cbnz	r2, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bf08      	it	eq
 8000d50:	2800      	cmpeq	r0, #0
 8000d52:	bf1c      	itt	ne
 8000d54:	f04f 31ff 	movne.w	r1, #4294967295
 8000d58:	f04f 30ff 	movne.w	r0, #4294967295
 8000d5c:	f000 b9a4 	b.w	80010a8 <__aeabi_idiv0>
 8000d60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d68:	f000 f83c 	bl	8000de4 <__udivmoddi4>
 8000d6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d74:	b004      	add	sp, #16
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_d2lz>:
 8000d78:	b538      	push	{r3, r4, r5, lr}
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	4604      	mov	r4, r0
 8000d80:	460d      	mov	r5, r1
 8000d82:	f7ff ff0b 	bl	8000b9c <__aeabi_dcmplt>
 8000d86:	b928      	cbnz	r0, 8000d94 <__aeabi_d2lz+0x1c>
 8000d88:	4620      	mov	r0, r4
 8000d8a:	4629      	mov	r1, r5
 8000d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d90:	f000 b80a 	b.w	8000da8 <__aeabi_d2ulz>
 8000d94:	4620      	mov	r0, r4
 8000d96:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d9a:	f000 f805 	bl	8000da8 <__aeabi_d2ulz>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	bd38      	pop	{r3, r4, r5, pc}
 8000da6:	bf00      	nop

08000da8 <__aeabi_d2ulz>:
 8000da8:	b5d0      	push	{r4, r6, r7, lr}
 8000daa:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <__aeabi_d2ulz+0x34>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	4606      	mov	r6, r0
 8000db0:	460f      	mov	r7, r1
 8000db2:	f7ff fc81 	bl	80006b8 <__aeabi_dmul>
 8000db6:	f7ff ff57 	bl	8000c68 <__aeabi_d2uiz>
 8000dba:	4604      	mov	r4, r0
 8000dbc:	f7ff fc02 	bl	80005c4 <__aeabi_ui2d>
 8000dc0:	4b07      	ldr	r3, [pc, #28]	; (8000de0 <__aeabi_d2ulz+0x38>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f7ff fc78 	bl	80006b8 <__aeabi_dmul>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	460b      	mov	r3, r1
 8000dcc:	4630      	mov	r0, r6
 8000dce:	4639      	mov	r1, r7
 8000dd0:	f7ff faba 	bl	8000348 <__aeabi_dsub>
 8000dd4:	f7ff ff48 	bl	8000c68 <__aeabi_d2uiz>
 8000dd8:	4621      	mov	r1, r4
 8000dda:	bdd0      	pop	{r4, r6, r7, pc}
 8000ddc:	3df00000 	.word	0x3df00000
 8000de0:	41f00000 	.word	0x41f00000

08000de4 <__udivmoddi4>:
 8000de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000de8:	9d08      	ldr	r5, [sp, #32]
 8000dea:	4604      	mov	r4, r0
 8000dec:	468c      	mov	ip, r1
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f040 8083 	bne.w	8000efa <__udivmoddi4+0x116>
 8000df4:	428a      	cmp	r2, r1
 8000df6:	4617      	mov	r7, r2
 8000df8:	d947      	bls.n	8000e8a <__udivmoddi4+0xa6>
 8000dfa:	fab2 f282 	clz	r2, r2
 8000dfe:	b142      	cbz	r2, 8000e12 <__udivmoddi4+0x2e>
 8000e00:	f1c2 0020 	rsb	r0, r2, #32
 8000e04:	fa24 f000 	lsr.w	r0, r4, r0
 8000e08:	4091      	lsls	r1, r2
 8000e0a:	4097      	lsls	r7, r2
 8000e0c:	ea40 0c01 	orr.w	ip, r0, r1
 8000e10:	4094      	lsls	r4, r2
 8000e12:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e16:	0c23      	lsrs	r3, r4, #16
 8000e18:	fbbc f6f8 	udiv	r6, ip, r8
 8000e1c:	fa1f fe87 	uxth.w	lr, r7
 8000e20:	fb08 c116 	mls	r1, r8, r6, ip
 8000e24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e28:	fb06 f10e 	mul.w	r1, r6, lr
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d909      	bls.n	8000e44 <__udivmoddi4+0x60>
 8000e30:	18fb      	adds	r3, r7, r3
 8000e32:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e36:	f080 8119 	bcs.w	800106c <__udivmoddi4+0x288>
 8000e3a:	4299      	cmp	r1, r3
 8000e3c:	f240 8116 	bls.w	800106c <__udivmoddi4+0x288>
 8000e40:	3e02      	subs	r6, #2
 8000e42:	443b      	add	r3, r7
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b2a4      	uxth	r4, r4
 8000e48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e4c:	fb08 3310 	mls	r3, r8, r0, r3
 8000e50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e54:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e58:	45a6      	cmp	lr, r4
 8000e5a:	d909      	bls.n	8000e70 <__udivmoddi4+0x8c>
 8000e5c:	193c      	adds	r4, r7, r4
 8000e5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e62:	f080 8105 	bcs.w	8001070 <__udivmoddi4+0x28c>
 8000e66:	45a6      	cmp	lr, r4
 8000e68:	f240 8102 	bls.w	8001070 <__udivmoddi4+0x28c>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	443c      	add	r4, r7
 8000e70:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e74:	eba4 040e 	sub.w	r4, r4, lr
 8000e78:	2600      	movs	r6, #0
 8000e7a:	b11d      	cbz	r5, 8000e84 <__udivmoddi4+0xa0>
 8000e7c:	40d4      	lsrs	r4, r2
 8000e7e:	2300      	movs	r3, #0
 8000e80:	e9c5 4300 	strd	r4, r3, [r5]
 8000e84:	4631      	mov	r1, r6
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	b902      	cbnz	r2, 8000e8e <__udivmoddi4+0xaa>
 8000e8c:	deff      	udf	#255	; 0xff
 8000e8e:	fab2 f282 	clz	r2, r2
 8000e92:	2a00      	cmp	r2, #0
 8000e94:	d150      	bne.n	8000f38 <__udivmoddi4+0x154>
 8000e96:	1bcb      	subs	r3, r1, r7
 8000e98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9c:	fa1f f887 	uxth.w	r8, r7
 8000ea0:	2601      	movs	r6, #1
 8000ea2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000ea6:	0c21      	lsrs	r1, r4, #16
 8000ea8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000eac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb0:	fb08 f30c 	mul.w	r3, r8, ip
 8000eb4:	428b      	cmp	r3, r1
 8000eb6:	d907      	bls.n	8000ec8 <__udivmoddi4+0xe4>
 8000eb8:	1879      	adds	r1, r7, r1
 8000eba:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ebe:	d202      	bcs.n	8000ec6 <__udivmoddi4+0xe2>
 8000ec0:	428b      	cmp	r3, r1
 8000ec2:	f200 80e9 	bhi.w	8001098 <__udivmoddi4+0x2b4>
 8000ec6:	4684      	mov	ip, r0
 8000ec8:	1ac9      	subs	r1, r1, r3
 8000eca:	b2a3      	uxth	r3, r4
 8000ecc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ed0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ed4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ed8:	fb08 f800 	mul.w	r8, r8, r0
 8000edc:	45a0      	cmp	r8, r4
 8000ede:	d907      	bls.n	8000ef0 <__udivmoddi4+0x10c>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ee6:	d202      	bcs.n	8000eee <__udivmoddi4+0x10a>
 8000ee8:	45a0      	cmp	r8, r4
 8000eea:	f200 80d9 	bhi.w	80010a0 <__udivmoddi4+0x2bc>
 8000eee:	4618      	mov	r0, r3
 8000ef0:	eba4 0408 	sub.w	r4, r4, r8
 8000ef4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ef8:	e7bf      	b.n	8000e7a <__udivmoddi4+0x96>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d909      	bls.n	8000f12 <__udivmoddi4+0x12e>
 8000efe:	2d00      	cmp	r5, #0
 8000f00:	f000 80b1 	beq.w	8001066 <__udivmoddi4+0x282>
 8000f04:	2600      	movs	r6, #0
 8000f06:	e9c5 0100 	strd	r0, r1, [r5]
 8000f0a:	4630      	mov	r0, r6
 8000f0c:	4631      	mov	r1, r6
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	fab3 f683 	clz	r6, r3
 8000f16:	2e00      	cmp	r6, #0
 8000f18:	d14a      	bne.n	8000fb0 <__udivmoddi4+0x1cc>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d302      	bcc.n	8000f24 <__udivmoddi4+0x140>
 8000f1e:	4282      	cmp	r2, r0
 8000f20:	f200 80b8 	bhi.w	8001094 <__udivmoddi4+0x2b0>
 8000f24:	1a84      	subs	r4, r0, r2
 8000f26:	eb61 0103 	sbc.w	r1, r1, r3
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	468c      	mov	ip, r1
 8000f2e:	2d00      	cmp	r5, #0
 8000f30:	d0a8      	beq.n	8000e84 <__udivmoddi4+0xa0>
 8000f32:	e9c5 4c00 	strd	r4, ip, [r5]
 8000f36:	e7a5      	b.n	8000e84 <__udivmoddi4+0xa0>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f603 	lsr.w	r6, r0, r3
 8000f40:	4097      	lsls	r7, r2
 8000f42:	fa01 f002 	lsl.w	r0, r1, r2
 8000f46:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f4a:	40d9      	lsrs	r1, r3
 8000f4c:	4330      	orrs	r0, r6
 8000f4e:	0c03      	lsrs	r3, r0, #16
 8000f50:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f54:	fa1f f887 	uxth.w	r8, r7
 8000f58:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f5c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f60:	fb06 f108 	mul.w	r1, r6, r8
 8000f64:	4299      	cmp	r1, r3
 8000f66:	fa04 f402 	lsl.w	r4, r4, r2
 8000f6a:	d909      	bls.n	8000f80 <__udivmoddi4+0x19c>
 8000f6c:	18fb      	adds	r3, r7, r3
 8000f6e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f72:	f080 808d 	bcs.w	8001090 <__udivmoddi4+0x2ac>
 8000f76:	4299      	cmp	r1, r3
 8000f78:	f240 808a 	bls.w	8001090 <__udivmoddi4+0x2ac>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	443b      	add	r3, r7
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b281      	uxth	r1, r0
 8000f84:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f88:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f8c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f90:	fb00 f308 	mul.w	r3, r0, r8
 8000f94:	428b      	cmp	r3, r1
 8000f96:	d907      	bls.n	8000fa8 <__udivmoddi4+0x1c4>
 8000f98:	1879      	adds	r1, r7, r1
 8000f9a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f9e:	d273      	bcs.n	8001088 <__udivmoddi4+0x2a4>
 8000fa0:	428b      	cmp	r3, r1
 8000fa2:	d971      	bls.n	8001088 <__udivmoddi4+0x2a4>
 8000fa4:	3802      	subs	r0, #2
 8000fa6:	4439      	add	r1, r7
 8000fa8:	1acb      	subs	r3, r1, r3
 8000faa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000fae:	e778      	b.n	8000ea2 <__udivmoddi4+0xbe>
 8000fb0:	f1c6 0c20 	rsb	ip, r6, #32
 8000fb4:	fa03 f406 	lsl.w	r4, r3, r6
 8000fb8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000fbc:	431c      	orrs	r4, r3
 8000fbe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000fc2:	fa01 f306 	lsl.w	r3, r1, r6
 8000fc6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000fca:	fa21 f10c 	lsr.w	r1, r1, ip
 8000fce:	431f      	orrs	r7, r3
 8000fd0:	0c3b      	lsrs	r3, r7, #16
 8000fd2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd6:	fa1f f884 	uxth.w	r8, r4
 8000fda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fde:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000fe2:	fb09 fa08 	mul.w	sl, r9, r8
 8000fe6:	458a      	cmp	sl, r1
 8000fe8:	fa02 f206 	lsl.w	r2, r2, r6
 8000fec:	fa00 f306 	lsl.w	r3, r0, r6
 8000ff0:	d908      	bls.n	8001004 <__udivmoddi4+0x220>
 8000ff2:	1861      	adds	r1, r4, r1
 8000ff4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ff8:	d248      	bcs.n	800108c <__udivmoddi4+0x2a8>
 8000ffa:	458a      	cmp	sl, r1
 8000ffc:	d946      	bls.n	800108c <__udivmoddi4+0x2a8>
 8000ffe:	f1a9 0902 	sub.w	r9, r9, #2
 8001002:	4421      	add	r1, r4
 8001004:	eba1 010a 	sub.w	r1, r1, sl
 8001008:	b2bf      	uxth	r7, r7
 800100a:	fbb1 f0fe 	udiv	r0, r1, lr
 800100e:	fb0e 1110 	mls	r1, lr, r0, r1
 8001012:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8001016:	fb00 f808 	mul.w	r8, r0, r8
 800101a:	45b8      	cmp	r8, r7
 800101c:	d907      	bls.n	800102e <__udivmoddi4+0x24a>
 800101e:	19e7      	adds	r7, r4, r7
 8001020:	f100 31ff 	add.w	r1, r0, #4294967295
 8001024:	d22e      	bcs.n	8001084 <__udivmoddi4+0x2a0>
 8001026:	45b8      	cmp	r8, r7
 8001028:	d92c      	bls.n	8001084 <__udivmoddi4+0x2a0>
 800102a:	3802      	subs	r0, #2
 800102c:	4427      	add	r7, r4
 800102e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001032:	eba7 0708 	sub.w	r7, r7, r8
 8001036:	fba0 8902 	umull	r8, r9, r0, r2
 800103a:	454f      	cmp	r7, r9
 800103c:	46c6      	mov	lr, r8
 800103e:	4649      	mov	r1, r9
 8001040:	d31a      	bcc.n	8001078 <__udivmoddi4+0x294>
 8001042:	d017      	beq.n	8001074 <__udivmoddi4+0x290>
 8001044:	b15d      	cbz	r5, 800105e <__udivmoddi4+0x27a>
 8001046:	ebb3 020e 	subs.w	r2, r3, lr
 800104a:	eb67 0701 	sbc.w	r7, r7, r1
 800104e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001052:	40f2      	lsrs	r2, r6
 8001054:	ea4c 0202 	orr.w	r2, ip, r2
 8001058:	40f7      	lsrs	r7, r6
 800105a:	e9c5 2700 	strd	r2, r7, [r5]
 800105e:	2600      	movs	r6, #0
 8001060:	4631      	mov	r1, r6
 8001062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001066:	462e      	mov	r6, r5
 8001068:	4628      	mov	r0, r5
 800106a:	e70b      	b.n	8000e84 <__udivmoddi4+0xa0>
 800106c:	4606      	mov	r6, r0
 800106e:	e6e9      	b.n	8000e44 <__udivmoddi4+0x60>
 8001070:	4618      	mov	r0, r3
 8001072:	e6fd      	b.n	8000e70 <__udivmoddi4+0x8c>
 8001074:	4543      	cmp	r3, r8
 8001076:	d2e5      	bcs.n	8001044 <__udivmoddi4+0x260>
 8001078:	ebb8 0e02 	subs.w	lr, r8, r2
 800107c:	eb69 0104 	sbc.w	r1, r9, r4
 8001080:	3801      	subs	r0, #1
 8001082:	e7df      	b.n	8001044 <__udivmoddi4+0x260>
 8001084:	4608      	mov	r0, r1
 8001086:	e7d2      	b.n	800102e <__udivmoddi4+0x24a>
 8001088:	4660      	mov	r0, ip
 800108a:	e78d      	b.n	8000fa8 <__udivmoddi4+0x1c4>
 800108c:	4681      	mov	r9, r0
 800108e:	e7b9      	b.n	8001004 <__udivmoddi4+0x220>
 8001090:	4666      	mov	r6, ip
 8001092:	e775      	b.n	8000f80 <__udivmoddi4+0x19c>
 8001094:	4630      	mov	r0, r6
 8001096:	e74a      	b.n	8000f2e <__udivmoddi4+0x14a>
 8001098:	f1ac 0c02 	sub.w	ip, ip, #2
 800109c:	4439      	add	r1, r7
 800109e:	e713      	b.n	8000ec8 <__udivmoddi4+0xe4>
 80010a0:	3802      	subs	r0, #2
 80010a2:	443c      	add	r4, r7
 80010a4:	e724      	b.n	8000ef0 <__udivmoddi4+0x10c>
 80010a6:	bf00      	nop

080010a8 <__aeabi_idiv0>:
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	0000      	movs	r0, r0
	...

080010b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

	CPID.Kp = 120; 			/* Proportional -- */
 80010b6:	4b9c      	ldr	r3, [pc, #624]	; (8001328 <main+0x278>)
 80010b8:	4a9c      	ldr	r2, [pc, #624]	; (800132c <main+0x27c>)
 80010ba:	619a      	str	r2, [r3, #24]
	CPID.Ki = 0;         	/* Integral         --*/
 80010bc:	4b9a      	ldr	r3, [pc, #616]	; (8001328 <main+0x278>)
 80010be:	f04f 0200 	mov.w	r2, #0
 80010c2:	61da      	str	r2, [r3, #28]
	CPID.Kd = 0; 			/* Derivative     --*/
 80010c4:	4b98      	ldr	r3, [pc, #608]	; (8001328 <main+0x278>)
 80010c6:	f04f 0200 	mov.w	r2, #0
 80010ca:	621a      	str	r2, [r3, #32]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010cc:	f001 ffaa 	bl	8003024 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d0:	f000 f97e 	bl	80013d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d4:	f000 fc32 	bl	800193c <MX_GPIO_Init>
  MX_DMA_Init();
 80010d8:	f000 fc00 	bl	80018dc <MX_DMA_Init>
  MX_TIM3_Init();
 80010dc:	f000 fad2 	bl	8001684 <MX_TIM3_Init>
  MX_ADC1_Init();
 80010e0:	f000 f9e0 	bl	80014a4 <MX_ADC1_Init>
  MX_ADC2_Init();
 80010e4:	f000 fa30 	bl	8001548 <MX_ADC2_Init>
  MX_USART2_UART_Init();
 80010e8:	f000 fbce 	bl	8001888 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80010ec:	f000 fa7e 	bl	80015ec <MX_TIM2_Init>
  MX_TIM5_Init();
 80010f0:	f000 fb3e 	bl	8001770 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80010f4:	488e      	ldr	r0, [pc, #568]	; (8001330 <main+0x280>)
 80010f6:	f004 f92d 	bl	8005354 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 80010fa:	2100      	movs	r1, #0
 80010fc:	488d      	ldr	r0, [pc, #564]	; (8001334 <main+0x284>)
 80010fe:	f004 f9f3 	bl	80054e8 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_IC_Start_DMA(&htim5, TIM_CHANNEL_1, &Freq, 1);
 8001102:	2301      	movs	r3, #1
 8001104:	4a8c      	ldr	r2, [pc, #560]	; (8001338 <main+0x288>)
 8001106:	2100      	movs	r1, #0
 8001108:	488c      	ldr	r0, [pc, #560]	; (800133c <main+0x28c>)
 800110a:	f004 fb55 	bl	80057b8 <HAL_TIM_IC_Start_DMA>



  //HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&Current_12, ADCTIMES);

  arm_rfft_fast_init_f32(&FFT, 1024);
 800110e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001112:	488b      	ldr	r0, [pc, #556]	; (8001340 <main+0x290>)
 8001114:	f006 fcaa 	bl	8007a6c <arm_rfft_fast_init_f32>
  arm_fir_init_f32(&FIR, FIR_Len, fir_params, FIR_State, BLOCK_SIZE);
 8001118:	2380      	movs	r3, #128	; 0x80
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	4b89      	ldr	r3, [pc, #548]	; (8001344 <main+0x294>)
 800111e:	4a8a      	ldr	r2, [pc, #552]	; (8001348 <main+0x298>)
 8001120:	211b      	movs	r1, #27
 8001122:	488a      	ldr	r0, [pc, #552]	; (800134c <main+0x29c>)
 8001124:	f007 f990 	bl	8008448 <arm_fir_init_f32>
  arm_pid_init_f32(&CPID, 1);
 8001128:	2101      	movs	r1, #1
 800112a:	487f      	ldr	r0, [pc, #508]	; (8001328 <main+0x278>)
 800112c:	f006 fc82 	bl	8007a34 <arm_pid_init_f32>

  LCD_init();
 8001130:	f001 fe98 	bl	8002e64 <LCD_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	if( (HAL_GetTick()-MainTick)>300)
 8001134:	f001 ffdc 	bl	80030f0 <HAL_GetTick>
 8001138:	4602      	mov	r2, r0
 800113a:	4b85      	ldr	r3, [pc, #532]	; (8001350 <main+0x2a0>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001144:	d9f6      	bls.n	8001134 <main+0x84>
	{
		if(frame==0)
 8001146:	4b83      	ldr	r3, [pc, #524]	; (8001354 <main+0x2a4>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d17e      	bne.n	800124c <main+0x19c>
		{
			Zmo[0]=VoltageReal/CurrentReal;
 800114e:	4b82      	ldr	r3, [pc, #520]	; (8001358 <main+0x2a8>)
 8001150:	edd3 6a00 	vldr	s13, [r3]
 8001154:	4b81      	ldr	r3, [pc, #516]	; (800135c <main+0x2ac>)
 8001156:	ed93 7a00 	vldr	s14, [r3]
 800115a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800115e:	4b80      	ldr	r3, [pc, #512]	; (8001360 <main+0x2b0>)
 8001160:	edc3 7a00 	vstr	s15, [r3]
			Zmo[1]=PHD[10];
 8001164:	4b7f      	ldr	r3, [pc, #508]	; (8001364 <main+0x2b4>)
 8001166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001168:	4a7d      	ldr	r2, [pc, #500]	; (8001360 <main+0x2b0>)
 800116a:	6053      	str	r3, [r2, #4]
			arm_cmplx_mag_f32(Zmo,&Zmo[3],1);
 800116c:	2201      	movs	r2, #1
 800116e:	497e      	ldr	r1, [pc, #504]	; (8001368 <main+0x2b8>)
 8001170:	487b      	ldr	r0, [pc, #492]	; (8001360 <main+0x2b0>)
 8001172:	f007 fbdf 	bl	8008934 <arm_cmplx_mag_f32>

			sprintf(show0,"Vrms:%.4f   ",VoltageReal);
 8001176:	4b78      	ldr	r3, [pc, #480]	; (8001358 <main+0x2a8>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff fa44 	bl	8000608 <__aeabi_f2d>
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
 8001184:	4979      	ldr	r1, [pc, #484]	; (800136c <main+0x2bc>)
 8001186:	487a      	ldr	r0, [pc, #488]	; (8001370 <main+0x2c0>)
 8001188:	f008 feda 	bl	8009f40 <siprintf>
			sprintf(show1,"Crms:%.4f   ",CurrentReal);
 800118c:	4b73      	ldr	r3, [pc, #460]	; (800135c <main+0x2ac>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff fa39 	bl	8000608 <__aeabi_f2d>
 8001196:	4602      	mov	r2, r0
 8001198:	460b      	mov	r3, r1
 800119a:	4976      	ldr	r1, [pc, #472]	; (8001374 <main+0x2c4>)
 800119c:	4876      	ldr	r0, [pc, #472]	; (8001378 <main+0x2c8>)
 800119e:	f008 fecf 	bl	8009f40 <siprintf>
			sprintf(show2,"Z-R:%.4f    ",Zmo[0]);
 80011a2:	4b6f      	ldr	r3, [pc, #444]	; (8001360 <main+0x2b0>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff fa2e 	bl	8000608 <__aeabi_f2d>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4972      	ldr	r1, [pc, #456]	; (800137c <main+0x2cc>)
 80011b2:	4873      	ldr	r0, [pc, #460]	; (8001380 <main+0x2d0>)
 80011b4:	f008 fec4 	bl	8009f40 <siprintf>
			sprintf(show3,"Z-X:%.4f    ",Zmo[1]);
 80011b8:	4b69      	ldr	r3, [pc, #420]	; (8001360 <main+0x2b0>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fa23 	bl	8000608 <__aeabi_f2d>
 80011c2:	4602      	mov	r2, r0
 80011c4:	460b      	mov	r3, r1
 80011c6:	496f      	ldr	r1, [pc, #444]	; (8001384 <main+0x2d4>)
 80011c8:	486f      	ldr	r0, [pc, #444]	; (8001388 <main+0x2d8>)
 80011ca:	f008 feb9 	bl	8009f40 <siprintf>
			sprintf(show4,"[Z]:%.4f    ",Zmo[3]);
 80011ce:	4b64      	ldr	r3, [pc, #400]	; (8001360 <main+0x2b0>)
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff fa18 	bl	8000608 <__aeabi_f2d>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	496b      	ldr	r1, [pc, #428]	; (800138c <main+0x2dc>)
 80011de:	486c      	ldr	r0, [pc, #432]	; (8001390 <main+0x2e0>)
 80011e0:	f008 feae 	bl	8009f40 <siprintf>
			sprintf(show5,"ARG:%.2f    ",Zmo[1]*180/PI);
 80011e4:	4b5e      	ldr	r3, [pc, #376]	; (8001360 <main+0x2b0>)
 80011e6:	edd3 7a01 	vldr	s15, [r3, #4]
 80011ea:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8001394 <main+0x2e4>
 80011ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011f2:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001398 <main+0x2e8>
 80011f6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011fa:	ee16 0a90 	vmov	r0, s13
 80011fe:	f7ff fa03 	bl	8000608 <__aeabi_f2d>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4965      	ldr	r1, [pc, #404]	; (800139c <main+0x2ec>)
 8001208:	4865      	ldr	r0, [pc, #404]	; (80013a0 <main+0x2f0>)
 800120a:	f008 fe99 	bl	8009f40 <siprintf>

			LCD_write_String(0,0,show0);
 800120e:	4a58      	ldr	r2, [pc, #352]	; (8001370 <main+0x2c0>)
 8001210:	2100      	movs	r1, #0
 8001212:	2000      	movs	r0, #0
 8001214:	f001 fee6 	bl	8002fe4 <LCD_write_String>
			LCD_write_String(0,1,show1);
 8001218:	4a57      	ldr	r2, [pc, #348]	; (8001378 <main+0x2c8>)
 800121a:	2101      	movs	r1, #1
 800121c:	2000      	movs	r0, #0
 800121e:	f001 fee1 	bl	8002fe4 <LCD_write_String>
			LCD_write_String(0,2,show2);
 8001222:	4a57      	ldr	r2, [pc, #348]	; (8001380 <main+0x2d0>)
 8001224:	2102      	movs	r1, #2
 8001226:	2000      	movs	r0, #0
 8001228:	f001 fedc 	bl	8002fe4 <LCD_write_String>
			LCD_write_String(0,3,show3);
 800122c:	4a56      	ldr	r2, [pc, #344]	; (8001388 <main+0x2d8>)
 800122e:	2103      	movs	r1, #3
 8001230:	2000      	movs	r0, #0
 8001232:	f001 fed7 	bl	8002fe4 <LCD_write_String>
			LCD_write_String(0,4,show4);
 8001236:	4a56      	ldr	r2, [pc, #344]	; (8001390 <main+0x2e0>)
 8001238:	2104      	movs	r1, #4
 800123a:	2000      	movs	r0, #0
 800123c:	f001 fed2 	bl	8002fe4 <LCD_write_String>
			LCD_write_String(0,5,show5);
 8001240:	4a57      	ldr	r2, [pc, #348]	; (80013a0 <main+0x2f0>)
 8001242:	2105      	movs	r1, #5
 8001244:	2000      	movs	r0, #0
 8001246:	f001 fecd 	bl	8002fe4 <LCD_write_String>
 800124a:	e061      	b.n	8001310 <main+0x260>
		}
		else
		{
			sprintf(show0,"Cset:%.2f   ",CurrentSet);
 800124c:	4b55      	ldr	r3, [pc, #340]	; (80013a4 <main+0x2f4>)
 800124e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001252:	4955      	ldr	r1, [pc, #340]	; (80013a8 <main+0x2f8>)
 8001254:	4846      	ldr	r0, [pc, #280]	; (8001370 <main+0x2c0>)
 8001256:	f008 fe73 	bl	8009f40 <siprintf>
			sprintf(show1,"PWM :%.2f   ",PWM*1.0/3200.0);
 800125a:	4b54      	ldr	r3, [pc, #336]	; (80013ac <main+0x2fc>)
 800125c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff f9bf 	bl	80005e4 <__aeabi_i2d>
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	4b51      	ldr	r3, [pc, #324]	; (80013b0 <main+0x300>)
 800126c:	f7ff fb4e 	bl	800090c <__aeabi_ddiv>
 8001270:	4602      	mov	r2, r0
 8001272:	460b      	mov	r3, r1
 8001274:	494f      	ldr	r1, [pc, #316]	; (80013b4 <main+0x304>)
 8001276:	4840      	ldr	r0, [pc, #256]	; (8001378 <main+0x2c8>)
 8001278:	f008 fe62 	bl	8009f40 <siprintf>
			if(Mode==0)
 800127c:	4b4e      	ldr	r3, [pc, #312]	; (80013b8 <main+0x308>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d104      	bne.n	800128e <main+0x1de>
			{
				sprintf(show2,"Mode: AUTO     ");
 8001284:	494d      	ldr	r1, [pc, #308]	; (80013bc <main+0x30c>)
 8001286:	483e      	ldr	r0, [pc, #248]	; (8001380 <main+0x2d0>)
 8001288:	f008 fe5a 	bl	8009f40 <siprintf>
 800128c:	e003      	b.n	8001296 <main+0x1e6>
			}
			else
			{
				sprintf(show2,"Mode: MANUL    ");
 800128e:	494c      	ldr	r1, [pc, #304]	; (80013c0 <main+0x310>)
 8001290:	483b      	ldr	r0, [pc, #236]	; (8001380 <main+0x2d0>)
 8001292:	f008 fe55 	bl	8009f40 <siprintf>
			}
			sprintf(show3,"Freq:%.4f     ",80000000.0/(Freq*1.0-80.0));
 8001296:	4b28      	ldr	r3, [pc, #160]	; (8001338 <main+0x288>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff f992 	bl	80005c4 <__aeabi_ui2d>
 80012a0:	f04f 0200 	mov.w	r2, #0
 80012a4:	4b47      	ldr	r3, [pc, #284]	; (80013c4 <main+0x314>)
 80012a6:	f7ff f84f 	bl	8000348 <__aeabi_dsub>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	a11c      	add	r1, pc, #112	; (adr r1, 8001320 <main+0x270>)
 80012b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012b4:	f7ff fb2a 	bl	800090c <__aeabi_ddiv>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4942      	ldr	r1, [pc, #264]	; (80013c8 <main+0x318>)
 80012be:	4832      	ldr	r0, [pc, #200]	; (8001388 <main+0x2d8>)
 80012c0:	f008 fe3e 	bl	8009f40 <siprintf>
			sprintf(show4,"              ");
 80012c4:	4941      	ldr	r1, [pc, #260]	; (80013cc <main+0x31c>)
 80012c6:	4832      	ldr	r0, [pc, #200]	; (8001390 <main+0x2e0>)
 80012c8:	f008 fe3a 	bl	8009f40 <siprintf>
			sprintf(show5,"              ");
 80012cc:	493f      	ldr	r1, [pc, #252]	; (80013cc <main+0x31c>)
 80012ce:	4834      	ldr	r0, [pc, #208]	; (80013a0 <main+0x2f0>)
 80012d0:	f008 fe36 	bl	8009f40 <siprintf>

			LCD_write_String(0,0,show0);
 80012d4:	4a26      	ldr	r2, [pc, #152]	; (8001370 <main+0x2c0>)
 80012d6:	2100      	movs	r1, #0
 80012d8:	2000      	movs	r0, #0
 80012da:	f001 fe83 	bl	8002fe4 <LCD_write_String>
			LCD_write_String(0,1,show1);
 80012de:	4a26      	ldr	r2, [pc, #152]	; (8001378 <main+0x2c8>)
 80012e0:	2101      	movs	r1, #1
 80012e2:	2000      	movs	r0, #0
 80012e4:	f001 fe7e 	bl	8002fe4 <LCD_write_String>
			LCD_write_String(0,2,show2);
 80012e8:	4a25      	ldr	r2, [pc, #148]	; (8001380 <main+0x2d0>)
 80012ea:	2102      	movs	r1, #2
 80012ec:	2000      	movs	r0, #0
 80012ee:	f001 fe79 	bl	8002fe4 <LCD_write_String>
			LCD_write_String(0,3,show3);
 80012f2:	4a25      	ldr	r2, [pc, #148]	; (8001388 <main+0x2d8>)
 80012f4:	2103      	movs	r1, #3
 80012f6:	2000      	movs	r0, #0
 80012f8:	f001 fe74 	bl	8002fe4 <LCD_write_String>
			LCD_write_String(0,4,show4);
 80012fc:	4a24      	ldr	r2, [pc, #144]	; (8001390 <main+0x2e0>)
 80012fe:	2104      	movs	r1, #4
 8001300:	2000      	movs	r0, #0
 8001302:	f001 fe6f 	bl	8002fe4 <LCD_write_String>
			LCD_write_String(0,5,show5);
 8001306:	4a26      	ldr	r2, [pc, #152]	; (80013a0 <main+0x2f0>)
 8001308:	2105      	movs	r1, #5
 800130a:	2000      	movs	r0, #0
 800130c:	f001 fe6a 	bl	8002fe4 <LCD_write_String>
		}

		MainTick=HAL_GetTick();
 8001310:	f001 feee 	bl	80030f0 <HAL_GetTick>
 8001314:	4603      	mov	r3, r0
 8001316:	4a0e      	ldr	r2, [pc, #56]	; (8001350 <main+0x2a0>)
 8001318:	6013      	str	r3, [r2, #0]
	if( (HAL_GetTick()-MainTick)>300)
 800131a:	e70b      	b.n	8001134 <main+0x84>
 800131c:	f3af 8000 	nop.w
 8001320:	00000000 	.word	0x00000000
 8001324:	419312d0 	.word	0x419312d0
 8001328:	20005fbc 	.word	0x20005fbc
 800132c:	42f00000 	.word	0x42f00000
 8001330:	20005fe0 	.word	0x20005fe0
 8001334:	20001644 	.word	0x20001644
 8001338:	20000274 	.word	0x20000274
 800133c:	2000137c 	.word	0x2000137c
 8001340:	2000162c 	.word	0x2000162c
 8001344:	200013c4 	.word	0x200013c4
 8001348:	20000008 	.word	0x20000008
 800134c:	20007880 	.word	0x20007880
 8001350:	20003f94 	.word	0x20003f94
 8001354:	2000027b 	.word	0x2000027b
 8001358:	20001378 	.word	0x20001378
 800135c:	2000134c 	.word	0x2000134c
 8001360:	20003f98 	.word	0x20003f98
 8001364:	2000788c 	.word	0x2000788c
 8001368:	20003fa4 	.word	0x20003fa4
 800136c:	0800dfd0 	.word	0x0800dfd0
 8001370:	200078b8 	.word	0x200078b8
 8001374:	0800dfe0 	.word	0x0800dfe0
 8001378:	20001350 	.word	0x20001350
 800137c:	0800dff0 	.word	0x0800dff0
 8001380:	20000290 	.word	0x20000290
 8001384:	0800e000 	.word	0x0800e000
 8001388:	20001364 	.word	0x20001364
 800138c:	0800e010 	.word	0x0800e010
 8001390:	20005fa8 	.word	0x20005fa8
 8001394:	43340000 	.word	0x43340000
 8001398:	40490fdb 	.word	0x40490fdb
 800139c:	0800e020 	.word	0x0800e020
 80013a0:	2000786c 	.word	0x2000786c
 80013a4:	20000000 	.word	0x20000000
 80013a8:	0800e030 	.word	0x0800e030
 80013ac:	20000278 	.word	0x20000278
 80013b0:	40a90000 	.word	0x40a90000
 80013b4:	0800e040 	.word	0x0800e040
 80013b8:	2000027a 	.word	0x2000027a
 80013bc:	0800e050 	.word	0x0800e050
 80013c0:	0800e060 	.word	0x0800e060
 80013c4:	40540000 	.word	0x40540000
 80013c8:	0800e070 	.word	0x0800e070
 80013cc:	0800e080 	.word	0x0800e080

080013d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b094      	sub	sp, #80	; 0x50
 80013d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013d6:	f107 0320 	add.w	r3, r7, #32
 80013da:	2230      	movs	r2, #48	; 0x30
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f007 ff26 	bl	8009230 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e4:	f107 030c 	add.w	r3, r7, #12
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f4:	2300      	movs	r3, #0
 80013f6:	60bb      	str	r3, [r7, #8]
 80013f8:	4b28      	ldr	r3, [pc, #160]	; (800149c <SystemClock_Config+0xcc>)
 80013fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fc:	4a27      	ldr	r2, [pc, #156]	; (800149c <SystemClock_Config+0xcc>)
 80013fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001402:	6413      	str	r3, [r2, #64]	; 0x40
 8001404:	4b25      	ldr	r3, [pc, #148]	; (800149c <SystemClock_Config+0xcc>)
 8001406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001408:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800140c:	60bb      	str	r3, [r7, #8]
 800140e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001410:	2300      	movs	r3, #0
 8001412:	607b      	str	r3, [r7, #4]
 8001414:	4b22      	ldr	r3, [pc, #136]	; (80014a0 <SystemClock_Config+0xd0>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a21      	ldr	r2, [pc, #132]	; (80014a0 <SystemClock_Config+0xd0>)
 800141a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800141e:	6013      	str	r3, [r2, #0]
 8001420:	4b1f      	ldr	r3, [pc, #124]	; (80014a0 <SystemClock_Config+0xd0>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001428:	607b      	str	r3, [r7, #4]
 800142a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800142c:	2301      	movs	r3, #1
 800142e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001430:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001434:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001436:	2302      	movs	r3, #2
 8001438:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800143a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800143e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001440:	2308      	movs	r3, #8
 8001442:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 320;
 8001444:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001448:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800144a:	2302      	movs	r3, #2
 800144c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800144e:	2304      	movs	r3, #4
 8001450:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001452:	f107 0320 	add.w	r3, r7, #32
 8001456:	4618      	mov	r0, r3
 8001458:	f003 fab8 	bl	80049cc <HAL_RCC_OscConfig>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001462:	f000 fba9 	bl	8001bb8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001466:	230f      	movs	r3, #15
 8001468:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800146a:	2302      	movs	r3, #2
 800146c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800146e:	2300      	movs	r3, #0
 8001470:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001472:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001476:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001478:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800147c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800147e:	f107 030c 	add.w	r3, r7, #12
 8001482:	2105      	movs	r1, #5
 8001484:	4618      	mov	r0, r3
 8001486:	f003 fd19 	bl	8004ebc <HAL_RCC_ClockConfig>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001490:	f000 fb92 	bl	8001bb8 <Error_Handler>
  }
}
 8001494:	bf00      	nop
 8001496:	3750      	adds	r7, #80	; 0x50
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40023800 	.word	0x40023800
 80014a0:	40007000 	.word	0x40007000

080014a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014aa:	463b      	mov	r3, r7
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014b6:	4b21      	ldr	r3, [pc, #132]	; (800153c <MX_ADC1_Init+0x98>)
 80014b8:	4a21      	ldr	r2, [pc, #132]	; (8001540 <MX_ADC1_Init+0x9c>)
 80014ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014bc:	4b1f      	ldr	r3, [pc, #124]	; (800153c <MX_ADC1_Init+0x98>)
 80014be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014c4:	4b1d      	ldr	r3, [pc, #116]	; (800153c <MX_ADC1_Init+0x98>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80014ca:	4b1c      	ldr	r3, [pc, #112]	; (800153c <MX_ADC1_Init+0x98>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014d0:	4b1a      	ldr	r3, [pc, #104]	; (800153c <MX_ADC1_Init+0x98>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014d6:	4b19      	ldr	r3, [pc, #100]	; (800153c <MX_ADC1_Init+0x98>)
 80014d8:	2200      	movs	r2, #0
 80014da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014de:	4b17      	ldr	r3, [pc, #92]	; (800153c <MX_ADC1_Init+0x98>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014e4:	4b15      	ldr	r3, [pc, #84]	; (800153c <MX_ADC1_Init+0x98>)
 80014e6:	4a17      	ldr	r2, [pc, #92]	; (8001544 <MX_ADC1_Init+0xa0>)
 80014e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ea:	4b14      	ldr	r3, [pc, #80]	; (800153c <MX_ADC1_Init+0x98>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014f0:	4b12      	ldr	r3, [pc, #72]	; (800153c <MX_ADC1_Init+0x98>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014f6:	4b11      	ldr	r3, [pc, #68]	; (800153c <MX_ADC1_Init+0x98>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014fe:	4b0f      	ldr	r3, [pc, #60]	; (800153c <MX_ADC1_Init+0x98>)
 8001500:	2201      	movs	r2, #1
 8001502:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001504:	480d      	ldr	r0, [pc, #52]	; (800153c <MX_ADC1_Init+0x98>)
 8001506:	f001 fe23 	bl	8003150 <HAL_ADC_Init>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001510:	f000 fb52 	bl	8001bb8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001514:	230b      	movs	r3, #11
 8001516:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001518:	2301      	movs	r3, #1
 800151a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800151c:	2301      	movs	r3, #1
 800151e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001520:	463b      	mov	r3, r7
 8001522:	4619      	mov	r1, r3
 8001524:	4805      	ldr	r0, [pc, #20]	; (800153c <MX_ADC1_Init+0x98>)
 8001526:	f002 f921 	bl	800376c <HAL_ADC_ConfigChannel>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001530:	f000 fb42 	bl	8001bb8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001534:	bf00      	nop
 8001536:	3710      	adds	r7, #16
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	2000168c 	.word	0x2000168c
 8001540:	40012000 	.word	0x40012000
 8001544:	0f000001 	.word	0x0f000001

08001548 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800154e:	463b      	mov	r3, r7
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800155a:	4b21      	ldr	r3, [pc, #132]	; (80015e0 <MX_ADC2_Init+0x98>)
 800155c:	4a21      	ldr	r2, [pc, #132]	; (80015e4 <MX_ADC2_Init+0x9c>)
 800155e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001560:	4b1f      	ldr	r3, [pc, #124]	; (80015e0 <MX_ADC2_Init+0x98>)
 8001562:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001566:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001568:	4b1d      	ldr	r3, [pc, #116]	; (80015e0 <MX_ADC2_Init+0x98>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800156e:	4b1c      	ldr	r3, [pc, #112]	; (80015e0 <MX_ADC2_Init+0x98>)
 8001570:	2200      	movs	r2, #0
 8001572:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001574:	4b1a      	ldr	r3, [pc, #104]	; (80015e0 <MX_ADC2_Init+0x98>)
 8001576:	2200      	movs	r2, #0
 8001578:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800157a:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <MX_ADC2_Init+0x98>)
 800157c:	2200      	movs	r2, #0
 800157e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001582:	4b17      	ldr	r3, [pc, #92]	; (80015e0 <MX_ADC2_Init+0x98>)
 8001584:	2200      	movs	r2, #0
 8001586:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001588:	4b15      	ldr	r3, [pc, #84]	; (80015e0 <MX_ADC2_Init+0x98>)
 800158a:	4a17      	ldr	r2, [pc, #92]	; (80015e8 <MX_ADC2_Init+0xa0>)
 800158c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800158e:	4b14      	ldr	r3, [pc, #80]	; (80015e0 <MX_ADC2_Init+0x98>)
 8001590:	2200      	movs	r2, #0
 8001592:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001594:	4b12      	ldr	r3, [pc, #72]	; (80015e0 <MX_ADC2_Init+0x98>)
 8001596:	2201      	movs	r2, #1
 8001598:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800159a:	4b11      	ldr	r3, [pc, #68]	; (80015e0 <MX_ADC2_Init+0x98>)
 800159c:	2200      	movs	r2, #0
 800159e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015a2:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <MX_ADC2_Init+0x98>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80015a8:	480d      	ldr	r0, [pc, #52]	; (80015e0 <MX_ADC2_Init+0x98>)
 80015aa:	f001 fdd1 	bl	8003150 <HAL_ADC_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80015b4:	f000 fb00 	bl	8001bb8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80015b8:	230a      	movs	r3, #10
 80015ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015bc:	2301      	movs	r3, #1
 80015be:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80015c0:	2301      	movs	r3, #1
 80015c2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80015c4:	463b      	mov	r3, r7
 80015c6:	4619      	mov	r1, r3
 80015c8:	4805      	ldr	r0, [pc, #20]	; (80015e0 <MX_ADC2_Init+0x98>)
 80015ca:	f002 f8cf 	bl	800376c <HAL_ADC_ConfigChannel>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80015d4:	f000 faf0 	bl	8001bb8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	20001304 	.word	0x20001304
 80015e4:	40012100 	.word	0x40012100
 80015e8:	0f000001 	.word	0x0f000001

080015ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015f2:	f107 0308 	add.w	r3, r7, #8
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	605a      	str	r2, [r3, #4]
 80015fc:	609a      	str	r2, [r3, #8]
 80015fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001600:	463b      	mov	r3, r7
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001608:	4b1d      	ldr	r3, [pc, #116]	; (8001680 <MX_TIM2_Init+0x94>)
 800160a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800160e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 25-1;
 8001610:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <MX_TIM2_Init+0x94>)
 8001612:	2218      	movs	r2, #24
 8001614:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001616:	4b1a      	ldr	r3, [pc, #104]	; (8001680 <MX_TIM2_Init+0x94>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 250-1;
 800161c:	4b18      	ldr	r3, [pc, #96]	; (8001680 <MX_TIM2_Init+0x94>)
 800161e:	22f9      	movs	r2, #249	; 0xf9
 8001620:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001622:	4b17      	ldr	r3, [pc, #92]	; (8001680 <MX_TIM2_Init+0x94>)
 8001624:	2200      	movs	r2, #0
 8001626:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001628:	4b15      	ldr	r3, [pc, #84]	; (8001680 <MX_TIM2_Init+0x94>)
 800162a:	2200      	movs	r2, #0
 800162c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800162e:	4814      	ldr	r0, [pc, #80]	; (8001680 <MX_TIM2_Init+0x94>)
 8001630:	f003 fe40 	bl	80052b4 <HAL_TIM_Base_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800163a:	f000 fabd 	bl	8001bb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800163e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001642:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001644:	f107 0308 	add.w	r3, r7, #8
 8001648:	4619      	mov	r1, r3
 800164a:	480d      	ldr	r0, [pc, #52]	; (8001680 <MX_TIM2_Init+0x94>)
 800164c:	f004 fcb6 	bl	8005fbc <HAL_TIM_ConfigClockSource>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001656:	f000 faaf 	bl	8001bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800165a:	2300      	movs	r3, #0
 800165c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165e:	2300      	movs	r3, #0
 8001660:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001662:	463b      	mov	r3, r7
 8001664:	4619      	mov	r1, r3
 8001666:	4806      	ldr	r0, [pc, #24]	; (8001680 <MX_TIM2_Init+0x94>)
 8001668:	f005 fb9e 	bl	8006da8 <HAL_TIMEx_MasterConfigSynchronization>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001672:	f000 faa1 	bl	8001bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001676:	bf00      	nop
 8001678:	3718      	adds	r7, #24
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20005fe0 	.word	0x20005fe0

08001684 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08e      	sub	sp, #56	; 0x38
 8001688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]
 8001694:	609a      	str	r2, [r3, #8]
 8001696:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001698:	f107 0320 	add.w	r3, r7, #32
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016a2:	1d3b      	adds	r3, r7, #4
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]
 80016b0:	615a      	str	r2, [r3, #20]
 80016b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016b4:	4b2c      	ldr	r3, [pc, #176]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016b6:	4a2d      	ldr	r2, [pc, #180]	; (800176c <MX_TIM3_Init+0xe8>)
 80016b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1-1;
 80016ba:	4b2b      	ldr	r3, [pc, #172]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016bc:	2200      	movs	r2, #0
 80016be:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c0:	4b29      	ldr	r3, [pc, #164]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3200-1;
 80016c6:	4b28      	ldr	r3, [pc, #160]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016c8:	f640 427f 	movw	r2, #3199	; 0xc7f
 80016cc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ce:	4b26      	ldr	r3, [pc, #152]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d4:	4b24      	ldr	r3, [pc, #144]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016da:	4823      	ldr	r0, [pc, #140]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016dc:	f003 fdea 	bl	80052b4 <HAL_TIM_Base_Init>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80016e6:	f000 fa67 	bl	8001bb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ee:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80016f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016f4:	4619      	mov	r1, r3
 80016f6:	481c      	ldr	r0, [pc, #112]	; (8001768 <MX_TIM3_Init+0xe4>)
 80016f8:	f004 fc60 	bl	8005fbc <HAL_TIM_ConfigClockSource>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001702:	f000 fa59 	bl	8001bb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001706:	4818      	ldr	r0, [pc, #96]	; (8001768 <MX_TIM3_Init+0xe4>)
 8001708:	f003 fe94 	bl	8005434 <HAL_TIM_PWM_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001712:	f000 fa51 	bl	8001bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001716:	2300      	movs	r3, #0
 8001718:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800171a:	2300      	movs	r3, #0
 800171c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800171e:	f107 0320 	add.w	r3, r7, #32
 8001722:	4619      	mov	r1, r3
 8001724:	4810      	ldr	r0, [pc, #64]	; (8001768 <MX_TIM3_Init+0xe4>)
 8001726:	f005 fb3f 	bl	8006da8 <HAL_TIMEx_MasterConfigSynchronization>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001730:	f000 fa42 	bl	8001bb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001734:	2360      	movs	r3, #96	; 0x60
 8001736:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1-1;
 8001738:	2300      	movs	r3, #0
 800173a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800173c:	2300      	movs	r3, #0
 800173e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001744:	1d3b      	adds	r3, r7, #4
 8001746:	2200      	movs	r2, #0
 8001748:	4619      	mov	r1, r3
 800174a:	4807      	ldr	r0, [pc, #28]	; (8001768 <MX_TIM3_Init+0xe4>)
 800174c:	f004 fb78 	bl	8005e40 <HAL_TIM_PWM_ConfigChannel>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001756:	f000 fa2f 	bl	8001bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800175a:	4803      	ldr	r0, [pc, #12]	; (8001768 <MX_TIM3_Init+0xe4>)
 800175c:	f000 fb94 	bl	8001e88 <HAL_TIM_MspPostInit>

}
 8001760:	bf00      	nop
 8001762:	3738      	adds	r7, #56	; 0x38
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20001644 	.word	0x20001644
 800176c:	40000400 	.word	0x40000400

08001770 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b090      	sub	sp, #64	; 0x40
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001776:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	609a      	str	r2, [r3, #8]
 8001782:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001784:	f107 031c 	add.w	r3, r7, #28
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]
 8001792:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800179e:	1d3b      	adds	r3, r7, #4
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80017aa:	4b35      	ldr	r3, [pc, #212]	; (8001880 <MX_TIM5_Init+0x110>)
 80017ac:	4a35      	ldr	r2, [pc, #212]	; (8001884 <MX_TIM5_Init+0x114>)
 80017ae:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80017b0:	4b33      	ldr	r3, [pc, #204]	; (8001880 <MX_TIM5_Init+0x110>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b6:	4b32      	ldr	r3, [pc, #200]	; (8001880 <MX_TIM5_Init+0x110>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80017bc:	4b30      	ldr	r3, [pc, #192]	; (8001880 <MX_TIM5_Init+0x110>)
 80017be:	f04f 32ff 	mov.w	r2, #4294967295
 80017c2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c4:	4b2e      	ldr	r3, [pc, #184]	; (8001880 <MX_TIM5_Init+0x110>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ca:	4b2d      	ldr	r3, [pc, #180]	; (8001880 <MX_TIM5_Init+0x110>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80017d0:	482b      	ldr	r0, [pc, #172]	; (8001880 <MX_TIM5_Init+0x110>)
 80017d2:	f003 fd6f 	bl	80052b4 <HAL_TIM_Base_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80017dc:	f000 f9ec 	bl	8001bb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017e4:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80017e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017ea:	4619      	mov	r1, r3
 80017ec:	4824      	ldr	r0, [pc, #144]	; (8001880 <MX_TIM5_Init+0x110>)
 80017ee:	f004 fbe5 	bl	8005fbc <HAL_TIM_ConfigClockSource>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80017f8:	f000 f9de 	bl	8001bb8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 80017fc:	4820      	ldr	r0, [pc, #128]	; (8001880 <MX_TIM5_Init+0x110>)
 80017fe:	f003 ff81 	bl	8005704 <HAL_TIM_IC_Init>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8001808:	f000 f9d6 	bl	8001bb8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800180c:	2304      	movs	r3, #4
 800180e:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001810:	2350      	movs	r3, #80	; 0x50
 8001812:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001814:	2300      	movs	r3, #0
 8001816:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 800181c:	f107 031c 	add.w	r3, r7, #28
 8001820:	4619      	mov	r1, r3
 8001822:	4817      	ldr	r0, [pc, #92]	; (8001880 <MX_TIM5_Init+0x110>)
 8001824:	f004 fc8e 	bl	8006144 <HAL_TIM_SlaveConfigSynchro>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_TIM5_Init+0xc2>
  {
    Error_Handler();
 800182e:	f000 f9c3 	bl	8001bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001836:	2380      	movs	r3, #128	; 0x80
 8001838:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	4619      	mov	r1, r3
 8001840:	480f      	ldr	r0, [pc, #60]	; (8001880 <MX_TIM5_Init+0x110>)
 8001842:	f005 fab1 	bl	8006da8 <HAL_TIMEx_MasterConfigSynchronization>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM5_Init+0xe0>
  {
    Error_Handler();
 800184c:	f000 f9b4 	bl	8001bb8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001850:	2300      	movs	r3, #0
 8001852:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001854:	2301      	movs	r3, #1
 8001856:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001858:	2300      	movs	r3, #0
 800185a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800185c:	2300      	movs	r3, #0
 800185e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001860:	1d3b      	adds	r3, r7, #4
 8001862:	2200      	movs	r2, #0
 8001864:	4619      	mov	r1, r3
 8001866:	4806      	ldr	r0, [pc, #24]	; (8001880 <MX_TIM5_Init+0x110>)
 8001868:	f004 fa56 	bl	8005d18 <HAL_TIM_IC_ConfigChannel>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <MX_TIM5_Init+0x106>
  {
    Error_Handler();
 8001872:	f000 f9a1 	bl	8001bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001876:	bf00      	nop
 8001878:	3740      	adds	r7, #64	; 0x40
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	2000137c 	.word	0x2000137c
 8001884:	40000c00 	.word	0x40000c00

08001888 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800188c:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 800188e:	4a12      	ldr	r2, [pc, #72]	; (80018d8 <MX_USART2_UART_Init+0x50>)
 8001890:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8001892:	4b10      	ldr	r3, [pc, #64]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 8001894:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001898:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800189a:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018a0:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018a6:	4b0b      	ldr	r3, [pc, #44]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018ac:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018ae:	220c      	movs	r2, #12
 80018b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018b2:	4b08      	ldr	r3, [pc, #32]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018b8:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018be:	4805      	ldr	r0, [pc, #20]	; (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018c0:	f005 fb02 	bl	8006ec8 <HAL_UART_Init>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018ca:	f000 f975 	bl	8001bb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20007828 	.word	0x20007828
 80018d8:	40004400 	.word	0x40004400

080018dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	607b      	str	r3, [r7, #4]
 80018e6:	4b14      	ldr	r3, [pc, #80]	; (8001938 <MX_DMA_Init+0x5c>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	4a13      	ldr	r2, [pc, #76]	; (8001938 <MX_DMA_Init+0x5c>)
 80018ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018f0:	6313      	str	r3, [r2, #48]	; 0x30
 80018f2:	4b11      	ldr	r3, [pc, #68]	; (8001938 <MX_DMA_Init+0x5c>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018fa:	607b      	str	r3, [r7, #4]
 80018fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80018fe:	2200      	movs	r2, #0
 8001900:	2100      	movs	r1, #0
 8001902:	200d      	movs	r0, #13
 8001904:	f002 fa35 	bl	8003d72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001908:	200d      	movs	r0, #13
 800190a:	f002 fa4e 	bl	8003daa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800190e:	2200      	movs	r2, #0
 8001910:	2100      	movs	r1, #0
 8001912:	2010      	movs	r0, #16
 8001914:	f002 fa2d 	bl	8003d72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001918:	2010      	movs	r0, #16
 800191a:	f002 fa46 	bl	8003daa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800191e:	2200      	movs	r2, #0
 8001920:	2100      	movs	r1, #0
 8001922:	2011      	movs	r0, #17
 8001924:	f002 fa25 	bl	8003d72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001928:	2011      	movs	r0, #17
 800192a:	f002 fa3e 	bl	8003daa <HAL_NVIC_EnableIRQ>

}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40023800 	.word	0x40023800

0800193c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08e      	sub	sp, #56	; 0x38
 8001940:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001942:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
 800194c:	609a      	str	r2, [r3, #8]
 800194e:	60da      	str	r2, [r3, #12]
 8001950:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	623b      	str	r3, [r7, #32]
 8001956:	4b90      	ldr	r3, [pc, #576]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	4a8f      	ldr	r2, [pc, #572]	; (8001b98 <MX_GPIO_Init+0x25c>)
 800195c:	f043 0320 	orr.w	r3, r3, #32
 8001960:	6313      	str	r3, [r2, #48]	; 0x30
 8001962:	4b8d      	ldr	r3, [pc, #564]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	f003 0320 	and.w	r3, r3, #32
 800196a:	623b      	str	r3, [r7, #32]
 800196c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	61fb      	str	r3, [r7, #28]
 8001972:	4b89      	ldr	r3, [pc, #548]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a88      	ldr	r2, [pc, #544]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001978:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b86      	ldr	r3, [pc, #536]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001986:	61fb      	str	r3, [r7, #28]
 8001988:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	61bb      	str	r3, [r7, #24]
 800198e:	4b82      	ldr	r3, [pc, #520]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	4a81      	ldr	r2, [pc, #516]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001994:	f043 0304 	orr.w	r3, r3, #4
 8001998:	6313      	str	r3, [r2, #48]	; 0x30
 800199a:	4b7f      	ldr	r3, [pc, #508]	; (8001b98 <MX_GPIO_Init+0x25c>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	f003 0304 	and.w	r3, r3, #4
 80019a2:	61bb      	str	r3, [r7, #24]
 80019a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	617b      	str	r3, [r7, #20]
 80019aa:	4b7b      	ldr	r3, [pc, #492]	; (8001b98 <MX_GPIO_Init+0x25c>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4a7a      	ldr	r2, [pc, #488]	; (8001b98 <MX_GPIO_Init+0x25c>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b78      	ldr	r3, [pc, #480]	; (8001b98 <MX_GPIO_Init+0x25c>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	4b74      	ldr	r3, [pc, #464]	; (8001b98 <MX_GPIO_Init+0x25c>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	4a73      	ldr	r2, [pc, #460]	; (8001b98 <MX_GPIO_Init+0x25c>)
 80019cc:	f043 0308 	orr.w	r3, r3, #8
 80019d0:	6313      	str	r3, [r2, #48]	; 0x30
 80019d2:	4b71      	ldr	r3, [pc, #452]	; (8001b98 <MX_GPIO_Init+0x25c>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	f003 0308 	and.w	r3, r3, #8
 80019da:	613b      	str	r3, [r7, #16]
 80019dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	4b6d      	ldr	r3, [pc, #436]	; (8001b98 <MX_GPIO_Init+0x25c>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	4a6c      	ldr	r2, [pc, #432]	; (8001b98 <MX_GPIO_Init+0x25c>)
 80019e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019ec:	6313      	str	r3, [r2, #48]	; 0x30
 80019ee:	4b6a      	ldr	r3, [pc, #424]	; (8001b98 <MX_GPIO_Init+0x25c>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	4b66      	ldr	r3, [pc, #408]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	4a65      	ldr	r2, [pc, #404]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001a04:	f043 0302 	orr.w	r3, r3, #2
 8001a08:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0a:	4b63      	ldr	r3, [pc, #396]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	f003 0302 	and.w	r3, r3, #2
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	607b      	str	r3, [r7, #4]
 8001a1a:	4b5f      	ldr	r3, [pc, #380]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	4a5e      	ldr	r2, [pc, #376]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001a20:	f043 0310 	orr.w	r3, r3, #16
 8001a24:	6313      	str	r3, [r2, #48]	; 0x30
 8001a26:	4b5c      	ldr	r3, [pc, #368]	; (8001b98 <MX_GPIO_Init+0x25c>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	f003 0310 	and.w	r3, r3, #16
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 8001a32:	2201      	movs	r2, #1
 8001a34:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8001a38:	4858      	ldr	r0, [pc, #352]	; (8001b9c <MX_GPIO_Init+0x260>)
 8001a3a:	f002 ff6f 	bl	800491c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD5110SDIN_Pin|LCD5110SCE_Pin, GPIO_PIN_RESET);
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001a44:	4856      	ldr	r0, [pc, #344]	; (8001ba0 <MX_GPIO_Init+0x264>)
 8001a46:	f002 ff69 	bl	800491c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LCD5110SCLK_Pin|LCD5110RESET_Pin, GPIO_PIN_RESET);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	210c      	movs	r1, #12
 8001a4e:	4855      	ldr	r0, [pc, #340]	; (8001ba4 <MX_GPIO_Init+0x268>)
 8001a50:	f002 ff64 	bl	800491c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD5110DC_Pin|LCD5110GND_Pin, GPIO_PIN_RESET);
 8001a54:	2200      	movs	r2, #0
 8001a56:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001a5a:	4853      	ldr	r0, [pc, #332]	; (8001ba8 <MX_GPIO_Init+0x26c>)
 8001a5c:	f002 ff5e 	bl	800491c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_RESET);
 8001a60:	2200      	movs	r2, #0
 8001a62:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8001a66:	4851      	ldr	r0, [pc, #324]	; (8001bac <MX_GPIO_Init+0x270>)
 8001a68:	f002 ff58 	bl	800491c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin;
 8001a6c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a72:	2301      	movs	r3, #1
 8001a74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a76:	2301      	movs	r3, #1
 8001a78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a82:	4619      	mov	r1, r3
 8001a84:	4845      	ldr	r0, [pc, #276]	; (8001b9c <MX_GPIO_Init+0x260>)
 8001a86:	f002 fdad 	bl	80045e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD5110SDIN_Pin LCD5110SCE_Pin */
  GPIO_InitStruct.Pin = LCD5110SDIN_Pin|LCD5110SCE_Pin;
 8001a8a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001a8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	483f      	ldr	r0, [pc, #252]	; (8001ba0 <MX_GPIO_Init+0x264>)
 8001aa4:	f002 fd9e 	bl	80045e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD5110SCLK_Pin LCD5110RESET_Pin */
  GPIO_InitStruct.Pin = LCD5110SCLK_Pin|LCD5110RESET_Pin;
 8001aa8:	230c      	movs	r3, #12
 8001aaa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aac:	2301      	movs	r3, #1
 8001aae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ab8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001abc:	4619      	mov	r1, r3
 8001abe:	4839      	ldr	r0, [pc, #228]	; (8001ba4 <MX_GPIO_Init+0x268>)
 8001ac0:	f002 fd90 	bl	80045e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD5110DC_Pin */
  GPIO_InitStruct.Pin = LCD5110DC_Pin;
 8001ac4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aca:	2301      	movs	r3, #1
 8001acc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD5110DC_GPIO_Port, &GPIO_InitStruct);
 8001ad6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ada:	4619      	mov	r1, r3
 8001adc:	4832      	ldr	r0, [pc, #200]	; (8001ba8 <MX_GPIO_Init+0x26c>)
 8001ade:	f002 fd81 	bl	80045e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD5110GND_Pin */
  GPIO_InitStruct.Pin = LCD5110GND_Pin;
 8001ae2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ae6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001aec:	2302      	movs	r3, #2
 8001aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af0:	2303      	movs	r3, #3
 8001af2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD5110GND_GPIO_Port, &GPIO_InitStruct);
 8001af4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001af8:	4619      	mov	r1, r3
 8001afa:	482b      	ldr	r0, [pc, #172]	; (8001ba8 <MX_GPIO_Init+0x26c>)
 8001afc:	f002 fd72 	bl	80045e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW3_Pin ROW4_Pin */
  GPIO_InitStruct.Pin = ROW3_Pin|ROW4_Pin;
 8001b00:	2330      	movs	r3, #48	; 0x30
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b04:	4b2a      	ldr	r3, [pc, #168]	; (8001bb0 <MX_GPIO_Init+0x274>)
 8001b06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b10:	4619      	mov	r1, r3
 8001b12:	4826      	ldr	r0, [pc, #152]	; (8001bac <MX_GPIO_Init+0x270>)
 8001b14:	f002 fd66 	bl	80045e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL1_Pin COL2_Pin COL3_Pin COL4_Pin */
  GPIO_InitStruct.Pin = COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin;
 8001b18:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001b1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b22:	2302      	movs	r3, #2
 8001b24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b26:	2300      	movs	r3, #0
 8001b28:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b2e:	4619      	mov	r1, r3
 8001b30:	481e      	ldr	r0, [pc, #120]	; (8001bac <MX_GPIO_Init+0x270>)
 8001b32:	f002 fd57 	bl	80045e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW1_Pin ROW2_Pin */
  GPIO_InitStruct.Pin = ROW1_Pin|ROW2_Pin;
 8001b36:	2303      	movs	r3, #3
 8001b38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b3a:	4b1d      	ldr	r3, [pc, #116]	; (8001bb0 <MX_GPIO_Init+0x274>)
 8001b3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b46:	4619      	mov	r1, r3
 8001b48:	481a      	ldr	r0, [pc, #104]	; (8001bb4 <MX_GPIO_Init+0x278>)
 8001b4a:	f002 fd4b 	bl	80045e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001b4e:	2200      	movs	r2, #0
 8001b50:	2100      	movs	r1, #0
 8001b52:	2006      	movs	r0, #6
 8001b54:	f002 f90d 	bl	8003d72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001b58:	2006      	movs	r0, #6
 8001b5a:	f002 f926 	bl	8003daa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2100      	movs	r1, #0
 8001b62:	2007      	movs	r0, #7
 8001b64:	f002 f905 	bl	8003d72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001b68:	2007      	movs	r0, #7
 8001b6a:	f002 f91e 	bl	8003daa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001b6e:	2200      	movs	r2, #0
 8001b70:	2100      	movs	r1, #0
 8001b72:	200a      	movs	r0, #10
 8001b74:	f002 f8fd 	bl	8003d72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001b78:	200a      	movs	r0, #10
 8001b7a:	f002 f916 	bl	8003daa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2100      	movs	r1, #0
 8001b82:	2017      	movs	r0, #23
 8001b84:	f002 f8f5 	bl	8003d72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b88:	2017      	movs	r0, #23
 8001b8a:	f002 f90e 	bl	8003daa <HAL_NVIC_EnableIRQ>

}
 8001b8e:	bf00      	nop
 8001b90:	3738      	adds	r7, #56	; 0x38
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40021400 	.word	0x40021400
 8001ba0:	40020c00 	.word	0x40020c00
 8001ba4:	40021800 	.word	0x40021800
 8001ba8:	40020000 	.word	0x40020000
 8001bac:	40020400 	.word	0x40020400
 8001bb0:	10210000 	.word	0x10210000
 8001bb4:	40021000 	.word	0x40021000

08001bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bbc:	b672      	cpsid	i
}
 8001bbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bc0:	e7fe      	b.n	8001bc0 <Error_Handler+0x8>
	...

08001bc4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	607b      	str	r3, [r7, #4]
 8001bce:	4b10      	ldr	r3, [pc, #64]	; (8001c10 <HAL_MspInit+0x4c>)
 8001bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd2:	4a0f      	ldr	r2, [pc, #60]	; (8001c10 <HAL_MspInit+0x4c>)
 8001bd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bda:	4b0d      	ldr	r3, [pc, #52]	; (8001c10 <HAL_MspInit+0x4c>)
 8001bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001be2:	607b      	str	r3, [r7, #4]
 8001be4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	603b      	str	r3, [r7, #0]
 8001bea:	4b09      	ldr	r3, [pc, #36]	; (8001c10 <HAL_MspInit+0x4c>)
 8001bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bee:	4a08      	ldr	r2, [pc, #32]	; (8001c10 <HAL_MspInit+0x4c>)
 8001bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bf4:	6413      	str	r3, [r2, #64]	; 0x40
 8001bf6:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <HAL_MspInit+0x4c>)
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001c02:	2005      	movs	r0, #5
 8001c04:	f002 f8aa 	bl	8003d5c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c08:	bf00      	nop
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40023800 	.word	0x40023800

08001c14 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08c      	sub	sp, #48	; 0x30
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c1c:	f107 031c 	add.w	r3, r7, #28
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	60da      	str	r2, [r3, #12]
 8001c2a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a36      	ldr	r2, [pc, #216]	; (8001d0c <HAL_ADC_MspInit+0xf8>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d130      	bne.n	8001c98 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	61bb      	str	r3, [r7, #24]
 8001c3a:	4b35      	ldr	r3, [pc, #212]	; (8001d10 <HAL_ADC_MspInit+0xfc>)
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3e:	4a34      	ldr	r2, [pc, #208]	; (8001d10 <HAL_ADC_MspInit+0xfc>)
 8001c40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c44:	6453      	str	r3, [r2, #68]	; 0x44
 8001c46:	4b32      	ldr	r3, [pc, #200]	; (8001d10 <HAL_ADC_MspInit+0xfc>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c4e:	61bb      	str	r3, [r7, #24]
 8001c50:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	617b      	str	r3, [r7, #20]
 8001c56:	4b2e      	ldr	r3, [pc, #184]	; (8001d10 <HAL_ADC_MspInit+0xfc>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	4a2d      	ldr	r2, [pc, #180]	; (8001d10 <HAL_ADC_MspInit+0xfc>)
 8001c5c:	f043 0304 	orr.w	r3, r3, #4
 8001c60:	6313      	str	r3, [r2, #48]	; 0x30
 8001c62:	4b2b      	ldr	r3, [pc, #172]	; (8001d10 <HAL_ADC_MspInit+0xfc>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	f003 0304 	and.w	r3, r3, #4
 8001c6a:	617b      	str	r3, [r7, #20]
 8001c6c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c72:	2303      	movs	r3, #3
 8001c74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c7a:	f107 031c 	add.w	r3, r7, #28
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4824      	ldr	r0, [pc, #144]	; (8001d14 <HAL_ADC_MspInit+0x100>)
 8001c82:	f002 fcaf 	bl	80045e4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001c86:	2200      	movs	r2, #0
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2012      	movs	r0, #18
 8001c8c:	f002 f871 	bl	8003d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001c90:	2012      	movs	r0, #18
 8001c92:	f002 f88a 	bl	8003daa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001c96:	e034      	b.n	8001d02 <HAL_ADC_MspInit+0xee>
  else if(hadc->Instance==ADC2)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a1e      	ldr	r2, [pc, #120]	; (8001d18 <HAL_ADC_MspInit+0x104>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d12f      	bne.n	8001d02 <HAL_ADC_MspInit+0xee>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	613b      	str	r3, [r7, #16]
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	; (8001d10 <HAL_ADC_MspInit+0xfc>)
 8001ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001caa:	4a19      	ldr	r2, [pc, #100]	; (8001d10 <HAL_ADC_MspInit+0xfc>)
 8001cac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cb0:	6453      	str	r3, [r2, #68]	; 0x44
 8001cb2:	4b17      	ldr	r3, [pc, #92]	; (8001d10 <HAL_ADC_MspInit+0xfc>)
 8001cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001cba:	613b      	str	r3, [r7, #16]
 8001cbc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	4b13      	ldr	r3, [pc, #76]	; (8001d10 <HAL_ADC_MspInit+0xfc>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	4a12      	ldr	r2, [pc, #72]	; (8001d10 <HAL_ADC_MspInit+0xfc>)
 8001cc8:	f043 0304 	orr.w	r3, r3, #4
 8001ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cce:	4b10      	ldr	r3, [pc, #64]	; (8001d10 <HAL_ADC_MspInit+0xfc>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	f003 0304 	and.w	r3, r3, #4
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ce6:	f107 031c 	add.w	r3, r7, #28
 8001cea:	4619      	mov	r1, r3
 8001cec:	4809      	ldr	r0, [pc, #36]	; (8001d14 <HAL_ADC_MspInit+0x100>)
 8001cee:	f002 fc79 	bl	80045e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	2012      	movs	r0, #18
 8001cf8:	f002 f83b 	bl	8003d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001cfc:	2012      	movs	r0, #18
 8001cfe:	f002 f854 	bl	8003daa <HAL_NVIC_EnableIRQ>
}
 8001d02:	bf00      	nop
 8001d04:	3730      	adds	r7, #48	; 0x30
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40012000 	.word	0x40012000
 8001d10:	40023800 	.word	0x40023800
 8001d14:	40020800 	.word	0x40020800
 8001d18:	40012100 	.word	0x40012100

08001d1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08c      	sub	sp, #48	; 0x30
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d24:	f107 031c 	add.w	r3, r7, #28
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	60da      	str	r2, [r3, #12]
 8001d32:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d3c:	d116      	bne.n	8001d6c <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	61bb      	str	r3, [r7, #24]
 8001d42:	4b4b      	ldr	r3, [pc, #300]	; (8001e70 <HAL_TIM_Base_MspInit+0x154>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d46:	4a4a      	ldr	r2, [pc, #296]	; (8001e70 <HAL_TIM_Base_MspInit+0x154>)
 8001d48:	f043 0301 	orr.w	r3, r3, #1
 8001d4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d4e:	4b48      	ldr	r3, [pc, #288]	; (8001e70 <HAL_TIM_Base_MspInit+0x154>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	61bb      	str	r3, [r7, #24]
 8001d58:	69bb      	ldr	r3, [r7, #24]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	201c      	movs	r0, #28
 8001d60:	f002 f807 	bl	8003d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d64:	201c      	movs	r0, #28
 8001d66:	f002 f820 	bl	8003daa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001d6a:	e07d      	b.n	8001e68 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM3)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a40      	ldr	r2, [pc, #256]	; (8001e74 <HAL_TIM_Base_MspInit+0x158>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d116      	bne.n	8001da4 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	617b      	str	r3, [r7, #20]
 8001d7a:	4b3d      	ldr	r3, [pc, #244]	; (8001e70 <HAL_TIM_Base_MspInit+0x154>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7e:	4a3c      	ldr	r2, [pc, #240]	; (8001e70 <HAL_TIM_Base_MspInit+0x154>)
 8001d80:	f043 0302 	orr.w	r3, r3, #2
 8001d84:	6413      	str	r3, [r2, #64]	; 0x40
 8001d86:	4b3a      	ldr	r3, [pc, #232]	; (8001e70 <HAL_TIM_Base_MspInit+0x154>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	617b      	str	r3, [r7, #20]
 8001d90:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001d92:	2200      	movs	r2, #0
 8001d94:	2101      	movs	r1, #1
 8001d96:	201d      	movs	r0, #29
 8001d98:	f001 ffeb 	bl	8003d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d9c:	201d      	movs	r0, #29
 8001d9e:	f002 f804 	bl	8003daa <HAL_NVIC_EnableIRQ>
}
 8001da2:	e061      	b.n	8001e68 <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM5)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a33      	ldr	r2, [pc, #204]	; (8001e78 <HAL_TIM_Base_MspInit+0x15c>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d15c      	bne.n	8001e68 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	613b      	str	r3, [r7, #16]
 8001db2:	4b2f      	ldr	r3, [pc, #188]	; (8001e70 <HAL_TIM_Base_MspInit+0x154>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	4a2e      	ldr	r2, [pc, #184]	; (8001e70 <HAL_TIM_Base_MspInit+0x154>)
 8001db8:	f043 0308 	orr.w	r3, r3, #8
 8001dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001dbe:	4b2c      	ldr	r3, [pc, #176]	; (8001e70 <HAL_TIM_Base_MspInit+0x154>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc2:	f003 0308 	and.w	r3, r3, #8
 8001dc6:	613b      	str	r3, [r7, #16]
 8001dc8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60fb      	str	r3, [r7, #12]
 8001dce:	4b28      	ldr	r3, [pc, #160]	; (8001e70 <HAL_TIM_Base_MspInit+0x154>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	4a27      	ldr	r2, [pc, #156]	; (8001e70 <HAL_TIM_Base_MspInit+0x154>)
 8001dd4:	f043 0301 	orr.w	r3, r3, #1
 8001dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dda:	4b25      	ldr	r3, [pc, #148]	; (8001e70 <HAL_TIM_Base_MspInit+0x154>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	f003 0301 	and.w	r3, r3, #1
 8001de2:	60fb      	str	r3, [r7, #12]
 8001de4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001de6:	2301      	movs	r3, #1
 8001de8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dea:	2302      	movs	r3, #2
 8001dec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001dee:	2302      	movs	r3, #2
 8001df0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df2:	2300      	movs	r3, #0
 8001df4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001df6:	2302      	movs	r3, #2
 8001df8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfa:	f107 031c 	add.w	r3, r7, #28
 8001dfe:	4619      	mov	r1, r3
 8001e00:	481e      	ldr	r0, [pc, #120]	; (8001e7c <HAL_TIM_Base_MspInit+0x160>)
 8001e02:	f002 fbef 	bl	80045e4 <HAL_GPIO_Init>
    hdma_tim5_ch1.Instance = DMA1_Stream2;
 8001e06:	4b1e      	ldr	r3, [pc, #120]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e08:	4a1e      	ldr	r2, [pc, #120]	; (8001e84 <HAL_TIM_Base_MspInit+0x168>)
 8001e0a:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch1.Init.Channel = DMA_CHANNEL_6;
 8001e0c:	4b1c      	ldr	r3, [pc, #112]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e0e:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8001e12:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e14:	4b1a      	ldr	r3, [pc, #104]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e1a:	4b19      	ldr	r3, [pc, #100]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001e20:	4b17      	ldr	r3, [pc, #92]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e26:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e28:	4b15      	ldr	r3, [pc, #84]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e2a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e2e:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e30:	4b13      	ldr	r3, [pc, #76]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e36:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 8001e38:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e3e:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001e40:	4b0f      	ldr	r3, [pc, #60]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e46:	4b0e      	ldr	r3, [pc, #56]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 8001e4c:	480c      	ldr	r0, [pc, #48]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e4e:	f001 ffc7 	bl	8003de0 <HAL_DMA_Init>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <HAL_TIM_Base_MspInit+0x140>
      Error_Handler();
 8001e58:	f7ff feae 	bl	8001bb8 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim5_ch1);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a08      	ldr	r2, [pc, #32]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e60:	625a      	str	r2, [r3, #36]	; 0x24
 8001e62:	4a07      	ldr	r2, [pc, #28]	; (8001e80 <HAL_TIM_Base_MspInit+0x164>)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001e68:	bf00      	nop
 8001e6a:	3730      	adds	r7, #48	; 0x30
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40023800 	.word	0x40023800
 8001e74:	40000400 	.word	0x40000400
 8001e78:	40000c00 	.word	0x40000c00
 8001e7c:	40020000 	.word	0x40020000
 8001e80:	20002734 	.word	0x20002734
 8001e84:	40026040 	.word	0x40026040

08001e88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b088      	sub	sp, #32
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e90:	f107 030c 	add.w	r3, r7, #12
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	60da      	str	r2, [r3, #12]
 8001e9e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a12      	ldr	r2, [pc, #72]	; (8001ef0 <HAL_TIM_MspPostInit+0x68>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d11d      	bne.n	8001ee6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60bb      	str	r3, [r7, #8]
 8001eae:	4b11      	ldr	r3, [pc, #68]	; (8001ef4 <HAL_TIM_MspPostInit+0x6c>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb2:	4a10      	ldr	r2, [pc, #64]	; (8001ef4 <HAL_TIM_MspPostInit+0x6c>)
 8001eb4:	f043 0301 	orr.w	r3, r3, #1
 8001eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eba:	4b0e      	ldr	r3, [pc, #56]	; (8001ef4 <HAL_TIM_MspPostInit+0x6c>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	60bb      	str	r3, [r7, #8]
 8001ec4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ec6:	2340      	movs	r3, #64	; 0x40
 8001ec8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eda:	f107 030c 	add.w	r3, r7, #12
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4805      	ldr	r0, [pc, #20]	; (8001ef8 <HAL_TIM_MspPostInit+0x70>)
 8001ee2:	f002 fb7f 	bl	80045e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001ee6:	bf00      	nop
 8001ee8:	3720      	adds	r7, #32
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40000400 	.word	0x40000400
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	40020000 	.word	0x40020000

08001efc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08a      	sub	sp, #40	; 0x28
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f04:	f107 0314 	add.w	r3, r7, #20
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	60da      	str	r2, [r3, #12]
 8001f12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a4b      	ldr	r2, [pc, #300]	; (8002048 <HAL_UART_MspInit+0x14c>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	f040 8090 	bne.w	8002040 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f20:	2300      	movs	r3, #0
 8001f22:	613b      	str	r3, [r7, #16]
 8001f24:	4b49      	ldr	r3, [pc, #292]	; (800204c <HAL_UART_MspInit+0x150>)
 8001f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f28:	4a48      	ldr	r2, [pc, #288]	; (800204c <HAL_UART_MspInit+0x150>)
 8001f2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f2e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f30:	4b46      	ldr	r3, [pc, #280]	; (800204c <HAL_UART_MspInit+0x150>)
 8001f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f38:	613b      	str	r3, [r7, #16]
 8001f3a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	4b42      	ldr	r3, [pc, #264]	; (800204c <HAL_UART_MspInit+0x150>)
 8001f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f44:	4a41      	ldr	r2, [pc, #260]	; (800204c <HAL_UART_MspInit+0x150>)
 8001f46:	f043 0301 	orr.w	r3, r3, #1
 8001f4a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4c:	4b3f      	ldr	r3, [pc, #252]	; (800204c <HAL_UART_MspInit+0x150>)
 8001f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f50:	f003 0301 	and.w	r3, r3, #1
 8001f54:	60fb      	str	r3, [r7, #12]
 8001f56:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f58:	230c      	movs	r3, #12
 8001f5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f60:	2300      	movs	r3, #0
 8001f62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f64:	2303      	movs	r3, #3
 8001f66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f68:	2307      	movs	r3, #7
 8001f6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6c:	f107 0314 	add.w	r3, r7, #20
 8001f70:	4619      	mov	r1, r3
 8001f72:	4837      	ldr	r0, [pc, #220]	; (8002050 <HAL_UART_MspInit+0x154>)
 8001f74:	f002 fb36 	bl	80045e4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001f78:	4b36      	ldr	r3, [pc, #216]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001f7a:	4a37      	ldr	r2, [pc, #220]	; (8002058 <HAL_UART_MspInit+0x15c>)
 8001f7c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001f7e:	4b35      	ldr	r3, [pc, #212]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001f80:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f84:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f86:	4b33      	ldr	r3, [pc, #204]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f8c:	4b31      	ldr	r3, [pc, #196]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f92:	4b30      	ldr	r3, [pc, #192]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001f94:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f98:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f9a:	4b2e      	ldr	r3, [pc, #184]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fa0:	4b2c      	ldr	r3, [pc, #176]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001fa6:	4b2b      	ldr	r3, [pc, #172]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001fac:	4b29      	ldr	r3, [pc, #164]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fb2:	4b28      	ldr	r3, [pc, #160]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001fb8:	4826      	ldr	r0, [pc, #152]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001fba:	f001 ff11 	bl	8003de0 <HAL_DMA_Init>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001fc4:	f7ff fdf8 	bl	8001bb8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4a22      	ldr	r2, [pc, #136]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001fcc:	639a      	str	r2, [r3, #56]	; 0x38
 8001fce:	4a21      	ldr	r2, [pc, #132]	; (8002054 <HAL_UART_MspInit+0x158>)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001fd4:	4b21      	ldr	r3, [pc, #132]	; (800205c <HAL_UART_MspInit+0x160>)
 8001fd6:	4a22      	ldr	r2, [pc, #136]	; (8002060 <HAL_UART_MspInit+0x164>)
 8001fd8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001fda:	4b20      	ldr	r3, [pc, #128]	; (800205c <HAL_UART_MspInit+0x160>)
 8001fdc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fe0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fe2:	4b1e      	ldr	r3, [pc, #120]	; (800205c <HAL_UART_MspInit+0x160>)
 8001fe4:	2240      	movs	r2, #64	; 0x40
 8001fe6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fe8:	4b1c      	ldr	r3, [pc, #112]	; (800205c <HAL_UART_MspInit+0x160>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fee:	4b1b      	ldr	r3, [pc, #108]	; (800205c <HAL_UART_MspInit+0x160>)
 8001ff0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ff4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ff6:	4b19      	ldr	r3, [pc, #100]	; (800205c <HAL_UART_MspInit+0x160>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ffc:	4b17      	ldr	r3, [pc, #92]	; (800205c <HAL_UART_MspInit+0x160>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002002:	4b16      	ldr	r3, [pc, #88]	; (800205c <HAL_UART_MspInit+0x160>)
 8002004:	2200      	movs	r2, #0
 8002006:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002008:	4b14      	ldr	r3, [pc, #80]	; (800205c <HAL_UART_MspInit+0x160>)
 800200a:	2200      	movs	r2, #0
 800200c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800200e:	4b13      	ldr	r3, [pc, #76]	; (800205c <HAL_UART_MspInit+0x160>)
 8002010:	2200      	movs	r2, #0
 8002012:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002014:	4811      	ldr	r0, [pc, #68]	; (800205c <HAL_UART_MspInit+0x160>)
 8002016:	f001 fee3 	bl	8003de0 <HAL_DMA_Init>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8002020:	f7ff fdca 	bl	8001bb8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4a0d      	ldr	r2, [pc, #52]	; (800205c <HAL_UART_MspInit+0x160>)
 8002028:	635a      	str	r2, [r3, #52]	; 0x34
 800202a:	4a0c      	ldr	r2, [pc, #48]	; (800205c <HAL_UART_MspInit+0x160>)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002030:	2200      	movs	r2, #0
 8002032:	2100      	movs	r1, #0
 8002034:	2026      	movs	r0, #38	; 0x26
 8002036:	f001 fe9c 	bl	8003d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800203a:	2026      	movs	r0, #38	; 0x26
 800203c:	f001 feb5 	bl	8003daa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002040:	bf00      	nop
 8002042:	3728      	adds	r7, #40	; 0x28
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40004400 	.word	0x40004400
 800204c:	40023800 	.word	0x40023800
 8002050:	40020000 	.word	0x40020000
 8002054:	200002a4 	.word	0x200002a4
 8002058:	40026088 	.word	0x40026088
 800205c:	200026d4 	.word	0x200026d4
 8002060:	400260a0 	.word	0x400260a0

08002064 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002068:	e7fe      	b.n	8002068 <NMI_Handler+0x4>

0800206a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800206a:	b480      	push	{r7}
 800206c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800206e:	e7fe      	b.n	800206e <HardFault_Handler+0x4>

08002070 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002074:	e7fe      	b.n	8002074 <MemManage_Handler+0x4>

08002076 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002076:	b480      	push	{r7}
 8002078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800207a:	e7fe      	b.n	800207a <BusFault_Handler+0x4>

0800207c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002080:	e7fe      	b.n	8002080 <UsageFault_Handler+0x4>

08002082 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002082:	b480      	push	{r7}
 8002084:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002086:	bf00      	nop
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002094:	bf00      	nop
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800209e:	b480      	push	{r7}
 80020a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020b0:	f001 f80a 	bl	80030c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80020be:	2001      	movs	r0, #1
 80020c0:	f002 fc60 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  //PE0 ROW1
	if( (HAL_GetTick()-tick)>30)
 80020c4:	f001 f814 	bl	80030f0 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	4b85      	ldr	r3, [pc, #532]	; (80022e0 <EXTI0_IRQHandler+0x228>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	2b1e      	cmp	r3, #30
 80020d2:	f240 80ed 	bls.w	80022b0 <EXTI0_IRQHandler+0x1f8>
	{

		for(uint8_t i=6;i<10;i++)
 80020d6:	2306      	movs	r3, #6
 80020d8:	71fb      	strb	r3, [r7, #7]
 80020da:	e0e3      	b.n	80022a4 <EXTI0_IRQHandler+0x1ec>
		{
				HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_SET);
 80020dc:	2201      	movs	r2, #1
 80020de:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80020e2:	4880      	ldr	r0, [pc, #512]	; (80022e4 <EXTI0_IRQHandler+0x22c>)
 80020e4:	f002 fc1a 	bl	800491c <HAL_GPIO_WritePin>
				PBout(i)=0;
 80020e8:	79fb      	ldrb	r3, [r7, #7]
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	461a      	mov	r2, r3
 80020ee:	4b7e      	ldr	r3, [pc, #504]	; (80022e8 <EXTI0_IRQHandler+0x230>)
 80020f0:	4413      	add	r3, r2
 80020f2:	461a      	mov	r2, r3
 80020f4:	2300      	movs	r3, #0
 80020f6:	6013      	str	r3, [r2, #0]
				if(PEin(0)==0)
 80020f8:	4b7c      	ldr	r3, [pc, #496]	; (80022ec <EXTI0_IRQHandler+0x234>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	f040 80ce 	bne.w	800229e <EXTI0_IRQHandler+0x1e6>
				{
					switch(i)
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	3b06      	subs	r3, #6
 8002106:	2b03      	cmp	r3, #3
 8002108:	f200 80d1 	bhi.w	80022ae <EXTI0_IRQHandler+0x1f6>
 800210c:	a201      	add	r2, pc, #4	; (adr r2, 8002114 <EXTI0_IRQHandler+0x5c>)
 800210e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002112:	bf00      	nop
 8002114:	08002125 	.word	0x08002125
 8002118:	08002185 	.word	0x08002185
 800211c:	080021e5 	.word	0x080021e5
 8002120:	08002241 	.word	0x08002241
					{
						case 6:
						{
							while(PEin(0)==0){}
 8002124:	bf00      	nop
 8002126:	4b71      	ldr	r3, [pc, #452]	; (80022ec <EXTI0_IRQHandler+0x234>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d0fb      	beq.n	8002126 <EXTI0_IRQHandler+0x6e>
							if((CurrentSet-0.1)<0.0)
 800212e:	4b70      	ldr	r3, [pc, #448]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 8002130:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002134:	a366      	add	r3, pc, #408	; (adr r3, 80022d0 <EXTI0_IRQHandler+0x218>)
 8002136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800213a:	f7fe f905 	bl	8000348 <__aeabi_dsub>
 800213e:	4602      	mov	r2, r0
 8002140:	460b      	mov	r3, r1
 8002142:	4610      	mov	r0, r2
 8002144:	4619      	mov	r1, r3
 8002146:	f04f 0200 	mov.w	r2, #0
 800214a:	f04f 0300 	mov.w	r3, #0
 800214e:	f7fe fd25 	bl	8000b9c <__aeabi_dcmplt>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d007      	beq.n	8002168 <EXTI0_IRQHandler+0xb0>
							{
								CurrentSet=0.0;
 8002158:	4965      	ldr	r1, [pc, #404]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 800215a:	f04f 0200 	mov.w	r2, #0
 800215e:	f04f 0300 	mov.w	r3, #0
 8002162:	e9c1 2300 	strd	r2, r3, [r1]
							}
							else{
								CurrentSet-=0.1;
							}
							goto END;
 8002166:	e099      	b.n	800229c <EXTI0_IRQHandler+0x1e4>
								CurrentSet-=0.1;
 8002168:	4b61      	ldr	r3, [pc, #388]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 800216a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800216e:	a358      	add	r3, pc, #352	; (adr r3, 80022d0 <EXTI0_IRQHandler+0x218>)
 8002170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002174:	f7fe f8e8 	bl	8000348 <__aeabi_dsub>
 8002178:	4602      	mov	r2, r0
 800217a:	460b      	mov	r3, r1
 800217c:	495c      	ldr	r1, [pc, #368]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 800217e:	e9c1 2300 	strd	r2, r3, [r1]
							goto END;
 8002182:	e08b      	b.n	800229c <EXTI0_IRQHandler+0x1e4>

						}
						case 7:
						{
							while(PEin(0)==0){}
 8002184:	bf00      	nop
 8002186:	4b59      	ldr	r3, [pc, #356]	; (80022ec <EXTI0_IRQHandler+0x234>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d0fb      	beq.n	8002186 <EXTI0_IRQHandler+0xce>
							if((CurrentSet-0.02)<0.0)
 800218e:	4b58      	ldr	r3, [pc, #352]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 8002190:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002194:	a350      	add	r3, pc, #320	; (adr r3, 80022d8 <EXTI0_IRQHandler+0x220>)
 8002196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800219a:	f7fe f8d5 	bl	8000348 <__aeabi_dsub>
 800219e:	4602      	mov	r2, r0
 80021a0:	460b      	mov	r3, r1
 80021a2:	4610      	mov	r0, r2
 80021a4:	4619      	mov	r1, r3
 80021a6:	f04f 0200 	mov.w	r2, #0
 80021aa:	f04f 0300 	mov.w	r3, #0
 80021ae:	f7fe fcf5 	bl	8000b9c <__aeabi_dcmplt>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d007      	beq.n	80021c8 <EXTI0_IRQHandler+0x110>
							{
								CurrentSet=0.0;
 80021b8:	494d      	ldr	r1, [pc, #308]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 80021ba:	f04f 0200 	mov.w	r2, #0
 80021be:	f04f 0300 	mov.w	r3, #0
 80021c2:	e9c1 2300 	strd	r2, r3, [r1]
							}
							else
							{
								CurrentSet-=0.02;
							}
							goto END;
 80021c6:	e069      	b.n	800229c <EXTI0_IRQHandler+0x1e4>
								CurrentSet-=0.02;
 80021c8:	4b49      	ldr	r3, [pc, #292]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 80021ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021ce:	a342      	add	r3, pc, #264	; (adr r3, 80022d8 <EXTI0_IRQHandler+0x220>)
 80021d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d4:	f7fe f8b8 	bl	8000348 <__aeabi_dsub>
 80021d8:	4602      	mov	r2, r0
 80021da:	460b      	mov	r3, r1
 80021dc:	4944      	ldr	r1, [pc, #272]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 80021de:	e9c1 2300 	strd	r2, r3, [r1]
							goto END;
 80021e2:	e05b      	b.n	800229c <EXTI0_IRQHandler+0x1e4>


						}
						case 8:
						{
							while(PEin(0)==0){}
 80021e4:	bf00      	nop
 80021e6:	4b41      	ldr	r3, [pc, #260]	; (80022ec <EXTI0_IRQHandler+0x234>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d0fb      	beq.n	80021e6 <EXTI0_IRQHandler+0x12e>
							if((CurrentSet+0.02)>30.0)
 80021ee:	4b40      	ldr	r3, [pc, #256]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 80021f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021f4:	a338      	add	r3, pc, #224	; (adr r3, 80022d8 <EXTI0_IRQHandler+0x220>)
 80021f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021fa:	f7fe f8a7 	bl	800034c <__adddf3>
 80021fe:	4602      	mov	r2, r0
 8002200:	460b      	mov	r3, r1
 8002202:	4610      	mov	r0, r2
 8002204:	4619      	mov	r1, r3
 8002206:	f04f 0200 	mov.w	r2, #0
 800220a:	4b3a      	ldr	r3, [pc, #232]	; (80022f4 <EXTI0_IRQHandler+0x23c>)
 800220c:	f7fe fce4 	bl	8000bd8 <__aeabi_dcmpgt>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d006      	beq.n	8002224 <EXTI0_IRQHandler+0x16c>
							{
								CurrentSet=30.0;
 8002216:	4936      	ldr	r1, [pc, #216]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 8002218:	f04f 0200 	mov.w	r2, #0
 800221c:	4b35      	ldr	r3, [pc, #212]	; (80022f4 <EXTI0_IRQHandler+0x23c>)
 800221e:	e9c1 2300 	strd	r2, r3, [r1]
							}
							else
							{
								CurrentSet+=0.02;
							}
							goto END;
 8002222:	e03b      	b.n	800229c <EXTI0_IRQHandler+0x1e4>
								CurrentSet+=0.02;
 8002224:	4b32      	ldr	r3, [pc, #200]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 8002226:	e9d3 0100 	ldrd	r0, r1, [r3]
 800222a:	a32b      	add	r3, pc, #172	; (adr r3, 80022d8 <EXTI0_IRQHandler+0x220>)
 800222c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002230:	f7fe f88c 	bl	800034c <__adddf3>
 8002234:	4602      	mov	r2, r0
 8002236:	460b      	mov	r3, r1
 8002238:	492d      	ldr	r1, [pc, #180]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 800223a:	e9c1 2300 	strd	r2, r3, [r1]
							goto END;
 800223e:	e02d      	b.n	800229c <EXTI0_IRQHandler+0x1e4>
						}
						case 9:
						{
							while(PEin(0)==0){}
 8002240:	bf00      	nop
 8002242:	4b2a      	ldr	r3, [pc, #168]	; (80022ec <EXTI0_IRQHandler+0x234>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d0fb      	beq.n	8002242 <EXTI0_IRQHandler+0x18a>
							if((CurrentSet+0.1)>30.0)
 800224a:	4b29      	ldr	r3, [pc, #164]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 800224c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002250:	a31f      	add	r3, pc, #124	; (adr r3, 80022d0 <EXTI0_IRQHandler+0x218>)
 8002252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002256:	f7fe f879 	bl	800034c <__adddf3>
 800225a:	4602      	mov	r2, r0
 800225c:	460b      	mov	r3, r1
 800225e:	4610      	mov	r0, r2
 8002260:	4619      	mov	r1, r3
 8002262:	f04f 0200 	mov.w	r2, #0
 8002266:	4b23      	ldr	r3, [pc, #140]	; (80022f4 <EXTI0_IRQHandler+0x23c>)
 8002268:	f7fe fcb6 	bl	8000bd8 <__aeabi_dcmpgt>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d006      	beq.n	8002280 <EXTI0_IRQHandler+0x1c8>
							{
								CurrentSet=30.0;
 8002272:	491f      	ldr	r1, [pc, #124]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 8002274:	f04f 0200 	mov.w	r2, #0
 8002278:	4b1e      	ldr	r3, [pc, #120]	; (80022f4 <EXTI0_IRQHandler+0x23c>)
 800227a:	e9c1 2300 	strd	r2, r3, [r1]
							}
							else
							{
								CurrentSet+=0.1;
							}
							goto END;
 800227e:	e00c      	b.n	800229a <EXTI0_IRQHandler+0x1e2>
								CurrentSet+=0.1;
 8002280:	4b1b      	ldr	r3, [pc, #108]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 8002282:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002286:	a312      	add	r3, pc, #72	; (adr r3, 80022d0 <EXTI0_IRQHandler+0x218>)
 8002288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800228c:	f7fe f85e 	bl	800034c <__adddf3>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	4916      	ldr	r1, [pc, #88]	; (80022f0 <EXTI0_IRQHandler+0x238>)
 8002296:	e9c1 2300 	strd	r2, r3, [r1]
							goto END;
 800229a:	bf00      	nop
						}
					}
						END:
						break;
 800229c:	e007      	b.n	80022ae <EXTI0_IRQHandler+0x1f6>
		for(uint8_t i=6;i<10;i++)
 800229e:	79fb      	ldrb	r3, [r7, #7]
 80022a0:	3301      	adds	r3, #1
 80022a2:	71fb      	strb	r3, [r7, #7]
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	2b09      	cmp	r3, #9
 80022a8:	f67f af18 	bls.w	80020dc <EXTI0_IRQHandler+0x24>
 80022ac:	e000      	b.n	80022b0 <EXTI0_IRQHandler+0x1f8>
						break;
 80022ae:	bf00      	nop
				}
		}
	}
	HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_RESET);
 80022b0:	2200      	movs	r2, #0
 80022b2:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80022b6:	480b      	ldr	r0, [pc, #44]	; (80022e4 <EXTI0_IRQHandler+0x22c>)
 80022b8:	f002 fb30 	bl	800491c <HAL_GPIO_WritePin>
	tick = HAL_GetTick();
 80022bc:	f000 ff18 	bl	80030f0 <HAL_GetTick>
 80022c0:	4603      	mov	r3, r0
 80022c2:	4a07      	ldr	r2, [pc, #28]	; (80022e0 <EXTI0_IRQHandler+0x228>)
 80022c4:	6013      	str	r3, [r2, #0]
  /* USER CODE END EXTI0_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	9999999a 	.word	0x9999999a
 80022d4:	3fb99999 	.word	0x3fb99999
 80022d8:	47ae147b 	.word	0x47ae147b
 80022dc:	3f947ae1 	.word	0x3f947ae1
 80022e0:	2000a8d4 	.word	0x2000a8d4
 80022e4:	40020400 	.word	0x40020400
 80022e8:	42408280 	.word	0x42408280
 80022ec:	42420200 	.word	0x42420200
 80022f0:	20000000 	.word	0x20000000
 80022f4:	403e0000 	.word	0x403e0000

080022f8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80022fe:	2002      	movs	r0, #2
 8002300:	f002 fb40 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  //PE1 ROW2
	if( (HAL_GetTick()-tick)>30)
 8002304:	f000 fef4 	bl	80030f0 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	4b6a      	ldr	r3, [pc, #424]	; (80024b4 <EXTI1_IRQHandler+0x1bc>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	2b1e      	cmp	r3, #30
 8002312:	f240 80cb 	bls.w	80024ac <EXTI1_IRQHandler+0x1b4>
	{

		if(Mode==1){
 8002316:	4b68      	ldr	r3, [pc, #416]	; (80024b8 <EXTI1_IRQHandler+0x1c0>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b01      	cmp	r3, #1
 800231c:	f040 80c6 	bne.w	80024ac <EXTI1_IRQHandler+0x1b4>

	for(uint8_t i=6;i<10;i++)
 8002320:	2306      	movs	r3, #6
 8002322:	71fb      	strb	r3, [r7, #7]
 8002324:	e0b1      	b.n	800248a <EXTI1_IRQHandler+0x192>
	{
		HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_SET);
 8002326:	2201      	movs	r2, #1
 8002328:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800232c:	4863      	ldr	r0, [pc, #396]	; (80024bc <EXTI1_IRQHandler+0x1c4>)
 800232e:	f002 faf5 	bl	800491c <HAL_GPIO_WritePin>
		PBout(i)=0;
 8002332:	79fb      	ldrb	r3, [r7, #7]
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	461a      	mov	r2, r3
 8002338:	4b61      	ldr	r3, [pc, #388]	; (80024c0 <EXTI1_IRQHandler+0x1c8>)
 800233a:	4413      	add	r3, r2
 800233c:	461a      	mov	r2, r3
 800233e:	2300      	movs	r3, #0
 8002340:	6013      	str	r3, [r2, #0]
		if(PEin(1)==0)
 8002342:	4b60      	ldr	r3, [pc, #384]	; (80024c4 <EXTI1_IRQHandler+0x1cc>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2b00      	cmp	r3, #0
 8002348:	f040 809c 	bne.w	8002484 <EXTI1_IRQHandler+0x18c>
		{
			switch(i)
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	3b06      	subs	r3, #6
 8002350:	2b03      	cmp	r3, #3
 8002352:	f200 809f 	bhi.w	8002494 <EXTI1_IRQHandler+0x19c>
 8002356:	a201      	add	r2, pc, #4	; (adr r2, 800235c <EXTI1_IRQHandler+0x64>)
 8002358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800235c:	0800236d 	.word	0x0800236d
 8002360:	080023b1 	.word	0x080023b1
 8002364:	080023f5 	.word	0x080023f5
 8002368:	0800243b 	.word	0x0800243b
			{
				case 6:
				{

					while(PEin(1)==0){}
 800236c:	bf00      	nop
 800236e:	4b55      	ldr	r3, [pc, #340]	; (80024c4 <EXTI1_IRQHandler+0x1cc>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d0fb      	beq.n	800236e <EXTI1_IRQHandler+0x76>
					if((PWM-160)<0)
 8002376:	4b54      	ldr	r3, [pc, #336]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 8002378:	f9b3 3000 	ldrsh.w	r3, [r3]
 800237c:	2b9f      	cmp	r3, #159	; 0x9f
 800237e:	dc08      	bgt.n	8002392 <EXTI1_IRQHandler+0x9a>
					{
						PWM=0;
 8002380:	4b51      	ldr	r3, [pc, #324]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 8002382:	2200      	movs	r2, #0
 8002384:	801a      	strh	r2, [r3, #0]
						TIM3->CCR1 = PWM;
 8002386:	4b50      	ldr	r3, [pc, #320]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 8002388:	f9b3 2000 	ldrsh.w	r2, [r3]
 800238c:	4b4f      	ldr	r3, [pc, #316]	; (80024cc <EXTI1_IRQHandler+0x1d4>)
 800238e:	635a      	str	r2, [r3, #52]	; 0x34
					else
					{
						PWM-=160;
						TIM3->CCR1 = PWM;
					}
					goto END;
 8002390:	e077      	b.n	8002482 <EXTI1_IRQHandler+0x18a>
						PWM-=160;
 8002392:	4b4d      	ldr	r3, [pc, #308]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 8002394:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002398:	b29b      	uxth	r3, r3
 800239a:	3ba0      	subs	r3, #160	; 0xa0
 800239c:	b29b      	uxth	r3, r3
 800239e:	b21a      	sxth	r2, r3
 80023a0:	4b49      	ldr	r3, [pc, #292]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 80023a2:	801a      	strh	r2, [r3, #0]
						TIM3->CCR1 = PWM;
 80023a4:	4b48      	ldr	r3, [pc, #288]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 80023a6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80023aa:	4b48      	ldr	r3, [pc, #288]	; (80024cc <EXTI1_IRQHandler+0x1d4>)
 80023ac:	635a      	str	r2, [r3, #52]	; 0x34
					goto END;
 80023ae:	e068      	b.n	8002482 <EXTI1_IRQHandler+0x18a>
				}
				case 7:
				{
					while(PEin(1)==0){}
 80023b0:	bf00      	nop
 80023b2:	4b44      	ldr	r3, [pc, #272]	; (80024c4 <EXTI1_IRQHandler+0x1cc>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d0fb      	beq.n	80023b2 <EXTI1_IRQHandler+0xba>
					if((PWM-32)<0)
 80023ba:	4b43      	ldr	r3, [pc, #268]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 80023bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023c0:	2b1f      	cmp	r3, #31
 80023c2:	dc08      	bgt.n	80023d6 <EXTI1_IRQHandler+0xde>
					{
						PWM=0;
 80023c4:	4b40      	ldr	r3, [pc, #256]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	801a      	strh	r2, [r3, #0]
						TIM3->CCR1 = PWM;
 80023ca:	4b3f      	ldr	r3, [pc, #252]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 80023cc:	f9b3 2000 	ldrsh.w	r2, [r3]
 80023d0:	4b3e      	ldr	r3, [pc, #248]	; (80024cc <EXTI1_IRQHandler+0x1d4>)
 80023d2:	635a      	str	r2, [r3, #52]	; 0x34
					else
					{
						PWM-=32;
						TIM3->CCR1 = PWM;
					}
					goto END;
 80023d4:	e055      	b.n	8002482 <EXTI1_IRQHandler+0x18a>
						PWM-=32;
 80023d6:	4b3c      	ldr	r3, [pc, #240]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 80023d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023dc:	b29b      	uxth	r3, r3
 80023de:	3b20      	subs	r3, #32
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	b21a      	sxth	r2, r3
 80023e4:	4b38      	ldr	r3, [pc, #224]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 80023e6:	801a      	strh	r2, [r3, #0]
						TIM3->CCR1 = PWM;
 80023e8:	4b37      	ldr	r3, [pc, #220]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 80023ea:	f9b3 2000 	ldrsh.w	r2, [r3]
 80023ee:	4b37      	ldr	r3, [pc, #220]	; (80024cc <EXTI1_IRQHandler+0x1d4>)
 80023f0:	635a      	str	r2, [r3, #52]	; 0x34
					goto END;
 80023f2:	e046      	b.n	8002482 <EXTI1_IRQHandler+0x18a>


				}
				case 8:
				{
					while(PEin(1)==0){}
 80023f4:	bf00      	nop
 80023f6:	4b33      	ldr	r3, [pc, #204]	; (80024c4 <EXTI1_IRQHandler+0x1cc>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d0fb      	beq.n	80023f6 <EXTI1_IRQHandler+0xfe>
					if((PWM+32)>3200)
 80023fe:	4b32      	ldr	r3, [pc, #200]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 8002400:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002404:	f5b3 6f46 	cmp.w	r3, #3168	; 0xc60
 8002408:	dd08      	ble.n	800241c <EXTI1_IRQHandler+0x124>
					{
						PWM=2;
 800240a:	4b2f      	ldr	r3, [pc, #188]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 800240c:	2202      	movs	r2, #2
 800240e:	801a      	strh	r2, [r3, #0]
						TIM3->CCR1 = PWM;
 8002410:	4b2d      	ldr	r3, [pc, #180]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 8002412:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002416:	4b2d      	ldr	r3, [pc, #180]	; (80024cc <EXTI1_IRQHandler+0x1d4>)
 8002418:	635a      	str	r2, [r3, #52]	; 0x34
					else
					{
						PWM+=32;
						TIM3->CCR1 = PWM;
					}
					goto END;
 800241a:	e032      	b.n	8002482 <EXTI1_IRQHandler+0x18a>
						PWM+=32;
 800241c:	4b2a      	ldr	r3, [pc, #168]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 800241e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002422:	b29b      	uxth	r3, r3
 8002424:	3320      	adds	r3, #32
 8002426:	b29b      	uxth	r3, r3
 8002428:	b21a      	sxth	r2, r3
 800242a:	4b27      	ldr	r3, [pc, #156]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 800242c:	801a      	strh	r2, [r3, #0]
						TIM3->CCR1 = PWM;
 800242e:	4b26      	ldr	r3, [pc, #152]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 8002430:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002434:	4b25      	ldr	r3, [pc, #148]	; (80024cc <EXTI1_IRQHandler+0x1d4>)
 8002436:	635a      	str	r2, [r3, #52]	; 0x34
					goto END;
 8002438:	e023      	b.n	8002482 <EXTI1_IRQHandler+0x18a>


				}
				case 9:
				{
					while(PEin(1)==0){}
 800243a:	bf00      	nop
 800243c:	4b21      	ldr	r3, [pc, #132]	; (80024c4 <EXTI1_IRQHandler+0x1cc>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d0fb      	beq.n	800243c <EXTI1_IRQHandler+0x144>
					if((PWM+160)>3200)
 8002444:	4b20      	ldr	r3, [pc, #128]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 8002446:	f9b3 3000 	ldrsh.w	r3, [r3]
 800244a:	f5b3 6f3e 	cmp.w	r3, #3040	; 0xbe0
 800244e:	dd09      	ble.n	8002464 <EXTI1_IRQHandler+0x16c>
					{
						PWM=3200;
 8002450:	4b1d      	ldr	r3, [pc, #116]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 8002452:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8002456:	801a      	strh	r2, [r3, #0]
						TIM3->CCR1 = PWM;
 8002458:	4b1b      	ldr	r3, [pc, #108]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 800245a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800245e:	4b1b      	ldr	r3, [pc, #108]	; (80024cc <EXTI1_IRQHandler+0x1d4>)
 8002460:	635a      	str	r2, [r3, #52]	; 0x34
					else
					{
						PWM+=160;
						TIM3->CCR1 = PWM;
					}
					goto END;
 8002462:	e00d      	b.n	8002480 <EXTI1_IRQHandler+0x188>
						PWM+=160;
 8002464:	4b18      	ldr	r3, [pc, #96]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 8002466:	f9b3 3000 	ldrsh.w	r3, [r3]
 800246a:	b29b      	uxth	r3, r3
 800246c:	33a0      	adds	r3, #160	; 0xa0
 800246e:	b29b      	uxth	r3, r3
 8002470:	b21a      	sxth	r2, r3
 8002472:	4b15      	ldr	r3, [pc, #84]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 8002474:	801a      	strh	r2, [r3, #0]
						TIM3->CCR1 = PWM;
 8002476:	4b14      	ldr	r3, [pc, #80]	; (80024c8 <EXTI1_IRQHandler+0x1d0>)
 8002478:	f9b3 2000 	ldrsh.w	r2, [r3]
 800247c:	4b13      	ldr	r3, [pc, #76]	; (80024cc <EXTI1_IRQHandler+0x1d4>)
 800247e:	635a      	str	r2, [r3, #52]	; 0x34
					goto END;
 8002480:	bf00      	nop
				}
			}
				END:
				break;
 8002482:	e007      	b.n	8002494 <EXTI1_IRQHandler+0x19c>
	for(uint8_t i=6;i<10;i++)
 8002484:	79fb      	ldrb	r3, [r7, #7]
 8002486:	3301      	adds	r3, #1
 8002488:	71fb      	strb	r3, [r7, #7]
 800248a:	79fb      	ldrb	r3, [r7, #7]
 800248c:	2b09      	cmp	r3, #9
 800248e:	f67f af4a 	bls.w	8002326 <EXTI1_IRQHandler+0x2e>
 8002492:	e000      	b.n	8002496 <EXTI1_IRQHandler+0x19e>
				break;
 8002494:	bf00      	nop
		}
	}
	HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_RESET);
 8002496:	2200      	movs	r2, #0
 8002498:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800249c:	4807      	ldr	r0, [pc, #28]	; (80024bc <EXTI1_IRQHandler+0x1c4>)
 800249e:	f002 fa3d 	bl	800491c <HAL_GPIO_WritePin>
	tick = HAL_GetTick();
 80024a2:	f000 fe25 	bl	80030f0 <HAL_GetTick>
 80024a6:	4603      	mov	r3, r0
 80024a8:	4a02      	ldr	r2, [pc, #8]	; (80024b4 <EXTI1_IRQHandler+0x1bc>)
 80024aa:	6013      	str	r3, [r2, #0]
		}
	}
  /* USER CODE END EXTI1_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	2000a8d4 	.word	0x2000a8d4
 80024b8:	2000027a 	.word	0x2000027a
 80024bc:	40020400 	.word	0x40020400
 80024c0:	42408280 	.word	0x42408280
 80024c4:	42420204 	.word	0x42420204
 80024c8:	20000278 	.word	0x20000278
 80024cc:	40000400 	.word	0x40000400

080024d0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80024d6:	2010      	movs	r0, #16
 80024d8:	f002 fa54 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */
  //PB4 ROW3
	if( (HAL_GetTick()-tick)>30)
 80024dc:	f000 fe08 	bl	80030f0 <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	4b3a      	ldr	r3, [pc, #232]	; (80025cc <EXTI4_IRQHandler+0xfc>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b1e      	cmp	r3, #30
 80024ea:	d96b      	bls.n	80025c4 <EXTI4_IRQHandler+0xf4>
	{

	for(uint8_t i=6;i<10;i++)
 80024ec:	2306      	movs	r3, #6
 80024ee:	71fb      	strb	r3, [r7, #7]
 80024f0:	e058      	b.n	80025a4 <EXTI4_IRQHandler+0xd4>
	{
		HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_SET);
 80024f2:	2201      	movs	r2, #1
 80024f4:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80024f8:	4835      	ldr	r0, [pc, #212]	; (80025d0 <EXTI4_IRQHandler+0x100>)
 80024fa:	f002 fa0f 	bl	800491c <HAL_GPIO_WritePin>
		PBout(i)=0;
 80024fe:	79fb      	ldrb	r3, [r7, #7]
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	461a      	mov	r2, r3
 8002504:	4b33      	ldr	r3, [pc, #204]	; (80025d4 <EXTI4_IRQHandler+0x104>)
 8002506:	4413      	add	r3, r2
 8002508:	461a      	mov	r2, r3
 800250a:	2300      	movs	r3, #0
 800250c:	6013      	str	r3, [r2, #0]
		if(PBin(4)==0)
 800250e:	4b32      	ldr	r3, [pc, #200]	; (80025d8 <EXTI4_IRQHandler+0x108>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d143      	bne.n	800259e <EXTI4_IRQHandler+0xce>
		{
			switch(i)
 8002516:	79fb      	ldrb	r3, [r7, #7]
 8002518:	3b06      	subs	r3, #6
 800251a:	2b03      	cmp	r3, #3
 800251c:	d846      	bhi.n	80025ac <EXTI4_IRQHandler+0xdc>
 800251e:	a201      	add	r2, pc, #4	; (adr r2, 8002524 <EXTI4_IRQHandler+0x54>)
 8002520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002524:	08002535 	.word	0x08002535
 8002528:	08002557 	.word	0x08002557
 800252c:	08002579 	.word	0x08002579
 8002530:	0800258b 	.word	0x0800258b
			{
				case 6:
				{
					while(PBin(4)==0){}
 8002534:	bf00      	nop
 8002536:	4b28      	ldr	r3, [pc, #160]	; (80025d8 <EXTI4_IRQHandler+0x108>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d0fb      	beq.n	8002536 <EXTI4_IRQHandler+0x66>
					Mode=0;
 800253e:	4b27      	ldr	r3, [pc, #156]	; (80025dc <EXTI4_IRQHandler+0x10c>)
 8002540:	2200      	movs	r2, #0
 8002542:	701a      	strb	r2, [r3, #0]
					PWM=0;
 8002544:	4b26      	ldr	r3, [pc, #152]	; (80025e0 <EXTI4_IRQHandler+0x110>)
 8002546:	2200      	movs	r2, #0
 8002548:	801a      	strh	r2, [r3, #0]
					TIM3->CCR1 = PWM;
 800254a:	4b25      	ldr	r3, [pc, #148]	; (80025e0 <EXTI4_IRQHandler+0x110>)
 800254c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002550:	4b24      	ldr	r3, [pc, #144]	; (80025e4 <EXTI4_IRQHandler+0x114>)
 8002552:	635a      	str	r2, [r3, #52]	; 0x34
					goto END;
 8002554:	e022      	b.n	800259c <EXTI4_IRQHandler+0xcc>

				}
				case 7:
				{
					while(PBin(4)==0){}
 8002556:	bf00      	nop
 8002558:	4b1f      	ldr	r3, [pc, #124]	; (80025d8 <EXTI4_IRQHandler+0x108>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d0fb      	beq.n	8002558 <EXTI4_IRQHandler+0x88>
					Mode=1;
 8002560:	4b1e      	ldr	r3, [pc, #120]	; (80025dc <EXTI4_IRQHandler+0x10c>)
 8002562:	2201      	movs	r2, #1
 8002564:	701a      	strb	r2, [r3, #0]
					PWM=0;
 8002566:	4b1e      	ldr	r3, [pc, #120]	; (80025e0 <EXTI4_IRQHandler+0x110>)
 8002568:	2200      	movs	r2, #0
 800256a:	801a      	strh	r2, [r3, #0]
					TIM3->CCR1 = PWM;
 800256c:	4b1c      	ldr	r3, [pc, #112]	; (80025e0 <EXTI4_IRQHandler+0x110>)
 800256e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002572:	4b1c      	ldr	r3, [pc, #112]	; (80025e4 <EXTI4_IRQHandler+0x114>)
 8002574:	635a      	str	r2, [r3, #52]	; 0x34
					goto END;
 8002576:	e011      	b.n	800259c <EXTI4_IRQHandler+0xcc>
				}
				case 8:
				{
					while(PBin(4)==0){}
 8002578:	bf00      	nop
 800257a:	4b17      	ldr	r3, [pc, #92]	; (80025d8 <EXTI4_IRQHandler+0x108>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d0fb      	beq.n	800257a <EXTI4_IRQHandler+0xaa>
					frame=0;
 8002582:	4b19      	ldr	r3, [pc, #100]	; (80025e8 <EXTI4_IRQHandler+0x118>)
 8002584:	2200      	movs	r2, #0
 8002586:	701a      	strb	r2, [r3, #0]
					goto END;
 8002588:	e008      	b.n	800259c <EXTI4_IRQHandler+0xcc>
				}
				case 9:
				{
					while(PBin(4)==0){}
 800258a:	bf00      	nop
 800258c:	4b12      	ldr	r3, [pc, #72]	; (80025d8 <EXTI4_IRQHandler+0x108>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d0fb      	beq.n	800258c <EXTI4_IRQHandler+0xbc>
					frame=1;
 8002594:	4b14      	ldr	r3, [pc, #80]	; (80025e8 <EXTI4_IRQHandler+0x118>)
 8002596:	2201      	movs	r2, #1
 8002598:	701a      	strb	r2, [r3, #0]
					goto END;
 800259a:	bf00      	nop
				}
			}
				END:
				break;
 800259c:	e006      	b.n	80025ac <EXTI4_IRQHandler+0xdc>
	for(uint8_t i=6;i<10;i++)
 800259e:	79fb      	ldrb	r3, [r7, #7]
 80025a0:	3301      	adds	r3, #1
 80025a2:	71fb      	strb	r3, [r7, #7]
 80025a4:	79fb      	ldrb	r3, [r7, #7]
 80025a6:	2b09      	cmp	r3, #9
 80025a8:	d9a3      	bls.n	80024f2 <EXTI4_IRQHandler+0x22>
 80025aa:	e000      	b.n	80025ae <EXTI4_IRQHandler+0xde>
				break;
 80025ac:	bf00      	nop
		}
	}
	HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_RESET);
 80025ae:	2200      	movs	r2, #0
 80025b0:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80025b4:	4806      	ldr	r0, [pc, #24]	; (80025d0 <EXTI4_IRQHandler+0x100>)
 80025b6:	f002 f9b1 	bl	800491c <HAL_GPIO_WritePin>
	tick = HAL_GetTick();
 80025ba:	f000 fd99 	bl	80030f0 <HAL_GetTick>
 80025be:	4603      	mov	r3, r0
 80025c0:	4a02      	ldr	r2, [pc, #8]	; (80025cc <EXTI4_IRQHandler+0xfc>)
 80025c2:	6013      	str	r3, [r2, #0]

	}
  /* USER CODE END EXTI4_IRQn 1 */
}
 80025c4:	bf00      	nop
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	2000a8d4 	.word	0x2000a8d4
 80025d0:	40020400 	.word	0x40020400
 80025d4:	42408280 	.word	0x42408280
 80025d8:	42408210 	.word	0x42408210
 80025dc:	2000027a 	.word	0x2000027a
 80025e0:	20000278 	.word	0x20000278
 80025e4:	40000400 	.word	0x40000400
 80025e8:	2000027b 	.word	0x2000027b

080025ec <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch1);
 80025f0:	4802      	ldr	r0, [pc, #8]	; (80025fc <DMA1_Stream2_IRQHandler+0x10>)
 80025f2:	f001 fd8d 	bl	8004110 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20002734 	.word	0x20002734

08002600 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002604:	4802      	ldr	r0, [pc, #8]	; (8002610 <DMA1_Stream5_IRQHandler+0x10>)
 8002606:	f001 fd83 	bl	8004110 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800260a:	bf00      	nop
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	200002a4 	.word	0x200002a4

08002614 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002618:	4802      	ldr	r0, [pc, #8]	; (8002624 <DMA1_Stream6_IRQHandler+0x10>)
 800261a:	f001 fd79 	bl	8004110 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	200026d4 	.word	0x200026d4

08002628 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800262c:	4803      	ldr	r0, [pc, #12]	; (800263c <ADC_IRQHandler+0x14>)
 800262e:	f000 ff30 	bl	8003492 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002632:	4803      	ldr	r0, [pc, #12]	; (8002640 <ADC_IRQHandler+0x18>)
 8002634:	f000 ff2d 	bl	8003492 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002638:	bf00      	nop
 800263a:	bd80      	pop	{r7, pc}
 800263c:	2000168c 	.word	0x2000168c
 8002640:	20001304 	.word	0x20001304

08002644 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800264a:	2020      	movs	r0, #32
 800264c:	f002 f99a 	bl	8004984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  //PB5 ROW4
	if( (HAL_GetTick()-tick)>30)
 8002650:	f000 fd4e 	bl	80030f0 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	4b2c      	ldr	r3, [pc, #176]	; (8002708 <EXTI9_5_IRQHandler+0xc4>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b1e      	cmp	r3, #30
 800265e:	d94f      	bls.n	8002700 <EXTI9_5_IRQHandler+0xbc>
	{


	for(uint8_t i=6;i<10;i++)
 8002660:	2306      	movs	r3, #6
 8002662:	71fb      	strb	r3, [r7, #7]
 8002664:	e03c      	b.n	80026e0 <EXTI9_5_IRQHandler+0x9c>
	{
		HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_SET);
 8002666:	2201      	movs	r2, #1
 8002668:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800266c:	4827      	ldr	r0, [pc, #156]	; (800270c <EXTI9_5_IRQHandler+0xc8>)
 800266e:	f002 f955 	bl	800491c <HAL_GPIO_WritePin>
		PBout(i)=0;
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	461a      	mov	r2, r3
 8002678:	4b25      	ldr	r3, [pc, #148]	; (8002710 <EXTI9_5_IRQHandler+0xcc>)
 800267a:	4413      	add	r3, r2
 800267c:	461a      	mov	r2, r3
 800267e:	2300      	movs	r3, #0
 8002680:	6013      	str	r3, [r2, #0]
		if(PBin(5)==0)
 8002682:	4b24      	ldr	r3, [pc, #144]	; (8002714 <EXTI9_5_IRQHandler+0xd0>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d127      	bne.n	80026da <EXTI9_5_IRQHandler+0x96>
		{
			switch(i)
 800268a:	79fb      	ldrb	r3, [r7, #7]
 800268c:	3b06      	subs	r3, #6
 800268e:	2b03      	cmp	r3, #3
 8002690:	d82a      	bhi.n	80026e8 <EXTI9_5_IRQHandler+0xa4>
 8002692:	a201      	add	r2, pc, #4	; (adr r2, 8002698 <EXTI9_5_IRQHandler+0x54>)
 8002694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002698:	080026a9 	.word	0x080026a9
 800269c:	080026b5 	.word	0x080026b5
 80026a0:	080026bf 	.word	0x080026bf
 80026a4:	080026c9 	.word	0x080026c9
			{
				case 6:
				{

					while(PBin(5)==0){}
 80026a8:	bf00      	nop
 80026aa:	4b1a      	ldr	r3, [pc, #104]	; (8002714 <EXTI9_5_IRQHandler+0xd0>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0fb      	beq.n	80026aa <EXTI9_5_IRQHandler+0x66>


					goto END;
 80026b2:	e011      	b.n	80026d8 <EXTI9_5_IRQHandler+0x94>
				}
				case 7:
				{
					while(PBin(5)==0)
 80026b4:	bf00      	nop
 80026b6:	4b17      	ldr	r3, [pc, #92]	; (8002714 <EXTI9_5_IRQHandler+0xd0>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d009      	beq.n	80026d2 <EXTI9_5_IRQHandler+0x8e>

					goto END;
				}
				case 8:
				{
					while(PBin(5)==0)
 80026be:	bf00      	nop
 80026c0:	4b14      	ldr	r3, [pc, #80]	; (8002714 <EXTI9_5_IRQHandler+0xd0>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d006      	beq.n	80026d6 <EXTI9_5_IRQHandler+0x92>

					goto END;
				}
				case 9:
				{
					while(PBin(5)==0)
 80026c8:	bf00      	nop
 80026ca:	4b12      	ldr	r3, [pc, #72]	; (8002714 <EXTI9_5_IRQHandler+0xd0>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2b00      	cmp	r3, #0


					goto END;
				}
			}
				END:
 80026d0:	e002      	b.n	80026d8 <EXTI9_5_IRQHandler+0x94>
					goto END;
 80026d2:	bf00      	nop
 80026d4:	e008      	b.n	80026e8 <EXTI9_5_IRQHandler+0xa4>
					goto END;
 80026d6:	bf00      	nop
				break;
 80026d8:	e006      	b.n	80026e8 <EXTI9_5_IRQHandler+0xa4>
	for(uint8_t i=6;i<10;i++)
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	3301      	adds	r3, #1
 80026de:	71fb      	strb	r3, [r7, #7]
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	2b09      	cmp	r3, #9
 80026e4:	d9bf      	bls.n	8002666 <EXTI9_5_IRQHandler+0x22>
 80026e6:	e000      	b.n	80026ea <EXTI9_5_IRQHandler+0xa6>
				break;
 80026e8:	bf00      	nop
		}
	}
	HAL_GPIO_WritePin(GPIOB,COL1_Pin|COL2_Pin|COL3_Pin|COL4_Pin, GPIO_PIN_RESET);
 80026ea:	2200      	movs	r2, #0
 80026ec:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80026f0:	4806      	ldr	r0, [pc, #24]	; (800270c <EXTI9_5_IRQHandler+0xc8>)
 80026f2:	f002 f913 	bl	800491c <HAL_GPIO_WritePin>
	tick = HAL_GetTick();
 80026f6:	f000 fcfb 	bl	80030f0 <HAL_GetTick>
 80026fa:	4603      	mov	r3, r0
 80026fc:	4a02      	ldr	r2, [pc, #8]	; (8002708 <EXTI9_5_IRQHandler+0xc4>)
 80026fe:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	2000a8d4 	.word	0x2000a8d4
 800270c:	40020400 	.word	0x40020400
 8002710:	42408280 	.word	0x42408280
 8002714:	42408214 	.word	0x42408214

08002718 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002718:	b5b0      	push	{r4, r5, r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800271e:	48a2      	ldr	r0, [pc, #648]	; (80029a8 <TIM2_IRQHandler+0x290>)
 8002720:	f003 f9f2 	bl	8005b08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  HAL_ADC_Start(&hadc1);
 8002724:	48a1      	ldr	r0, [pc, #644]	; (80029ac <TIM2_IRQHandler+0x294>)
 8002726:	f000 fd57 	bl	80031d8 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, 5);
 800272a:	2105      	movs	r1, #5
 800272c:	489f      	ldr	r0, [pc, #636]	; (80029ac <TIM2_IRQHandler+0x294>)
 800272e:	f000 fe25 	bl	800337c <HAL_ADC_PollForConversion>
  HAL_ADC_Start(&hadc2);
 8002732:	489f      	ldr	r0, [pc, #636]	; (80029b0 <TIM2_IRQHandler+0x298>)
 8002734:	f000 fd50 	bl	80031d8 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc2, 5);
 8002738:	2105      	movs	r1, #5
 800273a:	489d      	ldr	r0, [pc, #628]	; (80029b0 <TIM2_IRQHandler+0x298>)
 800273c:	f000 fe1e 	bl	800337c <HAL_ADC_PollForConversion>

  Current_12[times] = HAL_ADC_GetValue(&hadc1);
 8002740:	489a      	ldr	r0, [pc, #616]	; (80029ac <TIM2_IRQHandler+0x294>)
 8002742:	f000 ffe7 	bl	8003714 <HAL_ADC_GetValue>
 8002746:	ee07 0a90 	vmov	s15, r0
 800274a:	4b9a      	ldr	r3, [pc, #616]	; (80029b4 <TIM2_IRQHandler+0x29c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002752:	4a99      	ldr	r2, [pc, #612]	; (80029b8 <TIM2_IRQHandler+0x2a0>)
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	edc3 7a00 	vstr	s15, [r3]
  Voltage_12[times] = HAL_ADC_GetValue(&hadc2);
 800275c:	4894      	ldr	r0, [pc, #592]	; (80029b0 <TIM2_IRQHandler+0x298>)
 800275e:	f000 ffd9 	bl	8003714 <HAL_ADC_GetValue>
 8002762:	ee07 0a90 	vmov	s15, r0
 8002766:	4b93      	ldr	r3, [pc, #588]	; (80029b4 <TIM2_IRQHandler+0x29c>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800276e:	4a93      	ldr	r2, [pc, #588]	; (80029bc <TIM2_IRQHandler+0x2a4>)
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4413      	add	r3, r2
 8002774:	edc3 7a00 	vstr	s15, [r3]
  times++;
 8002778:	4b8e      	ldr	r3, [pc, #568]	; (80029b4 <TIM2_IRQHandler+0x29c>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	3301      	adds	r3, #1
 800277e:	4a8d      	ldr	r2, [pc, #564]	; (80029b4 <TIM2_IRQHandler+0x29c>)
 8002780:	6013      	str	r3, [r2, #0]
  if(times==1536)
 8002782:	4b8c      	ldr	r3, [pc, #560]	; (80029b4 <TIM2_IRQHandler+0x29c>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800278a:	f040 81df 	bne.w	8002b4c <TIM2_IRQHandler+0x434>
  {
	  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 800278e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002792:	488b      	ldr	r0, [pc, #556]	; (80029c0 <TIM2_IRQHandler+0x2a8>)
 8002794:	f002 f8db 	bl	800494e <HAL_GPIO_TogglePin>
	  times=0;
 8002798:	4b86      	ldr	r3, [pc, #536]	; (80029b4 <TIM2_IRQHandler+0x29c>)
 800279a:	2200      	movs	r2, #0
 800279c:	601a      	str	r2, [r3, #0]
//		  OutData[0]=Current_12[var];
//		  OutData[1]=Voltage_12[var];
//		  OutPut_Data();
//	  }

	  arm_offset_f32(Current_12, -2048.0,Current_12_RMS,1536);
 800279e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80027a2:	4988      	ldr	r1, [pc, #544]	; (80029c4 <TIM2_IRQHandler+0x2ac>)
 80027a4:	ed9f 0a88 	vldr	s0, [pc, #544]	; 80029c8 <TIM2_IRQHandler+0x2b0>
 80027a8:	4883      	ldr	r0, [pc, #524]	; (80029b8 <TIM2_IRQHandler+0x2a0>)
 80027aa:	f006 f9e1 	bl	8008b70 <arm_offset_f32>
	  arm_offset_f32(Voltage_12, -2048.0,Voltage_12_RMS,1536);
 80027ae:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80027b2:	4986      	ldr	r1, [pc, #536]	; (80029cc <TIM2_IRQHandler+0x2b4>)
 80027b4:	ed9f 0a84 	vldr	s0, [pc, #528]	; 80029c8 <TIM2_IRQHandler+0x2b0>
 80027b8:	4880      	ldr	r0, [pc, #512]	; (80029bc <TIM2_IRQHandler+0x2a4>)
 80027ba:	f006 f9d9 	bl	8008b70 <arm_offset_f32>

	  arm_scale_f32(Current_12_RMS,0.00161132,Current_12_RMS,1536);
 80027be:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80027c2:	4980      	ldr	r1, [pc, #512]	; (80029c4 <TIM2_IRQHandler+0x2ac>)
 80027c4:	ed9f 0a82 	vldr	s0, [pc, #520]	; 80029d0 <TIM2_IRQHandler+0x2b8>
 80027c8:	487e      	ldr	r0, [pc, #504]	; (80029c4 <TIM2_IRQHandler+0x2ac>)
 80027ca:	f006 f99b 	bl	8008b04 <arm_scale_f32>
	  arm_scale_f32(Voltage_12_RMS,0.00161132,Voltage_12_RMS,1536);
 80027ce:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80027d2:	497e      	ldr	r1, [pc, #504]	; (80029cc <TIM2_IRQHandler+0x2b4>)
 80027d4:	ed9f 0a7e 	vldr	s0, [pc, #504]	; 80029d0 <TIM2_IRQHandler+0x2b8>
 80027d8:	487c      	ldr	r0, [pc, #496]	; (80029cc <TIM2_IRQHandler+0x2b4>)
 80027da:	f006 f993 	bl	8008b04 <arm_scale_f32>

	  arm_rms_f32(Current_12_RMS,1536,&CurrentReal);
 80027de:	4a7d      	ldr	r2, [pc, #500]	; (80029d4 <TIM2_IRQHandler+0x2bc>)
 80027e0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80027e4:	4877      	ldr	r0, [pc, #476]	; (80029c4 <TIM2_IRQHandler+0x2ac>)
 80027e6:	f005 f89b 	bl	8007920 <arm_rms_f32>
	  arm_rms_f32(Voltage_12_RMS,1536,&VoltageReal);
 80027ea:	4a7b      	ldr	r2, [pc, #492]	; (80029d8 <TIM2_IRQHandler+0x2c0>)
 80027ec:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80027f0:	4876      	ldr	r0, [pc, #472]	; (80029cc <TIM2_IRQHandler+0x2b4>)
 80027f2:	f005 f895 	bl	8007920 <arm_rms_f32>

	  CurrentReal/=2.0;
 80027f6:	4b77      	ldr	r3, [pc, #476]	; (80029d4 <TIM2_IRQHandler+0x2bc>)
 80027f8:	ed93 7a00 	vldr	s14, [r3]
 80027fc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002800:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002804:	4b73      	ldr	r3, [pc, #460]	; (80029d4 <TIM2_IRQHandler+0x2bc>)
 8002806:	edc3 7a00 	vstr	s15, [r3]
	  VoltageReal/=2.0;
 800280a:	4b73      	ldr	r3, [pc, #460]	; (80029d8 <TIM2_IRQHandler+0x2c0>)
 800280c:	ed93 7a00 	vldr	s14, [r3]
 8002810:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002814:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002818:	4b6f      	ldr	r3, [pc, #444]	; (80029d8 <TIM2_IRQHandler+0x2c0>)
 800281a:	edc3 7a00 	vstr	s15, [r3]


	  if(Mode==0)
 800281e:	4b6f      	ldr	r3, [pc, #444]	; (80029dc <TIM2_IRQHandler+0x2c4>)
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	f040 8093 	bne.w	800294e <TIM2_IRQHandler+0x236>
	  {
		  Cpid_error = CurrentSet - CurrentReal;
 8002828:	4b6d      	ldr	r3, [pc, #436]	; (80029e0 <TIM2_IRQHandler+0x2c8>)
 800282a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800282e:	4b69      	ldr	r3, [pc, #420]	; (80029d4 <TIM2_IRQHandler+0x2bc>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4618      	mov	r0, r3
 8002834:	f7fd fee8 	bl	8000608 <__aeabi_f2d>
 8002838:	4602      	mov	r2, r0
 800283a:	460b      	mov	r3, r1
 800283c:	4620      	mov	r0, r4
 800283e:	4629      	mov	r1, r5
 8002840:	f7fd fd82 	bl	8000348 <__aeabi_dsub>
 8002844:	4602      	mov	r2, r0
 8002846:	460b      	mov	r3, r1
 8002848:	4966      	ldr	r1, [pc, #408]	; (80029e4 <TIM2_IRQHandler+0x2cc>)
 800284a:	e9c1 2300 	strd	r2, r3, [r1]
		  PWM += arm_pid_f32(&CPID, Cpid_error);
 800284e:	4b65      	ldr	r3, [pc, #404]	; (80029e4 <TIM2_IRQHandler+0x2cc>)
 8002850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002854:	4610      	mov	r0, r2
 8002856:	4619      	mov	r1, r3
 8002858:	f7fe fa26 	bl	8000ca8 <__aeabi_d2f>
 800285c:	4603      	mov	r3, r0
 800285e:	4a62      	ldr	r2, [pc, #392]	; (80029e8 <TIM2_IRQHandler+0x2d0>)
 8002860:	60ba      	str	r2, [r7, #8]
 8002862:	607b      	str	r3, [r7, #4]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	ed93 7a00 	vldr	s14, [r3]
 800286a:	edd7 7a01 	vldr	s15, [r7, #4]
 800286e:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	edd3 6a01 	vldr	s13, [r3, #4]
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	edd3 7a03 	vldr	s15, [r3, #12]
 800287e:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8002882:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	edd3 6a02 	vldr	s13, [r3, #8]
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002892:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002896:	ee37 7a27 	vadd.f32	s14, s14, s15
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80028a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028a4:	edc7 7a00 	vstr	s15, [r7]

    //
    if(out>100)
 80028a8:	edd7 7a00 	vldr	s15, [r7]
 80028ac:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 80029ec <TIM2_IRQHandler+0x2d4>
 80028b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028b8:	dd02      	ble.n	80028c0 <TIM2_IRQHandler+0x1a8>
    {
    	out=100;
 80028ba:	4b4d      	ldr	r3, [pc, #308]	; (80029f0 <TIM2_IRQHandler+0x2d8>)
 80028bc:	603b      	str	r3, [r7, #0]
 80028be:	e00a      	b.n	80028d6 <TIM2_IRQHandler+0x1be>
    }
    else if(out<-100)
 80028c0:	edd7 7a00 	vldr	s15, [r7]
 80028c4:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80029f4 <TIM2_IRQHandler+0x2dc>
 80028c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d0:	d501      	bpl.n	80028d6 <TIM2_IRQHandler+0x1be>
    {
    	out=-100;
 80028d2:	4b49      	ldr	r3, [pc, #292]	; (80029f8 <TIM2_IRQHandler+0x2e0>)
 80028d4:	603b      	str	r3, [r7, #0]
    }

    /* Update state */
    S->state[1] = S->state[0];
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	683a      	ldr	r2, [r7, #0]
 80028e8:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 80028ea:	ed97 7a00 	vldr	s14, [r7]
 80028ee:	4b43      	ldr	r3, [pc, #268]	; (80029fc <TIM2_IRQHandler+0x2e4>)
 80028f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028f4:	ee07 3a90 	vmov	s15, r3
 80028f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002900:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002904:	ee17 3a90 	vmov	r3, s15
 8002908:	b21a      	sxth	r2, r3
 800290a:	4b3c      	ldr	r3, [pc, #240]	; (80029fc <TIM2_IRQHandler+0x2e4>)
 800290c:	801a      	strh	r2, [r3, #0]
		  if(PWM>2880)
 800290e:	4b3b      	ldr	r3, [pc, #236]	; (80029fc <TIM2_IRQHandler+0x2e4>)
 8002910:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002914:	f5b3 6f34 	cmp.w	r3, #2880	; 0xb40
 8002918:	dd08      	ble.n	800292c <TIM2_IRQHandler+0x214>
		  {
			  PWM=2880;
 800291a:	4b38      	ldr	r3, [pc, #224]	; (80029fc <TIM2_IRQHandler+0x2e4>)
 800291c:	f44f 6234 	mov.w	r2, #2880	; 0xb40
 8002920:	801a      	strh	r2, [r3, #0]
			  TIM3->CCR1 = 2880;
 8002922:	4b37      	ldr	r3, [pc, #220]	; (8002a00 <TIM2_IRQHandler+0x2e8>)
 8002924:	f44f 6234 	mov.w	r2, #2880	; 0xb40
 8002928:	635a      	str	r2, [r3, #52]	; 0x34
 800292a:	e010      	b.n	800294e <TIM2_IRQHandler+0x236>
		  }
		  else if(PWM<0)
 800292c:	4b33      	ldr	r3, [pc, #204]	; (80029fc <TIM2_IRQHandler+0x2e4>)
 800292e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002932:	2b00      	cmp	r3, #0
 8002934:	da06      	bge.n	8002944 <TIM2_IRQHandler+0x22c>
		  {
			  PWM=0;
 8002936:	4b31      	ldr	r3, [pc, #196]	; (80029fc <TIM2_IRQHandler+0x2e4>)
 8002938:	2200      	movs	r2, #0
 800293a:	801a      	strh	r2, [r3, #0]
			  TIM3->CCR1 = 0;
 800293c:	4b30      	ldr	r3, [pc, #192]	; (8002a00 <TIM2_IRQHandler+0x2e8>)
 800293e:	2200      	movs	r2, #0
 8002940:	635a      	str	r2, [r3, #52]	; 0x34
 8002942:	e004      	b.n	800294e <TIM2_IRQHandler+0x236>
		  }
		  else
		  {
			  TIM3->CCR1 = PWM;
 8002944:	4b2d      	ldr	r3, [pc, #180]	; (80029fc <TIM2_IRQHandler+0x2e4>)
 8002946:	f9b3 2000 	ldrsh.w	r2, [r3]
 800294a:	4b2d      	ldr	r3, [pc, #180]	; (8002a00 <TIM2_IRQHandler+0x2e8>)
 800294c:	635a      	str	r2, [r3, #52]	; 0x34
//		  OutData[0]=Current_12_RMS[var]*100;
//		  OutData[1]=Voltage_12_RMS[var]*100;
//		  OutPut_Data();
//	  }

	  for (int var = 0; var < 12; ++var)
 800294e:	2300      	movs	r3, #0
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	e00e      	b.n	8002972 <TIM2_IRQHandler+0x25a>
	  {
		  arm_fir_f32(&FIR, Current_12 + (var * BLOCK_SIZE), Current_12_FIR_out + (var * BLOCK_SIZE),BLOCK_SIZE);
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	025b      	lsls	r3, r3, #9
 8002958:	4a17      	ldr	r2, [pc, #92]	; (80029b8 <TIM2_IRQHandler+0x2a0>)
 800295a:	1899      	adds	r1, r3, r2
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	025b      	lsls	r3, r3, #9
 8002960:	4a28      	ldr	r2, [pc, #160]	; (8002a04 <TIM2_IRQHandler+0x2ec>)
 8002962:	441a      	add	r2, r3
 8002964:	2380      	movs	r3, #128	; 0x80
 8002966:	4828      	ldr	r0, [pc, #160]	; (8002a08 <TIM2_IRQHandler+0x2f0>)
 8002968:	f005 fd80 	bl	800846c <arm_fir_f32>
	  for (int var = 0; var < 12; ++var)
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	3301      	adds	r3, #1
 8002970:	617b      	str	r3, [r7, #20]
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	2b0b      	cmp	r3, #11
 8002976:	dded      	ble.n	8002954 <TIM2_IRQHandler+0x23c>
	  }
	  for (int var = 0; var < 12; ++var)
 8002978:	2300      	movs	r3, #0
 800297a:	613b      	str	r3, [r7, #16]
 800297c:	e00e      	b.n	800299c <TIM2_IRQHandler+0x284>
	  {
		  arm_fir_f32(&FIR, Voltage_12 + (var * BLOCK_SIZE), Voltage_12_FIR_out + (var * BLOCK_SIZE),BLOCK_SIZE);
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	025b      	lsls	r3, r3, #9
 8002982:	4a0e      	ldr	r2, [pc, #56]	; (80029bc <TIM2_IRQHandler+0x2a4>)
 8002984:	1899      	adds	r1, r3, r2
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	025b      	lsls	r3, r3, #9
 800298a:	4a20      	ldr	r2, [pc, #128]	; (8002a0c <TIM2_IRQHandler+0x2f4>)
 800298c:	441a      	add	r2, r3
 800298e:	2380      	movs	r3, #128	; 0x80
 8002990:	481d      	ldr	r0, [pc, #116]	; (8002a08 <TIM2_IRQHandler+0x2f0>)
 8002992:	f005 fd6b 	bl	800846c <arm_fir_f32>
	  for (int var = 0; var < 12; ++var)
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	3301      	adds	r3, #1
 800299a:	613b      	str	r3, [r7, #16]
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	2b0b      	cmp	r3, #11
 80029a0:	dded      	ble.n	800297e <TIM2_IRQHandler+0x266>
//		  OutData[0]=Current_12_FIR_out[var];
//		  OutData[1]=Voltage_12_FIR_out[var];
//		  OutPut_Data();
//	  }

	  for (int var = 64; var < 1536; ++var)
 80029a2:	2340      	movs	r3, #64	; 0x40
 80029a4:	60fb      	str	r3, [r7, #12]
 80029a6:	e066      	b.n	8002a76 <TIM2_IRQHandler+0x35e>
 80029a8:	20005fe0 	.word	0x20005fe0
 80029ac:	2000168c 	.word	0x2000168c
 80029b0:	20001304 	.word	0x20001304
 80029b4:	20000280 	.word	0x20000280
 80029b8:	20006028 	.word	0x20006028
 80029bc:	20002794 	.word	0x20002794
 80029c0:	40021400 	.word	0x40021400
 80029c4:	2000a8d8 	.word	0x2000a8d8
 80029c8:	c5000000 	.word	0xc5000000
 80029cc:	2000c0dc 	.word	0x2000c0dc
 80029d0:	3ad332ed 	.word	0x3ad332ed
 80029d4:	2000134c 	.word	0x2000134c
 80029d8:	20001378 	.word	0x20001378
 80029dc:	2000027a 	.word	0x2000027a
 80029e0:	20000000 	.word	0x20000000
 80029e4:	2000d8e0 	.word	0x2000d8e0
 80029e8:	20005fbc 	.word	0x20005fbc
 80029ec:	42c80000 	.word	0x42c80000
 80029f0:	42c80000 	.word	0x42c80000
 80029f4:	c2c80000 	.word	0xc2c80000
 80029f8:	c2c80000 	.word	0xc2c80000
 80029fc:	20000278 	.word	0x20000278
 8002a00:	40000400 	.word	0x40000400
 8002a04:	200078cc 	.word	0x200078cc
 8002a08:	20007880 	.word	0x20007880
 8002a0c:	200090cc 	.word	0x200090cc
	  {
		  if(Voltage_12_FIR_out[var-1]>2047&&Voltage_12_FIR_out[var]<2047)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	3b01      	subs	r3, #1
 8002a14:	4a4f      	ldr	r2, [pc, #316]	; (8002b54 <TIM2_IRQHandler+0x43c>)
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	4413      	add	r3, r2
 8002a1a:	edd3 7a00 	vldr	s15, [r3]
 8002a1e:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8002b58 <TIM2_IRQHandler+0x440>
 8002a22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a2a:	dd21      	ble.n	8002a70 <TIM2_IRQHandler+0x358>
 8002a2c:	4a49      	ldr	r2, [pc, #292]	; (8002b54 <TIM2_IRQHandler+0x43c>)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	4413      	add	r3, r2
 8002a34:	edd3 7a00 	vldr	s15, [r3]
 8002a38:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002b58 <TIM2_IRQHandler+0x440>
 8002a3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a44:	d514      	bpl.n	8002a70 <TIM2_IRQHandler+0x358>
		  {
			  memcpy(Current_12_FFT_in,Current_12_FIR_out+var,1024*sizeof(float32_t));
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	4a44      	ldr	r2, [pc, #272]	; (8002b5c <TIM2_IRQHandler+0x444>)
 8002a4c:	4413      	add	r3, r2
 8002a4e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a52:	4619      	mov	r1, r3
 8002a54:	4842      	ldr	r0, [pc, #264]	; (8002b60 <TIM2_IRQHandler+0x448>)
 8002a56:	f006 fbdd 	bl	8009214 <memcpy>
			  memcpy(Voltage_12_FFT_in,Voltage_12_FIR_out+var,1024*sizeof(float32_t));
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	4a3d      	ldr	r2, [pc, #244]	; (8002b54 <TIM2_IRQHandler+0x43c>)
 8002a60:	4413      	add	r3, r2
 8002a62:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a66:	4619      	mov	r1, r3
 8002a68:	483e      	ldr	r0, [pc, #248]	; (8002b64 <TIM2_IRQHandler+0x44c>)
 8002a6a:	f006 fbd3 	bl	8009214 <memcpy>
			  break;
 8002a6e:	e006      	b.n	8002a7e <TIM2_IRQHandler+0x366>
	  for (int var = 64; var < 1536; ++var)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	3301      	adds	r3, #1
 8002a74:	60fb      	str	r3, [r7, #12]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002a7c:	dbc8      	blt.n	8002a10 <TIM2_IRQHandler+0x2f8>
//	  		  OutData[0]=Current_12_FFT_in[var];
//	  		  OutData[1]=Voltage_12_FFT_in[var];
//	  		  OutPut_Data();
//	  	  }

	  arm_rfft_fast_f32(&FFT, Current_12_FFT_in, Current_12_FFT_out, 0);
 8002a7e:	2300      	movs	r3, #0
 8002a80:	4a39      	ldr	r2, [pc, #228]	; (8002b68 <TIM2_IRQHandler+0x450>)
 8002a82:	4937      	ldr	r1, [pc, #220]	; (8002b60 <TIM2_IRQHandler+0x448>)
 8002a84:	4839      	ldr	r0, [pc, #228]	; (8002b6c <TIM2_IRQHandler+0x454>)
 8002a86:	f005 f873 	bl	8007b70 <arm_rfft_fast_f32>
	  arm_rfft_fast_f32(&FFT, Voltage_12_FFT_in, Voltage_12_FFT_out, 0);
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	4a38      	ldr	r2, [pc, #224]	; (8002b70 <TIM2_IRQHandler+0x458>)
 8002a8e:	4935      	ldr	r1, [pc, #212]	; (8002b64 <TIM2_IRQHandler+0x44c>)
 8002a90:	4836      	ldr	r0, [pc, #216]	; (8002b6c <TIM2_IRQHandler+0x454>)
 8002a92:	f005 f86d 	bl	8007b70 <arm_rfft_fast_f32>
//		  OutData[0]=Current_12_FFT_out[var];
//		  OutData[1]=Voltage_12_FFT_out[var];
//		  OutPut_Data();
//	  }

	  Current_Arg=atan2(Current_12_FFT_out[9],Current_12_FFT_out[8]);
 8002a96:	4b34      	ldr	r3, [pc, #208]	; (8002b68 <TIM2_IRQHandler+0x450>)
 8002a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fd fdb4 	bl	8000608 <__aeabi_f2d>
 8002aa0:	4604      	mov	r4, r0
 8002aa2:	460d      	mov	r5, r1
 8002aa4:	4b30      	ldr	r3, [pc, #192]	; (8002b68 <TIM2_IRQHandler+0x450>)
 8002aa6:	6a1b      	ldr	r3, [r3, #32]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7fd fdad 	bl	8000608 <__aeabi_f2d>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	ec43 2b11 	vmov	d1, r2, r3
 8002ab6:	ec45 4b10 	vmov	d0, r4, r5
 8002aba:	f00a ffd9 	bl	800da70 <atan2>
 8002abe:	ec53 2b10 	vmov	r2, r3, d0
 8002ac2:	4610      	mov	r0, r2
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	f7fe f8ef 	bl	8000ca8 <__aeabi_d2f>
 8002aca:	4603      	mov	r3, r0
 8002acc:	4a29      	ldr	r2, [pc, #164]	; (8002b74 <TIM2_IRQHandler+0x45c>)
 8002ace:	6013      	str	r3, [r2, #0]
	  Voltage_Arg=atan2(Voltage_12_FFT_out[9],Voltage_12_FFT_out[8]);
 8002ad0:	4b27      	ldr	r3, [pc, #156]	; (8002b70 <TIM2_IRQHandler+0x458>)
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7fd fd97 	bl	8000608 <__aeabi_f2d>
 8002ada:	4604      	mov	r4, r0
 8002adc:	460d      	mov	r5, r1
 8002ade:	4b24      	ldr	r3, [pc, #144]	; (8002b70 <TIM2_IRQHandler+0x458>)
 8002ae0:	6a1b      	ldr	r3, [r3, #32]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7fd fd90 	bl	8000608 <__aeabi_f2d>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	460b      	mov	r3, r1
 8002aec:	ec43 2b11 	vmov	d1, r2, r3
 8002af0:	ec45 4b10 	vmov	d0, r4, r5
 8002af4:	f00a ffbc 	bl	800da70 <atan2>
 8002af8:	ec53 2b10 	vmov	r2, r3, d0
 8002afc:	4610      	mov	r0, r2
 8002afe:	4619      	mov	r1, r3
 8002b00:	f7fe f8d2 	bl	8000ca8 <__aeabi_d2f>
 8002b04:	4603      	mov	r3, r0
 8002b06:	4a1c      	ldr	r2, [pc, #112]	; (8002b78 <TIM2_IRQHandler+0x460>)
 8002b08:	6013      	str	r3, [r2, #0]


	  PHD[PHDtimes]=Voltage_Arg-Current_Arg;
 8002b0a:	4b1b      	ldr	r3, [pc, #108]	; (8002b78 <TIM2_IRQHandler+0x460>)
 8002b0c:	ed93 7a00 	vldr	s14, [r3]
 8002b10:	4b18      	ldr	r3, [pc, #96]	; (8002b74 <TIM2_IRQHandler+0x45c>)
 8002b12:	edd3 7a00 	vldr	s15, [r3]
 8002b16:	4b19      	ldr	r3, [pc, #100]	; (8002b7c <TIM2_IRQHandler+0x464>)
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b1e:	4a18      	ldr	r2, [pc, #96]	; (8002b80 <TIM2_IRQHandler+0x468>)
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	4413      	add	r3, r2
 8002b24:	edc3 7a00 	vstr	s15, [r3]
	  PHDtimes++;
 8002b28:	4b14      	ldr	r3, [pc, #80]	; (8002b7c <TIM2_IRQHandler+0x464>)
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	b2da      	uxtb	r2, r3
 8002b30:	4b12      	ldr	r3, [pc, #72]	; (8002b7c <TIM2_IRQHandler+0x464>)
 8002b32:	701a      	strb	r2, [r3, #0]
	  if(PHDtimes>9)
 8002b34:	4b11      	ldr	r3, [pc, #68]	; (8002b7c <TIM2_IRQHandler+0x464>)
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	2b09      	cmp	r3, #9
 8002b3a:	d907      	bls.n	8002b4c <TIM2_IRQHandler+0x434>
	  {
		  PHDtimes=0;
 8002b3c:	4b0f      	ldr	r3, [pc, #60]	; (8002b7c <TIM2_IRQHandler+0x464>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	701a      	strb	r2, [r3, #0]
		  arm_mean_f32(PHD, 10, &PHD[10]);
 8002b42:	4a10      	ldr	r2, [pc, #64]	; (8002b84 <TIM2_IRQHandler+0x46c>)
 8002b44:	210a      	movs	r1, #10
 8002b46:	480e      	ldr	r0, [pc, #56]	; (8002b80 <TIM2_IRQHandler+0x468>)
 8002b48:	f004 ff40 	bl	80079cc <arm_mean_f32>
	  }

  }

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b4c:	bf00      	nop
 8002b4e:	3718      	adds	r7, #24
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bdb0      	pop	{r4, r5, r7, pc}
 8002b54:	200090cc 	.word	0x200090cc
 8002b58:	44ffe000 	.word	0x44ffe000
 8002b5c:	200078cc 	.word	0x200078cc
 8002b60:	20003fa4 	.word	0x20003fa4
 8002b64:	20000304 	.word	0x20000304
 8002b68:	200016d4 	.word	0x200016d4
 8002b6c:	2000162c 	.word	0x2000162c
 8002b70:	20004fa4 	.word	0x20004fa4
 8002b74:	2000a8d0 	.word	0x2000a8d0
 8002b78:	2000c0d8 	.word	0x2000c0d8
 8002b7c:	2000027c 	.word	0x2000027c
 8002b80:	2000788c 	.word	0x2000788c
 8002b84:	200078b4 	.word	0x200078b4

08002b88 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b8c:	4802      	ldr	r0, [pc, #8]	; (8002b98 <TIM3_IRQHandler+0x10>)
 8002b8e:	f002 ffbb 	bl	8005b08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002b92:	bf00      	nop
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	20001644 	.word	0x20001644

08002b9c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ba0:	4802      	ldr	r0, [pc, #8]	; (8002bac <USART2_IRQHandler+0x10>)
 8002ba2:	f004 f9df 	bl	8006f64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ba6:	bf00      	nop
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	20007828 	.word	0x20007828

08002bb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
	return 1;
 8002bb4:	2301      	movs	r3, #1
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <_kill>:

int _kill(int pid, int sig)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002bca:	f006 faf9 	bl	80091c0 <__errno>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2216      	movs	r2, #22
 8002bd2:	601a      	str	r2, [r3, #0]
	return -1;
 8002bd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3708      	adds	r7, #8
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <_exit>:

void _exit (int status)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002be8:	f04f 31ff 	mov.w	r1, #4294967295
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f7ff ffe7 	bl	8002bc0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002bf2:	e7fe      	b.n	8002bf2 <_exit+0x12>

08002bf4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c00:	2300      	movs	r3, #0
 8002c02:	617b      	str	r3, [r7, #20]
 8002c04:	e00a      	b.n	8002c1c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002c06:	f3af 8000 	nop.w
 8002c0a:	4601      	mov	r1, r0
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	1c5a      	adds	r2, r3, #1
 8002c10:	60ba      	str	r2, [r7, #8]
 8002c12:	b2ca      	uxtb	r2, r1
 8002c14:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	617b      	str	r3, [r7, #20]
 8002c1c:	697a      	ldr	r2, [r7, #20]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	dbf0      	blt.n	8002c06 <_read+0x12>
	}

return len;
 8002c24:	687b      	ldr	r3, [r7, #4]
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3718      	adds	r7, #24
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	b086      	sub	sp, #24
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	60f8      	str	r0, [r7, #12]
 8002c36:	60b9      	str	r1, [r7, #8]
 8002c38:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	617b      	str	r3, [r7, #20]
 8002c3e:	e009      	b.n	8002c54 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	1c5a      	adds	r2, r3, #1
 8002c44:	60ba      	str	r2, [r7, #8]
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	3301      	adds	r3, #1
 8002c52:	617b      	str	r3, [r7, #20]
 8002c54:	697a      	ldr	r2, [r7, #20]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	dbf1      	blt.n	8002c40 <_write+0x12>
	}
	return len;
 8002c5c:	687b      	ldr	r3, [r7, #4]
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3718      	adds	r7, #24
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <_close>:

int _close(int file)
{
 8002c66:	b480      	push	{r7}
 8002c68:	b083      	sub	sp, #12
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
	return -1;
 8002c6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b083      	sub	sp, #12
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
 8002c86:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c8e:	605a      	str	r2, [r3, #4]
	return 0;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <_isatty>:

int _isatty(int file)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b083      	sub	sp, #12
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
	return 1;
 8002ca6:	2301      	movs	r3, #1
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
	return 0;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
	...

08002cd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cd8:	4a14      	ldr	r2, [pc, #80]	; (8002d2c <_sbrk+0x5c>)
 8002cda:	4b15      	ldr	r3, [pc, #84]	; (8002d30 <_sbrk+0x60>)
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ce4:	4b13      	ldr	r3, [pc, #76]	; (8002d34 <_sbrk+0x64>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d102      	bne.n	8002cf2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cec:	4b11      	ldr	r3, [pc, #68]	; (8002d34 <_sbrk+0x64>)
 8002cee:	4a12      	ldr	r2, [pc, #72]	; (8002d38 <_sbrk+0x68>)
 8002cf0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cf2:	4b10      	ldr	r3, [pc, #64]	; (8002d34 <_sbrk+0x64>)
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4413      	add	r3, r2
 8002cfa:	693a      	ldr	r2, [r7, #16]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d207      	bcs.n	8002d10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d00:	f006 fa5e 	bl	80091c0 <__errno>
 8002d04:	4603      	mov	r3, r0
 8002d06:	220c      	movs	r2, #12
 8002d08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d0e:	e009      	b.n	8002d24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d10:	4b08      	ldr	r3, [pc, #32]	; (8002d34 <_sbrk+0x64>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d16:	4b07      	ldr	r3, [pc, #28]	; (8002d34 <_sbrk+0x64>)
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	4a05      	ldr	r2, [pc, #20]	; (8002d34 <_sbrk+0x64>)
 8002d20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d22:	68fb      	ldr	r3, [r7, #12]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3718      	adds	r7, #24
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	20020000 	.word	0x20020000
 8002d30:	00000400 	.word	0x00000400
 8002d34:	20000284 	.word	0x20000284
 8002d38:	2000d900 	.word	0x2000d900

08002d3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d40:	4b06      	ldr	r3, [pc, #24]	; (8002d5c <SystemInit+0x20>)
 8002d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d46:	4a05      	ldr	r2, [pc, #20]	; (8002d5c <SystemInit+0x20>)
 8002d48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d50:	bf00      	nop
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	e000ed00 	.word	0xe000ed00

08002d60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002d60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d98 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d64:	480d      	ldr	r0, [pc, #52]	; (8002d9c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d66:	490e      	ldr	r1, [pc, #56]	; (8002da0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d68:	4a0e      	ldr	r2, [pc, #56]	; (8002da4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d6c:	e002      	b.n	8002d74 <LoopCopyDataInit>

08002d6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d72:	3304      	adds	r3, #4

08002d74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d78:	d3f9      	bcc.n	8002d6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d7a:	4a0b      	ldr	r2, [pc, #44]	; (8002da8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d7c:	4c0b      	ldr	r4, [pc, #44]	; (8002dac <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d80:	e001      	b.n	8002d86 <LoopFillZerobss>

08002d82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d84:	3204      	adds	r2, #4

08002d86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d88:	d3fb      	bcc.n	8002d82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002d8a:	f7ff ffd7 	bl	8002d3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d8e:	f006 fa1d 	bl	80091cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d92:	f7fe f98d 	bl	80010b0 <main>
  bx  lr    
 8002d96:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002d98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002da0:	20000258 	.word	0x20000258
  ldr r2, =_sidata
 8002da4:	08021c68 	.word	0x08021c68
  ldr r2, =_sbss
 8002da8:	20000258 	.word	0x20000258
  ldr r4, =_ebss
 8002dac:	2000d8fc 	.word	0x2000d8fc

08002db0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002db0:	e7fe      	b.n	8002db0 <CAN1_RX0_IRQHandler>
	...

08002db4 <LCD_write_byte>:

};


void LCD_write_byte(unsigned char dt, unsigned char command)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	4603      	mov	r3, r0
 8002dbc:	460a      	mov	r2, r1
 8002dbe:	71fb      	strb	r3, [r7, #7]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	71bb      	strb	r3, [r7, #6]
	unsigned char i;  	
    sce0; 	
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	2108      	movs	r1, #8
 8002dc8:	4823      	ldr	r0, [pc, #140]	; (8002e58 <LCD_write_byte+0xa4>)
 8002dca:	f001 fda7 	bl	800491c <HAL_GPIO_WritePin>
	if(command)
 8002dce:	79bb      	ldrb	r3, [r7, #6]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d006      	beq.n	8002de2 <LCD_write_byte+0x2e>
		dc1;
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002dda:	4820      	ldr	r0, [pc, #128]	; (8002e5c <LCD_write_byte+0xa8>)
 8002ddc:	f001 fd9e 	bl	800491c <HAL_GPIO_WritePin>
 8002de0:	e005      	b.n	8002dee <LCD_write_byte+0x3a>
	else
		dc0;		
 8002de2:	2200      	movs	r2, #0
 8002de4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002de8:	481c      	ldr	r0, [pc, #112]	; (8002e5c <LCD_write_byte+0xa8>)
 8002dea:	f001 fd97 	bl	800491c <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002dee:	2300      	movs	r3, #0
 8002df0:	73fb      	strb	r3, [r7, #15]
 8002df2:	e025      	b.n	8002e40 <LCD_write_byte+0x8c>
	{ 
		if(dt&0x80)
 8002df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	da06      	bge.n	8002e0a <LCD_write_byte+0x56>
			sdin1;
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e02:	4815      	ldr	r0, [pc, #84]	; (8002e58 <LCD_write_byte+0xa4>)
 8002e04:	f001 fd8a 	bl	800491c <HAL_GPIO_WritePin>
 8002e08:	e005      	b.n	8002e16 <LCD_write_byte+0x62>
		else
			sdin0;
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e10:	4811      	ldr	r0, [pc, #68]	; (8002e58 <LCD_write_byte+0xa4>)
 8002e12:	f001 fd83 	bl	800491c <HAL_GPIO_WritePin>
		dt=dt<<1;	
 8002e16:	79fb      	ldrb	r3, [r7, #7]
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	71fb      	strb	r3, [r7, #7]
		sclk0;
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	2104      	movs	r1, #4
 8002e20:	480f      	ldr	r0, [pc, #60]	; (8002e60 <LCD_write_byte+0xac>)
 8002e22:	f001 fd7b 	bl	800491c <HAL_GPIO_WritePin>
		sclk1;
 8002e26:	2201      	movs	r2, #1
 8002e28:	2104      	movs	r1, #4
 8002e2a:	480d      	ldr	r0, [pc, #52]	; (8002e60 <LCD_write_byte+0xac>)
 8002e2c:	f001 fd76 	bl	800491c <HAL_GPIO_WritePin>
		sclk0;		
 8002e30:	2200      	movs	r2, #0
 8002e32:	2104      	movs	r1, #4
 8002e34:	480a      	ldr	r0, [pc, #40]	; (8002e60 <LCD_write_byte+0xac>)
 8002e36:	f001 fd71 	bl	800491c <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002e3a:	7bfb      	ldrb	r3, [r7, #15]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	73fb      	strb	r3, [r7, #15]
 8002e40:	7bfb      	ldrb	r3, [r7, #15]
 8002e42:	2b07      	cmp	r3, #7
 8002e44:	d9d6      	bls.n	8002df4 <LCD_write_byte+0x40>
	}
	sce1;
 8002e46:	2201      	movs	r2, #1
 8002e48:	2108      	movs	r1, #8
 8002e4a:	4803      	ldr	r0, [pc, #12]	; (8002e58 <LCD_write_byte+0xa4>)
 8002e4c:	f001 fd66 	bl	800491c <HAL_GPIO_WritePin>
}
 8002e50:	bf00      	nop
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40020c00 	.word	0x40020c00
 8002e5c:	40020000 	.word	0x40020000
 8002e60:	40021800 	.word	0x40021800

08002e64 <LCD_init>:



void LCD_init(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
	//backled1;
	sce0;
 8002e68:	2200      	movs	r2, #0
 8002e6a:	2108      	movs	r1, #8
 8002e6c:	481c      	ldr	r0, [pc, #112]	; (8002ee0 <LCD_init+0x7c>)
 8002e6e:	f001 fd55 	bl	800491c <HAL_GPIO_WritePin>
	res1;
 8002e72:	2201      	movs	r2, #1
 8002e74:	2108      	movs	r1, #8
 8002e76:	481b      	ldr	r0, [pc, #108]	; (8002ee4 <LCD_init+0x80>)
 8002e78:	f001 fd50 	bl	800491c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002e7c:	2064      	movs	r0, #100	; 0x64
 8002e7e:	f000 f943 	bl	8003108 <HAL_Delay>
	res0;  	
 8002e82:	2200      	movs	r2, #0
 8002e84:	2108      	movs	r1, #8
 8002e86:	4817      	ldr	r0, [pc, #92]	; (8002ee4 <LCD_init+0x80>)
 8002e88:	f001 fd48 	bl	800491c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002e8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002e90:	f000 f93a 	bl	8003108 <HAL_Delay>
	res1;
 8002e94:	2201      	movs	r2, #1
 8002e96:	2108      	movs	r1, #8
 8002e98:	4812      	ldr	r0, [pc, #72]	; (8002ee4 <LCD_init+0x80>)
 8002e9a:	f001 fd3f 	bl	800491c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002e9e:	2064      	movs	r0, #100	; 0x64
 8002ea0:	f000 f932 	bl	8003108 <HAL_Delay>
	LCD_write_byte(0x27,0);//LCD
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	2027      	movs	r0, #39	; 0x27
 8002ea8:	f7ff ff84 	bl	8002db4 <LCD_write_byte>
	LCD_write_byte(0xA1,0);//VOP3.00-10.68
 8002eac:	2100      	movs	r1, #0
 8002eae:	20a1      	movs	r0, #161	; 0xa1
 8002eb0:	f7ff ff80 	bl	8002db4 <LCD_write_byte>
	//Vlcd=3.06+(VOP)*0.06,VOP0B0101 000080Vlcd=7.86V
	LCD_write_byte(0x14,0);//
 8002eb4:	2100      	movs	r1, #0
 8002eb6:	2014      	movs	r0, #20
 8002eb8:	f7ff ff7c 	bl	8002db4 <LCD_write_byte>
	LCD_write_byte(0x20,0);//LCD
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	2020      	movs	r0, #32
 8002ec0:	f7ff ff78 	bl	8002db4 <LCD_write_byte>
	LCD_write_byte(0x0C,0);//:
 8002ec4:	2100      	movs	r1, #0
 8002ec6:	200c      	movs	r0, #12
 8002ec8:	f7ff ff74 	bl	8002db4 <LCD_write_byte>

	LCD_clear();
 8002ecc:	f000 f834 	bl	8002f38 <LCD_clear>
	sce1;
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	2108      	movs	r1, #8
 8002ed4:	4802      	ldr	r0, [pc, #8]	; (8002ee0 <LCD_init+0x7c>)
 8002ed6:	f001 fd21 	bl	800491c <HAL_GPIO_WritePin>
}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	40020c00 	.word	0x40020c00
 8002ee4:	40021800 	.word	0x40021800

08002ee8 <LCD_set_XY>:

void LCD_set_XY(unsigned char X, unsigned char Y)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	4603      	mov	r3, r0
 8002ef0:	460a      	mov	r2, r1
 8002ef2:	71fb      	strb	r3, [r7, #7]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	71bb      	strb	r3, [r7, #6]
	sce0;
 8002ef8:	2200      	movs	r2, #0
 8002efa:	2108      	movs	r1, #8
 8002efc:	480d      	ldr	r0, [pc, #52]	; (8002f34 <LCD_set_XY+0x4c>)
 8002efe:	f001 fd0d 	bl	800491c <HAL_GPIO_WritePin>
	LCD_write_byte(0x40 | Y, 0);// column
 8002f02:	79bb      	ldrb	r3, [r7, #6]
 8002f04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2100      	movs	r1, #0
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff ff51 	bl	8002db4 <LCD_write_byte>
	LCD_write_byte(0x80 | X, 0);// row
 8002f12:	79fb      	ldrb	r3, [r7, #7]
 8002f14:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff ff49 	bl	8002db4 <LCD_write_byte>
	sce1;
 8002f22:	2201      	movs	r2, #1
 8002f24:	2108      	movs	r1, #8
 8002f26:	4803      	ldr	r0, [pc, #12]	; (8002f34 <LCD_set_XY+0x4c>)
 8002f28:	f001 fcf8 	bl	800491c <HAL_GPIO_WritePin>
} 
 8002f2c:	bf00      	nop
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40020c00 	.word	0x40020c00

08002f38 <LCD_clear>:

void LCD_clear(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
	sce0;
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2108      	movs	r1, #8
 8002f42:	4814      	ldr	r0, [pc, #80]	; (8002f94 <LCD_clear+0x5c>)
 8002f44:	f001 fcea 	bl	800491c <HAL_GPIO_WritePin>
	unsigned char t;
	unsigned char k;
	LCD_set_XY(0,0);
 8002f48:	2100      	movs	r1, #0
 8002f4a:	2000      	movs	r0, #0
 8002f4c:	f7ff ffcc 	bl	8002ee8 <LCD_set_XY>
	for(t=0;t<6;t++)
 8002f50:	2300      	movs	r3, #0
 8002f52:	71fb      	strb	r3, [r7, #7]
 8002f54:	e012      	b.n	8002f7c <LCD_clear+0x44>
	{ 
		for(k=0;k<84;k++)
 8002f56:	2300      	movs	r3, #0
 8002f58:	71bb      	strb	r3, [r7, #6]
 8002f5a:	e009      	b.n	8002f70 <LCD_clear+0x38>
		{ 
			HAL_Delay(1);
 8002f5c:	2001      	movs	r0, #1
 8002f5e:	f000 f8d3 	bl	8003108 <HAL_Delay>
			LCD_write_byte(0x00,1);	 						
 8002f62:	2101      	movs	r1, #1
 8002f64:	2000      	movs	r0, #0
 8002f66:	f7ff ff25 	bl	8002db4 <LCD_write_byte>
		for(k=0;k<84;k++)
 8002f6a:	79bb      	ldrb	r3, [r7, #6]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	71bb      	strb	r3, [r7, #6]
 8002f70:	79bb      	ldrb	r3, [r7, #6]
 8002f72:	2b53      	cmp	r3, #83	; 0x53
 8002f74:	d9f2      	bls.n	8002f5c <LCD_clear+0x24>
	for(t=0;t<6;t++)
 8002f76:	79fb      	ldrb	r3, [r7, #7]
 8002f78:	3301      	adds	r3, #1
 8002f7a:	71fb      	strb	r3, [r7, #7]
 8002f7c:	79fb      	ldrb	r3, [r7, #7]
 8002f7e:	2b05      	cmp	r3, #5
 8002f80:	d9e9      	bls.n	8002f56 <LCD_clear+0x1e>
		} 
	}
	sce1;
 8002f82:	2201      	movs	r2, #1
 8002f84:	2108      	movs	r1, #8
 8002f86:	4803      	ldr	r0, [pc, #12]	; (8002f94 <LCD_clear+0x5c>)
 8002f88:	f001 fcc8 	bl	800491c <HAL_GPIO_WritePin>
}
 8002f8c:	bf00      	nop
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40020c00 	.word	0x40020c00

08002f98 <LCD_write_char>:

void LCD_write_char(unsigned char c)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	71fb      	strb	r3, [r7, #7]
	unsigned char line;
	c-= 32;
 8002fa2:	79fb      	ldrb	r3, [r7, #7]
 8002fa4:	3b20      	subs	r3, #32
 8002fa6:	71fb      	strb	r3, [r7, #7]
	for (line=0; line<6; line++)
 8002fa8:	2300      	movs	r3, #0
 8002faa:	73fb      	strb	r3, [r7, #15]
 8002fac:	e010      	b.n	8002fd0 <LCD_write_char+0x38>
	LCD_write_byte(font6x8[c][line], 1);
 8002fae:	79fa      	ldrb	r2, [r7, #7]
 8002fb0:	7bf9      	ldrb	r1, [r7, #15]
 8002fb2:	480b      	ldr	r0, [pc, #44]	; (8002fe0 <LCD_write_char+0x48>)
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	4413      	add	r3, r2
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	4403      	add	r3, r0
 8002fbe:	440b      	add	r3, r1
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff fef5 	bl	8002db4 <LCD_write_byte>
	for (line=0; line<6; line++)
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	73fb      	strb	r3, [r7, #15]
 8002fd0:	7bfb      	ldrb	r3, [r7, #15]
 8002fd2:	2b05      	cmp	r3, #5
 8002fd4:	d9eb      	bls.n	8002fae <LCD_write_char+0x16>
}
 8002fd6:	bf00      	nop
 8002fd8:	bf00      	nop
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	0800e0a8 	.word	0x0800e0a8

08002fe4 <LCD_write_String>:

void LCD_write_String(unsigned char X,unsigned char Y,char *s)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4603      	mov	r3, r0
 8002fec:	603a      	str	r2, [r7, #0]
 8002fee:	71fb      	strb	r3, [r7, #7]
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	71bb      	strb	r3, [r7, #6]
	LCD_set_XY(X,Y);
 8002ff4:	79ba      	ldrb	r2, [r7, #6]
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	4611      	mov	r1, r2
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff ff74 	bl	8002ee8 <LCD_set_XY>
	while (*s) 
 8003000:	e007      	b.n	8003012 <LCD_write_String+0x2e>
	{
		LCD_write_char(*s);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	4618      	mov	r0, r3
 8003008:	f7ff ffc6 	bl	8002f98 <LCD_write_char>
		s++;
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	3301      	adds	r3, #1
 8003010:	603b      	str	r3, [r7, #0]
	while (*s) 
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1f3      	bne.n	8003002 <LCD_write_String+0x1e>
	}
} 
 800301a:	bf00      	nop
 800301c:	bf00      	nop
 800301e:	3708      	adds	r7, #8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003028:	4b0e      	ldr	r3, [pc, #56]	; (8003064 <HAL_Init+0x40>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a0d      	ldr	r2, [pc, #52]	; (8003064 <HAL_Init+0x40>)
 800302e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003032:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003034:	4b0b      	ldr	r3, [pc, #44]	; (8003064 <HAL_Init+0x40>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a0a      	ldr	r2, [pc, #40]	; (8003064 <HAL_Init+0x40>)
 800303a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800303e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003040:	4b08      	ldr	r3, [pc, #32]	; (8003064 <HAL_Init+0x40>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a07      	ldr	r2, [pc, #28]	; (8003064 <HAL_Init+0x40>)
 8003046:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800304a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800304c:	2003      	movs	r0, #3
 800304e:	f000 fe85 	bl	8003d5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003052:	2000      	movs	r0, #0
 8003054:	f000 f808 	bl	8003068 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003058:	f7fe fdb4 	bl	8001bc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	40023c00 	.word	0x40023c00

08003068 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003070:	4b12      	ldr	r3, [pc, #72]	; (80030bc <HAL_InitTick+0x54>)
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	4b12      	ldr	r3, [pc, #72]	; (80030c0 <HAL_InitTick+0x58>)
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	4619      	mov	r1, r3
 800307a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800307e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003082:	fbb2 f3f3 	udiv	r3, r2, r3
 8003086:	4618      	mov	r0, r3
 8003088:	f000 fe9d 	bl	8003dc6 <HAL_SYSTICK_Config>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e00e      	b.n	80030b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2b0f      	cmp	r3, #15
 800309a:	d80a      	bhi.n	80030b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800309c:	2200      	movs	r2, #0
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	f04f 30ff 	mov.w	r0, #4294967295
 80030a4:	f000 fe65 	bl	8003d72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030a8:	4a06      	ldr	r2, [pc, #24]	; (80030c4 <HAL_InitTick+0x5c>)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
 80030b0:	e000      	b.n	80030b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	20000074 	.word	0x20000074
 80030c0:	2000007c 	.word	0x2000007c
 80030c4:	20000078 	.word	0x20000078

080030c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030cc:	4b06      	ldr	r3, [pc, #24]	; (80030e8 <HAL_IncTick+0x20>)
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	461a      	mov	r2, r3
 80030d2:	4b06      	ldr	r3, [pc, #24]	; (80030ec <HAL_IncTick+0x24>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4413      	add	r3, r2
 80030d8:	4a04      	ldr	r2, [pc, #16]	; (80030ec <HAL_IncTick+0x24>)
 80030da:	6013      	str	r3, [r2, #0]
}
 80030dc:	bf00      	nop
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	2000007c 	.word	0x2000007c
 80030ec:	2000d8e8 	.word	0x2000d8e8

080030f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  return uwTick;
 80030f4:	4b03      	ldr	r3, [pc, #12]	; (8003104 <HAL_GetTick+0x14>)
 80030f6:	681b      	ldr	r3, [r3, #0]
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	2000d8e8 	.word	0x2000d8e8

08003108 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003110:	f7ff ffee 	bl	80030f0 <HAL_GetTick>
 8003114:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003120:	d005      	beq.n	800312e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003122:	4b0a      	ldr	r3, [pc, #40]	; (800314c <HAL_Delay+0x44>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	461a      	mov	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	4413      	add	r3, r2
 800312c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800312e:	bf00      	nop
 8003130:	f7ff ffde 	bl	80030f0 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	429a      	cmp	r2, r3
 800313e:	d8f7      	bhi.n	8003130 <HAL_Delay+0x28>
  {
  }
}
 8003140:	bf00      	nop
 8003142:	bf00      	nop
 8003144:	3710      	adds	r7, #16
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	2000007c 	.word	0x2000007c

08003150 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003158:	2300      	movs	r3, #0
 800315a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e033      	b.n	80031ce <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	2b00      	cmp	r3, #0
 800316c:	d109      	bne.n	8003182 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7fe fd50 	bl	8001c14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003186:	f003 0310 	and.w	r3, r3, #16
 800318a:	2b00      	cmp	r3, #0
 800318c:	d118      	bne.n	80031c0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003192:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003196:	f023 0302 	bic.w	r3, r3, #2
 800319a:	f043 0202 	orr.w	r2, r3, #2
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 fc04 	bl	80039b0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b2:	f023 0303 	bic.w	r3, r3, #3
 80031b6:	f043 0201 	orr.w	r2, r3, #1
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	641a      	str	r2, [r3, #64]	; 0x40
 80031be:	e001      	b.n	80031c4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
	...

080031d8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80031d8:	b480      	push	{r7}
 80031da:	b085      	sub	sp, #20
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80031e0:	2300      	movs	r3, #0
 80031e2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d101      	bne.n	80031f2 <HAL_ADC_Start+0x1a>
 80031ee:	2302      	movs	r3, #2
 80031f0:	e0b2      	b.n	8003358 <HAL_ADC_Start+0x180>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	2b01      	cmp	r3, #1
 8003206:	d018      	beq.n	800323a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689a      	ldr	r2, [r3, #8]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f042 0201 	orr.w	r2, r2, #1
 8003216:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003218:	4b52      	ldr	r3, [pc, #328]	; (8003364 <HAL_ADC_Start+0x18c>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a52      	ldr	r2, [pc, #328]	; (8003368 <HAL_ADC_Start+0x190>)
 800321e:	fba2 2303 	umull	r2, r3, r2, r3
 8003222:	0c9a      	lsrs	r2, r3, #18
 8003224:	4613      	mov	r3, r2
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	4413      	add	r3, r2
 800322a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800322c:	e002      	b.n	8003234 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	3b01      	subs	r3, #1
 8003232:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d1f9      	bne.n	800322e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f003 0301 	and.w	r3, r3, #1
 8003244:	2b01      	cmp	r3, #1
 8003246:	d17a      	bne.n	800333e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003250:	f023 0301 	bic.w	r3, r3, #1
 8003254:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003266:	2b00      	cmp	r3, #0
 8003268:	d007      	beq.n	800327a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003272:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003282:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003286:	d106      	bne.n	8003296 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328c:	f023 0206 	bic.w	r2, r3, #6
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	645a      	str	r2, [r3, #68]	; 0x44
 8003294:	e002      	b.n	800329c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032a4:	4b31      	ldr	r3, [pc, #196]	; (800336c <HAL_ADC_Start+0x194>)
 80032a6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80032b0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f003 031f 	and.w	r3, r3, #31
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d12a      	bne.n	8003314 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a2b      	ldr	r2, [pc, #172]	; (8003370 <HAL_ADC_Start+0x198>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d015      	beq.n	80032f4 <HAL_ADC_Start+0x11c>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a29      	ldr	r2, [pc, #164]	; (8003374 <HAL_ADC_Start+0x19c>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d105      	bne.n	80032de <HAL_ADC_Start+0x106>
 80032d2:	4b26      	ldr	r3, [pc, #152]	; (800336c <HAL_ADC_Start+0x194>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f003 031f 	and.w	r3, r3, #31
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00a      	beq.n	80032f4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a25      	ldr	r2, [pc, #148]	; (8003378 <HAL_ADC_Start+0x1a0>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d136      	bne.n	8003356 <HAL_ADC_Start+0x17e>
 80032e8:	4b20      	ldr	r3, [pc, #128]	; (800336c <HAL_ADC_Start+0x194>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f003 0310 	and.w	r3, r3, #16
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d130      	bne.n	8003356 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d129      	bne.n	8003356 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003310:	609a      	str	r2, [r3, #8]
 8003312:	e020      	b.n	8003356 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a15      	ldr	r2, [pc, #84]	; (8003370 <HAL_ADC_Start+0x198>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d11b      	bne.n	8003356 <HAL_ADC_Start+0x17e>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d114      	bne.n	8003356 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689a      	ldr	r2, [r3, #8]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800333a:	609a      	str	r2, [r3, #8]
 800333c:	e00b      	b.n	8003356 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003342:	f043 0210 	orr.w	r2, r3, #16
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334e:	f043 0201 	orr.w	r2, r3, #1
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	3714      	adds	r7, #20
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	20000074 	.word	0x20000074
 8003368:	431bde83 	.word	0x431bde83
 800336c:	40012300 	.word	0x40012300
 8003370:	40012000 	.word	0x40012000
 8003374:	40012100 	.word	0x40012100
 8003378:	40012200 	.word	0x40012200

0800337c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003386:	2300      	movs	r3, #0
 8003388:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003394:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003398:	d113      	bne.n	80033c2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80033a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033a8:	d10b      	bne.n	80033c2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	f043 0220 	orr.w	r2, r3, #32
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e063      	b.n	800348a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80033c2:	f7ff fe95 	bl	80030f0 <HAL_GetTick>
 80033c6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80033c8:	e021      	b.n	800340e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d0:	d01d      	beq.n	800340e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d007      	beq.n	80033e8 <HAL_ADC_PollForConversion+0x6c>
 80033d8:	f7ff fe8a 	bl	80030f0 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	683a      	ldr	r2, [r7, #0]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d212      	bcs.n	800340e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d00b      	beq.n	800340e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fa:	f043 0204 	orr.w	r2, r3, #4
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e03d      	b.n	800348a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b02      	cmp	r3, #2
 800341a:	d1d6      	bne.n	80033ca <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f06f 0212 	mvn.w	r2, #18
 8003424:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d123      	bne.n	8003488 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003444:	2b00      	cmp	r3, #0
 8003446:	d11f      	bne.n	8003488 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003452:	2b00      	cmp	r3, #0
 8003454:	d006      	beq.n	8003464 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003460:	2b00      	cmp	r3, #0
 8003462:	d111      	bne.n	8003488 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d105      	bne.n	8003488 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003480:	f043 0201 	orr.w	r2, r3, #1
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b084      	sub	sp, #16
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800349a:	2300      	movs	r3, #0
 800349c:	60fb      	str	r3, [r7, #12]
 800349e:	2300      	movs	r3, #0
 80034a0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0302 	and.w	r3, r3, #2
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	bf0c      	ite	eq
 80034b0:	2301      	moveq	r3, #1
 80034b2:	2300      	movne	r3, #0
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f003 0320 	and.w	r3, r3, #32
 80034c2:	2b20      	cmp	r3, #32
 80034c4:	bf0c      	ite	eq
 80034c6:	2301      	moveq	r3, #1
 80034c8:	2300      	movne	r3, #0
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d049      	beq.n	8003568 <HAL_ADC_IRQHandler+0xd6>
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d046      	beq.n	8003568 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034de:	f003 0310 	and.w	r3, r3, #16
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d105      	bne.n	80034f2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d12b      	bne.n	8003558 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003504:	2b00      	cmp	r3, #0
 8003506:	d127      	bne.n	8003558 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003512:	2b00      	cmp	r3, #0
 8003514:	d006      	beq.n	8003524 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003520:	2b00      	cmp	r3, #0
 8003522:	d119      	bne.n	8003558 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	685a      	ldr	r2, [r3, #4]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f022 0220 	bic.w	r2, r2, #32
 8003532:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003538:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003544:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d105      	bne.n	8003558 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003550:	f043 0201 	orr.w	r2, r3, #1
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f000 f8e8 	bl	800372e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f06f 0212 	mvn.w	r2, #18
 8003566:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0304 	and.w	r3, r3, #4
 8003572:	2b04      	cmp	r3, #4
 8003574:	bf0c      	ite	eq
 8003576:	2301      	moveq	r3, #1
 8003578:	2300      	movne	r3, #0
 800357a:	b2db      	uxtb	r3, r3
 800357c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003588:	2b80      	cmp	r3, #128	; 0x80
 800358a:	bf0c      	ite	eq
 800358c:	2301      	moveq	r3, #1
 800358e:	2300      	movne	r3, #0
 8003590:	b2db      	uxtb	r3, r3
 8003592:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d057      	beq.n	800364a <HAL_ADC_IRQHandler+0x1b8>
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d054      	beq.n	800364a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a4:	f003 0310 	and.w	r3, r3, #16
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d105      	bne.n	80035b8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d139      	bne.n	800363a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035cc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d006      	beq.n	80035e2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d12b      	bne.n	800363a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d124      	bne.n	800363a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d11d      	bne.n	800363a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003602:	2b00      	cmp	r3, #0
 8003604:	d119      	bne.n	800363a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003614:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800362a:	2b00      	cmp	r3, #0
 800362c:	d105      	bne.n	800363a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	f043 0201 	orr.w	r2, r3, #1
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 fab4 	bl	8003ba8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f06f 020c 	mvn.w	r2, #12
 8003648:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0301 	and.w	r3, r3, #1
 8003654:	2b01      	cmp	r3, #1
 8003656:	bf0c      	ite	eq
 8003658:	2301      	moveq	r3, #1
 800365a:	2300      	movne	r3, #0
 800365c:	b2db      	uxtb	r3, r3
 800365e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800366a:	2b40      	cmp	r3, #64	; 0x40
 800366c:	bf0c      	ite	eq
 800366e:	2301      	moveq	r3, #1
 8003670:	2300      	movne	r3, #0
 8003672:	b2db      	uxtb	r3, r3
 8003674:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d017      	beq.n	80036ac <HAL_ADC_IRQHandler+0x21a>
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d014      	beq.n	80036ac <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	2b01      	cmp	r3, #1
 800368e:	d10d      	bne.n	80036ac <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003694:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f000 f850 	bl	8003742 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f06f 0201 	mvn.w	r2, #1
 80036aa:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0320 	and.w	r3, r3, #32
 80036b6:	2b20      	cmp	r3, #32
 80036b8:	bf0c      	ite	eq
 80036ba:	2301      	moveq	r3, #1
 80036bc:	2300      	movne	r3, #0
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036d0:	bf0c      	ite	eq
 80036d2:	2301      	moveq	r3, #1
 80036d4:	2300      	movne	r3, #0
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d015      	beq.n	800370c <HAL_ADC_IRQHandler+0x27a>
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d012      	beq.n	800370c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ea:	f043 0202 	orr.w	r2, r3, #2
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f06f 0220 	mvn.w	r2, #32
 80036fa:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 f82a 	bl	8003756 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f06f 0220 	mvn.w	r2, #32
 800370a:	601a      	str	r2, [r3, #0]
  }
}
 800370c:	bf00      	nop
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003722:	4618      	mov	r0, r3
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr

0800372e <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800372e:	b480      	push	{r7}
 8003730:	b083      	sub	sp, #12
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003736:	bf00      	nop
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003742:	b480      	push	{r7}
 8003744:	b083      	sub	sp, #12
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800374a:	bf00      	nop
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr

08003756 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003756:	b480      	push	{r7}
 8003758:	b083      	sub	sp, #12
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800375e:	bf00      	nop
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
	...

0800376c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003776:	2300      	movs	r3, #0
 8003778:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003780:	2b01      	cmp	r3, #1
 8003782:	d101      	bne.n	8003788 <HAL_ADC_ConfigChannel+0x1c>
 8003784:	2302      	movs	r3, #2
 8003786:	e105      	b.n	8003994 <HAL_ADC_ConfigChannel+0x228>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2b09      	cmp	r3, #9
 8003796:	d925      	bls.n	80037e4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68d9      	ldr	r1, [r3, #12]
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	461a      	mov	r2, r3
 80037a6:	4613      	mov	r3, r2
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	4413      	add	r3, r2
 80037ac:	3b1e      	subs	r3, #30
 80037ae:	2207      	movs	r2, #7
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	43da      	mvns	r2, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	400a      	ands	r2, r1
 80037bc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68d9      	ldr	r1, [r3, #12]
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	4618      	mov	r0, r3
 80037d0:	4603      	mov	r3, r0
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	4403      	add	r3, r0
 80037d6:	3b1e      	subs	r3, #30
 80037d8:	409a      	lsls	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	430a      	orrs	r2, r1
 80037e0:	60da      	str	r2, [r3, #12]
 80037e2:	e022      	b.n	800382a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6919      	ldr	r1, [r3, #16]
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	461a      	mov	r2, r3
 80037f2:	4613      	mov	r3, r2
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	4413      	add	r3, r2
 80037f8:	2207      	movs	r2, #7
 80037fa:	fa02 f303 	lsl.w	r3, r2, r3
 80037fe:	43da      	mvns	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	400a      	ands	r2, r1
 8003806:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6919      	ldr	r1, [r3, #16]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	689a      	ldr	r2, [r3, #8]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	b29b      	uxth	r3, r3
 8003818:	4618      	mov	r0, r3
 800381a:	4603      	mov	r3, r0
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	4403      	add	r3, r0
 8003820:	409a      	lsls	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2b06      	cmp	r3, #6
 8003830:	d824      	bhi.n	800387c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	4613      	mov	r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	4413      	add	r3, r2
 8003842:	3b05      	subs	r3, #5
 8003844:	221f      	movs	r2, #31
 8003846:	fa02 f303 	lsl.w	r3, r2, r3
 800384a:	43da      	mvns	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	400a      	ands	r2, r1
 8003852:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	b29b      	uxth	r3, r3
 8003860:	4618      	mov	r0, r3
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	685a      	ldr	r2, [r3, #4]
 8003866:	4613      	mov	r3, r2
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	4413      	add	r3, r2
 800386c:	3b05      	subs	r3, #5
 800386e:	fa00 f203 	lsl.w	r2, r0, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	635a      	str	r2, [r3, #52]	; 0x34
 800387a:	e04c      	b.n	8003916 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b0c      	cmp	r3, #12
 8003882:	d824      	bhi.n	80038ce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685a      	ldr	r2, [r3, #4]
 800388e:	4613      	mov	r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	4413      	add	r3, r2
 8003894:	3b23      	subs	r3, #35	; 0x23
 8003896:	221f      	movs	r2, #31
 8003898:	fa02 f303 	lsl.w	r3, r2, r3
 800389c:	43da      	mvns	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	400a      	ands	r2, r1
 80038a4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	4618      	mov	r0, r3
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685a      	ldr	r2, [r3, #4]
 80038b8:	4613      	mov	r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	4413      	add	r3, r2
 80038be:	3b23      	subs	r3, #35	; 0x23
 80038c0:	fa00 f203 	lsl.w	r2, r0, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	430a      	orrs	r2, r1
 80038ca:	631a      	str	r2, [r3, #48]	; 0x30
 80038cc:	e023      	b.n	8003916 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	4613      	mov	r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	3b41      	subs	r3, #65	; 0x41
 80038e0:	221f      	movs	r2, #31
 80038e2:	fa02 f303 	lsl.w	r3, r2, r3
 80038e6:	43da      	mvns	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	400a      	ands	r2, r1
 80038ee:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	4618      	mov	r0, r3
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	4613      	mov	r3, r2
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	4413      	add	r3, r2
 8003908:	3b41      	subs	r3, #65	; 0x41
 800390a:	fa00 f203 	lsl.w	r2, r0, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	430a      	orrs	r2, r1
 8003914:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003916:	4b22      	ldr	r3, [pc, #136]	; (80039a0 <HAL_ADC_ConfigChannel+0x234>)
 8003918:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a21      	ldr	r2, [pc, #132]	; (80039a4 <HAL_ADC_ConfigChannel+0x238>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d109      	bne.n	8003938 <HAL_ADC_ConfigChannel+0x1cc>
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2b12      	cmp	r3, #18
 800392a:	d105      	bne.n	8003938 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a19      	ldr	r2, [pc, #100]	; (80039a4 <HAL_ADC_ConfigChannel+0x238>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d123      	bne.n	800398a <HAL_ADC_ConfigChannel+0x21e>
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2b10      	cmp	r3, #16
 8003948:	d003      	beq.n	8003952 <HAL_ADC_ConfigChannel+0x1e6>
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2b11      	cmp	r3, #17
 8003950:	d11b      	bne.n	800398a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2b10      	cmp	r3, #16
 8003964:	d111      	bne.n	800398a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003966:	4b10      	ldr	r3, [pc, #64]	; (80039a8 <HAL_ADC_ConfigChannel+0x23c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a10      	ldr	r2, [pc, #64]	; (80039ac <HAL_ADC_ConfigChannel+0x240>)
 800396c:	fba2 2303 	umull	r2, r3, r2, r3
 8003970:	0c9a      	lsrs	r2, r3, #18
 8003972:	4613      	mov	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	4413      	add	r3, r2
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800397c:	e002      	b.n	8003984 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	3b01      	subs	r3, #1
 8003982:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d1f9      	bne.n	800397e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3714      	adds	r7, #20
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr
 80039a0:	40012300 	.word	0x40012300
 80039a4:	40012000 	.word	0x40012000
 80039a8:	20000074 	.word	0x20000074
 80039ac:	431bde83 	.word	0x431bde83

080039b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039b8:	4b79      	ldr	r3, [pc, #484]	; (8003ba0 <ADC_Init+0x1f0>)
 80039ba:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	431a      	orrs	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	685a      	ldr	r2, [r3, #4]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	6859      	ldr	r1, [r3, #4]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	021a      	lsls	r2, r3, #8
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	430a      	orrs	r2, r1
 80039f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003a08:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	6859      	ldr	r1, [r3, #4]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	689a      	ldr	r2, [r3, #8]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	689a      	ldr	r2, [r3, #8]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	6899      	ldr	r1, [r3, #8]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68da      	ldr	r2, [r3, #12]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a42:	4a58      	ldr	r2, [pc, #352]	; (8003ba4 <ADC_Init+0x1f4>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d022      	beq.n	8003a8e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a56:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6899      	ldr	r1, [r3, #8]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	430a      	orrs	r2, r1
 8003a68:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	689a      	ldr	r2, [r3, #8]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	6899      	ldr	r1, [r3, #8]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	609a      	str	r2, [r3, #8]
 8003a8c:	e00f      	b.n	8003aae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689a      	ldr	r2, [r3, #8]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a9c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689a      	ldr	r2, [r3, #8]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003aac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	689a      	ldr	r2, [r3, #8]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f022 0202 	bic.w	r2, r2, #2
 8003abc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	6899      	ldr	r1, [r3, #8]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	7e1b      	ldrb	r3, [r3, #24]
 8003ac8:	005a      	lsls	r2, r3, #1
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d01b      	beq.n	8003b14 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685a      	ldr	r2, [r3, #4]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003aea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	685a      	ldr	r2, [r3, #4]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003afa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	6859      	ldr	r1, [r3, #4]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b06:	3b01      	subs	r3, #1
 8003b08:	035a      	lsls	r2, r3, #13
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	605a      	str	r2, [r3, #4]
 8003b12:	e007      	b.n	8003b24 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b22:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003b32:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	69db      	ldr	r3, [r3, #28]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	051a      	lsls	r2, r3, #20
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	430a      	orrs	r2, r1
 8003b48:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6899      	ldr	r1, [r3, #8]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b66:	025a      	lsls	r2, r3, #9
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	689a      	ldr	r2, [r3, #8]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b7e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	6899      	ldr	r1, [r3, #8]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	695b      	ldr	r3, [r3, #20]
 8003b8a:	029a      	lsls	r2, r3, #10
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	430a      	orrs	r2, r1
 8003b92:	609a      	str	r2, [r3, #8]
}
 8003b94:	bf00      	nop
 8003b96:	3714      	adds	r7, #20
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	40012300 	.word	0x40012300
 8003ba4:	0f000001 	.word	0x0f000001

08003ba8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003bb0:	bf00      	nop
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr

08003bbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f003 0307 	and.w	r3, r3, #7
 8003bca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bcc:	4b0c      	ldr	r3, [pc, #48]	; (8003c00 <__NVIC_SetPriorityGrouping+0x44>)
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bd2:	68ba      	ldr	r2, [r7, #8]
 8003bd4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003bd8:	4013      	ands	r3, r2
 8003bda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003be4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003be8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bee:	4a04      	ldr	r2, [pc, #16]	; (8003c00 <__NVIC_SetPriorityGrouping+0x44>)
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	60d3      	str	r3, [r2, #12]
}
 8003bf4:	bf00      	nop
 8003bf6:	3714      	adds	r7, #20
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr
 8003c00:	e000ed00 	.word	0xe000ed00

08003c04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c04:	b480      	push	{r7}
 8003c06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c08:	4b04      	ldr	r3, [pc, #16]	; (8003c1c <__NVIC_GetPriorityGrouping+0x18>)
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	0a1b      	lsrs	r3, r3, #8
 8003c0e:	f003 0307 	and.w	r3, r3, #7
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	e000ed00 	.word	0xe000ed00

08003c20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	4603      	mov	r3, r0
 8003c28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	db0b      	blt.n	8003c4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c32:	79fb      	ldrb	r3, [r7, #7]
 8003c34:	f003 021f 	and.w	r2, r3, #31
 8003c38:	4907      	ldr	r1, [pc, #28]	; (8003c58 <__NVIC_EnableIRQ+0x38>)
 8003c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c3e:	095b      	lsrs	r3, r3, #5
 8003c40:	2001      	movs	r0, #1
 8003c42:	fa00 f202 	lsl.w	r2, r0, r2
 8003c46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c4a:	bf00      	nop
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	e000e100 	.word	0xe000e100

08003c5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	4603      	mov	r3, r0
 8003c64:	6039      	str	r1, [r7, #0]
 8003c66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	db0a      	blt.n	8003c86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	b2da      	uxtb	r2, r3
 8003c74:	490c      	ldr	r1, [pc, #48]	; (8003ca8 <__NVIC_SetPriority+0x4c>)
 8003c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c7a:	0112      	lsls	r2, r2, #4
 8003c7c:	b2d2      	uxtb	r2, r2
 8003c7e:	440b      	add	r3, r1
 8003c80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c84:	e00a      	b.n	8003c9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	b2da      	uxtb	r2, r3
 8003c8a:	4908      	ldr	r1, [pc, #32]	; (8003cac <__NVIC_SetPriority+0x50>)
 8003c8c:	79fb      	ldrb	r3, [r7, #7]
 8003c8e:	f003 030f 	and.w	r3, r3, #15
 8003c92:	3b04      	subs	r3, #4
 8003c94:	0112      	lsls	r2, r2, #4
 8003c96:	b2d2      	uxtb	r2, r2
 8003c98:	440b      	add	r3, r1
 8003c9a:	761a      	strb	r2, [r3, #24]
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	e000e100 	.word	0xe000e100
 8003cac:	e000ed00 	.word	0xe000ed00

08003cb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b089      	sub	sp, #36	; 0x24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	f1c3 0307 	rsb	r3, r3, #7
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	bf28      	it	cs
 8003cce:	2304      	movcs	r3, #4
 8003cd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	3304      	adds	r3, #4
 8003cd6:	2b06      	cmp	r3, #6
 8003cd8:	d902      	bls.n	8003ce0 <NVIC_EncodePriority+0x30>
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	3b03      	subs	r3, #3
 8003cde:	e000      	b.n	8003ce2 <NVIC_EncodePriority+0x32>
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	fa02 f303 	lsl.w	r3, r2, r3
 8003cee:	43da      	mvns	r2, r3
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	401a      	ands	r2, r3
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cf8:	f04f 31ff 	mov.w	r1, #4294967295
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8003d02:	43d9      	mvns	r1, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d08:	4313      	orrs	r3, r2
         );
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3724      	adds	r7, #36	; 0x24
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
	...

08003d18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	3b01      	subs	r3, #1
 8003d24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d28:	d301      	bcc.n	8003d2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e00f      	b.n	8003d4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d2e:	4a0a      	ldr	r2, [pc, #40]	; (8003d58 <SysTick_Config+0x40>)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	3b01      	subs	r3, #1
 8003d34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d36:	210f      	movs	r1, #15
 8003d38:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3c:	f7ff ff8e 	bl	8003c5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d40:	4b05      	ldr	r3, [pc, #20]	; (8003d58 <SysTick_Config+0x40>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d46:	4b04      	ldr	r3, [pc, #16]	; (8003d58 <SysTick_Config+0x40>)
 8003d48:	2207      	movs	r2, #7
 8003d4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	e000e010 	.word	0xe000e010

08003d5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f7ff ff29 	bl	8003bbc <__NVIC_SetPriorityGrouping>
}
 8003d6a:	bf00      	nop
 8003d6c:	3708      	adds	r7, #8
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}

08003d72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b086      	sub	sp, #24
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	4603      	mov	r3, r0
 8003d7a:	60b9      	str	r1, [r7, #8]
 8003d7c:	607a      	str	r2, [r7, #4]
 8003d7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d80:	2300      	movs	r3, #0
 8003d82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d84:	f7ff ff3e 	bl	8003c04 <__NVIC_GetPriorityGrouping>
 8003d88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	68b9      	ldr	r1, [r7, #8]
 8003d8e:	6978      	ldr	r0, [r7, #20]
 8003d90:	f7ff ff8e 	bl	8003cb0 <NVIC_EncodePriority>
 8003d94:	4602      	mov	r2, r0
 8003d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d9a:	4611      	mov	r1, r2
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7ff ff5d 	bl	8003c5c <__NVIC_SetPriority>
}
 8003da2:	bf00      	nop
 8003da4:	3718      	adds	r7, #24
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b082      	sub	sp, #8
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	4603      	mov	r3, r0
 8003db2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7ff ff31 	bl	8003c20 <__NVIC_EnableIRQ>
}
 8003dbe:	bf00      	nop
 8003dc0:	3708      	adds	r7, #8
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b082      	sub	sp, #8
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7ff ffa2 	bl	8003d18 <SysTick_Config>
 8003dd4:	4603      	mov	r3, r0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b086      	sub	sp, #24
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003de8:	2300      	movs	r3, #0
 8003dea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003dec:	f7ff f980 	bl	80030f0 <HAL_GetTick>
 8003df0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e099      	b.n	8003f30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2202      	movs	r2, #2
 8003e08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f022 0201 	bic.w	r2, r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e1c:	e00f      	b.n	8003e3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e1e:	f7ff f967 	bl	80030f0 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b05      	cmp	r3, #5
 8003e2a:	d908      	bls.n	8003e3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2220      	movs	r2, #32
 8003e30:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2203      	movs	r2, #3
 8003e36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e078      	b.n	8003f30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0301 	and.w	r3, r3, #1
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d1e8      	bne.n	8003e1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e54:	697a      	ldr	r2, [r7, #20]
 8003e56:	4b38      	ldr	r3, [pc, #224]	; (8003f38 <HAL_DMA_Init+0x158>)
 8003e58:	4013      	ands	r3, r2
 8003e5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685a      	ldr	r2, [r3, #4]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e8a:	697a      	ldr	r2, [r7, #20]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e94:	2b04      	cmp	r3, #4
 8003e96:	d107      	bne.n	8003ea8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	697a      	ldr	r2, [r7, #20]
 8003eae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f023 0307 	bic.w	r3, r3, #7
 8003ebe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec4:	697a      	ldr	r2, [r7, #20]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ece:	2b04      	cmp	r3, #4
 8003ed0:	d117      	bne.n	8003f02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed6:	697a      	ldr	r2, [r7, #20]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00e      	beq.n	8003f02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 fb01 	bl	80044ec <DMA_CheckFifoParam>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d008      	beq.n	8003f02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2240      	movs	r2, #64	; 0x40
 8003ef4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003efe:	2301      	movs	r3, #1
 8003f00:	e016      	b.n	8003f30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	697a      	ldr	r2, [r7, #20]
 8003f08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 fab8 	bl	8004480 <DMA_CalcBaseAndBitshift>
 8003f10:	4603      	mov	r3, r0
 8003f12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f18:	223f      	movs	r2, #63	; 0x3f
 8003f1a:	409a      	lsls	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3718      	adds	r7, #24
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	f010803f 	.word	0xf010803f

08003f3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
 8003f48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f52:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d101      	bne.n	8003f62 <HAL_DMA_Start_IT+0x26>
 8003f5e:	2302      	movs	r3, #2
 8003f60:	e040      	b.n	8003fe4 <HAL_DMA_Start_IT+0xa8>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d12f      	bne.n	8003fd6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2202      	movs	r2, #2
 8003f7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	68b9      	ldr	r1, [r7, #8]
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f000 fa4a 	bl	8004424 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f94:	223f      	movs	r2, #63	; 0x3f
 8003f96:	409a      	lsls	r2, r3
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f042 0216 	orr.w	r2, r2, #22
 8003faa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d007      	beq.n	8003fc4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f042 0208 	orr.w	r2, r2, #8
 8003fc2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f042 0201 	orr.w	r2, r2, #1
 8003fd2:	601a      	str	r2, [r3, #0]
 8003fd4:	e005      	b.n	8003fe2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003fde:	2302      	movs	r3, #2
 8003fe0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003fe2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3718      	adds	r7, #24
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003ffa:	f7ff f879 	bl	80030f0 <HAL_GetTick>
 8003ffe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004006:	b2db      	uxtb	r3, r3
 8004008:	2b02      	cmp	r3, #2
 800400a:	d008      	beq.n	800401e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2280      	movs	r2, #128	; 0x80
 8004010:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e052      	b.n	80040c4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 0216 	bic.w	r2, r2, #22
 800402c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	695a      	ldr	r2, [r3, #20]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800403c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	2b00      	cmp	r3, #0
 8004044:	d103      	bne.n	800404e <HAL_DMA_Abort+0x62>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800404a:	2b00      	cmp	r3, #0
 800404c:	d007      	beq.n	800405e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0208 	bic.w	r2, r2, #8
 800405c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 0201 	bic.w	r2, r2, #1
 800406c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800406e:	e013      	b.n	8004098 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004070:	f7ff f83e 	bl	80030f0 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b05      	cmp	r3, #5
 800407c:	d90c      	bls.n	8004098 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2220      	movs	r2, #32
 8004082:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2203      	movs	r2, #3
 8004090:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e015      	b.n	80040c4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0301 	and.w	r3, r3, #1
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1e4      	bne.n	8004070 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040aa:	223f      	movs	r2, #63	; 0x3f
 80040ac:	409a      	lsls	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d004      	beq.n	80040ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2280      	movs	r2, #128	; 0x80
 80040e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e00c      	b.n	8004104 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2205      	movs	r2, #5
 80040ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0201 	bic.w	r2, r2, #1
 8004100:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004102:	2300      	movs	r3, #0
}
 8004104:	4618      	mov	r0, r3
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004118:	2300      	movs	r3, #0
 800411a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800411c:	4b92      	ldr	r3, [pc, #584]	; (8004368 <HAL_DMA_IRQHandler+0x258>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a92      	ldr	r2, [pc, #584]	; (800436c <HAL_DMA_IRQHandler+0x25c>)
 8004122:	fba2 2303 	umull	r2, r3, r2, r3
 8004126:	0a9b      	lsrs	r3, r3, #10
 8004128:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800413a:	2208      	movs	r2, #8
 800413c:	409a      	lsls	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	4013      	ands	r3, r2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d01a      	beq.n	800417c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0304 	and.w	r3, r3, #4
 8004150:	2b00      	cmp	r3, #0
 8004152:	d013      	beq.n	800417c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f022 0204 	bic.w	r2, r2, #4
 8004162:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004168:	2208      	movs	r2, #8
 800416a:	409a      	lsls	r2, r3
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004174:	f043 0201 	orr.w	r2, r3, #1
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004180:	2201      	movs	r2, #1
 8004182:	409a      	lsls	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	4013      	ands	r3, r2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d012      	beq.n	80041b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00b      	beq.n	80041b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800419e:	2201      	movs	r2, #1
 80041a0:	409a      	lsls	r2, r3
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041aa:	f043 0202 	orr.w	r2, r3, #2
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b6:	2204      	movs	r2, #4
 80041b8:	409a      	lsls	r2, r3
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	4013      	ands	r3, r2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d012      	beq.n	80041e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0302 	and.w	r3, r3, #2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d00b      	beq.n	80041e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041d4:	2204      	movs	r2, #4
 80041d6:	409a      	lsls	r2, r3
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e0:	f043 0204 	orr.w	r2, r3, #4
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ec:	2210      	movs	r2, #16
 80041ee:	409a      	lsls	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	4013      	ands	r3, r2
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d043      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0308 	and.w	r3, r3, #8
 8004202:	2b00      	cmp	r3, #0
 8004204:	d03c      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800420a:	2210      	movs	r2, #16
 800420c:	409a      	lsls	r2, r3
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d018      	beq.n	8004252 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d108      	bne.n	8004240 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	2b00      	cmp	r3, #0
 8004234:	d024      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	4798      	blx	r3
 800423e:	e01f      	b.n	8004280 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004244:	2b00      	cmp	r3, #0
 8004246:	d01b      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	4798      	blx	r3
 8004250:	e016      	b.n	8004280 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800425c:	2b00      	cmp	r3, #0
 800425e:	d107      	bne.n	8004270 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 0208 	bic.w	r2, r2, #8
 800426e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004274:	2b00      	cmp	r3, #0
 8004276:	d003      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004284:	2220      	movs	r2, #32
 8004286:	409a      	lsls	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4013      	ands	r3, r2
 800428c:	2b00      	cmp	r3, #0
 800428e:	f000 808e 	beq.w	80043ae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0310 	and.w	r3, r3, #16
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 8086 	beq.w	80043ae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a6:	2220      	movs	r2, #32
 80042a8:	409a      	lsls	r2, r3
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	2b05      	cmp	r3, #5
 80042b8:	d136      	bne.n	8004328 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0216 	bic.w	r2, r2, #22
 80042c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	695a      	ldr	r2, [r3, #20]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d103      	bne.n	80042ea <HAL_DMA_IRQHandler+0x1da>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d007      	beq.n	80042fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 0208 	bic.w	r2, r2, #8
 80042f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042fe:	223f      	movs	r2, #63	; 0x3f
 8004300:	409a      	lsls	r2, r3
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800431a:	2b00      	cmp	r3, #0
 800431c:	d07d      	beq.n	800441a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	4798      	blx	r3
        }
        return;
 8004326:	e078      	b.n	800441a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d01c      	beq.n	8004370 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d108      	bne.n	8004356 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004348:	2b00      	cmp	r3, #0
 800434a:	d030      	beq.n	80043ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	4798      	blx	r3
 8004354:	e02b      	b.n	80043ae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800435a:	2b00      	cmp	r3, #0
 800435c:	d027      	beq.n	80043ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	4798      	blx	r3
 8004366:	e022      	b.n	80043ae <HAL_DMA_IRQHandler+0x29e>
 8004368:	20000074 	.word	0x20000074
 800436c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10f      	bne.n	800439e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 0210 	bic.w	r2, r2, #16
 800438c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d003      	beq.n	80043ae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d032      	beq.n	800441c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d022      	beq.n	8004408 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2205      	movs	r2, #5
 80043c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0201 	bic.w	r2, r2, #1
 80043d8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	3301      	adds	r3, #1
 80043de:	60bb      	str	r3, [r7, #8]
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d307      	bcc.n	80043f6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1f2      	bne.n	80043da <HAL_DMA_IRQHandler+0x2ca>
 80043f4:	e000      	b.n	80043f8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80043f6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800440c:	2b00      	cmp	r3, #0
 800440e:	d005      	beq.n	800441c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	4798      	blx	r3
 8004418:	e000      	b.n	800441c <HAL_DMA_IRQHandler+0x30c>
        return;
 800441a:	bf00      	nop
    }
  }
}
 800441c:	3718      	adds	r7, #24
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop

08004424 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
 8004430:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004440:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	683a      	ldr	r2, [r7, #0]
 8004448:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b40      	cmp	r3, #64	; 0x40
 8004450:	d108      	bne.n	8004464 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68ba      	ldr	r2, [r7, #8]
 8004460:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004462:	e007      	b.n	8004474 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68ba      	ldr	r2, [r7, #8]
 800446a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	60da      	str	r2, [r3, #12]
}
 8004474:	bf00      	nop
 8004476:	3714      	adds	r7, #20
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	b2db      	uxtb	r3, r3
 800448e:	3b10      	subs	r3, #16
 8004490:	4a14      	ldr	r2, [pc, #80]	; (80044e4 <DMA_CalcBaseAndBitshift+0x64>)
 8004492:	fba2 2303 	umull	r2, r3, r2, r3
 8004496:	091b      	lsrs	r3, r3, #4
 8004498:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800449a:	4a13      	ldr	r2, [pc, #76]	; (80044e8 <DMA_CalcBaseAndBitshift+0x68>)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	4413      	add	r3, r2
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	461a      	mov	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2b03      	cmp	r3, #3
 80044ac:	d909      	bls.n	80044c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044b6:	f023 0303 	bic.w	r3, r3, #3
 80044ba:	1d1a      	adds	r2, r3, #4
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	659a      	str	r2, [r3, #88]	; 0x58
 80044c0:	e007      	b.n	80044d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044ca:	f023 0303 	bic.w	r3, r3, #3
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3714      	adds	r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	aaaaaaab 	.word	0xaaaaaaab
 80044e8:	0800e2d0 	.word	0x0800e2d0

080044ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b085      	sub	sp, #20
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044f4:	2300      	movs	r3, #0
 80044f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	699b      	ldr	r3, [r3, #24]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d11f      	bne.n	8004546 <DMA_CheckFifoParam+0x5a>
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	2b03      	cmp	r3, #3
 800450a:	d856      	bhi.n	80045ba <DMA_CheckFifoParam+0xce>
 800450c:	a201      	add	r2, pc, #4	; (adr r2, 8004514 <DMA_CheckFifoParam+0x28>)
 800450e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004512:	bf00      	nop
 8004514:	08004525 	.word	0x08004525
 8004518:	08004537 	.word	0x08004537
 800451c:	08004525 	.word	0x08004525
 8004520:	080045bb 	.word	0x080045bb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004528:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d046      	beq.n	80045be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004534:	e043      	b.n	80045be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800453a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800453e:	d140      	bne.n	80045c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004544:	e03d      	b.n	80045c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800454e:	d121      	bne.n	8004594 <DMA_CheckFifoParam+0xa8>
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2b03      	cmp	r3, #3
 8004554:	d837      	bhi.n	80045c6 <DMA_CheckFifoParam+0xda>
 8004556:	a201      	add	r2, pc, #4	; (adr r2, 800455c <DMA_CheckFifoParam+0x70>)
 8004558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455c:	0800456d 	.word	0x0800456d
 8004560:	08004573 	.word	0x08004573
 8004564:	0800456d 	.word	0x0800456d
 8004568:	08004585 	.word	0x08004585
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	73fb      	strb	r3, [r7, #15]
      break;
 8004570:	e030      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004576:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d025      	beq.n	80045ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004582:	e022      	b.n	80045ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004588:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800458c:	d11f      	bne.n	80045ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004592:	e01c      	b.n	80045ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	2b02      	cmp	r3, #2
 8004598:	d903      	bls.n	80045a2 <DMA_CheckFifoParam+0xb6>
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	2b03      	cmp	r3, #3
 800459e:	d003      	beq.n	80045a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045a0:	e018      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	73fb      	strb	r3, [r7, #15]
      break;
 80045a6:	e015      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d00e      	beq.n	80045d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	73fb      	strb	r3, [r7, #15]
      break;
 80045b8:	e00b      	b.n	80045d2 <DMA_CheckFifoParam+0xe6>
      break;
 80045ba:	bf00      	nop
 80045bc:	e00a      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045be:	bf00      	nop
 80045c0:	e008      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045c2:	bf00      	nop
 80045c4:	e006      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045c6:	bf00      	nop
 80045c8:	e004      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045ca:	bf00      	nop
 80045cc:	e002      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80045ce:	bf00      	nop
 80045d0:	e000      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045d2:	bf00      	nop
    }
  } 
  
  return status; 
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3714      	adds	r7, #20
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop

080045e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b089      	sub	sp, #36	; 0x24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80045ee:	2300      	movs	r3, #0
 80045f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80045f6:	2300      	movs	r3, #0
 80045f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045fa:	2300      	movs	r3, #0
 80045fc:	61fb      	str	r3, [r7, #28]
 80045fe:	e16b      	b.n	80048d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004600:	2201      	movs	r2, #1
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	4013      	ands	r3, r2
 8004612:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	429a      	cmp	r2, r3
 800461a:	f040 815a 	bne.w	80048d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f003 0303 	and.w	r3, r3, #3
 8004626:	2b01      	cmp	r3, #1
 8004628:	d005      	beq.n	8004636 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004632:	2b02      	cmp	r3, #2
 8004634:	d130      	bne.n	8004698 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	2203      	movs	r2, #3
 8004642:	fa02 f303 	lsl.w	r3, r2, r3
 8004646:	43db      	mvns	r3, r3
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	4013      	ands	r3, r2
 800464c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	68da      	ldr	r2, [r3, #12]
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	fa02 f303 	lsl.w	r3, r2, r3
 800465a:	69ba      	ldr	r2, [r7, #24]
 800465c:	4313      	orrs	r3, r2
 800465e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	69ba      	ldr	r2, [r7, #24]
 8004664:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800466c:	2201      	movs	r2, #1
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	fa02 f303 	lsl.w	r3, r2, r3
 8004674:	43db      	mvns	r3, r3
 8004676:	69ba      	ldr	r2, [r7, #24]
 8004678:	4013      	ands	r3, r2
 800467a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	091b      	lsrs	r3, r3, #4
 8004682:	f003 0201 	and.w	r2, r3, #1
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	4313      	orrs	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f003 0303 	and.w	r3, r3, #3
 80046a0:	2b03      	cmp	r3, #3
 80046a2:	d017      	beq.n	80046d4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	2203      	movs	r2, #3
 80046b0:	fa02 f303 	lsl.w	r3, r2, r3
 80046b4:	43db      	mvns	r3, r3
 80046b6:	69ba      	ldr	r2, [r7, #24]
 80046b8:	4013      	ands	r3, r2
 80046ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	689a      	ldr	r2, [r3, #8]
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	69ba      	ldr	r2, [r7, #24]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f003 0303 	and.w	r3, r3, #3
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d123      	bne.n	8004728 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	08da      	lsrs	r2, r3, #3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	3208      	adds	r2, #8
 80046e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	f003 0307 	and.w	r3, r3, #7
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	220f      	movs	r2, #15
 80046f8:	fa02 f303 	lsl.w	r3, r2, r3
 80046fc:	43db      	mvns	r3, r3
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	4013      	ands	r3, r2
 8004702:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	691a      	ldr	r2, [r3, #16]
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	f003 0307 	and.w	r3, r3, #7
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	fa02 f303 	lsl.w	r3, r2, r3
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	4313      	orrs	r3, r2
 8004718:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	08da      	lsrs	r2, r3, #3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	3208      	adds	r2, #8
 8004722:	69b9      	ldr	r1, [r7, #24]
 8004724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	005b      	lsls	r3, r3, #1
 8004732:	2203      	movs	r2, #3
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	43db      	mvns	r3, r3
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	4013      	ands	r3, r2
 800473e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f003 0203 	and.w	r2, r3, #3
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	005b      	lsls	r3, r3, #1
 800474c:	fa02 f303 	lsl.w	r3, r2, r3
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	4313      	orrs	r3, r2
 8004754:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	69ba      	ldr	r2, [r7, #24]
 800475a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 80b4 	beq.w	80048d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800476a:	2300      	movs	r3, #0
 800476c:	60fb      	str	r3, [r7, #12]
 800476e:	4b60      	ldr	r3, [pc, #384]	; (80048f0 <HAL_GPIO_Init+0x30c>)
 8004770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004772:	4a5f      	ldr	r2, [pc, #380]	; (80048f0 <HAL_GPIO_Init+0x30c>)
 8004774:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004778:	6453      	str	r3, [r2, #68]	; 0x44
 800477a:	4b5d      	ldr	r3, [pc, #372]	; (80048f0 <HAL_GPIO_Init+0x30c>)
 800477c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800477e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004782:	60fb      	str	r3, [r7, #12]
 8004784:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004786:	4a5b      	ldr	r2, [pc, #364]	; (80048f4 <HAL_GPIO_Init+0x310>)
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	089b      	lsrs	r3, r3, #2
 800478c:	3302      	adds	r3, #2
 800478e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004792:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	220f      	movs	r2, #15
 800479e:	fa02 f303 	lsl.w	r3, r2, r3
 80047a2:	43db      	mvns	r3, r3
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	4013      	ands	r3, r2
 80047a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a52      	ldr	r2, [pc, #328]	; (80048f8 <HAL_GPIO_Init+0x314>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d02b      	beq.n	800480a <HAL_GPIO_Init+0x226>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a51      	ldr	r2, [pc, #324]	; (80048fc <HAL_GPIO_Init+0x318>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d025      	beq.n	8004806 <HAL_GPIO_Init+0x222>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a50      	ldr	r2, [pc, #320]	; (8004900 <HAL_GPIO_Init+0x31c>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d01f      	beq.n	8004802 <HAL_GPIO_Init+0x21e>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a4f      	ldr	r2, [pc, #316]	; (8004904 <HAL_GPIO_Init+0x320>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d019      	beq.n	80047fe <HAL_GPIO_Init+0x21a>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a4e      	ldr	r2, [pc, #312]	; (8004908 <HAL_GPIO_Init+0x324>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d013      	beq.n	80047fa <HAL_GPIO_Init+0x216>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a4d      	ldr	r2, [pc, #308]	; (800490c <HAL_GPIO_Init+0x328>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d00d      	beq.n	80047f6 <HAL_GPIO_Init+0x212>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a4c      	ldr	r2, [pc, #304]	; (8004910 <HAL_GPIO_Init+0x32c>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d007      	beq.n	80047f2 <HAL_GPIO_Init+0x20e>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a4b      	ldr	r2, [pc, #300]	; (8004914 <HAL_GPIO_Init+0x330>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d101      	bne.n	80047ee <HAL_GPIO_Init+0x20a>
 80047ea:	2307      	movs	r3, #7
 80047ec:	e00e      	b.n	800480c <HAL_GPIO_Init+0x228>
 80047ee:	2308      	movs	r3, #8
 80047f0:	e00c      	b.n	800480c <HAL_GPIO_Init+0x228>
 80047f2:	2306      	movs	r3, #6
 80047f4:	e00a      	b.n	800480c <HAL_GPIO_Init+0x228>
 80047f6:	2305      	movs	r3, #5
 80047f8:	e008      	b.n	800480c <HAL_GPIO_Init+0x228>
 80047fa:	2304      	movs	r3, #4
 80047fc:	e006      	b.n	800480c <HAL_GPIO_Init+0x228>
 80047fe:	2303      	movs	r3, #3
 8004800:	e004      	b.n	800480c <HAL_GPIO_Init+0x228>
 8004802:	2302      	movs	r3, #2
 8004804:	e002      	b.n	800480c <HAL_GPIO_Init+0x228>
 8004806:	2301      	movs	r3, #1
 8004808:	e000      	b.n	800480c <HAL_GPIO_Init+0x228>
 800480a:	2300      	movs	r3, #0
 800480c:	69fa      	ldr	r2, [r7, #28]
 800480e:	f002 0203 	and.w	r2, r2, #3
 8004812:	0092      	lsls	r2, r2, #2
 8004814:	4093      	lsls	r3, r2
 8004816:	69ba      	ldr	r2, [r7, #24]
 8004818:	4313      	orrs	r3, r2
 800481a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800481c:	4935      	ldr	r1, [pc, #212]	; (80048f4 <HAL_GPIO_Init+0x310>)
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	089b      	lsrs	r3, r3, #2
 8004822:	3302      	adds	r3, #2
 8004824:	69ba      	ldr	r2, [r7, #24]
 8004826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800482a:	4b3b      	ldr	r3, [pc, #236]	; (8004918 <HAL_GPIO_Init+0x334>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	43db      	mvns	r3, r3
 8004834:	69ba      	ldr	r2, [r7, #24]
 8004836:	4013      	ands	r3, r2
 8004838:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004846:	69ba      	ldr	r2, [r7, #24]
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	4313      	orrs	r3, r2
 800484c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800484e:	4a32      	ldr	r2, [pc, #200]	; (8004918 <HAL_GPIO_Init+0x334>)
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004854:	4b30      	ldr	r3, [pc, #192]	; (8004918 <HAL_GPIO_Init+0x334>)
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	43db      	mvns	r3, r3
 800485e:	69ba      	ldr	r2, [r7, #24]
 8004860:	4013      	ands	r3, r2
 8004862:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d003      	beq.n	8004878 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004870:	69ba      	ldr	r2, [r7, #24]
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	4313      	orrs	r3, r2
 8004876:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004878:	4a27      	ldr	r2, [pc, #156]	; (8004918 <HAL_GPIO_Init+0x334>)
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800487e:	4b26      	ldr	r3, [pc, #152]	; (8004918 <HAL_GPIO_Init+0x334>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	43db      	mvns	r3, r3
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	4013      	ands	r3, r2
 800488c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	4313      	orrs	r3, r2
 80048a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048a2:	4a1d      	ldr	r2, [pc, #116]	; (8004918 <HAL_GPIO_Init+0x334>)
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048a8:	4b1b      	ldr	r3, [pc, #108]	; (8004918 <HAL_GPIO_Init+0x334>)
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	43db      	mvns	r3, r3
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	4013      	ands	r3, r2
 80048b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048cc:	4a12      	ldr	r2, [pc, #72]	; (8004918 <HAL_GPIO_Init+0x334>)
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	3301      	adds	r3, #1
 80048d6:	61fb      	str	r3, [r7, #28]
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	2b0f      	cmp	r3, #15
 80048dc:	f67f ae90 	bls.w	8004600 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80048e0:	bf00      	nop
 80048e2:	bf00      	nop
 80048e4:	3724      	adds	r7, #36	; 0x24
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	40023800 	.word	0x40023800
 80048f4:	40013800 	.word	0x40013800
 80048f8:	40020000 	.word	0x40020000
 80048fc:	40020400 	.word	0x40020400
 8004900:	40020800 	.word	0x40020800
 8004904:	40020c00 	.word	0x40020c00
 8004908:	40021000 	.word	0x40021000
 800490c:	40021400 	.word	0x40021400
 8004910:	40021800 	.word	0x40021800
 8004914:	40021c00 	.word	0x40021c00
 8004918:	40013c00 	.word	0x40013c00

0800491c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	460b      	mov	r3, r1
 8004926:	807b      	strh	r3, [r7, #2]
 8004928:	4613      	mov	r3, r2
 800492a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800492c:	787b      	ldrb	r3, [r7, #1]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d003      	beq.n	800493a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004932:	887a      	ldrh	r2, [r7, #2]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004938:	e003      	b.n	8004942 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800493a:	887b      	ldrh	r3, [r7, #2]
 800493c:	041a      	lsls	r2, r3, #16
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	619a      	str	r2, [r3, #24]
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800494e:	b480      	push	{r7}
 8004950:	b085      	sub	sp, #20
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
 8004956:	460b      	mov	r3, r1
 8004958:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004960:	887a      	ldrh	r2, [r7, #2]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	4013      	ands	r3, r2
 8004966:	041a      	lsls	r2, r3, #16
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	43d9      	mvns	r1, r3
 800496c:	887b      	ldrh	r3, [r7, #2]
 800496e:	400b      	ands	r3, r1
 8004970:	431a      	orrs	r2, r3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	619a      	str	r2, [r3, #24]
}
 8004976:	bf00      	nop
 8004978:	3714      	adds	r7, #20
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
	...

08004984 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	4603      	mov	r3, r0
 800498c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800498e:	4b08      	ldr	r3, [pc, #32]	; (80049b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004990:	695a      	ldr	r2, [r3, #20]
 8004992:	88fb      	ldrh	r3, [r7, #6]
 8004994:	4013      	ands	r3, r2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d006      	beq.n	80049a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800499a:	4a05      	ldr	r2, [pc, #20]	; (80049b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800499c:	88fb      	ldrh	r3, [r7, #6]
 800499e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049a0:	88fb      	ldrh	r3, [r7, #6]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 f806 	bl	80049b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80049a8:	bf00      	nop
 80049aa:	3708      	adds	r7, #8
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	40013c00 	.word	0x40013c00

080049b4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	4603      	mov	r3, r0
 80049bc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80049be:	bf00      	nop
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
	...

080049cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b086      	sub	sp, #24
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e264      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0301 	and.w	r3, r3, #1
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d075      	beq.n	8004ad6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80049ea:	4ba3      	ldr	r3, [pc, #652]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f003 030c 	and.w	r3, r3, #12
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d00c      	beq.n	8004a10 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049f6:	4ba0      	ldr	r3, [pc, #640]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80049fe:	2b08      	cmp	r3, #8
 8004a00:	d112      	bne.n	8004a28 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a02:	4b9d      	ldr	r3, [pc, #628]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a0e:	d10b      	bne.n	8004a28 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a10:	4b99      	ldr	r3, [pc, #612]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d05b      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x108>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d157      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e23f      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a30:	d106      	bne.n	8004a40 <HAL_RCC_OscConfig+0x74>
 8004a32:	4b91      	ldr	r3, [pc, #580]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a90      	ldr	r2, [pc, #576]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004a38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a3c:	6013      	str	r3, [r2, #0]
 8004a3e:	e01d      	b.n	8004a7c <HAL_RCC_OscConfig+0xb0>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a48:	d10c      	bne.n	8004a64 <HAL_RCC_OscConfig+0x98>
 8004a4a:	4b8b      	ldr	r3, [pc, #556]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a8a      	ldr	r2, [pc, #552]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004a50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a54:	6013      	str	r3, [r2, #0]
 8004a56:	4b88      	ldr	r3, [pc, #544]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a87      	ldr	r2, [pc, #540]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004a5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a60:	6013      	str	r3, [r2, #0]
 8004a62:	e00b      	b.n	8004a7c <HAL_RCC_OscConfig+0xb0>
 8004a64:	4b84      	ldr	r3, [pc, #528]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a83      	ldr	r2, [pc, #524]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004a6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a6e:	6013      	str	r3, [r2, #0]
 8004a70:	4b81      	ldr	r3, [pc, #516]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a80      	ldr	r2, [pc, #512]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004a76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d013      	beq.n	8004aac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a84:	f7fe fb34 	bl	80030f0 <HAL_GetTick>
 8004a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a8a:	e008      	b.n	8004a9e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a8c:	f7fe fb30 	bl	80030f0 <HAL_GetTick>
 8004a90:	4602      	mov	r2, r0
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	2b64      	cmp	r3, #100	; 0x64
 8004a98:	d901      	bls.n	8004a9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e204      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a9e:	4b76      	ldr	r3, [pc, #472]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d0f0      	beq.n	8004a8c <HAL_RCC_OscConfig+0xc0>
 8004aaa:	e014      	b.n	8004ad6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aac:	f7fe fb20 	bl	80030f0 <HAL_GetTick>
 8004ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ab2:	e008      	b.n	8004ac6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ab4:	f7fe fb1c 	bl	80030f0 <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	2b64      	cmp	r3, #100	; 0x64
 8004ac0:	d901      	bls.n	8004ac6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e1f0      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ac6:	4b6c      	ldr	r3, [pc, #432]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d1f0      	bne.n	8004ab4 <HAL_RCC_OscConfig+0xe8>
 8004ad2:	e000      	b.n	8004ad6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d063      	beq.n	8004baa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004ae2:	4b65      	ldr	r3, [pc, #404]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	f003 030c 	and.w	r3, r3, #12
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00b      	beq.n	8004b06 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004aee:	4b62      	ldr	r3, [pc, #392]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004af6:	2b08      	cmp	r3, #8
 8004af8:	d11c      	bne.n	8004b34 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004afa:	4b5f      	ldr	r3, [pc, #380]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d116      	bne.n	8004b34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b06:	4b5c      	ldr	r3, [pc, #368]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0302 	and.w	r3, r3, #2
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d005      	beq.n	8004b1e <HAL_RCC_OscConfig+0x152>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d001      	beq.n	8004b1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e1c4      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b1e:	4b56      	ldr	r3, [pc, #344]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	4952      	ldr	r1, [pc, #328]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b32:	e03a      	b.n	8004baa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d020      	beq.n	8004b7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b3c:	4b4f      	ldr	r3, [pc, #316]	; (8004c7c <HAL_RCC_OscConfig+0x2b0>)
 8004b3e:	2201      	movs	r2, #1
 8004b40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b42:	f7fe fad5 	bl	80030f0 <HAL_GetTick>
 8004b46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b48:	e008      	b.n	8004b5c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b4a:	f7fe fad1 	bl	80030f0 <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d901      	bls.n	8004b5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e1a5      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b5c:	4b46      	ldr	r3, [pc, #280]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d0f0      	beq.n	8004b4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b68:	4b43      	ldr	r3, [pc, #268]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	00db      	lsls	r3, r3, #3
 8004b76:	4940      	ldr	r1, [pc, #256]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	600b      	str	r3, [r1, #0]
 8004b7c:	e015      	b.n	8004baa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b7e:	4b3f      	ldr	r3, [pc, #252]	; (8004c7c <HAL_RCC_OscConfig+0x2b0>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b84:	f7fe fab4 	bl	80030f0 <HAL_GetTick>
 8004b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b8a:	e008      	b.n	8004b9e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b8c:	f7fe fab0 	bl	80030f0 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d901      	bls.n	8004b9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e184      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b9e:	4b36      	ldr	r3, [pc, #216]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1f0      	bne.n	8004b8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0308 	and.w	r3, r3, #8
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d030      	beq.n	8004c18 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d016      	beq.n	8004bec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bbe:	4b30      	ldr	r3, [pc, #192]	; (8004c80 <HAL_RCC_OscConfig+0x2b4>)
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bc4:	f7fe fa94 	bl	80030f0 <HAL_GetTick>
 8004bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bca:	e008      	b.n	8004bde <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bcc:	f7fe fa90 	bl	80030f0 <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d901      	bls.n	8004bde <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e164      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bde:	4b26      	ldr	r3, [pc, #152]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004be0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004be2:	f003 0302 	and.w	r3, r3, #2
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d0f0      	beq.n	8004bcc <HAL_RCC_OscConfig+0x200>
 8004bea:	e015      	b.n	8004c18 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bec:	4b24      	ldr	r3, [pc, #144]	; (8004c80 <HAL_RCC_OscConfig+0x2b4>)
 8004bee:	2200      	movs	r2, #0
 8004bf0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bf2:	f7fe fa7d 	bl	80030f0 <HAL_GetTick>
 8004bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bf8:	e008      	b.n	8004c0c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bfa:	f7fe fa79 	bl	80030f0 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d901      	bls.n	8004c0c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e14d      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c0c:	4b1a      	ldr	r3, [pc, #104]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004c0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c10:	f003 0302 	and.w	r3, r3, #2
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1f0      	bne.n	8004bfa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0304 	and.w	r3, r3, #4
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	f000 80a0 	beq.w	8004d66 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c26:	2300      	movs	r3, #0
 8004c28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c2a:	4b13      	ldr	r3, [pc, #76]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d10f      	bne.n	8004c56 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c36:	2300      	movs	r3, #0
 8004c38:	60bb      	str	r3, [r7, #8]
 8004c3a:	4b0f      	ldr	r3, [pc, #60]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3e:	4a0e      	ldr	r2, [pc, #56]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004c40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c44:	6413      	str	r3, [r2, #64]	; 0x40
 8004c46:	4b0c      	ldr	r3, [pc, #48]	; (8004c78 <HAL_RCC_OscConfig+0x2ac>)
 8004c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c4e:	60bb      	str	r3, [r7, #8]
 8004c50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c52:	2301      	movs	r3, #1
 8004c54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c56:	4b0b      	ldr	r3, [pc, #44]	; (8004c84 <HAL_RCC_OscConfig+0x2b8>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d121      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c62:	4b08      	ldr	r3, [pc, #32]	; (8004c84 <HAL_RCC_OscConfig+0x2b8>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a07      	ldr	r2, [pc, #28]	; (8004c84 <HAL_RCC_OscConfig+0x2b8>)
 8004c68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c6e:	f7fe fa3f 	bl	80030f0 <HAL_GetTick>
 8004c72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c74:	e011      	b.n	8004c9a <HAL_RCC_OscConfig+0x2ce>
 8004c76:	bf00      	nop
 8004c78:	40023800 	.word	0x40023800
 8004c7c:	42470000 	.word	0x42470000
 8004c80:	42470e80 	.word	0x42470e80
 8004c84:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c88:	f7fe fa32 	bl	80030f0 <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e106      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c9a:	4b85      	ldr	r3, [pc, #532]	; (8004eb0 <HAL_RCC_OscConfig+0x4e4>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d0f0      	beq.n	8004c88 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d106      	bne.n	8004cbc <HAL_RCC_OscConfig+0x2f0>
 8004cae:	4b81      	ldr	r3, [pc, #516]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb2:	4a80      	ldr	r2, [pc, #512]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004cb4:	f043 0301 	orr.w	r3, r3, #1
 8004cb8:	6713      	str	r3, [r2, #112]	; 0x70
 8004cba:	e01c      	b.n	8004cf6 <HAL_RCC_OscConfig+0x32a>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	2b05      	cmp	r3, #5
 8004cc2:	d10c      	bne.n	8004cde <HAL_RCC_OscConfig+0x312>
 8004cc4:	4b7b      	ldr	r3, [pc, #492]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004cc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc8:	4a7a      	ldr	r2, [pc, #488]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004cca:	f043 0304 	orr.w	r3, r3, #4
 8004cce:	6713      	str	r3, [r2, #112]	; 0x70
 8004cd0:	4b78      	ldr	r3, [pc, #480]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd4:	4a77      	ldr	r2, [pc, #476]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004cd6:	f043 0301 	orr.w	r3, r3, #1
 8004cda:	6713      	str	r3, [r2, #112]	; 0x70
 8004cdc:	e00b      	b.n	8004cf6 <HAL_RCC_OscConfig+0x32a>
 8004cde:	4b75      	ldr	r3, [pc, #468]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce2:	4a74      	ldr	r2, [pc, #464]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004ce4:	f023 0301 	bic.w	r3, r3, #1
 8004ce8:	6713      	str	r3, [r2, #112]	; 0x70
 8004cea:	4b72      	ldr	r3, [pc, #456]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cee:	4a71      	ldr	r2, [pc, #452]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004cf0:	f023 0304 	bic.w	r3, r3, #4
 8004cf4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d015      	beq.n	8004d2a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cfe:	f7fe f9f7 	bl	80030f0 <HAL_GetTick>
 8004d02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d04:	e00a      	b.n	8004d1c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d06:	f7fe f9f3 	bl	80030f0 <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d901      	bls.n	8004d1c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004d18:	2303      	movs	r3, #3
 8004d1a:	e0c5      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d1c:	4b65      	ldr	r3, [pc, #404]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004d1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d20:	f003 0302 	and.w	r3, r3, #2
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d0ee      	beq.n	8004d06 <HAL_RCC_OscConfig+0x33a>
 8004d28:	e014      	b.n	8004d54 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d2a:	f7fe f9e1 	bl	80030f0 <HAL_GetTick>
 8004d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d30:	e00a      	b.n	8004d48 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d32:	f7fe f9dd 	bl	80030f0 <HAL_GetTick>
 8004d36:	4602      	mov	r2, r0
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d901      	bls.n	8004d48 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e0af      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d48:	4b5a      	ldr	r3, [pc, #360]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d4c:	f003 0302 	and.w	r3, r3, #2
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1ee      	bne.n	8004d32 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d54:	7dfb      	ldrb	r3, [r7, #23]
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d105      	bne.n	8004d66 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d5a:	4b56      	ldr	r3, [pc, #344]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5e:	4a55      	ldr	r2, [pc, #340]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004d60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d64:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	699b      	ldr	r3, [r3, #24]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f000 809b 	beq.w	8004ea6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d70:	4b50      	ldr	r3, [pc, #320]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	f003 030c 	and.w	r3, r3, #12
 8004d78:	2b08      	cmp	r3, #8
 8004d7a:	d05c      	beq.n	8004e36 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d141      	bne.n	8004e08 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d84:	4b4c      	ldr	r3, [pc, #304]	; (8004eb8 <HAL_RCC_OscConfig+0x4ec>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d8a:	f7fe f9b1 	bl	80030f0 <HAL_GetTick>
 8004d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d90:	e008      	b.n	8004da4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d92:	f7fe f9ad 	bl	80030f0 <HAL_GetTick>
 8004d96:	4602      	mov	r2, r0
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	d901      	bls.n	8004da4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e081      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004da4:	4b43      	ldr	r3, [pc, #268]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d1f0      	bne.n	8004d92 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	69da      	ldr	r2, [r3, #28]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a1b      	ldr	r3, [r3, #32]
 8004db8:	431a      	orrs	r2, r3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dbe:	019b      	lsls	r3, r3, #6
 8004dc0:	431a      	orrs	r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dc6:	085b      	lsrs	r3, r3, #1
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	041b      	lsls	r3, r3, #16
 8004dcc:	431a      	orrs	r2, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd2:	061b      	lsls	r3, r3, #24
 8004dd4:	4937      	ldr	r1, [pc, #220]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dda:	4b37      	ldr	r3, [pc, #220]	; (8004eb8 <HAL_RCC_OscConfig+0x4ec>)
 8004ddc:	2201      	movs	r2, #1
 8004dde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de0:	f7fe f986 	bl	80030f0 <HAL_GetTick>
 8004de4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004de6:	e008      	b.n	8004dfa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004de8:	f7fe f982 	bl	80030f0 <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d901      	bls.n	8004dfa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e056      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dfa:	4b2e      	ldr	r3, [pc, #184]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d0f0      	beq.n	8004de8 <HAL_RCC_OscConfig+0x41c>
 8004e06:	e04e      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e08:	4b2b      	ldr	r3, [pc, #172]	; (8004eb8 <HAL_RCC_OscConfig+0x4ec>)
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e0e:	f7fe f96f 	bl	80030f0 <HAL_GetTick>
 8004e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e14:	e008      	b.n	8004e28 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e16:	f7fe f96b 	bl	80030f0 <HAL_GetTick>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d901      	bls.n	8004e28 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004e24:	2303      	movs	r3, #3
 8004e26:	e03f      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e28:	4b22      	ldr	r3, [pc, #136]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d1f0      	bne.n	8004e16 <HAL_RCC_OscConfig+0x44a>
 8004e34:	e037      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d101      	bne.n	8004e42 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e032      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e42:	4b1c      	ldr	r3, [pc, #112]	; (8004eb4 <HAL_RCC_OscConfig+0x4e8>)
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d028      	beq.n	8004ea2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d121      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d11a      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e6c:	68fa      	ldr	r2, [r7, #12]
 8004e6e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e72:	4013      	ands	r3, r2
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e78:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d111      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e88:	085b      	lsrs	r3, r3, #1
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d107      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e9c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d001      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e000      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3718      	adds	r7, #24
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	40007000 	.word	0x40007000
 8004eb4:	40023800 	.word	0x40023800
 8004eb8:	42470060 	.word	0x42470060

08004ebc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d101      	bne.n	8004ed0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e0cc      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ed0:	4b68      	ldr	r3, [pc, #416]	; (8005074 <HAL_RCC_ClockConfig+0x1b8>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0307 	and.w	r3, r3, #7
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d90c      	bls.n	8004ef8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ede:	4b65      	ldr	r3, [pc, #404]	; (8005074 <HAL_RCC_ClockConfig+0x1b8>)
 8004ee0:	683a      	ldr	r2, [r7, #0]
 8004ee2:	b2d2      	uxtb	r2, r2
 8004ee4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ee6:	4b63      	ldr	r3, [pc, #396]	; (8005074 <HAL_RCC_ClockConfig+0x1b8>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0307 	and.w	r3, r3, #7
 8004eee:	683a      	ldr	r2, [r7, #0]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d001      	beq.n	8004ef8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e0b8      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0302 	and.w	r3, r3, #2
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d020      	beq.n	8004f46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0304 	and.w	r3, r3, #4
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d005      	beq.n	8004f1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f10:	4b59      	ldr	r3, [pc, #356]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	4a58      	ldr	r2, [pc, #352]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f16:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0308 	and.w	r3, r3, #8
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d005      	beq.n	8004f34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f28:	4b53      	ldr	r3, [pc, #332]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	4a52      	ldr	r2, [pc, #328]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f34:	4b50      	ldr	r3, [pc, #320]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	494d      	ldr	r1, [pc, #308]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0301 	and.w	r3, r3, #1
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d044      	beq.n	8004fdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d107      	bne.n	8004f6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f5a:	4b47      	ldr	r3, [pc, #284]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d119      	bne.n	8004f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e07f      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d003      	beq.n	8004f7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f76:	2b03      	cmp	r3, #3
 8004f78:	d107      	bne.n	8004f8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f7a:	4b3f      	ldr	r3, [pc, #252]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d109      	bne.n	8004f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e06f      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f8a:	4b3b      	ldr	r3, [pc, #236]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d101      	bne.n	8004f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e067      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f9a:	4b37      	ldr	r3, [pc, #220]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	f023 0203 	bic.w	r2, r3, #3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	4934      	ldr	r1, [pc, #208]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fac:	f7fe f8a0 	bl	80030f0 <HAL_GetTick>
 8004fb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fb2:	e00a      	b.n	8004fca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fb4:	f7fe f89c 	bl	80030f0 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d901      	bls.n	8004fca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e04f      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fca:	4b2b      	ldr	r3, [pc, #172]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f003 020c 	and.w	r2, r3, #12
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d1eb      	bne.n	8004fb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fdc:	4b25      	ldr	r3, [pc, #148]	; (8005074 <HAL_RCC_ClockConfig+0x1b8>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0307 	and.w	r3, r3, #7
 8004fe4:	683a      	ldr	r2, [r7, #0]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d20c      	bcs.n	8005004 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fea:	4b22      	ldr	r3, [pc, #136]	; (8005074 <HAL_RCC_ClockConfig+0x1b8>)
 8004fec:	683a      	ldr	r2, [r7, #0]
 8004fee:	b2d2      	uxtb	r2, r2
 8004ff0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ff2:	4b20      	ldr	r3, [pc, #128]	; (8005074 <HAL_RCC_ClockConfig+0x1b8>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	683a      	ldr	r2, [r7, #0]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d001      	beq.n	8005004 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e032      	b.n	800506a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0304 	and.w	r3, r3, #4
 800500c:	2b00      	cmp	r3, #0
 800500e:	d008      	beq.n	8005022 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005010:	4b19      	ldr	r3, [pc, #100]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	4916      	ldr	r1, [pc, #88]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 800501e:	4313      	orrs	r3, r2
 8005020:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0308 	and.w	r3, r3, #8
 800502a:	2b00      	cmp	r3, #0
 800502c:	d009      	beq.n	8005042 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800502e:	4b12      	ldr	r3, [pc, #72]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	00db      	lsls	r3, r3, #3
 800503c:	490e      	ldr	r1, [pc, #56]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 800503e:	4313      	orrs	r3, r2
 8005040:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005042:	f000 f821 	bl	8005088 <HAL_RCC_GetSysClockFreq>
 8005046:	4602      	mov	r2, r0
 8005048:	4b0b      	ldr	r3, [pc, #44]	; (8005078 <HAL_RCC_ClockConfig+0x1bc>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	091b      	lsrs	r3, r3, #4
 800504e:	f003 030f 	and.w	r3, r3, #15
 8005052:	490a      	ldr	r1, [pc, #40]	; (800507c <HAL_RCC_ClockConfig+0x1c0>)
 8005054:	5ccb      	ldrb	r3, [r1, r3]
 8005056:	fa22 f303 	lsr.w	r3, r2, r3
 800505a:	4a09      	ldr	r2, [pc, #36]	; (8005080 <HAL_RCC_ClockConfig+0x1c4>)
 800505c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800505e:	4b09      	ldr	r3, [pc, #36]	; (8005084 <HAL_RCC_ClockConfig+0x1c8>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4618      	mov	r0, r3
 8005064:	f7fe f800 	bl	8003068 <HAL_InitTick>

  return HAL_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	40023c00 	.word	0x40023c00
 8005078:	40023800 	.word	0x40023800
 800507c:	0800e090 	.word	0x0800e090
 8005080:	20000074 	.word	0x20000074
 8005084:	20000078 	.word	0x20000078

08005088 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005088:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800508c:	b084      	sub	sp, #16
 800508e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005090:	2300      	movs	r3, #0
 8005092:	607b      	str	r3, [r7, #4]
 8005094:	2300      	movs	r3, #0
 8005096:	60fb      	str	r3, [r7, #12]
 8005098:	2300      	movs	r3, #0
 800509a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800509c:	2300      	movs	r3, #0
 800509e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050a0:	4b67      	ldr	r3, [pc, #412]	; (8005240 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f003 030c 	and.w	r3, r3, #12
 80050a8:	2b08      	cmp	r3, #8
 80050aa:	d00d      	beq.n	80050c8 <HAL_RCC_GetSysClockFreq+0x40>
 80050ac:	2b08      	cmp	r3, #8
 80050ae:	f200 80bd 	bhi.w	800522c <HAL_RCC_GetSysClockFreq+0x1a4>
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d002      	beq.n	80050bc <HAL_RCC_GetSysClockFreq+0x34>
 80050b6:	2b04      	cmp	r3, #4
 80050b8:	d003      	beq.n	80050c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80050ba:	e0b7      	b.n	800522c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050bc:	4b61      	ldr	r3, [pc, #388]	; (8005244 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80050be:	60bb      	str	r3, [r7, #8]
       break;
 80050c0:	e0b7      	b.n	8005232 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050c2:	4b61      	ldr	r3, [pc, #388]	; (8005248 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80050c4:	60bb      	str	r3, [r7, #8]
      break;
 80050c6:	e0b4      	b.n	8005232 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050c8:	4b5d      	ldr	r3, [pc, #372]	; (8005240 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050d0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050d2:	4b5b      	ldr	r3, [pc, #364]	; (8005240 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d04d      	beq.n	800517a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050de:	4b58      	ldr	r3, [pc, #352]	; (8005240 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	099b      	lsrs	r3, r3, #6
 80050e4:	461a      	mov	r2, r3
 80050e6:	f04f 0300 	mov.w	r3, #0
 80050ea:	f240 10ff 	movw	r0, #511	; 0x1ff
 80050ee:	f04f 0100 	mov.w	r1, #0
 80050f2:	ea02 0800 	and.w	r8, r2, r0
 80050f6:	ea03 0901 	and.w	r9, r3, r1
 80050fa:	4640      	mov	r0, r8
 80050fc:	4649      	mov	r1, r9
 80050fe:	f04f 0200 	mov.w	r2, #0
 8005102:	f04f 0300 	mov.w	r3, #0
 8005106:	014b      	lsls	r3, r1, #5
 8005108:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800510c:	0142      	lsls	r2, r0, #5
 800510e:	4610      	mov	r0, r2
 8005110:	4619      	mov	r1, r3
 8005112:	ebb0 0008 	subs.w	r0, r0, r8
 8005116:	eb61 0109 	sbc.w	r1, r1, r9
 800511a:	f04f 0200 	mov.w	r2, #0
 800511e:	f04f 0300 	mov.w	r3, #0
 8005122:	018b      	lsls	r3, r1, #6
 8005124:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005128:	0182      	lsls	r2, r0, #6
 800512a:	1a12      	subs	r2, r2, r0
 800512c:	eb63 0301 	sbc.w	r3, r3, r1
 8005130:	f04f 0000 	mov.w	r0, #0
 8005134:	f04f 0100 	mov.w	r1, #0
 8005138:	00d9      	lsls	r1, r3, #3
 800513a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800513e:	00d0      	lsls	r0, r2, #3
 8005140:	4602      	mov	r2, r0
 8005142:	460b      	mov	r3, r1
 8005144:	eb12 0208 	adds.w	r2, r2, r8
 8005148:	eb43 0309 	adc.w	r3, r3, r9
 800514c:	f04f 0000 	mov.w	r0, #0
 8005150:	f04f 0100 	mov.w	r1, #0
 8005154:	0259      	lsls	r1, r3, #9
 8005156:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800515a:	0250      	lsls	r0, r2, #9
 800515c:	4602      	mov	r2, r0
 800515e:	460b      	mov	r3, r1
 8005160:	4610      	mov	r0, r2
 8005162:	4619      	mov	r1, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	461a      	mov	r2, r3
 8005168:	f04f 0300 	mov.w	r3, #0
 800516c:	f7fb fdec 	bl	8000d48 <__aeabi_uldivmod>
 8005170:	4602      	mov	r2, r0
 8005172:	460b      	mov	r3, r1
 8005174:	4613      	mov	r3, r2
 8005176:	60fb      	str	r3, [r7, #12]
 8005178:	e04a      	b.n	8005210 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800517a:	4b31      	ldr	r3, [pc, #196]	; (8005240 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	099b      	lsrs	r3, r3, #6
 8005180:	461a      	mov	r2, r3
 8005182:	f04f 0300 	mov.w	r3, #0
 8005186:	f240 10ff 	movw	r0, #511	; 0x1ff
 800518a:	f04f 0100 	mov.w	r1, #0
 800518e:	ea02 0400 	and.w	r4, r2, r0
 8005192:	ea03 0501 	and.w	r5, r3, r1
 8005196:	4620      	mov	r0, r4
 8005198:	4629      	mov	r1, r5
 800519a:	f04f 0200 	mov.w	r2, #0
 800519e:	f04f 0300 	mov.w	r3, #0
 80051a2:	014b      	lsls	r3, r1, #5
 80051a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80051a8:	0142      	lsls	r2, r0, #5
 80051aa:	4610      	mov	r0, r2
 80051ac:	4619      	mov	r1, r3
 80051ae:	1b00      	subs	r0, r0, r4
 80051b0:	eb61 0105 	sbc.w	r1, r1, r5
 80051b4:	f04f 0200 	mov.w	r2, #0
 80051b8:	f04f 0300 	mov.w	r3, #0
 80051bc:	018b      	lsls	r3, r1, #6
 80051be:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80051c2:	0182      	lsls	r2, r0, #6
 80051c4:	1a12      	subs	r2, r2, r0
 80051c6:	eb63 0301 	sbc.w	r3, r3, r1
 80051ca:	f04f 0000 	mov.w	r0, #0
 80051ce:	f04f 0100 	mov.w	r1, #0
 80051d2:	00d9      	lsls	r1, r3, #3
 80051d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80051d8:	00d0      	lsls	r0, r2, #3
 80051da:	4602      	mov	r2, r0
 80051dc:	460b      	mov	r3, r1
 80051de:	1912      	adds	r2, r2, r4
 80051e0:	eb45 0303 	adc.w	r3, r5, r3
 80051e4:	f04f 0000 	mov.w	r0, #0
 80051e8:	f04f 0100 	mov.w	r1, #0
 80051ec:	0299      	lsls	r1, r3, #10
 80051ee:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80051f2:	0290      	lsls	r0, r2, #10
 80051f4:	4602      	mov	r2, r0
 80051f6:	460b      	mov	r3, r1
 80051f8:	4610      	mov	r0, r2
 80051fa:	4619      	mov	r1, r3
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	461a      	mov	r2, r3
 8005200:	f04f 0300 	mov.w	r3, #0
 8005204:	f7fb fda0 	bl	8000d48 <__aeabi_uldivmod>
 8005208:	4602      	mov	r2, r0
 800520a:	460b      	mov	r3, r1
 800520c:	4613      	mov	r3, r2
 800520e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005210:	4b0b      	ldr	r3, [pc, #44]	; (8005240 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	0c1b      	lsrs	r3, r3, #16
 8005216:	f003 0303 	and.w	r3, r3, #3
 800521a:	3301      	adds	r3, #1
 800521c:	005b      	lsls	r3, r3, #1
 800521e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	fbb2 f3f3 	udiv	r3, r2, r3
 8005228:	60bb      	str	r3, [r7, #8]
      break;
 800522a:	e002      	b.n	8005232 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800522c:	4b05      	ldr	r3, [pc, #20]	; (8005244 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800522e:	60bb      	str	r3, [r7, #8]
      break;
 8005230:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005232:	68bb      	ldr	r3, [r7, #8]
}
 8005234:	4618      	mov	r0, r3
 8005236:	3710      	adds	r7, #16
 8005238:	46bd      	mov	sp, r7
 800523a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800523e:	bf00      	nop
 8005240:	40023800 	.word	0x40023800
 8005244:	00f42400 	.word	0x00f42400
 8005248:	007a1200 	.word	0x007a1200

0800524c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800524c:	b480      	push	{r7}
 800524e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005250:	4b03      	ldr	r3, [pc, #12]	; (8005260 <HAL_RCC_GetHCLKFreq+0x14>)
 8005252:	681b      	ldr	r3, [r3, #0]
}
 8005254:	4618      	mov	r0, r3
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	20000074 	.word	0x20000074

08005264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005268:	f7ff fff0 	bl	800524c <HAL_RCC_GetHCLKFreq>
 800526c:	4602      	mov	r2, r0
 800526e:	4b05      	ldr	r3, [pc, #20]	; (8005284 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	0a9b      	lsrs	r3, r3, #10
 8005274:	f003 0307 	and.w	r3, r3, #7
 8005278:	4903      	ldr	r1, [pc, #12]	; (8005288 <HAL_RCC_GetPCLK1Freq+0x24>)
 800527a:	5ccb      	ldrb	r3, [r1, r3]
 800527c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005280:	4618      	mov	r0, r3
 8005282:	bd80      	pop	{r7, pc}
 8005284:	40023800 	.word	0x40023800
 8005288:	0800e0a0 	.word	0x0800e0a0

0800528c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005290:	f7ff ffdc 	bl	800524c <HAL_RCC_GetHCLKFreq>
 8005294:	4602      	mov	r2, r0
 8005296:	4b05      	ldr	r3, [pc, #20]	; (80052ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	0b5b      	lsrs	r3, r3, #13
 800529c:	f003 0307 	and.w	r3, r3, #7
 80052a0:	4903      	ldr	r1, [pc, #12]	; (80052b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052a2:	5ccb      	ldrb	r3, [r1, r3]
 80052a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	40023800 	.word	0x40023800
 80052b0:	0800e0a0 	.word	0x0800e0a0

080052b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b082      	sub	sp, #8
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d101      	bne.n	80052c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e041      	b.n	800534a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d106      	bne.n	80052e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f7fc fd1e 	bl	8001d1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2202      	movs	r2, #2
 80052e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	3304      	adds	r3, #4
 80052f0:	4619      	mov	r1, r3
 80052f2:	4610      	mov	r0, r2
 80052f4:	f001 f890 	bl	8006418 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3708      	adds	r7, #8
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
	...

08005354 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005354:	b480      	push	{r7}
 8005356:	b085      	sub	sp, #20
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005362:	b2db      	uxtb	r3, r3
 8005364:	2b01      	cmp	r3, #1
 8005366:	d001      	beq.n	800536c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e04e      	b.n	800540a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2202      	movs	r2, #2
 8005370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	68da      	ldr	r2, [r3, #12]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f042 0201 	orr.w	r2, r2, #1
 8005382:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a23      	ldr	r2, [pc, #140]	; (8005418 <HAL_TIM_Base_Start_IT+0xc4>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d022      	beq.n	80053d4 <HAL_TIM_Base_Start_IT+0x80>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005396:	d01d      	beq.n	80053d4 <HAL_TIM_Base_Start_IT+0x80>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a1f      	ldr	r2, [pc, #124]	; (800541c <HAL_TIM_Base_Start_IT+0xc8>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d018      	beq.n	80053d4 <HAL_TIM_Base_Start_IT+0x80>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a1e      	ldr	r2, [pc, #120]	; (8005420 <HAL_TIM_Base_Start_IT+0xcc>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d013      	beq.n	80053d4 <HAL_TIM_Base_Start_IT+0x80>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a1c      	ldr	r2, [pc, #112]	; (8005424 <HAL_TIM_Base_Start_IT+0xd0>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d00e      	beq.n	80053d4 <HAL_TIM_Base_Start_IT+0x80>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a1b      	ldr	r2, [pc, #108]	; (8005428 <HAL_TIM_Base_Start_IT+0xd4>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d009      	beq.n	80053d4 <HAL_TIM_Base_Start_IT+0x80>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a19      	ldr	r2, [pc, #100]	; (800542c <HAL_TIM_Base_Start_IT+0xd8>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d004      	beq.n	80053d4 <HAL_TIM_Base_Start_IT+0x80>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a18      	ldr	r2, [pc, #96]	; (8005430 <HAL_TIM_Base_Start_IT+0xdc>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d111      	bne.n	80053f8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	f003 0307 	and.w	r3, r3, #7
 80053de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2b06      	cmp	r3, #6
 80053e4:	d010      	beq.n	8005408 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f042 0201 	orr.w	r2, r2, #1
 80053f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053f6:	e007      	b.n	8005408 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f042 0201 	orr.w	r2, r2, #1
 8005406:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	3714      	adds	r7, #20
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	40010000 	.word	0x40010000
 800541c:	40000400 	.word	0x40000400
 8005420:	40000800 	.word	0x40000800
 8005424:	40000c00 	.word	0x40000c00
 8005428:	40010400 	.word	0x40010400
 800542c:	40014000 	.word	0x40014000
 8005430:	40001800 	.word	0x40001800

08005434 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b082      	sub	sp, #8
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d101      	bne.n	8005446 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e041      	b.n	80054ca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800544c:	b2db      	uxtb	r3, r3
 800544e:	2b00      	cmp	r3, #0
 8005450:	d106      	bne.n	8005460 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 f839 	bl	80054d2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2202      	movs	r2, #2
 8005464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	3304      	adds	r3, #4
 8005470:	4619      	mov	r1, r3
 8005472:	4610      	mov	r0, r2
 8005474:	f000 ffd0 	bl	8006418 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054c8:	2300      	movs	r3, #0
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3708      	adds	r7, #8
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b083      	sub	sp, #12
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80054da:	bf00      	nop
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
	...

080054e8 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d109      	bne.n	800550c <HAL_TIM_PWM_Start_IT+0x24>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	2b01      	cmp	r3, #1
 8005502:	bf14      	ite	ne
 8005504:	2301      	movne	r3, #1
 8005506:	2300      	moveq	r3, #0
 8005508:	b2db      	uxtb	r3, r3
 800550a:	e022      	b.n	8005552 <HAL_TIM_PWM_Start_IT+0x6a>
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	2b04      	cmp	r3, #4
 8005510:	d109      	bne.n	8005526 <HAL_TIM_PWM_Start_IT+0x3e>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b01      	cmp	r3, #1
 800551c:	bf14      	ite	ne
 800551e:	2301      	movne	r3, #1
 8005520:	2300      	moveq	r3, #0
 8005522:	b2db      	uxtb	r3, r3
 8005524:	e015      	b.n	8005552 <HAL_TIM_PWM_Start_IT+0x6a>
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	2b08      	cmp	r3, #8
 800552a:	d109      	bne.n	8005540 <HAL_TIM_PWM_Start_IT+0x58>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005532:	b2db      	uxtb	r3, r3
 8005534:	2b01      	cmp	r3, #1
 8005536:	bf14      	ite	ne
 8005538:	2301      	movne	r3, #1
 800553a:	2300      	moveq	r3, #0
 800553c:	b2db      	uxtb	r3, r3
 800553e:	e008      	b.n	8005552 <HAL_TIM_PWM_Start_IT+0x6a>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005546:	b2db      	uxtb	r3, r3
 8005548:	2b01      	cmp	r3, #1
 800554a:	bf14      	ite	ne
 800554c:	2301      	movne	r3, #1
 800554e:	2300      	moveq	r3, #0
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b00      	cmp	r3, #0
 8005554:	d001      	beq.n	800555a <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e0c2      	b.n	80056e0 <HAL_TIM_PWM_Start_IT+0x1f8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d104      	bne.n	800556a <HAL_TIM_PWM_Start_IT+0x82>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2202      	movs	r2, #2
 8005564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005568:	e013      	b.n	8005592 <HAL_TIM_PWM_Start_IT+0xaa>
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	2b04      	cmp	r3, #4
 800556e:	d104      	bne.n	800557a <HAL_TIM_PWM_Start_IT+0x92>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2202      	movs	r2, #2
 8005574:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005578:	e00b      	b.n	8005592 <HAL_TIM_PWM_Start_IT+0xaa>
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	2b08      	cmp	r3, #8
 800557e:	d104      	bne.n	800558a <HAL_TIM_PWM_Start_IT+0xa2>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2202      	movs	r2, #2
 8005584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005588:	e003      	b.n	8005592 <HAL_TIM_PWM_Start_IT+0xaa>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2202      	movs	r2, #2
 800558e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	2b0c      	cmp	r3, #12
 8005596:	d841      	bhi.n	800561c <HAL_TIM_PWM_Start_IT+0x134>
 8005598:	a201      	add	r2, pc, #4	; (adr r2, 80055a0 <HAL_TIM_PWM_Start_IT+0xb8>)
 800559a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800559e:	bf00      	nop
 80055a0:	080055d5 	.word	0x080055d5
 80055a4:	0800561d 	.word	0x0800561d
 80055a8:	0800561d 	.word	0x0800561d
 80055ac:	0800561d 	.word	0x0800561d
 80055b0:	080055e7 	.word	0x080055e7
 80055b4:	0800561d 	.word	0x0800561d
 80055b8:	0800561d 	.word	0x0800561d
 80055bc:	0800561d 	.word	0x0800561d
 80055c0:	080055f9 	.word	0x080055f9
 80055c4:	0800561d 	.word	0x0800561d
 80055c8:	0800561d 	.word	0x0800561d
 80055cc:	0800561d 	.word	0x0800561d
 80055d0:	0800560b 	.word	0x0800560b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68da      	ldr	r2, [r3, #12]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f042 0202 	orr.w	r2, r2, #2
 80055e2:	60da      	str	r2, [r3, #12]
      break;
 80055e4:	e01b      	b.n	800561e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68da      	ldr	r2, [r3, #12]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f042 0204 	orr.w	r2, r2, #4
 80055f4:	60da      	str	r2, [r3, #12]
      break;
 80055f6:	e012      	b.n	800561e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68da      	ldr	r2, [r3, #12]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f042 0208 	orr.w	r2, r2, #8
 8005606:	60da      	str	r2, [r3, #12]
      break;
 8005608:	e009      	b.n	800561e <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	68da      	ldr	r2, [r3, #12]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f042 0210 	orr.w	r2, r2, #16
 8005618:	60da      	str	r2, [r3, #12]
      break;
 800561a:	e000      	b.n	800561e <HAL_TIM_PWM_Start_IT+0x136>
    }

    default:
      break;
 800561c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	2201      	movs	r2, #1
 8005624:	6839      	ldr	r1, [r7, #0]
 8005626:	4618      	mov	r0, r3
 8005628:	f001 fb98 	bl	8006d5c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a2d      	ldr	r2, [pc, #180]	; (80056e8 <HAL_TIM_PWM_Start_IT+0x200>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d004      	beq.n	8005640 <HAL_TIM_PWM_Start_IT+0x158>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a2c      	ldr	r2, [pc, #176]	; (80056ec <HAL_TIM_PWM_Start_IT+0x204>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d101      	bne.n	8005644 <HAL_TIM_PWM_Start_IT+0x15c>
 8005640:	2301      	movs	r3, #1
 8005642:	e000      	b.n	8005646 <HAL_TIM_PWM_Start_IT+0x15e>
 8005644:	2300      	movs	r3, #0
 8005646:	2b00      	cmp	r3, #0
 8005648:	d007      	beq.n	800565a <HAL_TIM_PWM_Start_IT+0x172>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005658:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a22      	ldr	r2, [pc, #136]	; (80056e8 <HAL_TIM_PWM_Start_IT+0x200>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d022      	beq.n	80056aa <HAL_TIM_PWM_Start_IT+0x1c2>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800566c:	d01d      	beq.n	80056aa <HAL_TIM_PWM_Start_IT+0x1c2>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a1f      	ldr	r2, [pc, #124]	; (80056f0 <HAL_TIM_PWM_Start_IT+0x208>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d018      	beq.n	80056aa <HAL_TIM_PWM_Start_IT+0x1c2>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a1d      	ldr	r2, [pc, #116]	; (80056f4 <HAL_TIM_PWM_Start_IT+0x20c>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d013      	beq.n	80056aa <HAL_TIM_PWM_Start_IT+0x1c2>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a1c      	ldr	r2, [pc, #112]	; (80056f8 <HAL_TIM_PWM_Start_IT+0x210>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d00e      	beq.n	80056aa <HAL_TIM_PWM_Start_IT+0x1c2>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a16      	ldr	r2, [pc, #88]	; (80056ec <HAL_TIM_PWM_Start_IT+0x204>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d009      	beq.n	80056aa <HAL_TIM_PWM_Start_IT+0x1c2>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a18      	ldr	r2, [pc, #96]	; (80056fc <HAL_TIM_PWM_Start_IT+0x214>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d004      	beq.n	80056aa <HAL_TIM_PWM_Start_IT+0x1c2>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a16      	ldr	r2, [pc, #88]	; (8005700 <HAL_TIM_PWM_Start_IT+0x218>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d111      	bne.n	80056ce <HAL_TIM_PWM_Start_IT+0x1e6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	f003 0307 	and.w	r3, r3, #7
 80056b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2b06      	cmp	r3, #6
 80056ba:	d010      	beq.n	80056de <HAL_TIM_PWM_Start_IT+0x1f6>
    {
      __HAL_TIM_ENABLE(htim);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f042 0201 	orr.w	r2, r2, #1
 80056ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056cc:	e007      	b.n	80056de <HAL_TIM_PWM_Start_IT+0x1f6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f042 0201 	orr.w	r2, r2, #1
 80056dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056de:	2300      	movs	r3, #0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3710      	adds	r7, #16
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	40010000 	.word	0x40010000
 80056ec:	40010400 	.word	0x40010400
 80056f0:	40000400 	.word	0x40000400
 80056f4:	40000800 	.word	0x40000800
 80056f8:	40000c00 	.word	0x40000c00
 80056fc:	40014000 	.word	0x40014000
 8005700:	40001800 	.word	0x40001800

08005704 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b082      	sub	sp, #8
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d101      	bne.n	8005716 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e041      	b.n	800579a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800571c:	b2db      	uxtb	r3, r3
 800571e:	2b00      	cmp	r3, #0
 8005720:	d106      	bne.n	8005730 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f000 f839 	bl	80057a2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2202      	movs	r2, #2
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	3304      	adds	r3, #4
 8005740:	4619      	mov	r1, r3
 8005742:	4610      	mov	r0, r2
 8005744:	f000 fe68 	bl	8006418 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80057a2:	b480      	push	{r7}
 80057a4:	b083      	sub	sp, #12
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80057aa:	bf00      	nop
 80057ac:	370c      	adds	r7, #12
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
	...

080057b8 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b086      	sub	sp, #24
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
 80057c4:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d104      	bne.n	80057d6 <HAL_TIM_IC_Start_DMA+0x1e>
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	e013      	b.n	80057fe <HAL_TIM_IC_Start_DMA+0x46>
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	2b04      	cmp	r3, #4
 80057da:	d104      	bne.n	80057e6 <HAL_TIM_IC_Start_DMA+0x2e>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	e00b      	b.n	80057fe <HAL_TIM_IC_Start_DMA+0x46>
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	2b08      	cmp	r3, #8
 80057ea:	d104      	bne.n	80057f6 <HAL_TIM_IC_Start_DMA+0x3e>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	e003      	b.n	80057fe <HAL_TIM_IC_Start_DMA+0x46>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	75fb      	strb	r3, [r7, #23]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d104      	bne.n	8005810 <HAL_TIM_IC_Start_DMA+0x58>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800580c:	b2db      	uxtb	r3, r3
 800580e:	e013      	b.n	8005838 <HAL_TIM_IC_Start_DMA+0x80>
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	2b04      	cmp	r3, #4
 8005814:	d104      	bne.n	8005820 <HAL_TIM_IC_Start_DMA+0x68>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800581c:	b2db      	uxtb	r3, r3
 800581e:	e00b      	b.n	8005838 <HAL_TIM_IC_Start_DMA+0x80>
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2b08      	cmp	r3, #8
 8005824:	d104      	bne.n	8005830 <HAL_TIM_IC_Start_DMA+0x78>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800582c:	b2db      	uxtb	r3, r3
 800582e:	e003      	b.n	8005838 <HAL_TIM_IC_Start_DMA+0x80>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005836:	b2db      	uxtb	r3, r3
 8005838:	75bb      	strb	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800583a:	7dfb      	ldrb	r3, [r7, #23]
 800583c:	2b02      	cmp	r3, #2
 800583e:	d002      	beq.n	8005846 <HAL_TIM_IC_Start_DMA+0x8e>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8005840:	7dbb      	ldrb	r3, [r7, #22]
 8005842:	2b02      	cmp	r3, #2
 8005844:	d101      	bne.n	800584a <HAL_TIM_IC_Start_DMA+0x92>
  {
    return HAL_BUSY;
 8005846:	2302      	movs	r3, #2
 8005848:	e145      	b.n	8005ad6 <HAL_TIM_IC_Start_DMA+0x31e>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800584a:	7dfb      	ldrb	r3, [r7, #23]
 800584c:	2b01      	cmp	r3, #1
 800584e:	d143      	bne.n	80058d8 <HAL_TIM_IC_Start_DMA+0x120>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8005850:	7dbb      	ldrb	r3, [r7, #22]
 8005852:	2b01      	cmp	r3, #1
 8005854:	d140      	bne.n	80058d8 <HAL_TIM_IC_Start_DMA+0x120>
  {
    if ((pData == NULL) && (Length > 0U))
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d104      	bne.n	8005866 <HAL_TIM_IC_Start_DMA+0xae>
 800585c:	887b      	ldrh	r3, [r7, #2]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <HAL_TIM_IC_Start_DMA+0xae>
    {
      return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e137      	b.n	8005ad6 <HAL_TIM_IC_Start_DMA+0x31e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d104      	bne.n	8005876 <HAL_TIM_IC_Start_DMA+0xbe>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2202      	movs	r2, #2
 8005870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005874:	e013      	b.n	800589e <HAL_TIM_IC_Start_DMA+0xe6>
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	2b04      	cmp	r3, #4
 800587a:	d104      	bne.n	8005886 <HAL_TIM_IC_Start_DMA+0xce>
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2202      	movs	r2, #2
 8005880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005884:	e00b      	b.n	800589e <HAL_TIM_IC_Start_DMA+0xe6>
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	2b08      	cmp	r3, #8
 800588a:	d104      	bne.n	8005896 <HAL_TIM_IC_Start_DMA+0xde>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005894:	e003      	b.n	800589e <HAL_TIM_IC_Start_DMA+0xe6>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2202      	movs	r2, #2
 800589a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d104      	bne.n	80058ae <HAL_TIM_IC_Start_DMA+0xf6>
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2202      	movs	r2, #2
 80058a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    if ((pData == NULL) && (Length > 0U))
 80058ac:	e016      	b.n	80058dc <HAL_TIM_IC_Start_DMA+0x124>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	2b04      	cmp	r3, #4
 80058b2:	d104      	bne.n	80058be <HAL_TIM_IC_Start_DMA+0x106>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2202      	movs	r2, #2
 80058b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    if ((pData == NULL) && (Length > 0U))
 80058bc:	e00e      	b.n	80058dc <HAL_TIM_IC_Start_DMA+0x124>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	2b08      	cmp	r3, #8
 80058c2:	d104      	bne.n	80058ce <HAL_TIM_IC_Start_DMA+0x116>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2202      	movs	r2, #2
 80058c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) && (Length > 0U))
 80058cc:	e006      	b.n	80058dc <HAL_TIM_IC_Start_DMA+0x124>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2202      	movs	r2, #2
 80058d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) && (Length > 0U))
 80058d6:	e001      	b.n	80058dc <HAL_TIM_IC_Start_DMA+0x124>
    }
  }
  else
  {
    return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e0fc      	b.n	8005ad6 <HAL_TIM_IC_Start_DMA+0x31e>
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	2b0c      	cmp	r3, #12
 80058e0:	f200 80ae 	bhi.w	8005a40 <HAL_TIM_IC_Start_DMA+0x288>
 80058e4:	a201      	add	r2, pc, #4	; (adr r2, 80058ec <HAL_TIM_IC_Start_DMA+0x134>)
 80058e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ea:	bf00      	nop
 80058ec:	08005921 	.word	0x08005921
 80058f0:	08005a41 	.word	0x08005a41
 80058f4:	08005a41 	.word	0x08005a41
 80058f8:	08005a41 	.word	0x08005a41
 80058fc:	08005969 	.word	0x08005969
 8005900:	08005a41 	.word	0x08005a41
 8005904:	08005a41 	.word	0x08005a41
 8005908:	08005a41 	.word	0x08005a41
 800590c:	080059b1 	.word	0x080059b1
 8005910:	08005a41 	.word	0x08005a41
 8005914:	08005a41 	.word	0x08005a41
 8005918:	08005a41 	.word	0x08005a41
 800591c:	080059f9 	.word	0x080059f9
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005924:	4a6e      	ldr	r2, [pc, #440]	; (8005ae0 <HAL_TIM_IC_Start_DMA+0x328>)
 8005926:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592c:	4a6d      	ldr	r2, [pc, #436]	; (8005ae4 <HAL_TIM_IC_Start_DMA+0x32c>)
 800592e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005934:	4a6c      	ldr	r2, [pc, #432]	; (8005ae8 <HAL_TIM_IC_Start_DMA+0x330>)
 8005936:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	3334      	adds	r3, #52	; 0x34
 8005942:	4619      	mov	r1, r3
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	887b      	ldrh	r3, [r7, #2]
 8005948:	f7fe faf8 	bl	8003f3c <HAL_DMA_Start_IT>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d001      	beq.n	8005956 <HAL_TIM_IC_Start_DMA+0x19e>
      {
        /* Return error status */
        return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e0bf      	b.n	8005ad6 <HAL_TIM_IC_Start_DMA+0x31e>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68da      	ldr	r2, [r3, #12]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005964:	60da      	str	r2, [r3, #12]
      break;
 8005966:	e06c      	b.n	8005a42 <HAL_TIM_IC_Start_DMA+0x28a>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800596c:	4a5c      	ldr	r2, [pc, #368]	; (8005ae0 <HAL_TIM_IC_Start_DMA+0x328>)
 800596e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005974:	4a5b      	ldr	r2, [pc, #364]	; (8005ae4 <HAL_TIM_IC_Start_DMA+0x32c>)
 8005976:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800597c:	4a5a      	ldr	r2, [pc, #360]	; (8005ae8 <HAL_TIM_IC_Start_DMA+0x330>)
 800597e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	3338      	adds	r3, #56	; 0x38
 800598a:	4619      	mov	r1, r3
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	887b      	ldrh	r3, [r7, #2]
 8005990:	f7fe fad4 	bl	8003f3c <HAL_DMA_Start_IT>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d001      	beq.n	800599e <HAL_TIM_IC_Start_DMA+0x1e6>
      {
        /* Return error status */
        return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e09b      	b.n	8005ad6 <HAL_TIM_IC_Start_DMA+0x31e>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	68da      	ldr	r2, [r3, #12]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80059ac:	60da      	str	r2, [r3, #12]
      break;
 80059ae:	e048      	b.n	8005a42 <HAL_TIM_IC_Start_DMA+0x28a>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b4:	4a4a      	ldr	r2, [pc, #296]	; (8005ae0 <HAL_TIM_IC_Start_DMA+0x328>)
 80059b6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059bc:	4a49      	ldr	r2, [pc, #292]	; (8005ae4 <HAL_TIM_IC_Start_DMA+0x32c>)
 80059be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c4:	4a48      	ldr	r2, [pc, #288]	; (8005ae8 <HAL_TIM_IC_Start_DMA+0x330>)
 80059c6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	333c      	adds	r3, #60	; 0x3c
 80059d2:	4619      	mov	r1, r3
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	887b      	ldrh	r3, [r7, #2]
 80059d8:	f7fe fab0 	bl	8003f3c <HAL_DMA_Start_IT>
 80059dc:	4603      	mov	r3, r0
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d001      	beq.n	80059e6 <HAL_TIM_IC_Start_DMA+0x22e>
      {
        /* Return error status */
        return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e077      	b.n	8005ad6 <HAL_TIM_IC_Start_DMA+0x31e>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68da      	ldr	r2, [r3, #12]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059f4:	60da      	str	r2, [r3, #12]
      break;
 80059f6:	e024      	b.n	8005a42 <HAL_TIM_IC_Start_DMA+0x28a>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059fc:	4a38      	ldr	r2, [pc, #224]	; (8005ae0 <HAL_TIM_IC_Start_DMA+0x328>)
 80059fe:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a04:	4a37      	ldr	r2, [pc, #220]	; (8005ae4 <HAL_TIM_IC_Start_DMA+0x32c>)
 8005a06:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a0c:	4a36      	ldr	r2, [pc, #216]	; (8005ae8 <HAL_TIM_IC_Start_DMA+0x330>)
 8005a0e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	3340      	adds	r3, #64	; 0x40
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	887b      	ldrh	r3, [r7, #2]
 8005a20:	f7fe fa8c 	bl	8003f3c <HAL_DMA_Start_IT>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <HAL_TIM_IC_Start_DMA+0x276>
      {
        /* Return error status */
        return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e053      	b.n	8005ad6 <HAL_TIM_IC_Start_DMA+0x31e>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	68da      	ldr	r2, [r3, #12]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a3c:	60da      	str	r2, [r3, #12]
      break;
 8005a3e:	e000      	b.n	8005a42 <HAL_TIM_IC_Start_DMA+0x28a>
    }

    default:
      break;
 8005a40:	bf00      	nop
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2201      	movs	r2, #1
 8005a48:	68b9      	ldr	r1, [r7, #8]
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f001 f986 	bl	8006d5c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a25      	ldr	r2, [pc, #148]	; (8005aec <HAL_TIM_IC_Start_DMA+0x334>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d022      	beq.n	8005aa0 <HAL_TIM_IC_Start_DMA+0x2e8>
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a62:	d01d      	beq.n	8005aa0 <HAL_TIM_IC_Start_DMA+0x2e8>
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a21      	ldr	r2, [pc, #132]	; (8005af0 <HAL_TIM_IC_Start_DMA+0x338>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d018      	beq.n	8005aa0 <HAL_TIM_IC_Start_DMA+0x2e8>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a20      	ldr	r2, [pc, #128]	; (8005af4 <HAL_TIM_IC_Start_DMA+0x33c>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d013      	beq.n	8005aa0 <HAL_TIM_IC_Start_DMA+0x2e8>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a1e      	ldr	r2, [pc, #120]	; (8005af8 <HAL_TIM_IC_Start_DMA+0x340>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d00e      	beq.n	8005aa0 <HAL_TIM_IC_Start_DMA+0x2e8>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a1d      	ldr	r2, [pc, #116]	; (8005afc <HAL_TIM_IC_Start_DMA+0x344>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d009      	beq.n	8005aa0 <HAL_TIM_IC_Start_DMA+0x2e8>
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a1b      	ldr	r2, [pc, #108]	; (8005b00 <HAL_TIM_IC_Start_DMA+0x348>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d004      	beq.n	8005aa0 <HAL_TIM_IC_Start_DMA+0x2e8>
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a1a      	ldr	r2, [pc, #104]	; (8005b04 <HAL_TIM_IC_Start_DMA+0x34c>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d111      	bne.n	8005ac4 <HAL_TIM_IC_Start_DMA+0x30c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f003 0307 	and.w	r3, r3, #7
 8005aaa:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	2b06      	cmp	r3, #6
 8005ab0:	d010      	beq.n	8005ad4 <HAL_TIM_IC_Start_DMA+0x31c>
    {
      __HAL_TIM_ENABLE(htim);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f042 0201 	orr.w	r2, r2, #1
 8005ac0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ac2:	e007      	b.n	8005ad4 <HAL_TIM_IC_Start_DMA+0x31c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f042 0201 	orr.w	r2, r2, #1
 8005ad2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3718      	adds	r7, #24
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	080062e7 	.word	0x080062e7
 8005ae4:	080063af 	.word	0x080063af
 8005ae8:	08006255 	.word	0x08006255
 8005aec:	40010000 	.word	0x40010000
 8005af0:	40000400 	.word	0x40000400
 8005af4:	40000800 	.word	0x40000800
 8005af8:	40000c00 	.word	0x40000c00
 8005afc:	40010400 	.word	0x40010400
 8005b00:	40014000 	.word	0x40014000
 8005b04:	40001800 	.word	0x40001800

08005b08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	f003 0302 	and.w	r3, r3, #2
 8005b1a:	2b02      	cmp	r3, #2
 8005b1c:	d122      	bne.n	8005b64 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	f003 0302 	and.w	r3, r3, #2
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d11b      	bne.n	8005b64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f06f 0202 	mvn.w	r2, #2
 8005b34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	699b      	ldr	r3, [r3, #24]
 8005b42:	f003 0303 	and.w	r3, r3, #3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d003      	beq.n	8005b52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 fb50 	bl	80061f0 <HAL_TIM_IC_CaptureCallback>
 8005b50:	e005      	b.n	8005b5e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f000 fb42 	bl	80061dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f000 fb5d 	bl	8006218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	f003 0304 	and.w	r3, r3, #4
 8005b6e:	2b04      	cmp	r3, #4
 8005b70:	d122      	bne.n	8005bb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	f003 0304 	and.w	r3, r3, #4
 8005b7c:	2b04      	cmp	r3, #4
 8005b7e:	d11b      	bne.n	8005bb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f06f 0204 	mvn.w	r2, #4
 8005b88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2202      	movs	r2, #2
 8005b8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	699b      	ldr	r3, [r3, #24]
 8005b96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d003      	beq.n	8005ba6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f000 fb26 	bl	80061f0 <HAL_TIM_IC_CaptureCallback>
 8005ba4:	e005      	b.n	8005bb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 fb18 	bl	80061dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f000 fb33 	bl	8006218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	f003 0308 	and.w	r3, r3, #8
 8005bc2:	2b08      	cmp	r3, #8
 8005bc4:	d122      	bne.n	8005c0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	f003 0308 	and.w	r3, r3, #8
 8005bd0:	2b08      	cmp	r3, #8
 8005bd2:	d11b      	bne.n	8005c0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f06f 0208 	mvn.w	r2, #8
 8005bdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2204      	movs	r2, #4
 8005be2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	69db      	ldr	r3, [r3, #28]
 8005bea:	f003 0303 	and.w	r3, r3, #3
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d003      	beq.n	8005bfa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 fafc 	bl	80061f0 <HAL_TIM_IC_CaptureCallback>
 8005bf8:	e005      	b.n	8005c06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 faee 	bl	80061dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f000 fb09 	bl	8006218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	f003 0310 	and.w	r3, r3, #16
 8005c16:	2b10      	cmp	r3, #16
 8005c18:	d122      	bne.n	8005c60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	f003 0310 	and.w	r3, r3, #16
 8005c24:	2b10      	cmp	r3, #16
 8005c26:	d11b      	bne.n	8005c60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f06f 0210 	mvn.w	r2, #16
 8005c30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2208      	movs	r2, #8
 8005c36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	69db      	ldr	r3, [r3, #28]
 8005c3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d003      	beq.n	8005c4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 fad2 	bl	80061f0 <HAL_TIM_IC_CaptureCallback>
 8005c4c:	e005      	b.n	8005c5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f000 fac4 	bl	80061dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f000 fadf 	bl	8006218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	691b      	ldr	r3, [r3, #16]
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d10e      	bne.n	8005c8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	f003 0301 	and.w	r3, r3, #1
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d107      	bne.n	8005c8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f06f 0201 	mvn.w	r2, #1
 8005c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 fa9e 	bl	80061c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	691b      	ldr	r3, [r3, #16]
 8005c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c96:	2b80      	cmp	r3, #128	; 0x80
 8005c98:	d10e      	bne.n	8005cb8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ca4:	2b80      	cmp	r3, #128	; 0x80
 8005ca6:	d107      	bne.n	8005cb8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f001 f8fe 	bl	8006eb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc2:	2b40      	cmp	r3, #64	; 0x40
 8005cc4:	d10e      	bne.n	8005ce4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd0:	2b40      	cmp	r3, #64	; 0x40
 8005cd2:	d107      	bne.n	8005ce4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005cdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f000 faa4 	bl	800622c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	691b      	ldr	r3, [r3, #16]
 8005cea:	f003 0320 	and.w	r3, r3, #32
 8005cee:	2b20      	cmp	r3, #32
 8005cf0:	d10e      	bne.n	8005d10 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	f003 0320 	and.w	r3, r3, #32
 8005cfc:	2b20      	cmp	r3, #32
 8005cfe:	d107      	bne.n	8005d10 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f06f 0220 	mvn.w	r2, #32
 8005d08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f001 f8c8 	bl	8006ea0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d10:	bf00      	nop
 8005d12:	3708      	adds	r7, #8
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b084      	sub	sp, #16
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d101      	bne.n	8005d32 <HAL_TIM_IC_ConfigChannel+0x1a>
 8005d2e:	2302      	movs	r3, #2
 8005d30:	e082      	b.n	8005e38 <HAL_TIM_IC_ConfigChannel+0x120>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d11b      	bne.n	8005d78 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6818      	ldr	r0, [r3, #0]
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	6819      	ldr	r1, [r3, #0]
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	685a      	ldr	r2, [r3, #4]
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	f000 fe40 	bl	80069d4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	699a      	ldr	r2, [r3, #24]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f022 020c 	bic.w	r2, r2, #12
 8005d62:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	6999      	ldr	r1, [r3, #24]
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	689a      	ldr	r2, [r3, #8]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	619a      	str	r2, [r3, #24]
 8005d76:	e05a      	b.n	8005e2e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b04      	cmp	r3, #4
 8005d7c:	d11c      	bne.n	8005db8 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6818      	ldr	r0, [r3, #0]
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	6819      	ldr	r1, [r3, #0]
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	685a      	ldr	r2, [r3, #4]
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	f000 fec4 	bl	8006b1a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	699a      	ldr	r2, [r3, #24]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005da0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	6999      	ldr	r1, [r3, #24]
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	021a      	lsls	r2, r3, #8
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	430a      	orrs	r2, r1
 8005db4:	619a      	str	r2, [r3, #24]
 8005db6:	e03a      	b.n	8005e2e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2b08      	cmp	r3, #8
 8005dbc:	d11b      	bne.n	8005df6 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6818      	ldr	r0, [r3, #0]
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	6819      	ldr	r1, [r3, #0]
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	685a      	ldr	r2, [r3, #4]
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	f000 ff11 	bl	8006bf4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	69da      	ldr	r2, [r3, #28]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 020c 	bic.w	r2, r2, #12
 8005de0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	69d9      	ldr	r1, [r3, #28]
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	689a      	ldr	r2, [r3, #8]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	430a      	orrs	r2, r1
 8005df2:	61da      	str	r2, [r3, #28]
 8005df4:	e01b      	b.n	8005e2e <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6818      	ldr	r0, [r3, #0]
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	6819      	ldr	r1, [r3, #0]
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	685a      	ldr	r2, [r3, #4]
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	f000 ff31 	bl	8006c6c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	69da      	ldr	r2, [r3, #28]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005e18:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	69d9      	ldr	r1, [r3, #28]
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	021a      	lsls	r2, r3, #8
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	430a      	orrs	r2, r1
 8005e2c:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e36:	2300      	movs	r3, #0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d101      	bne.n	8005e5a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005e56:	2302      	movs	r3, #2
 8005e58:	e0ac      	b.n	8005fb4 <HAL_TIM_PWM_ConfigChannel+0x174>
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2b0c      	cmp	r3, #12
 8005e66:	f200 809f 	bhi.w	8005fa8 <HAL_TIM_PWM_ConfigChannel+0x168>
 8005e6a:	a201      	add	r2, pc, #4	; (adr r2, 8005e70 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e70:	08005ea5 	.word	0x08005ea5
 8005e74:	08005fa9 	.word	0x08005fa9
 8005e78:	08005fa9 	.word	0x08005fa9
 8005e7c:	08005fa9 	.word	0x08005fa9
 8005e80:	08005ee5 	.word	0x08005ee5
 8005e84:	08005fa9 	.word	0x08005fa9
 8005e88:	08005fa9 	.word	0x08005fa9
 8005e8c:	08005fa9 	.word	0x08005fa9
 8005e90:	08005f27 	.word	0x08005f27
 8005e94:	08005fa9 	.word	0x08005fa9
 8005e98:	08005fa9 	.word	0x08005fa9
 8005e9c:	08005fa9 	.word	0x08005fa9
 8005ea0:	08005f67 	.word	0x08005f67
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68b9      	ldr	r1, [r7, #8]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f000 fb54 	bl	8006558 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	699a      	ldr	r2, [r3, #24]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f042 0208 	orr.w	r2, r2, #8
 8005ebe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	699a      	ldr	r2, [r3, #24]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f022 0204 	bic.w	r2, r2, #4
 8005ece:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	6999      	ldr	r1, [r3, #24]
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	691a      	ldr	r2, [r3, #16]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	430a      	orrs	r2, r1
 8005ee0:	619a      	str	r2, [r3, #24]
      break;
 8005ee2:	e062      	b.n	8005faa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	68b9      	ldr	r1, [r7, #8]
 8005eea:	4618      	mov	r0, r3
 8005eec:	f000 fba4 	bl	8006638 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	699a      	ldr	r2, [r3, #24]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005efe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	699a      	ldr	r2, [r3, #24]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	6999      	ldr	r1, [r3, #24]
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	691b      	ldr	r3, [r3, #16]
 8005f1a:	021a      	lsls	r2, r3, #8
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	430a      	orrs	r2, r1
 8005f22:	619a      	str	r2, [r3, #24]
      break;
 8005f24:	e041      	b.n	8005faa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68b9      	ldr	r1, [r7, #8]
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f000 fbf9 	bl	8006724 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	69da      	ldr	r2, [r3, #28]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f042 0208 	orr.w	r2, r2, #8
 8005f40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	69da      	ldr	r2, [r3, #28]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f022 0204 	bic.w	r2, r2, #4
 8005f50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	69d9      	ldr	r1, [r3, #28]
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	691a      	ldr	r2, [r3, #16]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	430a      	orrs	r2, r1
 8005f62:	61da      	str	r2, [r3, #28]
      break;
 8005f64:	e021      	b.n	8005faa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68b9      	ldr	r1, [r7, #8]
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f000 fc4d 	bl	800680c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	69da      	ldr	r2, [r3, #28]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	69da      	ldr	r2, [r3, #28]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	69d9      	ldr	r1, [r3, #28]
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	021a      	lsls	r2, r3, #8
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	61da      	str	r2, [r3, #28]
      break;
 8005fa6:	e000      	b.n	8005faa <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005fa8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d101      	bne.n	8005fd4 <HAL_TIM_ConfigClockSource+0x18>
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	e0b3      	b.n	800613c <HAL_TIM_ConfigClockSource+0x180>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2202      	movs	r2, #2
 8005fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005ff2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ffa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800600c:	d03e      	beq.n	800608c <HAL_TIM_ConfigClockSource+0xd0>
 800600e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006012:	f200 8087 	bhi.w	8006124 <HAL_TIM_ConfigClockSource+0x168>
 8006016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800601a:	f000 8085 	beq.w	8006128 <HAL_TIM_ConfigClockSource+0x16c>
 800601e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006022:	d87f      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x168>
 8006024:	2b70      	cmp	r3, #112	; 0x70
 8006026:	d01a      	beq.n	800605e <HAL_TIM_ConfigClockSource+0xa2>
 8006028:	2b70      	cmp	r3, #112	; 0x70
 800602a:	d87b      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x168>
 800602c:	2b60      	cmp	r3, #96	; 0x60
 800602e:	d050      	beq.n	80060d2 <HAL_TIM_ConfigClockSource+0x116>
 8006030:	2b60      	cmp	r3, #96	; 0x60
 8006032:	d877      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x168>
 8006034:	2b50      	cmp	r3, #80	; 0x50
 8006036:	d03c      	beq.n	80060b2 <HAL_TIM_ConfigClockSource+0xf6>
 8006038:	2b50      	cmp	r3, #80	; 0x50
 800603a:	d873      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x168>
 800603c:	2b40      	cmp	r3, #64	; 0x40
 800603e:	d058      	beq.n	80060f2 <HAL_TIM_ConfigClockSource+0x136>
 8006040:	2b40      	cmp	r3, #64	; 0x40
 8006042:	d86f      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x168>
 8006044:	2b30      	cmp	r3, #48	; 0x30
 8006046:	d064      	beq.n	8006112 <HAL_TIM_ConfigClockSource+0x156>
 8006048:	2b30      	cmp	r3, #48	; 0x30
 800604a:	d86b      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x168>
 800604c:	2b20      	cmp	r3, #32
 800604e:	d060      	beq.n	8006112 <HAL_TIM_ConfigClockSource+0x156>
 8006050:	2b20      	cmp	r3, #32
 8006052:	d867      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x168>
 8006054:	2b00      	cmp	r3, #0
 8006056:	d05c      	beq.n	8006112 <HAL_TIM_ConfigClockSource+0x156>
 8006058:	2b10      	cmp	r3, #16
 800605a:	d05a      	beq.n	8006112 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800605c:	e062      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6818      	ldr	r0, [r3, #0]
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	6899      	ldr	r1, [r3, #8]
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	685a      	ldr	r2, [r3, #4]
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	f000 fe55 	bl	8006d1c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006080:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	609a      	str	r2, [r3, #8]
      break;
 800608a:	e04e      	b.n	800612a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6818      	ldr	r0, [r3, #0]
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	6899      	ldr	r1, [r3, #8]
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	685a      	ldr	r2, [r3, #4]
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	f000 fe3e 	bl	8006d1c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689a      	ldr	r2, [r3, #8]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80060ae:	609a      	str	r2, [r3, #8]
      break;
 80060b0:	e03b      	b.n	800612a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6818      	ldr	r0, [r3, #0]
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	6859      	ldr	r1, [r3, #4]
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	461a      	mov	r2, r3
 80060c0:	f000 fcfc 	bl	8006abc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2150      	movs	r1, #80	; 0x50
 80060ca:	4618      	mov	r0, r3
 80060cc:	f000 fe0b 	bl	8006ce6 <TIM_ITRx_SetConfig>
      break;
 80060d0:	e02b      	b.n	800612a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6818      	ldr	r0, [r3, #0]
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	6859      	ldr	r1, [r3, #4]
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	68db      	ldr	r3, [r3, #12]
 80060de:	461a      	mov	r2, r3
 80060e0:	f000 fd58 	bl	8006b94 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2160      	movs	r1, #96	; 0x60
 80060ea:	4618      	mov	r0, r3
 80060ec:	f000 fdfb 	bl	8006ce6 <TIM_ITRx_SetConfig>
      break;
 80060f0:	e01b      	b.n	800612a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6818      	ldr	r0, [r3, #0]
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	6859      	ldr	r1, [r3, #4]
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	461a      	mov	r2, r3
 8006100:	f000 fcdc 	bl	8006abc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2140      	movs	r1, #64	; 0x40
 800610a:	4618      	mov	r0, r3
 800610c:	f000 fdeb 	bl	8006ce6 <TIM_ITRx_SetConfig>
      break;
 8006110:	e00b      	b.n	800612a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4619      	mov	r1, r3
 800611c:	4610      	mov	r0, r2
 800611e:	f000 fde2 	bl	8006ce6 <TIM_ITRx_SetConfig>
        break;
 8006122:	e002      	b.n	800612a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006124:	bf00      	nop
 8006126:	e000      	b.n	800612a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006128:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800613a:	2300      	movs	r3, #0
}
 800613c:	4618      	mov	r0, r3
 800613e:	3710      	adds	r7, #16
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006154:	2b01      	cmp	r3, #1
 8006156:	d101      	bne.n	800615c <HAL_TIM_SlaveConfigSynchro+0x18>
 8006158:	2302      	movs	r3, #2
 800615a:	e031      	b.n	80061c0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2202      	movs	r2, #2
 8006168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800616c:	6839      	ldr	r1, [r7, #0]
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 fba2 	bl	80068b8 <TIM_SlaveTimer_SetConfig>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d009      	beq.n	800618e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2201      	movs	r2, #1
 800617e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2200      	movs	r2, #0
 8006186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e018      	b.n	80061c0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68da      	ldr	r2, [r3, #12]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800619c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	68da      	ldr	r2, [r3, #12]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80061ac:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2201      	movs	r2, #1
 80061b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061be:	2300      	movs	r3, #0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3708      	adds	r7, #8
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}

080061c8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80061d0:	bf00      	nop
 80061d2:	370c      	adds	r7, #12
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006260:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	429a      	cmp	r2, r3
 800626a:	d107      	bne.n	800627c <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2201      	movs	r2, #1
 8006270:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2201      	movs	r2, #1
 8006276:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800627a:	e02a      	b.n	80062d2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	429a      	cmp	r2, r3
 8006284:	d107      	bne.n	8006296 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2202      	movs	r2, #2
 800628a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006294:	e01d      	b.n	80062d2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	429a      	cmp	r2, r3
 800629e:	d107      	bne.n	80062b0 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2204      	movs	r2, #4
 80062a4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062ae:	e010      	b.n	80062d2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062b4:	687a      	ldr	r2, [r7, #4]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d107      	bne.n	80062ca <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2208      	movs	r2, #8
 80062be:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80062c8:	e003      	b.n	80062d2 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f7ff ffb4 	bl	8006240 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2200      	movs	r2, #0
 80062dc:	771a      	strb	r2, [r3, #28]
}
 80062de:	bf00      	nop
 80062e0:	3710      	adds	r7, #16
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}

080062e6 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 80062e6:	b580      	push	{r7, lr}
 80062e8:	b084      	sub	sp, #16
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	429a      	cmp	r2, r3
 80062fc:	d10f      	bne.n	800631e <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2201      	movs	r2, #1
 8006302:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	69db      	ldr	r3, [r3, #28]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d146      	bne.n	800639a <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800631c:	e03d      	b.n	800639a <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	429a      	cmp	r2, r3
 8006326:	d10f      	bne.n	8006348 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2202      	movs	r2, #2
 800632c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	69db      	ldr	r3, [r3, #28]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d131      	bne.n	800639a <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2201      	movs	r2, #1
 800633a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006346:	e028      	b.n	800639a <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800634c:	687a      	ldr	r2, [r7, #4]
 800634e:	429a      	cmp	r2, r3
 8006350:	d10f      	bne.n	8006372 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2204      	movs	r2, #4
 8006356:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	69db      	ldr	r3, [r3, #28]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d11c      	bne.n	800639a <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006370:	e013      	b.n	800639a <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006376:	687a      	ldr	r2, [r7, #4]
 8006378:	429a      	cmp	r2, r3
 800637a:	d10e      	bne.n	800639a <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2208      	movs	r2, #8
 8006380:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	69db      	ldr	r3, [r3, #28]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d107      	bne.n	800639a <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f7ff ff28 	bl	80061f0 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	771a      	strb	r2, [r3, #28]
}
 80063a6:	bf00      	nop
 80063a8:	3710      	adds	r7, #16
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}

080063ae <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 80063ae:	b580      	push	{r7, lr}
 80063b0:	b084      	sub	sp, #16
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ba:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c0:	687a      	ldr	r2, [r7, #4]
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d103      	bne.n	80063ce <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2201      	movs	r2, #1
 80063ca:	771a      	strb	r2, [r3, #28]
 80063cc:	e019      	b.n	8006402 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	429a      	cmp	r2, r3
 80063d6:	d103      	bne.n	80063e0 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2202      	movs	r2, #2
 80063dc:	771a      	strb	r2, [r3, #28]
 80063de:	e010      	b.n	8006402 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d103      	bne.n	80063f2 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2204      	movs	r2, #4
 80063ee:	771a      	strb	r2, [r3, #28]
 80063f0:	e007      	b.n	8006402 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d102      	bne.n	8006402 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2208      	movs	r2, #8
 8006400:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f7ff fefe 	bl	8006204 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	771a      	strb	r2, [r3, #28]
}
 800640e:	bf00      	nop
 8006410:	3710      	adds	r7, #16
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
	...

08006418 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006418:	b480      	push	{r7}
 800641a:	b085      	sub	sp, #20
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a40      	ldr	r2, [pc, #256]	; (800652c <TIM_Base_SetConfig+0x114>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d013      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006436:	d00f      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a3d      	ldr	r2, [pc, #244]	; (8006530 <TIM_Base_SetConfig+0x118>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d00b      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a3c      	ldr	r2, [pc, #240]	; (8006534 <TIM_Base_SetConfig+0x11c>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d007      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	4a3b      	ldr	r2, [pc, #236]	; (8006538 <TIM_Base_SetConfig+0x120>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d003      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a3a      	ldr	r2, [pc, #232]	; (800653c <TIM_Base_SetConfig+0x124>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d108      	bne.n	800646a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800645e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	4313      	orrs	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a2f      	ldr	r2, [pc, #188]	; (800652c <TIM_Base_SetConfig+0x114>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d02b      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006478:	d027      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4a2c      	ldr	r2, [pc, #176]	; (8006530 <TIM_Base_SetConfig+0x118>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d023      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a2b      	ldr	r2, [pc, #172]	; (8006534 <TIM_Base_SetConfig+0x11c>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d01f      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a2a      	ldr	r2, [pc, #168]	; (8006538 <TIM_Base_SetConfig+0x120>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d01b      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a29      	ldr	r2, [pc, #164]	; (800653c <TIM_Base_SetConfig+0x124>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d017      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	4a28      	ldr	r2, [pc, #160]	; (8006540 <TIM_Base_SetConfig+0x128>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d013      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	4a27      	ldr	r2, [pc, #156]	; (8006544 <TIM_Base_SetConfig+0x12c>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d00f      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	4a26      	ldr	r2, [pc, #152]	; (8006548 <TIM_Base_SetConfig+0x130>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d00b      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a25      	ldr	r2, [pc, #148]	; (800654c <TIM_Base_SetConfig+0x134>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d007      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	4a24      	ldr	r2, [pc, #144]	; (8006550 <TIM_Base_SetConfig+0x138>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d003      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a23      	ldr	r2, [pc, #140]	; (8006554 <TIM_Base_SetConfig+0x13c>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d108      	bne.n	80064dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	68fa      	ldr	r2, [r7, #12]
 80064d8:	4313      	orrs	r3, r2
 80064da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	68fa      	ldr	r2, [r7, #12]
 80064ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	689a      	ldr	r2, [r3, #8]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a0a      	ldr	r2, [pc, #40]	; (800652c <TIM_Base_SetConfig+0x114>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d003      	beq.n	8006510 <TIM_Base_SetConfig+0xf8>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a0c      	ldr	r2, [pc, #48]	; (800653c <TIM_Base_SetConfig+0x124>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d103      	bne.n	8006518 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	691a      	ldr	r2, [r3, #16]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	615a      	str	r2, [r3, #20]
}
 800651e:	bf00      	nop
 8006520:	3714      	adds	r7, #20
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	40010000 	.word	0x40010000
 8006530:	40000400 	.word	0x40000400
 8006534:	40000800 	.word	0x40000800
 8006538:	40000c00 	.word	0x40000c00
 800653c:	40010400 	.word	0x40010400
 8006540:	40014000 	.word	0x40014000
 8006544:	40014400 	.word	0x40014400
 8006548:	40014800 	.word	0x40014800
 800654c:	40001800 	.word	0x40001800
 8006550:	40001c00 	.word	0x40001c00
 8006554:	40002000 	.word	0x40002000

08006558 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006558:	b480      	push	{r7}
 800655a:	b087      	sub	sp, #28
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	f023 0201 	bic.w	r2, r3, #1
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a1b      	ldr	r3, [r3, #32]
 8006572:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f023 0303 	bic.w	r3, r3, #3
 800658e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	4313      	orrs	r3, r2
 8006598:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	f023 0302 	bic.w	r3, r3, #2
 80065a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	697a      	ldr	r2, [r7, #20]
 80065a8:	4313      	orrs	r3, r2
 80065aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	4a20      	ldr	r2, [pc, #128]	; (8006630 <TIM_OC1_SetConfig+0xd8>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d003      	beq.n	80065bc <TIM_OC1_SetConfig+0x64>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	4a1f      	ldr	r2, [pc, #124]	; (8006634 <TIM_OC1_SetConfig+0xdc>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d10c      	bne.n	80065d6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	f023 0308 	bic.w	r3, r3, #8
 80065c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	697a      	ldr	r2, [r7, #20]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	f023 0304 	bic.w	r3, r3, #4
 80065d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a15      	ldr	r2, [pc, #84]	; (8006630 <TIM_OC1_SetConfig+0xd8>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d003      	beq.n	80065e6 <TIM_OC1_SetConfig+0x8e>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a14      	ldr	r2, [pc, #80]	; (8006634 <TIM_OC1_SetConfig+0xdc>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d111      	bne.n	800660a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80065f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	695b      	ldr	r3, [r3, #20]
 80065fa:	693a      	ldr	r2, [r7, #16]
 80065fc:	4313      	orrs	r3, r2
 80065fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	699b      	ldr	r3, [r3, #24]
 8006604:	693a      	ldr	r2, [r7, #16]
 8006606:	4313      	orrs	r3, r2
 8006608:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	693a      	ldr	r2, [r7, #16]
 800660e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	685a      	ldr	r2, [r3, #4]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	697a      	ldr	r2, [r7, #20]
 8006622:	621a      	str	r2, [r3, #32]
}
 8006624:	bf00      	nop
 8006626:	371c      	adds	r7, #28
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr
 8006630:	40010000 	.word	0x40010000
 8006634:	40010400 	.word	0x40010400

08006638 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006638:	b480      	push	{r7}
 800663a:	b087      	sub	sp, #28
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a1b      	ldr	r3, [r3, #32]
 8006646:	f023 0210 	bic.w	r2, r3, #16
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a1b      	ldr	r3, [r3, #32]
 8006652:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	699b      	ldr	r3, [r3, #24]
 800665e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006666:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800666e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	021b      	lsls	r3, r3, #8
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	4313      	orrs	r3, r2
 800667a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	f023 0320 	bic.w	r3, r3, #32
 8006682:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	011b      	lsls	r3, r3, #4
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	4313      	orrs	r3, r2
 800668e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	4a22      	ldr	r2, [pc, #136]	; (800671c <TIM_OC2_SetConfig+0xe4>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d003      	beq.n	80066a0 <TIM_OC2_SetConfig+0x68>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4a21      	ldr	r2, [pc, #132]	; (8006720 <TIM_OC2_SetConfig+0xe8>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d10d      	bne.n	80066bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	011b      	lsls	r3, r3, #4
 80066ae:	697a      	ldr	r2, [r7, #20]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a17      	ldr	r2, [pc, #92]	; (800671c <TIM_OC2_SetConfig+0xe4>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d003      	beq.n	80066cc <TIM_OC2_SetConfig+0x94>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a16      	ldr	r2, [pc, #88]	; (8006720 <TIM_OC2_SetConfig+0xe8>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d113      	bne.n	80066f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	695b      	ldr	r3, [r3, #20]
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	693a      	ldr	r2, [r7, #16]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	693a      	ldr	r2, [r7, #16]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	693a      	ldr	r2, [r7, #16]
 80066f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	685a      	ldr	r2, [r3, #4]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	697a      	ldr	r2, [r7, #20]
 800670c:	621a      	str	r2, [r3, #32]
}
 800670e:	bf00      	nop
 8006710:	371c      	adds	r7, #28
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	40010000 	.word	0x40010000
 8006720:	40010400 	.word	0x40010400

08006724 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006724:	b480      	push	{r7}
 8006726:	b087      	sub	sp, #28
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a1b      	ldr	r3, [r3, #32]
 8006732:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a1b      	ldr	r3, [r3, #32]
 800673e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	69db      	ldr	r3, [r3, #28]
 800674a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006752:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f023 0303 	bic.w	r3, r3, #3
 800675a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	4313      	orrs	r3, r2
 8006764:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800676c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	021b      	lsls	r3, r3, #8
 8006774:	697a      	ldr	r2, [r7, #20]
 8006776:	4313      	orrs	r3, r2
 8006778:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a21      	ldr	r2, [pc, #132]	; (8006804 <TIM_OC3_SetConfig+0xe0>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d003      	beq.n	800678a <TIM_OC3_SetConfig+0x66>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a20      	ldr	r2, [pc, #128]	; (8006808 <TIM_OC3_SetConfig+0xe4>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d10d      	bne.n	80067a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006790:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	021b      	lsls	r3, r3, #8
 8006798:	697a      	ldr	r2, [r7, #20]
 800679a:	4313      	orrs	r3, r2
 800679c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a16      	ldr	r2, [pc, #88]	; (8006804 <TIM_OC3_SetConfig+0xe0>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d003      	beq.n	80067b6 <TIM_OC3_SetConfig+0x92>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a15      	ldr	r2, [pc, #84]	; (8006808 <TIM_OC3_SetConfig+0xe4>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d113      	bne.n	80067de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	695b      	ldr	r3, [r3, #20]
 80067ca:	011b      	lsls	r3, r3, #4
 80067cc:	693a      	ldr	r2, [r7, #16]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	699b      	ldr	r3, [r3, #24]
 80067d6:	011b      	lsls	r3, r3, #4
 80067d8:	693a      	ldr	r2, [r7, #16]
 80067da:	4313      	orrs	r3, r2
 80067dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	693a      	ldr	r2, [r7, #16]
 80067e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	685a      	ldr	r2, [r3, #4]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	697a      	ldr	r2, [r7, #20]
 80067f6:	621a      	str	r2, [r3, #32]
}
 80067f8:	bf00      	nop
 80067fa:	371c      	adds	r7, #28
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr
 8006804:	40010000 	.word	0x40010000
 8006808:	40010400 	.word	0x40010400

0800680c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800680c:	b480      	push	{r7}
 800680e:	b087      	sub	sp, #28
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6a1b      	ldr	r3, [r3, #32]
 800681a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a1b      	ldr	r3, [r3, #32]
 8006826:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	69db      	ldr	r3, [r3, #28]
 8006832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800683a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006842:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	021b      	lsls	r3, r3, #8
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	4313      	orrs	r3, r2
 800684e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006856:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	031b      	lsls	r3, r3, #12
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	4313      	orrs	r3, r2
 8006862:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	4a12      	ldr	r2, [pc, #72]	; (80068b0 <TIM_OC4_SetConfig+0xa4>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d003      	beq.n	8006874 <TIM_OC4_SetConfig+0x68>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	4a11      	ldr	r2, [pc, #68]	; (80068b4 <TIM_OC4_SetConfig+0xa8>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d109      	bne.n	8006888 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800687a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	695b      	ldr	r3, [r3, #20]
 8006880:	019b      	lsls	r3, r3, #6
 8006882:	697a      	ldr	r2, [r7, #20]
 8006884:	4313      	orrs	r3, r2
 8006886:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	697a      	ldr	r2, [r7, #20]
 800688c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	68fa      	ldr	r2, [r7, #12]
 8006892:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	685a      	ldr	r2, [r3, #4]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	621a      	str	r2, [r3, #32]
}
 80068a2:	bf00      	nop
 80068a4:	371c      	adds	r7, #28
 80068a6:	46bd      	mov	sp, r7
 80068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ac:	4770      	bx	lr
 80068ae:	bf00      	nop
 80068b0:	40010000 	.word	0x40010000
 80068b4:	40010400 	.word	0x40010400

080068b8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b086      	sub	sp, #24
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068d0:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	697a      	ldr	r2, [r7, #20]
 80068d8:	4313      	orrs	r3, r2
 80068da:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f023 0307 	bic.w	r3, r3, #7
 80068e2:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	697a      	ldr	r2, [r7, #20]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	697a      	ldr	r2, [r7, #20]
 80068f4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	2b70      	cmp	r3, #112	; 0x70
 80068fc:	d01a      	beq.n	8006934 <TIM_SlaveTimer_SetConfig+0x7c>
 80068fe:	2b70      	cmp	r3, #112	; 0x70
 8006900:	d860      	bhi.n	80069c4 <TIM_SlaveTimer_SetConfig+0x10c>
 8006902:	2b60      	cmp	r3, #96	; 0x60
 8006904:	d054      	beq.n	80069b0 <TIM_SlaveTimer_SetConfig+0xf8>
 8006906:	2b60      	cmp	r3, #96	; 0x60
 8006908:	d85c      	bhi.n	80069c4 <TIM_SlaveTimer_SetConfig+0x10c>
 800690a:	2b50      	cmp	r3, #80	; 0x50
 800690c:	d046      	beq.n	800699c <TIM_SlaveTimer_SetConfig+0xe4>
 800690e:	2b50      	cmp	r3, #80	; 0x50
 8006910:	d858      	bhi.n	80069c4 <TIM_SlaveTimer_SetConfig+0x10c>
 8006912:	2b40      	cmp	r3, #64	; 0x40
 8006914:	d019      	beq.n	800694a <TIM_SlaveTimer_SetConfig+0x92>
 8006916:	2b40      	cmp	r3, #64	; 0x40
 8006918:	d854      	bhi.n	80069c4 <TIM_SlaveTimer_SetConfig+0x10c>
 800691a:	2b30      	cmp	r3, #48	; 0x30
 800691c:	d054      	beq.n	80069c8 <TIM_SlaveTimer_SetConfig+0x110>
 800691e:	2b30      	cmp	r3, #48	; 0x30
 8006920:	d850      	bhi.n	80069c4 <TIM_SlaveTimer_SetConfig+0x10c>
 8006922:	2b20      	cmp	r3, #32
 8006924:	d050      	beq.n	80069c8 <TIM_SlaveTimer_SetConfig+0x110>
 8006926:	2b20      	cmp	r3, #32
 8006928:	d84c      	bhi.n	80069c4 <TIM_SlaveTimer_SetConfig+0x10c>
 800692a:	2b00      	cmp	r3, #0
 800692c:	d04c      	beq.n	80069c8 <TIM_SlaveTimer_SetConfig+0x110>
 800692e:	2b10      	cmp	r3, #16
 8006930:	d04a      	beq.n	80069c8 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8006932:	e047      	b.n	80069c4 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6818      	ldr	r0, [r3, #0]
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	68d9      	ldr	r1, [r3, #12]
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	689a      	ldr	r2, [r3, #8]
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	691b      	ldr	r3, [r3, #16]
 8006944:	f000 f9ea 	bl	8006d1c <TIM_ETR_SetConfig>
      break;
 8006948:	e03f      	b.n	80069ca <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	2b05      	cmp	r3, #5
 8006950:	d101      	bne.n	8006956 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e03a      	b.n	80069cc <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	6a1b      	ldr	r3, [r3, #32]
 800695c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	6a1a      	ldr	r2, [r3, #32]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f022 0201 	bic.w	r2, r2, #1
 800696c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	699b      	ldr	r3, [r3, #24]
 8006974:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800697c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	011b      	lsls	r3, r3, #4
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	4313      	orrs	r3, r2
 8006988:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	68fa      	ldr	r2, [r7, #12]
 8006990:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	693a      	ldr	r2, [r7, #16]
 8006998:	621a      	str	r2, [r3, #32]
      break;
 800699a:	e016      	b.n	80069ca <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6818      	ldr	r0, [r3, #0]
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	6899      	ldr	r1, [r3, #8]
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	461a      	mov	r2, r3
 80069aa:	f000 f887 	bl	8006abc <TIM_TI1_ConfigInputStage>
      break;
 80069ae:	e00c      	b.n	80069ca <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6818      	ldr	r0, [r3, #0]
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	6899      	ldr	r1, [r3, #8]
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	691b      	ldr	r3, [r3, #16]
 80069bc:	461a      	mov	r2, r3
 80069be:	f000 f8e9 	bl	8006b94 <TIM_TI2_ConfigInputStage>
      break;
 80069c2:	e002      	b.n	80069ca <TIM_SlaveTimer_SetConfig+0x112>
      break;
 80069c4:	bf00      	nop
 80069c6:	e000      	b.n	80069ca <TIM_SlaveTimer_SetConfig+0x112>
        break;
 80069c8:	bf00      	nop
  }
  return HAL_OK;
 80069ca:	2300      	movs	r3, #0
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3718      	adds	r7, #24
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b087      	sub	sp, #28
 80069d8:	af00      	add	r7, sp, #0
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	60b9      	str	r1, [r7, #8]
 80069de:	607a      	str	r2, [r7, #4]
 80069e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	f023 0201 	bic.w	r2, r3, #1
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6a1b      	ldr	r3, [r3, #32]
 80069f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	4a28      	ldr	r2, [pc, #160]	; (8006aa0 <TIM_TI1_SetConfig+0xcc>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d01b      	beq.n	8006a3a <TIM_TI1_SetConfig+0x66>
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a08:	d017      	beq.n	8006a3a <TIM_TI1_SetConfig+0x66>
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	4a25      	ldr	r2, [pc, #148]	; (8006aa4 <TIM_TI1_SetConfig+0xd0>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d013      	beq.n	8006a3a <TIM_TI1_SetConfig+0x66>
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	4a24      	ldr	r2, [pc, #144]	; (8006aa8 <TIM_TI1_SetConfig+0xd4>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d00f      	beq.n	8006a3a <TIM_TI1_SetConfig+0x66>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	4a23      	ldr	r2, [pc, #140]	; (8006aac <TIM_TI1_SetConfig+0xd8>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d00b      	beq.n	8006a3a <TIM_TI1_SetConfig+0x66>
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	4a22      	ldr	r2, [pc, #136]	; (8006ab0 <TIM_TI1_SetConfig+0xdc>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d007      	beq.n	8006a3a <TIM_TI1_SetConfig+0x66>
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	4a21      	ldr	r2, [pc, #132]	; (8006ab4 <TIM_TI1_SetConfig+0xe0>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d003      	beq.n	8006a3a <TIM_TI1_SetConfig+0x66>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	4a20      	ldr	r2, [pc, #128]	; (8006ab8 <TIM_TI1_SetConfig+0xe4>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d101      	bne.n	8006a3e <TIM_TI1_SetConfig+0x6a>
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e000      	b.n	8006a40 <TIM_TI1_SetConfig+0x6c>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d008      	beq.n	8006a56 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	f023 0303 	bic.w	r3, r3, #3
 8006a4a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006a4c:	697a      	ldr	r2, [r7, #20]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	617b      	str	r3, [r7, #20]
 8006a54:	e003      	b.n	8006a5e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	f043 0301 	orr.w	r3, r3, #1
 8006a5c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	011b      	lsls	r3, r3, #4
 8006a6a:	b2db      	uxtb	r3, r3
 8006a6c:	697a      	ldr	r2, [r7, #20]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	f023 030a 	bic.w	r3, r3, #10
 8006a78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	f003 030a 	and.w	r3, r3, #10
 8006a80:	693a      	ldr	r2, [r7, #16]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	697a      	ldr	r2, [r7, #20]
 8006a8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	621a      	str	r2, [r3, #32]
}
 8006a92:	bf00      	nop
 8006a94:	371c      	adds	r7, #28
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	40010000 	.word	0x40010000
 8006aa4:	40000400 	.word	0x40000400
 8006aa8:	40000800 	.word	0x40000800
 8006aac:	40000c00 	.word	0x40000c00
 8006ab0:	40010400 	.word	0x40010400
 8006ab4:	40014000 	.word	0x40014000
 8006ab8:	40001800 	.word	0x40001800

08006abc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b087      	sub	sp, #28
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6a1b      	ldr	r3, [r3, #32]
 8006acc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6a1b      	ldr	r3, [r3, #32]
 8006ad2:	f023 0201 	bic.w	r2, r3, #1
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ae6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	011b      	lsls	r3, r3, #4
 8006aec:	693a      	ldr	r2, [r7, #16]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	f023 030a 	bic.w	r3, r3, #10
 8006af8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006afa:	697a      	ldr	r2, [r7, #20]
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	693a      	ldr	r2, [r7, #16]
 8006b06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	697a      	ldr	r2, [r7, #20]
 8006b0c:	621a      	str	r2, [r3, #32]
}
 8006b0e:	bf00      	nop
 8006b10:	371c      	adds	r7, #28
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr

08006b1a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006b1a:	b480      	push	{r7}
 8006b1c:	b087      	sub	sp, #28
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	60f8      	str	r0, [r7, #12]
 8006b22:	60b9      	str	r1, [r7, #8]
 8006b24:	607a      	str	r2, [r7, #4]
 8006b26:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	f023 0210 	bic.w	r2, r3, #16
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	699b      	ldr	r3, [r3, #24]
 8006b38:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6a1b      	ldr	r3, [r3, #32]
 8006b3e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b46:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	021b      	lsls	r3, r3, #8
 8006b4c:	697a      	ldr	r2, [r7, #20]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	031b      	lsls	r3, r3, #12
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	697a      	ldr	r2, [r7, #20]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b6c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	011b      	lsls	r3, r3, #4
 8006b72:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006b76:	693a      	ldr	r2, [r7, #16]
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	697a      	ldr	r2, [r7, #20]
 8006b80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	693a      	ldr	r2, [r7, #16]
 8006b86:	621a      	str	r2, [r3, #32]
}
 8006b88:	bf00      	nop
 8006b8a:	371c      	adds	r7, #28
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b087      	sub	sp, #28
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	60f8      	str	r0, [r7, #12]
 8006b9c:	60b9      	str	r1, [r7, #8]
 8006b9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6a1b      	ldr	r3, [r3, #32]
 8006ba4:	f023 0210 	bic.w	r2, r3, #16
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	699b      	ldr	r3, [r3, #24]
 8006bb0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	6a1b      	ldr	r3, [r3, #32]
 8006bb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006bbe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	031b      	lsls	r3, r3, #12
 8006bc4:	697a      	ldr	r2, [r7, #20]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006bd0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	011b      	lsls	r3, r3, #4
 8006bd6:	693a      	ldr	r2, [r7, #16]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	697a      	ldr	r2, [r7, #20]
 8006be0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	621a      	str	r2, [r3, #32]
}
 8006be8:	bf00      	nop
 8006bea:	371c      	adds	r7, #28
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b087      	sub	sp, #28
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	60b9      	str	r1, [r7, #8]
 8006bfe:	607a      	str	r2, [r7, #4]
 8006c00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	69db      	ldr	r3, [r3, #28]
 8006c12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	6a1b      	ldr	r3, [r3, #32]
 8006c18:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	f023 0303 	bic.w	r3, r3, #3
 8006c20:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006c22:	697a      	ldr	r2, [r7, #20]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c30:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	011b      	lsls	r3, r3, #4
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	697a      	ldr	r2, [r7, #20]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006c44:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	021b      	lsls	r3, r3, #8
 8006c4a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	697a      	ldr	r2, [r7, #20]
 8006c58:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	693a      	ldr	r2, [r7, #16]
 8006c5e:	621a      	str	r2, [r3, #32]
}
 8006c60:	bf00      	nop
 8006c62:	371c      	adds	r7, #28
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b087      	sub	sp, #28
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	60b9      	str	r1, [r7, #8]
 8006c76:	607a      	str	r2, [r7, #4]
 8006c78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	6a1b      	ldr	r3, [r3, #32]
 8006c7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	69db      	ldr	r3, [r3, #28]
 8006c8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6a1b      	ldr	r3, [r3, #32]
 8006c90:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c98:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	021b      	lsls	r3, r3, #8
 8006c9e:	697a      	ldr	r2, [r7, #20]
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006caa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	031b      	lsls	r3, r3, #12
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006cbe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	031b      	lsls	r3, r3, #12
 8006cc4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	697a      	ldr	r2, [r7, #20]
 8006cd2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	693a      	ldr	r2, [r7, #16]
 8006cd8:	621a      	str	r2, [r3, #32]
}
 8006cda:	bf00      	nop
 8006cdc:	371c      	adds	r7, #28
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr

08006ce6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ce6:	b480      	push	{r7}
 8006ce8:	b085      	sub	sp, #20
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
 8006cee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cfc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cfe:	683a      	ldr	r2, [r7, #0]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	4313      	orrs	r3, r2
 8006d04:	f043 0307 	orr.w	r3, r3, #7
 8006d08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	609a      	str	r2, [r3, #8]
}
 8006d10:	bf00      	nop
 8006d12:	3714      	adds	r7, #20
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr

08006d1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b087      	sub	sp, #28
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	607a      	str	r2, [r7, #4]
 8006d28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	021a      	lsls	r2, r3, #8
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	431a      	orrs	r2, r3
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	697a      	ldr	r2, [r7, #20]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	697a      	ldr	r2, [r7, #20]
 8006d4e:	609a      	str	r2, [r3, #8]
}
 8006d50:	bf00      	nop
 8006d52:	371c      	adds	r7, #28
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr

08006d5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b087      	sub	sp, #28
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	60f8      	str	r0, [r7, #12]
 8006d64:	60b9      	str	r1, [r7, #8]
 8006d66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	f003 031f 	and.w	r3, r3, #31
 8006d6e:	2201      	movs	r2, #1
 8006d70:	fa02 f303 	lsl.w	r3, r2, r3
 8006d74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6a1a      	ldr	r2, [r3, #32]
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	43db      	mvns	r3, r3
 8006d7e:	401a      	ands	r2, r3
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	6a1a      	ldr	r2, [r3, #32]
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	f003 031f 	and.w	r3, r3, #31
 8006d8e:	6879      	ldr	r1, [r7, #4]
 8006d90:	fa01 f303 	lsl.w	r3, r1, r3
 8006d94:	431a      	orrs	r2, r3
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	621a      	str	r2, [r3, #32]
}
 8006d9a:	bf00      	nop
 8006d9c:	371c      	adds	r7, #28
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr
	...

08006da8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b085      	sub	sp, #20
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d101      	bne.n	8006dc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006dbc:	2302      	movs	r3, #2
 8006dbe:	e05a      	b.n	8006e76 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2202      	movs	r2, #2
 8006dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006de6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	68fa      	ldr	r2, [r7, #12]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a21      	ldr	r2, [pc, #132]	; (8006e84 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d022      	beq.n	8006e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e0c:	d01d      	beq.n	8006e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a1d      	ldr	r2, [pc, #116]	; (8006e88 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d018      	beq.n	8006e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a1b      	ldr	r2, [pc, #108]	; (8006e8c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d013      	beq.n	8006e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a1a      	ldr	r2, [pc, #104]	; (8006e90 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d00e      	beq.n	8006e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a18      	ldr	r2, [pc, #96]	; (8006e94 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d009      	beq.n	8006e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a17      	ldr	r2, [pc, #92]	; (8006e98 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d004      	beq.n	8006e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a15      	ldr	r2, [pc, #84]	; (8006e9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d10c      	bne.n	8006e64 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	68ba      	ldr	r2, [r7, #8]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68ba      	ldr	r2, [r7, #8]
 8006e62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3714      	adds	r7, #20
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	40010000 	.word	0x40010000
 8006e88:	40000400 	.word	0x40000400
 8006e8c:	40000800 	.word	0x40000800
 8006e90:	40000c00 	.word	0x40000c00
 8006e94:	40010400 	.word	0x40010400
 8006e98:	40014000 	.word	0x40014000
 8006e9c:	40001800 	.word	0x40001800

08006ea0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ea8:	bf00      	nop
 8006eaa:	370c      	adds	r7, #12
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ebc:	bf00      	nop
 8006ebe:	370c      	adds	r7, #12
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b082      	sub	sp, #8
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d101      	bne.n	8006eda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e03f      	b.n	8006f5a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d106      	bne.n	8006ef4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f7fb f804 	bl	8001efc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2224      	movs	r2, #36	; 0x24
 8006ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68da      	ldr	r2, [r3, #12]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006f0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 fb3f 	bl	8007590 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	691a      	ldr	r2, [r3, #16]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006f20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	695a      	ldr	r2, [r3, #20]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006f30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	68da      	ldr	r2, [r3, #12]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2200      	movs	r2, #0
 8006f46:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2220      	movs	r2, #32
 8006f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2220      	movs	r2, #32
 8006f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3708      	adds	r7, #8
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
	...

08006f64 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b08a      	sub	sp, #40	; 0x28
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	695b      	ldr	r3, [r3, #20]
 8006f82:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006f84:	2300      	movs	r3, #0
 8006f86:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f8e:	f003 030f 	and.w	r3, r3, #15
 8006f92:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d10d      	bne.n	8006fb6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f9c:	f003 0320 	and.w	r3, r3, #32
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d008      	beq.n	8006fb6 <HAL_UART_IRQHandler+0x52>
 8006fa4:	6a3b      	ldr	r3, [r7, #32]
 8006fa6:	f003 0320 	and.w	r3, r3, #32
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d003      	beq.n	8006fb6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 fa57 	bl	8007462 <UART_Receive_IT>
      return;
 8006fb4:	e17c      	b.n	80072b0 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	f000 80b1 	beq.w	8007120 <HAL_UART_IRQHandler+0x1bc>
 8006fbe:	69fb      	ldr	r3, [r7, #28]
 8006fc0:	f003 0301 	and.w	r3, r3, #1
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d105      	bne.n	8006fd4 <HAL_UART_IRQHandler+0x70>
 8006fc8:	6a3b      	ldr	r3, [r7, #32]
 8006fca:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	f000 80a6 	beq.w	8007120 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd6:	f003 0301 	and.w	r3, r3, #1
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00a      	beq.n	8006ff4 <HAL_UART_IRQHandler+0x90>
 8006fde:	6a3b      	ldr	r3, [r7, #32]
 8006fe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d005      	beq.n	8006ff4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fec:	f043 0201 	orr.w	r2, r3, #1
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff6:	f003 0304 	and.w	r3, r3, #4
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d00a      	beq.n	8007014 <HAL_UART_IRQHandler+0xb0>
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	f003 0301 	and.w	r3, r3, #1
 8007004:	2b00      	cmp	r3, #0
 8007006:	d005      	beq.n	8007014 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800700c:	f043 0202 	orr.w	r2, r3, #2
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007016:	f003 0302 	and.w	r3, r3, #2
 800701a:	2b00      	cmp	r3, #0
 800701c:	d00a      	beq.n	8007034 <HAL_UART_IRQHandler+0xd0>
 800701e:	69fb      	ldr	r3, [r7, #28]
 8007020:	f003 0301 	and.w	r3, r3, #1
 8007024:	2b00      	cmp	r3, #0
 8007026:	d005      	beq.n	8007034 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800702c:	f043 0204 	orr.w	r2, r3, #4
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007036:	f003 0308 	and.w	r3, r3, #8
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00f      	beq.n	800705e <HAL_UART_IRQHandler+0xfa>
 800703e:	6a3b      	ldr	r3, [r7, #32]
 8007040:	f003 0320 	and.w	r3, r3, #32
 8007044:	2b00      	cmp	r3, #0
 8007046:	d104      	bne.n	8007052 <HAL_UART_IRQHandler+0xee>
 8007048:	69fb      	ldr	r3, [r7, #28]
 800704a:	f003 0301 	and.w	r3, r3, #1
 800704e:	2b00      	cmp	r3, #0
 8007050:	d005      	beq.n	800705e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007056:	f043 0208 	orr.w	r2, r3, #8
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007062:	2b00      	cmp	r3, #0
 8007064:	f000 811f 	beq.w	80072a6 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706a:	f003 0320 	and.w	r3, r3, #32
 800706e:	2b00      	cmp	r3, #0
 8007070:	d007      	beq.n	8007082 <HAL_UART_IRQHandler+0x11e>
 8007072:	6a3b      	ldr	r3, [r7, #32]
 8007074:	f003 0320 	and.w	r3, r3, #32
 8007078:	2b00      	cmp	r3, #0
 800707a:	d002      	beq.n	8007082 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f000 f9f0 	bl	8007462 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	695b      	ldr	r3, [r3, #20]
 8007088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800708c:	2b40      	cmp	r3, #64	; 0x40
 800708e:	bf0c      	ite	eq
 8007090:	2301      	moveq	r3, #1
 8007092:	2300      	movne	r3, #0
 8007094:	b2db      	uxtb	r3, r3
 8007096:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800709c:	f003 0308 	and.w	r3, r3, #8
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d102      	bne.n	80070aa <HAL_UART_IRQHandler+0x146>
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d031      	beq.n	800710e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 f930 	bl	8007310 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ba:	2b40      	cmp	r3, #64	; 0x40
 80070bc:	d123      	bne.n	8007106 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	695a      	ldr	r2, [r3, #20]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070cc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d013      	beq.n	80070fe <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070da:	4a77      	ldr	r2, [pc, #476]	; (80072b8 <HAL_UART_IRQHandler+0x354>)
 80070dc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7fc fff2 	bl	80040cc <HAL_DMA_Abort_IT>
 80070e8:	4603      	mov	r3, r0
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d016      	beq.n	800711c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80070f8:	4610      	mov	r0, r2
 80070fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070fc:	e00e      	b.n	800711c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 f8f0 	bl	80072e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007104:	e00a      	b.n	800711c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 f8ec 	bl	80072e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800710c:	e006      	b.n	800711c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f000 f8e8 	bl	80072e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800711a:	e0c4      	b.n	80072a6 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800711c:	bf00      	nop
    return;
 800711e:	e0c2      	b.n	80072a6 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007124:	2b01      	cmp	r3, #1
 8007126:	f040 80a2 	bne.w	800726e <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800712a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712c:	f003 0310 	and.w	r3, r3, #16
 8007130:	2b00      	cmp	r3, #0
 8007132:	f000 809c 	beq.w	800726e <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007136:	6a3b      	ldr	r3, [r7, #32]
 8007138:	f003 0310 	and.w	r3, r3, #16
 800713c:	2b00      	cmp	r3, #0
 800713e:	f000 8096 	beq.w	800726e <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007142:	2300      	movs	r3, #0
 8007144:	60fb      	str	r3, [r7, #12]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	60fb      	str	r3, [r7, #12]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	60fb      	str	r3, [r7, #12]
 8007156:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	695b      	ldr	r3, [r3, #20]
 800715e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007162:	2b40      	cmp	r3, #64	; 0x40
 8007164:	d14f      	bne.n	8007206 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007170:	8a3b      	ldrh	r3, [r7, #16]
 8007172:	2b00      	cmp	r3, #0
 8007174:	f000 8099 	beq.w	80072aa <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800717c:	8a3a      	ldrh	r2, [r7, #16]
 800717e:	429a      	cmp	r2, r3
 8007180:	f080 8093 	bcs.w	80072aa <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	8a3a      	ldrh	r2, [r7, #16]
 8007188:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800718e:	69db      	ldr	r3, [r3, #28]
 8007190:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007194:	d02b      	beq.n	80071ee <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68da      	ldr	r2, [r3, #12]
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80071a4:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	695a      	ldr	r2, [r3, #20]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f022 0201 	bic.w	r2, r2, #1
 80071b4:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	695a      	ldr	r2, [r3, #20]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071c4:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2220      	movs	r2, #32
 80071ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2200      	movs	r2, #0
 80071d2:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	68da      	ldr	r2, [r3, #12]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f022 0210 	bic.w	r2, r2, #16
 80071e2:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071e8:	4618      	mov	r0, r3
 80071ea:	f7fc feff 	bl	8003fec <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	1ad3      	subs	r3, r2, r3
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	4619      	mov	r1, r3
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 f87a 	bl	80072f8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007204:	e051      	b.n	80072aa <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800720e:	b29b      	uxth	r3, r3
 8007210:	1ad3      	subs	r3, r2, r3
 8007212:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007218:	b29b      	uxth	r3, r3
 800721a:	2b00      	cmp	r3, #0
 800721c:	d047      	beq.n	80072ae <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800721e:	8a7b      	ldrh	r3, [r7, #18]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d044      	beq.n	80072ae <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	68da      	ldr	r2, [r3, #12]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007232:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	695a      	ldr	r2, [r3, #20]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f022 0201 	bic.w	r2, r2, #1
 8007242:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2220      	movs	r2, #32
 8007248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68da      	ldr	r2, [r3, #12]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f022 0210 	bic.w	r2, r2, #16
 8007260:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007262:	8a7b      	ldrh	r3, [r7, #18]
 8007264:	4619      	mov	r1, r3
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 f846 	bl	80072f8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800726c:	e01f      	b.n	80072ae <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800726e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007270:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007274:	2b00      	cmp	r3, #0
 8007276:	d008      	beq.n	800728a <HAL_UART_IRQHandler+0x326>
 8007278:	6a3b      	ldr	r3, [r7, #32]
 800727a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800727e:	2b00      	cmp	r3, #0
 8007280:	d003      	beq.n	800728a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f000 f885 	bl	8007392 <UART_Transmit_IT>
    return;
 8007288:	e012      	b.n	80072b0 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800728a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800728c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007290:	2b00      	cmp	r3, #0
 8007292:	d00d      	beq.n	80072b0 <HAL_UART_IRQHandler+0x34c>
 8007294:	6a3b      	ldr	r3, [r7, #32]
 8007296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800729a:	2b00      	cmp	r3, #0
 800729c:	d008      	beq.n	80072b0 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 f8c7 	bl	8007432 <UART_EndTransmit_IT>
    return;
 80072a4:	e004      	b.n	80072b0 <HAL_UART_IRQHandler+0x34c>
    return;
 80072a6:	bf00      	nop
 80072a8:	e002      	b.n	80072b0 <HAL_UART_IRQHandler+0x34c>
      return;
 80072aa:	bf00      	nop
 80072ac:	e000      	b.n	80072b0 <HAL_UART_IRQHandler+0x34c>
      return;
 80072ae:	bf00      	nop
  }
}
 80072b0:	3728      	adds	r7, #40	; 0x28
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	0800736b 	.word	0x0800736b

080072bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80072c4:	bf00      	nop
 80072c6:	370c      	adds	r7, #12
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80072d8:	bf00      	nop
 80072da:	370c      	adds	r7, #12
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr

080072e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80072ec:	bf00      	nop
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr

080072f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b083      	sub	sp, #12
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	460b      	mov	r3, r1
 8007302:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007304:	bf00      	nop
 8007306:	370c      	adds	r7, #12
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	68da      	ldr	r2, [r3, #12]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007326:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	695a      	ldr	r2, [r3, #20]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f022 0201 	bic.w	r2, r2, #1
 8007336:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800733c:	2b01      	cmp	r3, #1
 800733e:	d107      	bne.n	8007350 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	68da      	ldr	r2, [r3, #12]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f022 0210 	bic.w	r2, r2, #16
 800734e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2220      	movs	r2, #32
 8007354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800735e:	bf00      	nop
 8007360:	370c      	adds	r7, #12
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr

0800736a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800736a:	b580      	push	{r7, lr}
 800736c:	b084      	sub	sp, #16
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007376:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2200      	movs	r2, #0
 800737c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2200      	movs	r2, #0
 8007382:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	f7ff ffad 	bl	80072e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800738a:	bf00      	nop
 800738c:	3710      	adds	r7, #16
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}

08007392 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007392:	b480      	push	{r7}
 8007394:	b085      	sub	sp, #20
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	2b21      	cmp	r3, #33	; 0x21
 80073a4:	d13e      	bne.n	8007424 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	689b      	ldr	r3, [r3, #8]
 80073aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073ae:	d114      	bne.n	80073da <UART_Transmit_IT+0x48>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	691b      	ldr	r3, [r3, #16]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d110      	bne.n	80073da <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6a1b      	ldr	r3, [r3, #32]
 80073bc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	881b      	ldrh	r3, [r3, #0]
 80073c2:	461a      	mov	r2, r3
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073cc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6a1b      	ldr	r3, [r3, #32]
 80073d2:	1c9a      	adds	r2, r3, #2
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	621a      	str	r2, [r3, #32]
 80073d8:	e008      	b.n	80073ec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6a1b      	ldr	r3, [r3, #32]
 80073de:	1c59      	adds	r1, r3, #1
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	6211      	str	r1, [r2, #32]
 80073e4:	781a      	ldrb	r2, [r3, #0]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	3b01      	subs	r3, #1
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	687a      	ldr	r2, [r7, #4]
 80073f8:	4619      	mov	r1, r3
 80073fa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d10f      	bne.n	8007420 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	68da      	ldr	r2, [r3, #12]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800740e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	68da      	ldr	r2, [r3, #12]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800741e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007420:	2300      	movs	r3, #0
 8007422:	e000      	b.n	8007426 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007424:	2302      	movs	r3, #2
  }
}
 8007426:	4618      	mov	r0, r3
 8007428:	3714      	adds	r7, #20
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr

08007432 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007432:	b580      	push	{r7, lr}
 8007434:	b082      	sub	sp, #8
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	68da      	ldr	r2, [r3, #12]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007448:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2220      	movs	r2, #32
 800744e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f7ff ff32 	bl	80072bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007458:	2300      	movs	r3, #0
}
 800745a:	4618      	mov	r0, r3
 800745c:	3708      	adds	r7, #8
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}

08007462 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007462:	b580      	push	{r7, lr}
 8007464:	b084      	sub	sp, #16
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007470:	b2db      	uxtb	r3, r3
 8007472:	2b22      	cmp	r3, #34	; 0x22
 8007474:	f040 8087 	bne.w	8007586 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007480:	d117      	bne.n	80074b2 <UART_Receive_IT+0x50>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d113      	bne.n	80074b2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800748a:	2300      	movs	r3, #0
 800748c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007492:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	b29b      	uxth	r3, r3
 800749c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074a0:	b29a      	uxth	r2, r3
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074aa:	1c9a      	adds	r2, r3, #2
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	629a      	str	r2, [r3, #40]	; 0x28
 80074b0:	e026      	b.n	8007500 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074b6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80074b8:	2300      	movs	r3, #0
 80074ba:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074c4:	d007      	beq.n	80074d6 <UART_Receive_IT+0x74>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d10a      	bne.n	80074e4 <UART_Receive_IT+0x82>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	691b      	ldr	r3, [r3, #16]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d106      	bne.n	80074e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	b2da      	uxtb	r2, r3
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	701a      	strb	r2, [r3, #0]
 80074e2:	e008      	b.n	80074f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074f0:	b2da      	uxtb	r2, r3
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074fa:	1c5a      	adds	r2, r3, #1
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007504:	b29b      	uxth	r3, r3
 8007506:	3b01      	subs	r3, #1
 8007508:	b29b      	uxth	r3, r3
 800750a:	687a      	ldr	r2, [r7, #4]
 800750c:	4619      	mov	r1, r3
 800750e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007510:	2b00      	cmp	r3, #0
 8007512:	d136      	bne.n	8007582 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68da      	ldr	r2, [r3, #12]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f022 0220 	bic.w	r2, r2, #32
 8007522:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	68da      	ldr	r2, [r3, #12]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007532:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	695a      	ldr	r2, [r3, #20]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f022 0201 	bic.w	r2, r2, #1
 8007542:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2220      	movs	r2, #32
 8007548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007550:	2b01      	cmp	r3, #1
 8007552:	d10e      	bne.n	8007572 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68da      	ldr	r2, [r3, #12]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f022 0210 	bic.w	r2, r2, #16
 8007562:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007568:	4619      	mov	r1, r3
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f7ff fec4 	bl	80072f8 <HAL_UARTEx_RxEventCallback>
 8007570:	e002      	b.n	8007578 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f7ff feac 	bl	80072d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2200      	movs	r2, #0
 800757c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800757e:	2300      	movs	r3, #0
 8007580:	e002      	b.n	8007588 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8007582:	2300      	movs	r3, #0
 8007584:	e000      	b.n	8007588 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007586:	2302      	movs	r3, #2
  }
}
 8007588:	4618      	mov	r0, r3
 800758a:	3710      	adds	r7, #16
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007594:	b09f      	sub	sp, #124	; 0x7c
 8007596:	af00      	add	r7, sp, #0
 8007598:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800759a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	691b      	ldr	r3, [r3, #16]
 80075a0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80075a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075a6:	68d9      	ldr	r1, [r3, #12]
 80075a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075aa:	681a      	ldr	r2, [r3, #0]
 80075ac:	ea40 0301 	orr.w	r3, r0, r1
 80075b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80075b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075b4:	689a      	ldr	r2, [r3, #8]
 80075b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075b8:	691b      	ldr	r3, [r3, #16]
 80075ba:	431a      	orrs	r2, r3
 80075bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075be:	695b      	ldr	r3, [r3, #20]
 80075c0:	431a      	orrs	r2, r3
 80075c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075c4:	69db      	ldr	r3, [r3, #28]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80075ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	68db      	ldr	r3, [r3, #12]
 80075d0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80075d4:	f021 010c 	bic.w	r1, r1, #12
 80075d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80075de:	430b      	orrs	r3, r1
 80075e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80075e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	695b      	ldr	r3, [r3, #20]
 80075e8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80075ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075ee:	6999      	ldr	r1, [r3, #24]
 80075f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	ea40 0301 	orr.w	r3, r0, r1
 80075f8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80075fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	4bc5      	ldr	r3, [pc, #788]	; (8007914 <UART_SetConfig+0x384>)
 8007600:	429a      	cmp	r2, r3
 8007602:	d004      	beq.n	800760e <UART_SetConfig+0x7e>
 8007604:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	4bc3      	ldr	r3, [pc, #780]	; (8007918 <UART_SetConfig+0x388>)
 800760a:	429a      	cmp	r2, r3
 800760c:	d103      	bne.n	8007616 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800760e:	f7fd fe3d 	bl	800528c <HAL_RCC_GetPCLK2Freq>
 8007612:	6778      	str	r0, [r7, #116]	; 0x74
 8007614:	e002      	b.n	800761c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007616:	f7fd fe25 	bl	8005264 <HAL_RCC_GetPCLK1Freq>
 800761a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800761c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800761e:	69db      	ldr	r3, [r3, #28]
 8007620:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007624:	f040 80b6 	bne.w	8007794 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007628:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800762a:	461c      	mov	r4, r3
 800762c:	f04f 0500 	mov.w	r5, #0
 8007630:	4622      	mov	r2, r4
 8007632:	462b      	mov	r3, r5
 8007634:	1891      	adds	r1, r2, r2
 8007636:	6439      	str	r1, [r7, #64]	; 0x40
 8007638:	415b      	adcs	r3, r3
 800763a:	647b      	str	r3, [r7, #68]	; 0x44
 800763c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007640:	1912      	adds	r2, r2, r4
 8007642:	eb45 0303 	adc.w	r3, r5, r3
 8007646:	f04f 0000 	mov.w	r0, #0
 800764a:	f04f 0100 	mov.w	r1, #0
 800764e:	00d9      	lsls	r1, r3, #3
 8007650:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007654:	00d0      	lsls	r0, r2, #3
 8007656:	4602      	mov	r2, r0
 8007658:	460b      	mov	r3, r1
 800765a:	1911      	adds	r1, r2, r4
 800765c:	6639      	str	r1, [r7, #96]	; 0x60
 800765e:	416b      	adcs	r3, r5
 8007660:	667b      	str	r3, [r7, #100]	; 0x64
 8007662:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	461a      	mov	r2, r3
 8007668:	f04f 0300 	mov.w	r3, #0
 800766c:	1891      	adds	r1, r2, r2
 800766e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007670:	415b      	adcs	r3, r3
 8007672:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007674:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007678:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800767c:	f7f9 fb64 	bl	8000d48 <__aeabi_uldivmod>
 8007680:	4602      	mov	r2, r0
 8007682:	460b      	mov	r3, r1
 8007684:	4ba5      	ldr	r3, [pc, #660]	; (800791c <UART_SetConfig+0x38c>)
 8007686:	fba3 2302 	umull	r2, r3, r3, r2
 800768a:	095b      	lsrs	r3, r3, #5
 800768c:	011e      	lsls	r6, r3, #4
 800768e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007690:	461c      	mov	r4, r3
 8007692:	f04f 0500 	mov.w	r5, #0
 8007696:	4622      	mov	r2, r4
 8007698:	462b      	mov	r3, r5
 800769a:	1891      	adds	r1, r2, r2
 800769c:	6339      	str	r1, [r7, #48]	; 0x30
 800769e:	415b      	adcs	r3, r3
 80076a0:	637b      	str	r3, [r7, #52]	; 0x34
 80076a2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80076a6:	1912      	adds	r2, r2, r4
 80076a8:	eb45 0303 	adc.w	r3, r5, r3
 80076ac:	f04f 0000 	mov.w	r0, #0
 80076b0:	f04f 0100 	mov.w	r1, #0
 80076b4:	00d9      	lsls	r1, r3, #3
 80076b6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80076ba:	00d0      	lsls	r0, r2, #3
 80076bc:	4602      	mov	r2, r0
 80076be:	460b      	mov	r3, r1
 80076c0:	1911      	adds	r1, r2, r4
 80076c2:	65b9      	str	r1, [r7, #88]	; 0x58
 80076c4:	416b      	adcs	r3, r5
 80076c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	461a      	mov	r2, r3
 80076ce:	f04f 0300 	mov.w	r3, #0
 80076d2:	1891      	adds	r1, r2, r2
 80076d4:	62b9      	str	r1, [r7, #40]	; 0x28
 80076d6:	415b      	adcs	r3, r3
 80076d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80076da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80076de:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80076e2:	f7f9 fb31 	bl	8000d48 <__aeabi_uldivmod>
 80076e6:	4602      	mov	r2, r0
 80076e8:	460b      	mov	r3, r1
 80076ea:	4b8c      	ldr	r3, [pc, #560]	; (800791c <UART_SetConfig+0x38c>)
 80076ec:	fba3 1302 	umull	r1, r3, r3, r2
 80076f0:	095b      	lsrs	r3, r3, #5
 80076f2:	2164      	movs	r1, #100	; 0x64
 80076f4:	fb01 f303 	mul.w	r3, r1, r3
 80076f8:	1ad3      	subs	r3, r2, r3
 80076fa:	00db      	lsls	r3, r3, #3
 80076fc:	3332      	adds	r3, #50	; 0x32
 80076fe:	4a87      	ldr	r2, [pc, #540]	; (800791c <UART_SetConfig+0x38c>)
 8007700:	fba2 2303 	umull	r2, r3, r2, r3
 8007704:	095b      	lsrs	r3, r3, #5
 8007706:	005b      	lsls	r3, r3, #1
 8007708:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800770c:	441e      	add	r6, r3
 800770e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007710:	4618      	mov	r0, r3
 8007712:	f04f 0100 	mov.w	r1, #0
 8007716:	4602      	mov	r2, r0
 8007718:	460b      	mov	r3, r1
 800771a:	1894      	adds	r4, r2, r2
 800771c:	623c      	str	r4, [r7, #32]
 800771e:	415b      	adcs	r3, r3
 8007720:	627b      	str	r3, [r7, #36]	; 0x24
 8007722:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007726:	1812      	adds	r2, r2, r0
 8007728:	eb41 0303 	adc.w	r3, r1, r3
 800772c:	f04f 0400 	mov.w	r4, #0
 8007730:	f04f 0500 	mov.w	r5, #0
 8007734:	00dd      	lsls	r5, r3, #3
 8007736:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800773a:	00d4      	lsls	r4, r2, #3
 800773c:	4622      	mov	r2, r4
 800773e:	462b      	mov	r3, r5
 8007740:	1814      	adds	r4, r2, r0
 8007742:	653c      	str	r4, [r7, #80]	; 0x50
 8007744:	414b      	adcs	r3, r1
 8007746:	657b      	str	r3, [r7, #84]	; 0x54
 8007748:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	461a      	mov	r2, r3
 800774e:	f04f 0300 	mov.w	r3, #0
 8007752:	1891      	adds	r1, r2, r2
 8007754:	61b9      	str	r1, [r7, #24]
 8007756:	415b      	adcs	r3, r3
 8007758:	61fb      	str	r3, [r7, #28]
 800775a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800775e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007762:	f7f9 faf1 	bl	8000d48 <__aeabi_uldivmod>
 8007766:	4602      	mov	r2, r0
 8007768:	460b      	mov	r3, r1
 800776a:	4b6c      	ldr	r3, [pc, #432]	; (800791c <UART_SetConfig+0x38c>)
 800776c:	fba3 1302 	umull	r1, r3, r3, r2
 8007770:	095b      	lsrs	r3, r3, #5
 8007772:	2164      	movs	r1, #100	; 0x64
 8007774:	fb01 f303 	mul.w	r3, r1, r3
 8007778:	1ad3      	subs	r3, r2, r3
 800777a:	00db      	lsls	r3, r3, #3
 800777c:	3332      	adds	r3, #50	; 0x32
 800777e:	4a67      	ldr	r2, [pc, #412]	; (800791c <UART_SetConfig+0x38c>)
 8007780:	fba2 2303 	umull	r2, r3, r2, r3
 8007784:	095b      	lsrs	r3, r3, #5
 8007786:	f003 0207 	and.w	r2, r3, #7
 800778a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4432      	add	r2, r6
 8007790:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007792:	e0b9      	b.n	8007908 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007794:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007796:	461c      	mov	r4, r3
 8007798:	f04f 0500 	mov.w	r5, #0
 800779c:	4622      	mov	r2, r4
 800779e:	462b      	mov	r3, r5
 80077a0:	1891      	adds	r1, r2, r2
 80077a2:	6139      	str	r1, [r7, #16]
 80077a4:	415b      	adcs	r3, r3
 80077a6:	617b      	str	r3, [r7, #20]
 80077a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80077ac:	1912      	adds	r2, r2, r4
 80077ae:	eb45 0303 	adc.w	r3, r5, r3
 80077b2:	f04f 0000 	mov.w	r0, #0
 80077b6:	f04f 0100 	mov.w	r1, #0
 80077ba:	00d9      	lsls	r1, r3, #3
 80077bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80077c0:	00d0      	lsls	r0, r2, #3
 80077c2:	4602      	mov	r2, r0
 80077c4:	460b      	mov	r3, r1
 80077c6:	eb12 0804 	adds.w	r8, r2, r4
 80077ca:	eb43 0905 	adc.w	r9, r3, r5
 80077ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	4618      	mov	r0, r3
 80077d4:	f04f 0100 	mov.w	r1, #0
 80077d8:	f04f 0200 	mov.w	r2, #0
 80077dc:	f04f 0300 	mov.w	r3, #0
 80077e0:	008b      	lsls	r3, r1, #2
 80077e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80077e6:	0082      	lsls	r2, r0, #2
 80077e8:	4640      	mov	r0, r8
 80077ea:	4649      	mov	r1, r9
 80077ec:	f7f9 faac 	bl	8000d48 <__aeabi_uldivmod>
 80077f0:	4602      	mov	r2, r0
 80077f2:	460b      	mov	r3, r1
 80077f4:	4b49      	ldr	r3, [pc, #292]	; (800791c <UART_SetConfig+0x38c>)
 80077f6:	fba3 2302 	umull	r2, r3, r3, r2
 80077fa:	095b      	lsrs	r3, r3, #5
 80077fc:	011e      	lsls	r6, r3, #4
 80077fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007800:	4618      	mov	r0, r3
 8007802:	f04f 0100 	mov.w	r1, #0
 8007806:	4602      	mov	r2, r0
 8007808:	460b      	mov	r3, r1
 800780a:	1894      	adds	r4, r2, r2
 800780c:	60bc      	str	r4, [r7, #8]
 800780e:	415b      	adcs	r3, r3
 8007810:	60fb      	str	r3, [r7, #12]
 8007812:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007816:	1812      	adds	r2, r2, r0
 8007818:	eb41 0303 	adc.w	r3, r1, r3
 800781c:	f04f 0400 	mov.w	r4, #0
 8007820:	f04f 0500 	mov.w	r5, #0
 8007824:	00dd      	lsls	r5, r3, #3
 8007826:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800782a:	00d4      	lsls	r4, r2, #3
 800782c:	4622      	mov	r2, r4
 800782e:	462b      	mov	r3, r5
 8007830:	1814      	adds	r4, r2, r0
 8007832:	64bc      	str	r4, [r7, #72]	; 0x48
 8007834:	414b      	adcs	r3, r1
 8007836:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007838:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	4618      	mov	r0, r3
 800783e:	f04f 0100 	mov.w	r1, #0
 8007842:	f04f 0200 	mov.w	r2, #0
 8007846:	f04f 0300 	mov.w	r3, #0
 800784a:	008b      	lsls	r3, r1, #2
 800784c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007850:	0082      	lsls	r2, r0, #2
 8007852:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007856:	f7f9 fa77 	bl	8000d48 <__aeabi_uldivmod>
 800785a:	4602      	mov	r2, r0
 800785c:	460b      	mov	r3, r1
 800785e:	4b2f      	ldr	r3, [pc, #188]	; (800791c <UART_SetConfig+0x38c>)
 8007860:	fba3 1302 	umull	r1, r3, r3, r2
 8007864:	095b      	lsrs	r3, r3, #5
 8007866:	2164      	movs	r1, #100	; 0x64
 8007868:	fb01 f303 	mul.w	r3, r1, r3
 800786c:	1ad3      	subs	r3, r2, r3
 800786e:	011b      	lsls	r3, r3, #4
 8007870:	3332      	adds	r3, #50	; 0x32
 8007872:	4a2a      	ldr	r2, [pc, #168]	; (800791c <UART_SetConfig+0x38c>)
 8007874:	fba2 2303 	umull	r2, r3, r2, r3
 8007878:	095b      	lsrs	r3, r3, #5
 800787a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800787e:	441e      	add	r6, r3
 8007880:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007882:	4618      	mov	r0, r3
 8007884:	f04f 0100 	mov.w	r1, #0
 8007888:	4602      	mov	r2, r0
 800788a:	460b      	mov	r3, r1
 800788c:	1894      	adds	r4, r2, r2
 800788e:	603c      	str	r4, [r7, #0]
 8007890:	415b      	adcs	r3, r3
 8007892:	607b      	str	r3, [r7, #4]
 8007894:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007898:	1812      	adds	r2, r2, r0
 800789a:	eb41 0303 	adc.w	r3, r1, r3
 800789e:	f04f 0400 	mov.w	r4, #0
 80078a2:	f04f 0500 	mov.w	r5, #0
 80078a6:	00dd      	lsls	r5, r3, #3
 80078a8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80078ac:	00d4      	lsls	r4, r2, #3
 80078ae:	4622      	mov	r2, r4
 80078b0:	462b      	mov	r3, r5
 80078b2:	eb12 0a00 	adds.w	sl, r2, r0
 80078b6:	eb43 0b01 	adc.w	fp, r3, r1
 80078ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	4618      	mov	r0, r3
 80078c0:	f04f 0100 	mov.w	r1, #0
 80078c4:	f04f 0200 	mov.w	r2, #0
 80078c8:	f04f 0300 	mov.w	r3, #0
 80078cc:	008b      	lsls	r3, r1, #2
 80078ce:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80078d2:	0082      	lsls	r2, r0, #2
 80078d4:	4650      	mov	r0, sl
 80078d6:	4659      	mov	r1, fp
 80078d8:	f7f9 fa36 	bl	8000d48 <__aeabi_uldivmod>
 80078dc:	4602      	mov	r2, r0
 80078de:	460b      	mov	r3, r1
 80078e0:	4b0e      	ldr	r3, [pc, #56]	; (800791c <UART_SetConfig+0x38c>)
 80078e2:	fba3 1302 	umull	r1, r3, r3, r2
 80078e6:	095b      	lsrs	r3, r3, #5
 80078e8:	2164      	movs	r1, #100	; 0x64
 80078ea:	fb01 f303 	mul.w	r3, r1, r3
 80078ee:	1ad3      	subs	r3, r2, r3
 80078f0:	011b      	lsls	r3, r3, #4
 80078f2:	3332      	adds	r3, #50	; 0x32
 80078f4:	4a09      	ldr	r2, [pc, #36]	; (800791c <UART_SetConfig+0x38c>)
 80078f6:	fba2 2303 	umull	r2, r3, r2, r3
 80078fa:	095b      	lsrs	r3, r3, #5
 80078fc:	f003 020f 	and.w	r2, r3, #15
 8007900:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4432      	add	r2, r6
 8007906:	609a      	str	r2, [r3, #8]
}
 8007908:	bf00      	nop
 800790a:	377c      	adds	r7, #124	; 0x7c
 800790c:	46bd      	mov	sp, r7
 800790e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007912:	bf00      	nop
 8007914:	40011000 	.word	0x40011000
 8007918:	40011400 	.word	0x40011400
 800791c:	51eb851f 	.word	0x51eb851f

08007920 <arm_rms_f32>:
 8007920:	b530      	push	{r4, r5, lr}
 8007922:	088d      	lsrs	r5, r1, #2
 8007924:	b083      	sub	sp, #12
 8007926:	eddf 5a28 	vldr	s11, [pc, #160]	; 80079c8 <arm_rms_f32+0xa8>
 800792a:	d020      	beq.n	800796e <arm_rms_f32+0x4e>
 800792c:	f100 0310 	add.w	r3, r0, #16
 8007930:	462c      	mov	r4, r5
 8007932:	ed53 6a04 	vldr	s13, [r3, #-16]
 8007936:	ed13 7a03 	vldr	s14, [r3, #-12]
 800793a:	ed53 7a02 	vldr	s15, [r3, #-8]
 800793e:	ed13 6a01 	vldr	s12, [r3, #-4]
 8007942:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8007946:	ee27 7a07 	vmul.f32	s14, s14, s14
 800794a:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800794e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007952:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007956:	ee26 6a06 	vmul.f32	s12, s12, s12
 800795a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800795e:	3c01      	subs	r4, #1
 8007960:	f103 0310 	add.w	r3, r3, #16
 8007964:	ee76 5a27 	vadd.f32	s11, s12, s15
 8007968:	d1e3      	bne.n	8007932 <arm_rms_f32+0x12>
 800796a:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 800796e:	f011 0303 	ands.w	r3, r1, #3
 8007972:	d007      	beq.n	8007984 <arm_rms_f32+0x64>
 8007974:	ecb0 6a01 	vldmia	r0!, {s12}
 8007978:	ee26 6a06 	vmul.f32	s12, s12, s12
 800797c:	3b01      	subs	r3, #1
 800797e:	ee75 5a86 	vadd.f32	s11, s11, s12
 8007982:	d1f7      	bne.n	8007974 <arm_rms_f32+0x54>
 8007984:	ee07 1a90 	vmov	s15, r1
 8007988:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800798c:	2300      	movs	r3, #0
 800798e:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8007992:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8007996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800799a:	da02      	bge.n	80079a2 <arm_rms_f32+0x82>
 800799c:	6013      	str	r3, [r2, #0]
 800799e:	b003      	add	sp, #12
 80079a0:	bd30      	pop	{r4, r5, pc}
 80079a2:	eeb1 0ac7 	vsqrt.f32	s0, s14
 80079a6:	eeb4 0a40 	vcmp.f32	s0, s0
 80079aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079ae:	d103      	bne.n	80079b8 <arm_rms_f32+0x98>
 80079b0:	ed82 0a00 	vstr	s0, [r2]
 80079b4:	b003      	add	sp, #12
 80079b6:	bd30      	pop	{r4, r5, pc}
 80079b8:	eeb0 0a47 	vmov.f32	s0, s14
 80079bc:	9201      	str	r2, [sp, #4]
 80079be:	f006 f859 	bl	800da74 <sqrtf>
 80079c2:	9a01      	ldr	r2, [sp, #4]
 80079c4:	e7f4      	b.n	80079b0 <arm_rms_f32+0x90>
 80079c6:	bf00      	nop
 80079c8:	00000000 	.word	0x00000000

080079cc <arm_mean_f32>:
 80079cc:	b430      	push	{r4, r5}
 80079ce:	088d      	lsrs	r5, r1, #2
 80079d0:	eddf 7a17 	vldr	s15, [pc, #92]	; 8007a30 <arm_mean_f32+0x64>
 80079d4:	d018      	beq.n	8007a08 <arm_mean_f32+0x3c>
 80079d6:	f100 0310 	add.w	r3, r0, #16
 80079da:	462c      	mov	r4, r5
 80079dc:	ed13 7a04 	vldr	s14, [r3, #-16]
 80079e0:	ed53 5a03 	vldr	s11, [r3, #-12]
 80079e4:	ed13 6a02 	vldr	s12, [r3, #-8]
 80079e8:	ed53 6a01 	vldr	s13, [r3, #-4]
 80079ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80079f0:	3c01      	subs	r4, #1
 80079f2:	ee77 7a25 	vadd.f32	s15, s14, s11
 80079f6:	f103 0310 	add.w	r3, r3, #16
 80079fa:	ee77 7a86 	vadd.f32	s15, s15, s12
 80079fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a02:	d1eb      	bne.n	80079dc <arm_mean_f32+0x10>
 8007a04:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 8007a08:	f011 0303 	ands.w	r3, r1, #3
 8007a0c:	d005      	beq.n	8007a1a <arm_mean_f32+0x4e>
 8007a0e:	ecb0 7a01 	vldmia	r0!, {s14}
 8007a12:	3b01      	subs	r3, #1
 8007a14:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007a18:	d1f9      	bne.n	8007a0e <arm_mean_f32+0x42>
 8007a1a:	ee07 1a10 	vmov	s14, r1
 8007a1e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8007a22:	bc30      	pop	{r4, r5}
 8007a24:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007a28:	edc2 6a00 	vstr	s13, [r2]
 8007a2c:	4770      	bx	lr
 8007a2e:	bf00      	nop
 8007a30:	00000000 	.word	0x00000000

08007a34 <arm_pid_init_f32>:
 8007a34:	edd0 6a08 	vldr	s13, [r0, #32]
 8007a38:	edd0 7a06 	vldr	s15, [r0, #24]
 8007a3c:	ed90 7a07 	vldr	s14, [r0, #28]
 8007a40:	edc0 6a02 	vstr	s13, [r0, #8]
 8007a44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a48:	ee36 6aa6 	vadd.f32	s12, s13, s13
 8007a4c:	eef1 7a67 	vneg.f32	s15, s15
 8007a50:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007a54:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007a58:	ed80 7a00 	vstr	s14, [r0]
 8007a5c:	edc0 7a01 	vstr	s15, [r0, #4]
 8007a60:	b119      	cbz	r1, 8007a6a <arm_pid_init_f32+0x36>
 8007a62:	2300      	movs	r3, #0
 8007a64:	60c3      	str	r3, [r0, #12]
 8007a66:	6103      	str	r3, [r0, #16]
 8007a68:	6143      	str	r3, [r0, #20]
 8007a6a:	4770      	bx	lr

08007a6c <arm_rfft_fast_init_f32>:
 8007a6c:	084b      	lsrs	r3, r1, #1
 8007a6e:	2b80      	cmp	r3, #128	; 0x80
 8007a70:	b410      	push	{r4}
 8007a72:	8201      	strh	r1, [r0, #16]
 8007a74:	8003      	strh	r3, [r0, #0]
 8007a76:	d046      	beq.n	8007b06 <arm_rfft_fast_init_f32+0x9a>
 8007a78:	d916      	bls.n	8007aa8 <arm_rfft_fast_init_f32+0x3c>
 8007a7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a7e:	d03c      	beq.n	8007afa <arm_rfft_fast_init_f32+0x8e>
 8007a80:	d928      	bls.n	8007ad4 <arm_rfft_fast_init_f32+0x68>
 8007a82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a86:	d01f      	beq.n	8007ac8 <arm_rfft_fast_init_f32+0x5c>
 8007a88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a8c:	d112      	bne.n	8007ab4 <arm_rfft_fast_init_f32+0x48>
 8007a8e:	4920      	ldr	r1, [pc, #128]	; (8007b10 <arm_rfft_fast_init_f32+0xa4>)
 8007a90:	4a20      	ldr	r2, [pc, #128]	; (8007b14 <arm_rfft_fast_init_f32+0xa8>)
 8007a92:	4b21      	ldr	r3, [pc, #132]	; (8007b18 <arm_rfft_fast_init_f32+0xac>)
 8007a94:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8007a98:	8184      	strh	r4, [r0, #12]
 8007a9a:	6081      	str	r1, [r0, #8]
 8007a9c:	6042      	str	r2, [r0, #4]
 8007a9e:	6143      	str	r3, [r0, #20]
 8007aa0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007aa4:	2000      	movs	r0, #0
 8007aa6:	4770      	bx	lr
 8007aa8:	2b20      	cmp	r3, #32
 8007aaa:	d01c      	beq.n	8007ae6 <arm_rfft_fast_init_f32+0x7a>
 8007aac:	2b40      	cmp	r3, #64	; 0x40
 8007aae:	d006      	beq.n	8007abe <arm_rfft_fast_init_f32+0x52>
 8007ab0:	2b10      	cmp	r3, #16
 8007ab2:	d01d      	beq.n	8007af0 <arm_rfft_fast_init_f32+0x84>
 8007ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ab8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	2438      	movs	r4, #56	; 0x38
 8007ac0:	4916      	ldr	r1, [pc, #88]	; (8007b1c <arm_rfft_fast_init_f32+0xb0>)
 8007ac2:	4a17      	ldr	r2, [pc, #92]	; (8007b20 <arm_rfft_fast_init_f32+0xb4>)
 8007ac4:	4b17      	ldr	r3, [pc, #92]	; (8007b24 <arm_rfft_fast_init_f32+0xb8>)
 8007ac6:	e7e7      	b.n	8007a98 <arm_rfft_fast_init_f32+0x2c>
 8007ac8:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8007acc:	4916      	ldr	r1, [pc, #88]	; (8007b28 <arm_rfft_fast_init_f32+0xbc>)
 8007ace:	4a17      	ldr	r2, [pc, #92]	; (8007b2c <arm_rfft_fast_init_f32+0xc0>)
 8007ad0:	4b17      	ldr	r3, [pc, #92]	; (8007b30 <arm_rfft_fast_init_f32+0xc4>)
 8007ad2:	e7e1      	b.n	8007a98 <arm_rfft_fast_init_f32+0x2c>
 8007ad4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ad8:	d1ec      	bne.n	8007ab4 <arm_rfft_fast_init_f32+0x48>
 8007ada:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8007ade:	4915      	ldr	r1, [pc, #84]	; (8007b34 <arm_rfft_fast_init_f32+0xc8>)
 8007ae0:	4a15      	ldr	r2, [pc, #84]	; (8007b38 <arm_rfft_fast_init_f32+0xcc>)
 8007ae2:	4b16      	ldr	r3, [pc, #88]	; (8007b3c <arm_rfft_fast_init_f32+0xd0>)
 8007ae4:	e7d8      	b.n	8007a98 <arm_rfft_fast_init_f32+0x2c>
 8007ae6:	2430      	movs	r4, #48	; 0x30
 8007ae8:	4915      	ldr	r1, [pc, #84]	; (8007b40 <arm_rfft_fast_init_f32+0xd4>)
 8007aea:	4a16      	ldr	r2, [pc, #88]	; (8007b44 <arm_rfft_fast_init_f32+0xd8>)
 8007aec:	4b16      	ldr	r3, [pc, #88]	; (8007b48 <arm_rfft_fast_init_f32+0xdc>)
 8007aee:	e7d3      	b.n	8007a98 <arm_rfft_fast_init_f32+0x2c>
 8007af0:	2414      	movs	r4, #20
 8007af2:	4916      	ldr	r1, [pc, #88]	; (8007b4c <arm_rfft_fast_init_f32+0xe0>)
 8007af4:	4a16      	ldr	r2, [pc, #88]	; (8007b50 <arm_rfft_fast_init_f32+0xe4>)
 8007af6:	4b17      	ldr	r3, [pc, #92]	; (8007b54 <arm_rfft_fast_init_f32+0xe8>)
 8007af8:	e7ce      	b.n	8007a98 <arm_rfft_fast_init_f32+0x2c>
 8007afa:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8007afe:	4916      	ldr	r1, [pc, #88]	; (8007b58 <arm_rfft_fast_init_f32+0xec>)
 8007b00:	4a16      	ldr	r2, [pc, #88]	; (8007b5c <arm_rfft_fast_init_f32+0xf0>)
 8007b02:	4b17      	ldr	r3, [pc, #92]	; (8007b60 <arm_rfft_fast_init_f32+0xf4>)
 8007b04:	e7c8      	b.n	8007a98 <arm_rfft_fast_init_f32+0x2c>
 8007b06:	24d0      	movs	r4, #208	; 0xd0
 8007b08:	4916      	ldr	r1, [pc, #88]	; (8007b64 <arm_rfft_fast_init_f32+0xf8>)
 8007b0a:	4a17      	ldr	r2, [pc, #92]	; (8007b68 <arm_rfft_fast_init_f32+0xfc>)
 8007b0c:	4b17      	ldr	r3, [pc, #92]	; (8007b6c <arm_rfft_fast_init_f32+0x100>)
 8007b0e:	e7c3      	b.n	8007a98 <arm_rfft_fast_init_f32+0x2c>
 8007b10:	0801d0e0 	.word	0x0801d0e0
 8007b14:	0800e2d8 	.word	0x0800e2d8
 8007b18:	08014448 	.word	0x08014448
 8007b1c:	080123d8 	.word	0x080123d8
 8007b20:	0801eea0 	.word	0x0801eea0
 8007b24:	08021390 	.word	0x08021390
 8007b28:	0801adc8 	.word	0x0801adc8
 8007b2c:	08018cc8 	.word	0x08018cc8
 8007b30:	08012448 	.word	0x08012448
 8007b34:	08021020 	.word	0x08021020
 8007b38:	08018448 	.word	0x08018448
 8007b3c:	0801f0a0 	.word	0x0801f0a0
 8007b40:	0801bc80 	.word	0x0801bc80
 8007b44:	0801acc8 	.word	0x0801acc8
 8007b48:	080122d8 	.word	0x080122d8
 8007b4c:	0801bbd8 	.word	0x0801bbd8
 8007b50:	08018c48 	.word	0x08018c48
 8007b54:	0801bc00 	.word	0x0801bc00
 8007b58:	0801f8a0 	.word	0x0801f8a0
 8007b5c:	0801c0e0 	.word	0x0801c0e0
 8007b60:	0801fc20 	.word	0x0801fc20
 8007b64:	08021590 	.word	0x08021590
 8007b68:	0801bce0 	.word	0x0801bce0
 8007b6c:	08020c20 	.word	0x08020c20

08007b70 <arm_rfft_fast_f32>:
 8007b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b74:	8a06      	ldrh	r6, [r0, #16]
 8007b76:	0876      	lsrs	r6, r6, #1
 8007b78:	4607      	mov	r7, r0
 8007b7a:	4615      	mov	r5, r2
 8007b7c:	8006      	strh	r6, [r0, #0]
 8007b7e:	460c      	mov	r4, r1
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d15c      	bne.n	8007c3e <arm_rfft_fast_f32+0xce>
 8007b84:	461a      	mov	r2, r3
 8007b86:	2301      	movs	r3, #1
 8007b88:	f000 fbe4 	bl	8008354 <arm_cfft_f32>
 8007b8c:	edd4 7a00 	vldr	s15, [r4]
 8007b90:	ed94 7a01 	vldr	s14, [r4, #4]
 8007b94:	883e      	ldrh	r6, [r7, #0]
 8007b96:	6978      	ldr	r0, [r7, #20]
 8007b98:	ee37 7a07 	vadd.f32	s14, s14, s14
 8007b9c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007ba0:	eeb6 3a00 	vmov.f32	s6, #96	; 0x3f000000  0.5
 8007ba4:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007ba8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007bac:	3e01      	subs	r6, #1
 8007bae:	ee26 7a83 	vmul.f32	s14, s13, s6
 8007bb2:	ee67 7a83 	vmul.f32	s15, s15, s6
 8007bb6:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8007bba:	ed85 7a00 	vstr	s14, [r5]
 8007bbe:	edc5 7a01 	vstr	s15, [r5, #4]
 8007bc2:	3010      	adds	r0, #16
 8007bc4:	f105 0210 	add.w	r2, r5, #16
 8007bc8:	3b08      	subs	r3, #8
 8007bca:	f104 0110 	add.w	r1, r4, #16
 8007bce:	ed93 7a02 	vldr	s14, [r3, #8]
 8007bd2:	ed51 6a02 	vldr	s13, [r1, #-8]
 8007bd6:	ed10 6a02 	vldr	s12, [r0, #-8]
 8007bda:	edd3 3a03 	vldr	s7, [r3, #12]
 8007bde:	ed11 5a01 	vldr	s10, [r1, #-4]
 8007be2:	ed50 5a01 	vldr	s11, [r0, #-4]
 8007be6:	ee77 7a66 	vsub.f32	s15, s14, s13
 8007bea:	ee77 4a26 	vadd.f32	s9, s14, s13
 8007bee:	ee33 4a85 	vadd.f32	s8, s7, s10
 8007bf2:	ee66 6a27 	vmul.f32	s13, s12, s15
 8007bf6:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8007bfa:	ee35 5a63 	vsub.f32	s10, s10, s7
 8007bfe:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007c02:	ee77 7a05 	vadd.f32	s15, s14, s10
 8007c06:	ee26 6a04 	vmul.f32	s12, s12, s8
 8007c0a:	ee65 5a84 	vmul.f32	s11, s11, s8
 8007c0e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007c12:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8007c16:	ee67 7a83 	vmul.f32	s15, s15, s6
 8007c1a:	ee27 7a03 	vmul.f32	s14, s14, s6
 8007c1e:	3e01      	subs	r6, #1
 8007c20:	ed02 7a02 	vstr	s14, [r2, #-8]
 8007c24:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007c28:	f1a3 0308 	sub.w	r3, r3, #8
 8007c2c:	f101 0108 	add.w	r1, r1, #8
 8007c30:	f100 0008 	add.w	r0, r0, #8
 8007c34:	f102 0208 	add.w	r2, r2, #8
 8007c38:	d1c9      	bne.n	8007bce <arm_rfft_fast_f32+0x5e>
 8007c3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c3e:	edd1 7a00 	vldr	s15, [r1]
 8007c42:	edd1 6a01 	vldr	s13, [r1, #4]
 8007c46:	6941      	ldr	r1, [r0, #20]
 8007c48:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007c4c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007c50:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8007c54:	ee27 7a23 	vmul.f32	s14, s14, s7
 8007c58:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8007c5c:	3e01      	subs	r6, #1
 8007c5e:	ed82 7a00 	vstr	s14, [r2]
 8007c62:	edc2 7a01 	vstr	s15, [r2, #4]
 8007c66:	00f0      	lsls	r0, r6, #3
 8007c68:	b3ee      	cbz	r6, 8007ce6 <arm_rfft_fast_f32+0x176>
 8007c6a:	3808      	subs	r0, #8
 8007c6c:	f101 0e10 	add.w	lr, r1, #16
 8007c70:	4420      	add	r0, r4
 8007c72:	f104 0110 	add.w	r1, r4, #16
 8007c76:	f102 0c10 	add.w	ip, r2, #16
 8007c7a:	ed90 7a02 	vldr	s14, [r0, #8]
 8007c7e:	ed51 6a02 	vldr	s13, [r1, #-8]
 8007c82:	ed1e 6a02 	vldr	s12, [lr, #-8]
 8007c86:	ed90 4a03 	vldr	s8, [r0, #12]
 8007c8a:	ed11 5a01 	vldr	s10, [r1, #-4]
 8007c8e:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8007c92:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8007c96:	ee74 4a05 	vadd.f32	s9, s8, s10
 8007c9a:	ee26 3a27 	vmul.f32	s6, s12, s15
 8007c9e:	ee77 6a26 	vadd.f32	s13, s14, s13
 8007ca2:	ee35 5a44 	vsub.f32	s10, s10, s8
 8007ca6:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8007caa:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8007cae:	ee77 7a05 	vadd.f32	s15, s14, s10
 8007cb2:	ee26 6a24 	vmul.f32	s12, s12, s9
 8007cb6:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8007cba:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007cbe:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8007cc2:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8007cc6:	ee27 7a23 	vmul.f32	s14, s14, s7
 8007cca:	3e01      	subs	r6, #1
 8007ccc:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8007cd0:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8007cd4:	f1a0 0008 	sub.w	r0, r0, #8
 8007cd8:	f101 0108 	add.w	r1, r1, #8
 8007cdc:	f10e 0e08 	add.w	lr, lr, #8
 8007ce0:	f10c 0c08 	add.w	ip, ip, #8
 8007ce4:	d1c9      	bne.n	8007c7a <arm_rfft_fast_f32+0x10a>
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	4629      	mov	r1, r5
 8007cea:	4638      	mov	r0, r7
 8007cec:	2301      	movs	r3, #1
 8007cee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cf2:	f000 bb2f 	b.w	8008354 <arm_cfft_f32>
 8007cf6:	bf00      	nop

08007cf8 <arm_cfft_radix8by2_f32>:
 8007cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cfc:	ed2d 8b08 	vpush	{d8-d11}
 8007d00:	4607      	mov	r7, r0
 8007d02:	4608      	mov	r0, r1
 8007d04:	f8b7 e000 	ldrh.w	lr, [r7]
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	ea4f 015e 	mov.w	r1, lr, lsr #1
 8007d0e:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 8007d12:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8007d16:	f000 80b0 	beq.w	8007e7a <arm_cfft_radix8by2_f32+0x182>
 8007d1a:	008b      	lsls	r3, r1, #2
 8007d1c:	3310      	adds	r3, #16
 8007d1e:	18c6      	adds	r6, r0, r3
 8007d20:	3210      	adds	r2, #16
 8007d22:	4443      	add	r3, r8
 8007d24:	f100 0510 	add.w	r5, r0, #16
 8007d28:	f108 0410 	add.w	r4, r8, #16
 8007d2c:	ed54 1a04 	vldr	s3, [r4, #-16]
 8007d30:	ed54 6a03 	vldr	s13, [r4, #-12]
 8007d34:	ed13 4a04 	vldr	s8, [r3, #-16]
 8007d38:	ed53 3a03 	vldr	s7, [r3, #-12]
 8007d3c:	ed53 5a02 	vldr	s11, [r3, #-8]
 8007d40:	ed13 5a01 	vldr	s10, [r3, #-4]
 8007d44:	ed14 0a02 	vldr	s0, [r4, #-8]
 8007d48:	ed54 7a01 	vldr	s15, [r4, #-4]
 8007d4c:	ed16 2a04 	vldr	s4, [r6, #-16]
 8007d50:	ed56 2a03 	vldr	s5, [r6, #-12]
 8007d54:	ed15 6a03 	vldr	s12, [r5, #-12]
 8007d58:	ed15 7a01 	vldr	s14, [r5, #-4]
 8007d5c:	ed15 3a04 	vldr	s6, [r5, #-16]
 8007d60:	ed56 0a02 	vldr	s1, [r6, #-8]
 8007d64:	ed16 1a01 	vldr	s2, [r6, #-4]
 8007d68:	ed55 4a02 	vldr	s9, [r5, #-8]
 8007d6c:	ee73 ba21 	vadd.f32	s23, s6, s3
 8007d70:	ee36 ba26 	vadd.f32	s22, s12, s13
 8007d74:	ee37 aa27 	vadd.f32	s20, s14, s15
 8007d78:	ee72 9a04 	vadd.f32	s19, s4, s8
 8007d7c:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8007d80:	ee31 8a05 	vadd.f32	s16, s2, s10
 8007d84:	ee74 aa80 	vadd.f32	s21, s9, s0
 8007d88:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8007d8c:	ed45 ba04 	vstr	s23, [r5, #-16]
 8007d90:	ed05 ba03 	vstr	s22, [r5, #-12]
 8007d94:	ed45 aa02 	vstr	s21, [r5, #-8]
 8007d98:	ed05 aa01 	vstr	s20, [r5, #-4]
 8007d9c:	ed06 8a01 	vstr	s16, [r6, #-4]
 8007da0:	ed46 9a04 	vstr	s19, [r6, #-16]
 8007da4:	ed06 9a03 	vstr	s18, [r6, #-12]
 8007da8:	ed46 8a02 	vstr	s17, [r6, #-8]
 8007dac:	ee76 6a66 	vsub.f32	s13, s12, s13
 8007db0:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8007db4:	ed12 6a03 	vldr	s12, [r2, #-12]
 8007db8:	ed52 2a04 	vldr	s5, [r2, #-16]
 8007dbc:	ee33 3a61 	vsub.f32	s6, s6, s3
 8007dc0:	ee34 4a42 	vsub.f32	s8, s8, s4
 8007dc4:	ee26 8a86 	vmul.f32	s16, s13, s12
 8007dc8:	ee24 2a06 	vmul.f32	s4, s8, s12
 8007dcc:	ee63 1a22 	vmul.f32	s3, s6, s5
 8007dd0:	ee24 4a22 	vmul.f32	s8, s8, s5
 8007dd4:	ee23 3a06 	vmul.f32	s6, s6, s12
 8007dd8:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8007ddc:	ee23 6a86 	vmul.f32	s12, s7, s12
 8007de0:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8007de4:	ee36 6a04 	vadd.f32	s12, s12, s8
 8007de8:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8007dec:	ee72 3a63 	vsub.f32	s7, s4, s7
 8007df0:	ee71 2a88 	vadd.f32	s5, s3, s16
 8007df4:	ed44 6a03 	vstr	s13, [r4, #-12]
 8007df8:	ed44 2a04 	vstr	s5, [r4, #-16]
 8007dfc:	ed43 3a04 	vstr	s7, [r3, #-16]
 8007e00:	ed03 6a03 	vstr	s12, [r3, #-12]
 8007e04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007e08:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8007e0c:	ed12 7a01 	vldr	s14, [r2, #-4]
 8007e10:	ed52 5a02 	vldr	s11, [r2, #-8]
 8007e14:	ee35 6a41 	vsub.f32	s12, s10, s2
 8007e18:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8007e1c:	ee67 3a87 	vmul.f32	s7, s15, s14
 8007e20:	ee26 5a87 	vmul.f32	s10, s13, s14
 8007e24:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8007e28:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007e2c:	ee64 4a87 	vmul.f32	s9, s9, s14
 8007e30:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8007e34:	ee26 7a07 	vmul.f32	s14, s12, s14
 8007e38:	ee26 6a25 	vmul.f32	s12, s12, s11
 8007e3c:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007e40:	ee74 5a23 	vadd.f32	s11, s8, s7
 8007e44:	ee35 6a46 	vsub.f32	s12, s10, s12
 8007e48:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007e4c:	f1be 0e01 	subs.w	lr, lr, #1
 8007e50:	ed44 5a02 	vstr	s11, [r4, #-8]
 8007e54:	f105 0510 	add.w	r5, r5, #16
 8007e58:	ed44 7a01 	vstr	s15, [r4, #-4]
 8007e5c:	f106 0610 	add.w	r6, r6, #16
 8007e60:	ed03 6a02 	vstr	s12, [r3, #-8]
 8007e64:	ed03 7a01 	vstr	s14, [r3, #-4]
 8007e68:	f102 0210 	add.w	r2, r2, #16
 8007e6c:	f104 0410 	add.w	r4, r4, #16
 8007e70:	f103 0310 	add.w	r3, r3, #16
 8007e74:	f47f af5a 	bne.w	8007d2c <arm_cfft_radix8by2_f32+0x34>
 8007e78:	687a      	ldr	r2, [r7, #4]
 8007e7a:	b28c      	uxth	r4, r1
 8007e7c:	4621      	mov	r1, r4
 8007e7e:	2302      	movs	r3, #2
 8007e80:	f000 feac 	bl	8008bdc <arm_radix8_butterfly_f32>
 8007e84:	ecbd 8b08 	vpop	{d8-d11}
 8007e88:	4621      	mov	r1, r4
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	4640      	mov	r0, r8
 8007e8e:	2302      	movs	r3, #2
 8007e90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e94:	f000 bea2 	b.w	8008bdc <arm_radix8_butterfly_f32>

08007e98 <arm_cfft_radix8by4_f32>:
 8007e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e9c:	ed2d 8b0a 	vpush	{d8-d12}
 8007ea0:	8802      	ldrh	r2, [r0, #0]
 8007ea2:	ed91 6a00 	vldr	s12, [r1]
 8007ea6:	b08f      	sub	sp, #60	; 0x3c
 8007ea8:	460f      	mov	r7, r1
 8007eaa:	0852      	lsrs	r2, r2, #1
 8007eac:	6841      	ldr	r1, [r0, #4]
 8007eae:	900c      	str	r0, [sp, #48]	; 0x30
 8007eb0:	0093      	lsls	r3, r2, #2
 8007eb2:	4638      	mov	r0, r7
 8007eb4:	4418      	add	r0, r3
 8007eb6:	4606      	mov	r6, r0
 8007eb8:	9009      	str	r0, [sp, #36]	; 0x24
 8007eba:	4418      	add	r0, r3
 8007ebc:	edd0 6a00 	vldr	s13, [r0]
 8007ec0:	ed96 4a00 	vldr	s8, [r6]
 8007ec4:	edd6 2a01 	vldr	s5, [r6, #4]
 8007ec8:	edd0 7a01 	vldr	s15, [r0, #4]
 8007ecc:	900a      	str	r0, [sp, #40]	; 0x28
 8007ece:	ee76 5a26 	vadd.f32	s11, s12, s13
 8007ed2:	4604      	mov	r4, r0
 8007ed4:	4625      	mov	r5, r4
 8007ed6:	441c      	add	r4, r3
 8007ed8:	edd4 4a00 	vldr	s9, [r4]
 8007edc:	ed97 7a01 	vldr	s14, [r7, #4]
 8007ee0:	ed94 3a01 	vldr	s6, [r4, #4]
 8007ee4:	9401      	str	r4, [sp, #4]
 8007ee6:	ee35 5a84 	vadd.f32	s10, s11, s8
 8007eea:	4630      	mov	r0, r6
 8007eec:	ee35 5a24 	vadd.f32	s10, s10, s9
 8007ef0:	463e      	mov	r6, r7
 8007ef2:	ee15 ea10 	vmov	lr, s10
 8007ef6:	ee76 6a66 	vsub.f32	s13, s12, s13
 8007efa:	f846 eb08 	str.w	lr, [r6], #8
 8007efe:	ee37 6a27 	vadd.f32	s12, s14, s15
 8007f02:	ed90 5a01 	vldr	s10, [r0, #4]
 8007f06:	9605      	str	r6, [sp, #20]
 8007f08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007f0c:	9e01      	ldr	r6, [sp, #4]
 8007f0e:	9707      	str	r7, [sp, #28]
 8007f10:	ee76 3aa2 	vadd.f32	s7, s13, s5
 8007f14:	ed96 2a01 	vldr	s4, [r6, #4]
 8007f18:	ee36 7a05 	vadd.f32	s14, s12, s10
 8007f1c:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8007f20:	ee37 5ac4 	vsub.f32	s10, s15, s8
 8007f24:	ee77 7a84 	vadd.f32	s15, s15, s8
 8007f28:	ee33 4ac3 	vsub.f32	s8, s7, s6
 8007f2c:	4604      	mov	r4, r0
 8007f2e:	46a3      	mov	fp, r4
 8007f30:	ee37 7a02 	vadd.f32	s14, s14, s4
 8007f34:	ee35 5a24 	vadd.f32	s10, s10, s9
 8007f38:	ee14 8a10 	vmov	r8, s8
 8007f3c:	46a4      	mov	ip, r4
 8007f3e:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8007f42:	ed87 7a01 	vstr	s14, [r7, #4]
 8007f46:	f84b 8b08 	str.w	r8, [fp], #8
 8007f4a:	f1ac 0704 	sub.w	r7, ip, #4
 8007f4e:	ed8c 5a01 	vstr	s10, [ip, #4]
 8007f52:	f101 0c08 	add.w	ip, r1, #8
 8007f56:	462c      	mov	r4, r5
 8007f58:	f8cd c010 	str.w	ip, [sp, #16]
 8007f5c:	ee15 ca90 	vmov	ip, s11
 8007f60:	ee36 6a62 	vsub.f32	s12, s12, s5
 8007f64:	f844 cb08 	str.w	ip, [r4], #8
 8007f68:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8007f6c:	ee36 6a43 	vsub.f32	s12, s12, s6
 8007f70:	9406      	str	r4, [sp, #24]
 8007f72:	ee76 6a83 	vadd.f32	s13, s13, s6
 8007f76:	f101 0410 	add.w	r4, r1, #16
 8007f7a:	0852      	lsrs	r2, r2, #1
 8007f7c:	9402      	str	r4, [sp, #8]
 8007f7e:	ed85 6a01 	vstr	s12, [r5, #4]
 8007f82:	462c      	mov	r4, r5
 8007f84:	f101 0518 	add.w	r5, r1, #24
 8007f88:	920b      	str	r2, [sp, #44]	; 0x2c
 8007f8a:	46b2      	mov	sl, r6
 8007f8c:	9503      	str	r5, [sp, #12]
 8007f8e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007f92:	3a02      	subs	r2, #2
 8007f94:	ee16 5a90 	vmov	r5, s13
 8007f98:	46b6      	mov	lr, r6
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	0852      	lsrs	r2, r2, #1
 8007f9e:	f84a 5b08 	str.w	r5, [sl], #8
 8007fa2:	f1a0 0604 	sub.w	r6, r0, #4
 8007fa6:	edce 7a01 	vstr	s15, [lr, #4]
 8007faa:	9208      	str	r2, [sp, #32]
 8007fac:	f000 8130 	beq.w	8008210 <arm_cfft_radix8by4_f32+0x378>
 8007fb0:	4691      	mov	r9, r2
 8007fb2:	9a07      	ldr	r2, [sp, #28]
 8007fb4:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007fb8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007fbc:	3b08      	subs	r3, #8
 8007fbe:	f102 0510 	add.w	r5, r2, #16
 8007fc2:	f101 0c20 	add.w	ip, r1, #32
 8007fc6:	f1a4 020c 	sub.w	r2, r4, #12
 8007fca:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 8007fce:	4433      	add	r3, r6
 8007fd0:	3410      	adds	r4, #16
 8007fd2:	4650      	mov	r0, sl
 8007fd4:	4659      	mov	r1, fp
 8007fd6:	ed55 3a02 	vldr	s7, [r5, #-8]
 8007fda:	ed14 5a02 	vldr	s10, [r4, #-8]
 8007fde:	ed91 7a00 	vldr	s14, [r1]
 8007fe2:	edd0 7a00 	vldr	s15, [r0]
 8007fe6:	ed54 5a01 	vldr	s11, [r4, #-4]
 8007fea:	ed15 4a01 	vldr	s8, [r5, #-4]
 8007fee:	edd0 6a01 	vldr	s13, [r0, #4]
 8007ff2:	ed91 6a01 	vldr	s12, [r1, #4]
 8007ff6:	ee33 8a85 	vadd.f32	s16, s7, s10
 8007ffa:	ee34 0a25 	vadd.f32	s0, s8, s11
 8007ffe:	ee78 4a07 	vadd.f32	s9, s16, s14
 8008002:	ee74 5a65 	vsub.f32	s11, s8, s11
 8008006:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800800a:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800800e:	ed45 4a02 	vstr	s9, [r5, #-8]
 8008012:	edd1 4a01 	vldr	s9, [r1, #4]
 8008016:	ed90 4a01 	vldr	s8, [r0, #4]
 800801a:	ee70 4a24 	vadd.f32	s9, s0, s9
 800801e:	ee75 aa06 	vadd.f32	s21, s10, s12
 8008022:	ee74 4a84 	vadd.f32	s9, s9, s8
 8008026:	ee35 aac7 	vsub.f32	s20, s11, s14
 800802a:	ed45 4a01 	vstr	s9, [r5, #-4]
 800802e:	edd6 1a00 	vldr	s3, [r6]
 8008032:	edd7 0a00 	vldr	s1, [r7]
 8008036:	ed92 4a02 	vldr	s8, [r2, #8]
 800803a:	edd3 3a02 	vldr	s7, [r3, #8]
 800803e:	ed93 2a01 	vldr	s4, [r3, #4]
 8008042:	ed16 1a01 	vldr	s2, [r6, #-4]
 8008046:	edd2 2a01 	vldr	s5, [r2, #4]
 800804a:	ed57 9a01 	vldr	s19, [r7, #-4]
 800804e:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8008052:	ee39 3a81 	vadd.f32	s6, s19, s2
 8008056:	ee74 8a84 	vadd.f32	s17, s9, s8
 800805a:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800805e:	ee78 8aa3 	vadd.f32	s17, s17, s7
 8008062:	ee7a aae6 	vsub.f32	s21, s21, s13
 8008066:	ee18 aa90 	vmov	sl, s17
 800806a:	f847 a908 	str.w	sl, [r7], #-8
 800806e:	edd2 8a01 	vldr	s17, [r2, #4]
 8008072:	ed93 9a01 	vldr	s18, [r3, #4]
 8008076:	ee73 8a28 	vadd.f32	s17, s6, s17
 800807a:	ee3a aa27 	vadd.f32	s20, s20, s15
 800807e:	ee78 8a89 	vadd.f32	s17, s17, s18
 8008082:	ee74 0a63 	vsub.f32	s1, s8, s7
 8008086:	edc7 8a01 	vstr	s17, [r7, #4]
 800808a:	ed18 ba02 	vldr	s22, [r8, #-8]
 800808e:	ed58 8a01 	vldr	s17, [r8, #-4]
 8008092:	ee39 1ac1 	vsub.f32	s2, s19, s2
 8008096:	ee6a ba28 	vmul.f32	s23, s20, s17
 800809a:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800809e:	ee71 9ae2 	vsub.f32	s19, s3, s5
 80080a2:	ee31 9a20 	vadd.f32	s18, s2, s1
 80080a6:	ee79 9a82 	vadd.f32	s19, s19, s4
 80080aa:	ee3c ca2b 	vadd.f32	s24, s24, s23
 80080ae:	ee6a aaa8 	vmul.f32	s21, s21, s17
 80080b2:	ee69 baa8 	vmul.f32	s23, s19, s17
 80080b6:	ee2a aa0b 	vmul.f32	s20, s20, s22
 80080ba:	ee69 9a8b 	vmul.f32	s19, s19, s22
 80080be:	ee69 8a28 	vmul.f32	s17, s18, s17
 80080c2:	ee29 ba0b 	vmul.f32	s22, s18, s22
 80080c6:	ee1c aa10 	vmov	sl, s24
 80080ca:	ee78 8aa9 	vadd.f32	s17, s17, s19
 80080ce:	f841 ab08 	str.w	sl, [r1], #8
 80080d2:	ee3a aa6a 	vsub.f32	s20, s20, s21
 80080d6:	ee3b bacb 	vsub.f32	s22, s23, s22
 80080da:	ee34 4ac4 	vsub.f32	s8, s9, s8
 80080de:	ee33 3a62 	vsub.f32	s6, s6, s5
 80080e2:	ed01 aa01 	vstr	s20, [r1, #-4]
 80080e6:	edc2 8a01 	vstr	s17, [r2, #4]
 80080ea:	ed82 ba02 	vstr	s22, [r2, #8]
 80080ee:	ed5c 4a04 	vldr	s9, [ip, #-16]
 80080f2:	ee74 3a63 	vsub.f32	s7, s8, s7
 80080f6:	ee38 8a47 	vsub.f32	s16, s16, s14
 80080fa:	ed1c 4a03 	vldr	s8, [ip, #-12]
 80080fe:	ee30 0a46 	vsub.f32	s0, s0, s12
 8008102:	ee33 3a42 	vsub.f32	s6, s6, s4
 8008106:	ee38 8a67 	vsub.f32	s16, s16, s15
 800810a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800810e:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8008112:	ee63 8a04 	vmul.f32	s17, s6, s8
 8008116:	ee28 aa24 	vmul.f32	s20, s16, s9
 800811a:	ee60 9a04 	vmul.f32	s19, s0, s8
 800811e:	ee28 8a04 	vmul.f32	s16, s16, s8
 8008122:	ee20 0a24 	vmul.f32	s0, s0, s9
 8008126:	ee63 3a84 	vmul.f32	s7, s7, s8
 800812a:	ee39 4a68 	vsub.f32	s8, s18, s17
 800812e:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8008132:	ee14 aa10 	vmov	sl, s8
 8008136:	ee30 0a48 	vsub.f32	s0, s0, s16
 800813a:	ee63 4a24 	vmul.f32	s9, s6, s9
 800813e:	ed44 9a02 	vstr	s19, [r4, #-8]
 8008142:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8008146:	ed04 0a01 	vstr	s0, [r4, #-4]
 800814a:	f846 a908 	str.w	sl, [r6], #-8
 800814e:	ee35 6a46 	vsub.f32	s12, s10, s12
 8008152:	ee35 7a87 	vadd.f32	s14, s11, s14
 8008156:	edc6 3a01 	vstr	s7, [r6, #4]
 800815a:	ee76 6a26 	vadd.f32	s13, s12, s13
 800815e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008162:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 8008166:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800816a:	ee67 5a86 	vmul.f32	s11, s15, s12
 800816e:	ee26 5a87 	vmul.f32	s10, s13, s14
 8008172:	ee72 2a62 	vsub.f32	s5, s4, s5
 8008176:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800817a:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800817e:	ee75 5a25 	vadd.f32	s11, s10, s11
 8008182:	ee62 0a86 	vmul.f32	s1, s5, s12
 8008186:	ee66 6a86 	vmul.f32	s13, s13, s12
 800818a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800818e:	ee21 6a06 	vmul.f32	s12, s2, s12
 8008192:	ee62 2a87 	vmul.f32	s5, s5, s14
 8008196:	ee21 1a07 	vmul.f32	s2, s2, s14
 800819a:	ee15 aa90 	vmov	sl, s11
 800819e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80081a2:	f840 ab08 	str.w	sl, [r0], #8
 80081a6:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80081aa:	ee76 2a22 	vadd.f32	s5, s12, s5
 80081ae:	f1b9 0901 	subs.w	r9, r9, #1
 80081b2:	ed40 7a01 	vstr	s15, [r0, #-4]
 80081b6:	f105 0508 	add.w	r5, r5, #8
 80081ba:	ed83 1a02 	vstr	s2, [r3, #8]
 80081be:	edc3 2a01 	vstr	s5, [r3, #4]
 80081c2:	f108 0808 	add.w	r8, r8, #8
 80081c6:	f1a2 0208 	sub.w	r2, r2, #8
 80081ca:	f10c 0c10 	add.w	ip, ip, #16
 80081ce:	f104 0408 	add.w	r4, r4, #8
 80081d2:	f10e 0e18 	add.w	lr, lr, #24
 80081d6:	f1a3 0308 	sub.w	r3, r3, #8
 80081da:	f47f aefc 	bne.w	8007fd6 <arm_cfft_radix8by4_f32+0x13e>
 80081de:	9908      	ldr	r1, [sp, #32]
 80081e0:	9802      	ldr	r0, [sp, #8]
 80081e2:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 80081e6:	00cb      	lsls	r3, r1, #3
 80081e8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80081ec:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80081f0:	9102      	str	r1, [sp, #8]
 80081f2:	9905      	ldr	r1, [sp, #20]
 80081f4:	4419      	add	r1, r3
 80081f6:	9105      	str	r1, [sp, #20]
 80081f8:	9904      	ldr	r1, [sp, #16]
 80081fa:	4419      	add	r1, r3
 80081fc:	9104      	str	r1, [sp, #16]
 80081fe:	9906      	ldr	r1, [sp, #24]
 8008200:	449b      	add	fp, r3
 8008202:	4419      	add	r1, r3
 8008204:	449a      	add	sl, r3
 8008206:	9b03      	ldr	r3, [sp, #12]
 8008208:	9106      	str	r1, [sp, #24]
 800820a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800820e:	9303      	str	r3, [sp, #12]
 8008210:	9a05      	ldr	r2, [sp, #20]
 8008212:	9806      	ldr	r0, [sp, #24]
 8008214:	ed92 4a00 	vldr	s8, [r2]
 8008218:	ed90 7a00 	vldr	s14, [r0]
 800821c:	ed9b 3a00 	vldr	s6, [fp]
 8008220:	edda 3a00 	vldr	s7, [sl]
 8008224:	edd2 4a01 	vldr	s9, [r2, #4]
 8008228:	edd0 6a01 	vldr	s13, [r0, #4]
 800822c:	ed9a 2a01 	vldr	s4, [sl, #4]
 8008230:	eddb 7a01 	vldr	s15, [fp, #4]
 8008234:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 8008238:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800823a:	ee34 6a07 	vadd.f32	s12, s8, s14
 800823e:	ee74 5aa6 	vadd.f32	s11, s9, s13
 8008242:	ee36 5a03 	vadd.f32	s10, s12, s6
 8008246:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800824a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800824e:	ee34 7a47 	vsub.f32	s14, s8, s14
 8008252:	ed82 5a00 	vstr	s10, [r2]
 8008256:	ed9b 5a01 	vldr	s10, [fp, #4]
 800825a:	edda 4a01 	vldr	s9, [sl, #4]
 800825e:	ee35 5a85 	vadd.f32	s10, s11, s10
 8008262:	ee37 4a27 	vadd.f32	s8, s14, s15
 8008266:	ee35 5a24 	vadd.f32	s10, s10, s9
 800826a:	ee76 4ac3 	vsub.f32	s9, s13, s6
 800826e:	ed82 5a01 	vstr	s10, [r2, #4]
 8008272:	9a04      	ldr	r2, [sp, #16]
 8008274:	ee34 5aa3 	vadd.f32	s10, s9, s7
 8008278:	edd2 1a00 	vldr	s3, [r2]
 800827c:	edd2 2a01 	vldr	s5, [r2, #4]
 8008280:	9a02      	ldr	r2, [sp, #8]
 8008282:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008286:	ee36 6a43 	vsub.f32	s12, s12, s6
 800828a:	ee64 4a21 	vmul.f32	s9, s8, s3
 800828e:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008292:	ee65 2a22 	vmul.f32	s5, s10, s5
 8008296:	ee25 5a21 	vmul.f32	s10, s10, s3
 800829a:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800829e:	ee35 5a44 	vsub.f32	s10, s10, s8
 80082a2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80082a6:	edcb 2a00 	vstr	s5, [fp]
 80082aa:	ed8b 5a01 	vstr	s10, [fp, #4]
 80082ae:	ed92 4a01 	vldr	s8, [r2, #4]
 80082b2:	ed92 5a00 	vldr	s10, [r2]
 80082b6:	9a03      	ldr	r2, [sp, #12]
 80082b8:	ee36 6a63 	vsub.f32	s12, s12, s7
 80082bc:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80082c0:	ee66 4a05 	vmul.f32	s9, s12, s10
 80082c4:	ee25 5a85 	vmul.f32	s10, s11, s10
 80082c8:	ee26 6a04 	vmul.f32	s12, s12, s8
 80082cc:	ee65 5a84 	vmul.f32	s11, s11, s8
 80082d0:	ee35 6a46 	vsub.f32	s12, s10, s12
 80082d4:	ee74 5aa5 	vadd.f32	s11, s9, s11
 80082d8:	ee76 6a83 	vadd.f32	s13, s13, s6
 80082dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80082e0:	ed80 6a01 	vstr	s12, [r0, #4]
 80082e4:	edc0 5a00 	vstr	s11, [r0]
 80082e8:	edd2 5a01 	vldr	s11, [r2, #4]
 80082ec:	9807      	ldr	r0, [sp, #28]
 80082ee:	ee77 7a02 	vadd.f32	s15, s14, s4
 80082f2:	ee36 7ae3 	vsub.f32	s14, s13, s7
 80082f6:	edd2 6a00 	vldr	s13, [r2]
 80082fa:	ee27 6aa6 	vmul.f32	s12, s15, s13
 80082fe:	ee67 6a26 	vmul.f32	s13, s14, s13
 8008302:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008306:	ee27 7a25 	vmul.f32	s14, s14, s11
 800830a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800830e:	ee36 7a07 	vadd.f32	s14, s12, s14
 8008312:	edca 7a01 	vstr	s15, [sl, #4]
 8008316:	ed8a 7a00 	vstr	s14, [sl]
 800831a:	6872      	ldr	r2, [r6, #4]
 800831c:	4621      	mov	r1, r4
 800831e:	2304      	movs	r3, #4
 8008320:	f000 fc5c 	bl	8008bdc <arm_radix8_butterfly_f32>
 8008324:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008326:	6872      	ldr	r2, [r6, #4]
 8008328:	4621      	mov	r1, r4
 800832a:	2304      	movs	r3, #4
 800832c:	f000 fc56 	bl	8008bdc <arm_radix8_butterfly_f32>
 8008330:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008332:	6872      	ldr	r2, [r6, #4]
 8008334:	4621      	mov	r1, r4
 8008336:	2304      	movs	r3, #4
 8008338:	f000 fc50 	bl	8008bdc <arm_radix8_butterfly_f32>
 800833c:	6872      	ldr	r2, [r6, #4]
 800833e:	9801      	ldr	r0, [sp, #4]
 8008340:	4621      	mov	r1, r4
 8008342:	2304      	movs	r3, #4
 8008344:	b00f      	add	sp, #60	; 0x3c
 8008346:	ecbd 8b0a 	vpop	{d8-d12}
 800834a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800834e:	f000 bc45 	b.w	8008bdc <arm_radix8_butterfly_f32>
 8008352:	bf00      	nop

08008354 <arm_cfft_f32>:
 8008354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008358:	2a01      	cmp	r2, #1
 800835a:	4606      	mov	r6, r0
 800835c:	4617      	mov	r7, r2
 800835e:	460c      	mov	r4, r1
 8008360:	4698      	mov	r8, r3
 8008362:	8805      	ldrh	r5, [r0, #0]
 8008364:	d054      	beq.n	8008410 <arm_cfft_f32+0xbc>
 8008366:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800836a:	d04c      	beq.n	8008406 <arm_cfft_f32+0xb2>
 800836c:	d916      	bls.n	800839c <arm_cfft_f32+0x48>
 800836e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8008372:	d01a      	beq.n	80083aa <arm_cfft_f32+0x56>
 8008374:	d95c      	bls.n	8008430 <arm_cfft_f32+0xdc>
 8008376:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800837a:	d044      	beq.n	8008406 <arm_cfft_f32+0xb2>
 800837c:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8008380:	d105      	bne.n	800838e <arm_cfft_f32+0x3a>
 8008382:	2301      	movs	r3, #1
 8008384:	6872      	ldr	r2, [r6, #4]
 8008386:	4629      	mov	r1, r5
 8008388:	4620      	mov	r0, r4
 800838a:	f000 fc27 	bl	8008bdc <arm_radix8_butterfly_f32>
 800838e:	f1b8 0f00 	cmp.w	r8, #0
 8008392:	d111      	bne.n	80083b8 <arm_cfft_f32+0x64>
 8008394:	2f01      	cmp	r7, #1
 8008396:	d016      	beq.n	80083c6 <arm_cfft_f32+0x72>
 8008398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800839c:	2d20      	cmp	r5, #32
 800839e:	d032      	beq.n	8008406 <arm_cfft_f32+0xb2>
 80083a0:	d94a      	bls.n	8008438 <arm_cfft_f32+0xe4>
 80083a2:	2d40      	cmp	r5, #64	; 0x40
 80083a4:	d0ed      	beq.n	8008382 <arm_cfft_f32+0x2e>
 80083a6:	2d80      	cmp	r5, #128	; 0x80
 80083a8:	d1f1      	bne.n	800838e <arm_cfft_f32+0x3a>
 80083aa:	4621      	mov	r1, r4
 80083ac:	4630      	mov	r0, r6
 80083ae:	f7ff fca3 	bl	8007cf8 <arm_cfft_radix8by2_f32>
 80083b2:	f1b8 0f00 	cmp.w	r8, #0
 80083b6:	d0ed      	beq.n	8008394 <arm_cfft_f32+0x40>
 80083b8:	68b2      	ldr	r2, [r6, #8]
 80083ba:	89b1      	ldrh	r1, [r6, #12]
 80083bc:	4620      	mov	r0, r4
 80083be:	f7f7 ff07 	bl	80001d0 <arm_bitreversal_32>
 80083c2:	2f01      	cmp	r7, #1
 80083c4:	d1e8      	bne.n	8008398 <arm_cfft_f32+0x44>
 80083c6:	ee07 5a90 	vmov	s15, r5
 80083ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80083d2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80083d6:	2d00      	cmp	r5, #0
 80083d8:	d0de      	beq.n	8008398 <arm_cfft_f32+0x44>
 80083da:	f104 0108 	add.w	r1, r4, #8
 80083de:	2300      	movs	r3, #0
 80083e0:	3301      	adds	r3, #1
 80083e2:	429d      	cmp	r5, r3
 80083e4:	f101 0108 	add.w	r1, r1, #8
 80083e8:	ed11 7a04 	vldr	s14, [r1, #-16]
 80083ec:	ed51 7a03 	vldr	s15, [r1, #-12]
 80083f0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80083f4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80083f8:	ed01 7a04 	vstr	s14, [r1, #-16]
 80083fc:	ed41 7a03 	vstr	s15, [r1, #-12]
 8008400:	d1ee      	bne.n	80083e0 <arm_cfft_f32+0x8c>
 8008402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008406:	4621      	mov	r1, r4
 8008408:	4630      	mov	r0, r6
 800840a:	f7ff fd45 	bl	8007e98 <arm_cfft_radix8by4_f32>
 800840e:	e7be      	b.n	800838e <arm_cfft_f32+0x3a>
 8008410:	b1ad      	cbz	r5, 800843e <arm_cfft_f32+0xea>
 8008412:	f101 030c 	add.w	r3, r1, #12
 8008416:	2200      	movs	r2, #0
 8008418:	ed53 7a02 	vldr	s15, [r3, #-8]
 800841c:	3201      	adds	r2, #1
 800841e:	eef1 7a67 	vneg.f32	s15, s15
 8008422:	4295      	cmp	r5, r2
 8008424:	ed43 7a02 	vstr	s15, [r3, #-8]
 8008428:	f103 0308 	add.w	r3, r3, #8
 800842c:	d1f4      	bne.n	8008418 <arm_cfft_f32+0xc4>
 800842e:	e79a      	b.n	8008366 <arm_cfft_f32+0x12>
 8008430:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8008434:	d0a5      	beq.n	8008382 <arm_cfft_f32+0x2e>
 8008436:	e7aa      	b.n	800838e <arm_cfft_f32+0x3a>
 8008438:	2d10      	cmp	r5, #16
 800843a:	d0b6      	beq.n	80083aa <arm_cfft_f32+0x56>
 800843c:	e7a7      	b.n	800838e <arm_cfft_f32+0x3a>
 800843e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008442:	d894      	bhi.n	800836e <arm_cfft_f32+0x1a>
 8008444:	e7aa      	b.n	800839c <arm_cfft_f32+0x48>
 8008446:	bf00      	nop

08008448 <arm_fir_init_f32>:
 8008448:	b570      	push	{r4, r5, r6, lr}
 800844a:	9c04      	ldr	r4, [sp, #16]
 800844c:	6082      	str	r2, [r0, #8]
 800844e:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8008452:	3c01      	subs	r4, #1
 8008454:	4605      	mov	r5, r0
 8008456:	440c      	add	r4, r1
 8008458:	8001      	strh	r1, [r0, #0]
 800845a:	461e      	mov	r6, r3
 800845c:	00a2      	lsls	r2, r4, #2
 800845e:	4618      	mov	r0, r3
 8008460:	2100      	movs	r1, #0
 8008462:	f000 fee5 	bl	8009230 <memset>
 8008466:	606e      	str	r6, [r5, #4]
 8008468:	bd70      	pop	{r4, r5, r6, pc}
 800846a:	bf00      	nop

0800846c <arm_fir_f32>:
 800846c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008470:	ed2d 8b10 	vpush	{d8-d15}
 8008474:	b089      	sub	sp, #36	; 0x24
 8008476:	4605      	mov	r5, r0
 8008478:	9003      	str	r0, [sp, #12]
 800847a:	8800      	ldrh	r0, [r0, #0]
 800847c:	9304      	str	r3, [sp, #16]
 800847e:	461e      	mov	r6, r3
 8008480:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8008484:	9001      	str	r0, [sp, #4]
 8008486:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 800848a:	3b01      	subs	r3, #1
 800848c:	eb0c 0483 	add.w	r4, ip, r3, lsl #2
 8008490:	08f3      	lsrs	r3, r6, #3
 8008492:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8008496:	9400      	str	r4, [sp, #0]
 8008498:	9302      	str	r3, [sp, #8]
 800849a:	f000 81ef 	beq.w	800887c <arm_fir_f32+0x410>
 800849e:	ea4f 09d0 	mov.w	r9, r0, lsr #3
 80084a2:	469e      	mov	lr, r3
 80084a4:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80084a8:	1f1e      	subs	r6, r3, #4
 80084aa:	4625      	mov	r5, r4
 80084ac:	9605      	str	r6, [sp, #20]
 80084ae:	4604      	mov	r4, r0
 80084b0:	eb08 0003 	add.w	r0, r8, r3
 80084b4:	f004 0a07 	and.w	sl, r4, #7
 80084b8:	4613      	mov	r3, r2
 80084ba:	f10c 0420 	add.w	r4, ip, #32
 80084be:	f8cd c018 	str.w	ip, [sp, #24]
 80084c2:	4684      	mov	ip, r0
 80084c4:	4648      	mov	r0, r9
 80084c6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80084ca:	9107      	str	r1, [sp, #28]
 80084cc:	f105 0720 	add.w	r7, r5, #32
 80084d0:	f101 0620 	add.w	r6, r1, #32
 80084d4:	f102 0520 	add.w	r5, r2, #32
 80084d8:	4652      	mov	r2, sl
 80084da:	469a      	mov	sl, r3
 80084dc:	f856 3c20 	ldr.w	r3, [r6, #-32]
 80084e0:	f847 3c20 	str.w	r3, [r7, #-32]
 80084e4:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 80084e8:	f847 3c1c 	str.w	r3, [r7, #-28]
 80084ec:	f856 3c18 	ldr.w	r3, [r6, #-24]
 80084f0:	f847 3c18 	str.w	r3, [r7, #-24]
 80084f4:	f856 3c14 	ldr.w	r3, [r6, #-20]
 80084f8:	f847 3c14 	str.w	r3, [r7, #-20]
 80084fc:	f856 3c10 	ldr.w	r3, [r6, #-16]
 8008500:	f847 3c10 	str.w	r3, [r7, #-16]
 8008504:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 8008508:	f847 3c0c 	str.w	r3, [r7, #-12]
 800850c:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8008510:	f847 3c08 	str.w	r3, [r7, #-8]
 8008514:	eddf 3af1 	vldr	s7, [pc, #964]	; 80088dc <arm_fir_f32+0x470>
 8008518:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800851c:	f847 3c04 	str.w	r3, [r7, #-4]
 8008520:	ed14 3a08 	vldr	s6, [r4, #-32]	; 0xffffffe0
 8008524:	ed54 2a07 	vldr	s5, [r4, #-28]	; 0xffffffe4
 8008528:	ed14 2a06 	vldr	s4, [r4, #-24]	; 0xffffffe8
 800852c:	ed54 1a05 	vldr	s3, [r4, #-20]	; 0xffffffec
 8008530:	ed14 1a04 	vldr	s2, [r4, #-16]
 8008534:	ed54 0a03 	vldr	s1, [r4, #-12]
 8008538:	ed14 0a02 	vldr	s0, [r4, #-8]
 800853c:	1f21      	subs	r1, r4, #4
 800853e:	eef0 8a63 	vmov.f32	s17, s7
 8008542:	eef0 9a63 	vmov.f32	s19, s7
 8008546:	eef0 aa63 	vmov.f32	s21, s7
 800854a:	eef0 ba63 	vmov.f32	s23, s7
 800854e:	eeb0 ca63 	vmov.f32	s24, s7
 8008552:	eef0 ca63 	vmov.f32	s25, s7
 8008556:	eeb0 da63 	vmov.f32	s26, s7
 800855a:	2800      	cmp	r0, #0
 800855c:	f000 81e8 	beq.w	8008930 <arm_fir_f32+0x4c4>
 8008560:	f108 0120 	add.w	r1, r8, #32
 8008564:	f104 031c 	add.w	r3, r4, #28
 8008568:	4683      	mov	fp, r0
 800856a:	ed11 4a08 	vldr	s8, [r1, #-32]	; 0xffffffe0
 800856e:	ed13 8a08 	vldr	s16, [r3, #-32]	; 0xffffffe0
 8008572:	ed51 4a07 	vldr	s9, [r1, #-28]	; 0xffffffe4
 8008576:	ed11 5a06 	vldr	s10, [r1, #-24]	; 0xffffffe8
 800857a:	ed51 5a05 	vldr	s11, [r1, #-20]	; 0xffffffec
 800857e:	ed11 6a04 	vldr	s12, [r1, #-16]
 8008582:	ed51 6a03 	vldr	s13, [r1, #-12]
 8008586:	ed11 7a02 	vldr	s14, [r1, #-8]
 800858a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800858e:	ee24 fa03 	vmul.f32	s30, s8, s6
 8008592:	ee64 ea22 	vmul.f32	s29, s8, s5
 8008596:	ed13 3a07 	vldr	s6, [r3, #-28]	; 0xffffffe4
 800859a:	ee24 ea02 	vmul.f32	s28, s8, s4
 800859e:	ee64 da21 	vmul.f32	s27, s8, s3
 80085a2:	ee24 ba01 	vmul.f32	s22, s8, s2
 80085a6:	ee24 aa20 	vmul.f32	s20, s8, s1
 80085aa:	ee24 9a00 	vmul.f32	s18, s8, s0
 80085ae:	ee24 4a08 	vmul.f32	s8, s8, s16
 80085b2:	ee3f da0d 	vadd.f32	s26, s30, s26
 80085b6:	ee74 3a23 	vadd.f32	s7, s8, s7
 80085ba:	ee24 faa2 	vmul.f32	s30, s9, s5
 80085be:	ee7e caac 	vadd.f32	s25, s29, s25
 80085c2:	ed53 2a06 	vldr	s5, [r3, #-24]	; 0xffffffe8
 80085c6:	ee64 ea82 	vmul.f32	s29, s9, s4
 80085ca:	ee3e ca0c 	vadd.f32	s24, s28, s24
 80085ce:	ee7d baab 	vadd.f32	s23, s27, s23
 80085d2:	ee24 eaa1 	vmul.f32	s28, s9, s3
 80085d6:	ee64 da81 	vmul.f32	s27, s9, s2
 80085da:	ee7b aa2a 	vadd.f32	s21, s22, s21
 80085de:	ee7a 9a29 	vadd.f32	s19, s20, s19
 80085e2:	ee24 baa0 	vmul.f32	s22, s9, s1
 80085e6:	ee24 aa80 	vmul.f32	s20, s9, s0
 80085ea:	ee79 8a28 	vadd.f32	s17, s18, s17
 80085ee:	ee28 9a24 	vmul.f32	s18, s16, s9
 80085f2:	ee64 4a83 	vmul.f32	s9, s9, s6
 80085f6:	ee25 4a02 	vmul.f32	s8, s10, s4
 80085fa:	ee74 4aa3 	vadd.f32	s9, s9, s7
 80085fe:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 8008602:	ee7e caac 	vadd.f32	s25, s29, s25
 8008606:	ee3e ca0c 	vadd.f32	s24, s28, s24
 800860a:	ee65 ea21 	vmul.f32	s29, s10, s3
 800860e:	ee25 ea01 	vmul.f32	s28, s10, s2
 8008612:	ee7d baab 	vadd.f32	s23, s27, s23
 8008616:	ee7b aa2a 	vadd.f32	s21, s22, s21
 800861a:	ee65 da20 	vmul.f32	s27, s10, s1
 800861e:	ee25 ba00 	vmul.f32	s22, s10, s0
 8008622:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8008626:	ee79 8a28 	vadd.f32	s17, s18, s17
 800862a:	ee28 aa05 	vmul.f32	s20, s16, s10
 800862e:	ee23 9a05 	vmul.f32	s18, s6, s10
 8008632:	ee3d da0f 	vadd.f32	s26, s26, s30
 8008636:	ee25 5a22 	vmul.f32	s10, s10, s5
 800863a:	ee65 3aa1 	vmul.f32	s7, s11, s3
 800863e:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008642:	ed53 1a04 	vldr	s3, [r3, #-16]
 8008646:	ee7e caac 	vadd.f32	s25, s29, s25
 800864a:	ee3e ca0c 	vadd.f32	s24, s28, s24
 800864e:	ee65 ea81 	vmul.f32	s29, s11, s2
 8008652:	ee25 eaa0 	vmul.f32	s28, s11, s1
 8008656:	ee7d baab 	vadd.f32	s23, s27, s23
 800865a:	ee7b aa2a 	vadd.f32	s21, s22, s21
 800865e:	ee65 da80 	vmul.f32	s27, s11, s0
 8008662:	ee28 ba25 	vmul.f32	s22, s16, s11
 8008666:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800866a:	ee79 8a28 	vadd.f32	s17, s18, s17
 800866e:	ee23 aa25 	vmul.f32	s20, s6, s11
 8008672:	ee22 9aa5 	vmul.f32	s18, s5, s11
 8008676:	ee3d da04 	vadd.f32	s26, s26, s8
 800867a:	ee65 5a82 	vmul.f32	s11, s11, s4
 800867e:	ee66 4a01 	vmul.f32	s9, s12, s2
 8008682:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8008686:	ed13 1a03 	vldr	s2, [r3, #-12]
 800868a:	ee75 5a85 	vadd.f32	s11, s11, s10
 800868e:	ee3d da23 	vadd.f32	s26, s26, s7
 8008692:	ee22 5a06 	vmul.f32	s10, s4, s12
 8008696:	ee7e caac 	vadd.f32	s25, s29, s25
 800869a:	ee3e ca0c 	vadd.f32	s24, s28, s24
 800869e:	ee66 ea20 	vmul.f32	s29, s12, s1
 80086a2:	ee26 ea00 	vmul.f32	s28, s12, s0
 80086a6:	ee7d baab 	vadd.f32	s23, s27, s23
 80086aa:	ee7b aa2a 	vadd.f32	s21, s22, s21
 80086ae:	ee68 da06 	vmul.f32	s27, s16, s12
 80086b2:	ee23 ba06 	vmul.f32	s22, s6, s12
 80086b6:	ee22 aa86 	vmul.f32	s20, s5, s12
 80086ba:	ee79 8a28 	vadd.f32	s17, s18, s17
 80086be:	ee26 6a21 	vmul.f32	s12, s12, s3
 80086c2:	ee26 9aa0 	vmul.f32	s18, s13, s1
 80086c6:	ee36 6a25 	vadd.f32	s12, s12, s11
 80086ca:	ed53 0a02 	vldr	s1, [r3, #-8]
 80086ce:	ee61 5aa6 	vmul.f32	s11, s3, s13
 80086d2:	ee3d da24 	vadd.f32	s26, s26, s9
 80086d6:	ee7e caac 	vadd.f32	s25, s29, s25
 80086da:	ee3e ca0c 	vadd.f32	s24, s28, s24
 80086de:	ee66 ea80 	vmul.f32	s29, s13, s0
 80086e2:	ee28 ea26 	vmul.f32	s28, s16, s13
 80086e6:	ee7d baab 	vadd.f32	s23, s27, s23
 80086ea:	ee7b aa2a 	vadd.f32	s21, s22, s21
 80086ee:	ee63 da26 	vmul.f32	s27, s6, s13
 80086f2:	ee22 baa6 	vmul.f32	s22, s5, s13
 80086f6:	ee3a aa29 	vadd.f32	s20, s20, s19
 80086fa:	ee75 8a28 	vadd.f32	s17, s10, s17
 80086fe:	ee62 9a26 	vmul.f32	s19, s4, s13
 8008702:	ee66 6a81 	vmul.f32	s13, s13, s2
 8008706:	ee27 5a00 	vmul.f32	s10, s14, s0
 800870a:	ee7b aa2a 	vadd.f32	s21, s22, s21
 800870e:	ee75 8aa8 	vadd.f32	s17, s11, s17
 8008712:	ee7e caac 	vadd.f32	s25, s29, s25
 8008716:	ee3e ca0c 	vadd.f32	s24, s28, s24
 800871a:	ee68 ea07 	vmul.f32	s29, s16, s14
 800871e:	ee23 ea07 	vmul.f32	s28, s6, s14
 8008722:	ee7d baab 	vadd.f32	s23, s27, s23
 8008726:	ee22 ba07 	vmul.f32	s22, s4, s14
 800872a:	ee62 da87 	vmul.f32	s27, s5, s14
 800872e:	ee39 aa8a 	vadd.f32	s20, s19, s20
 8008732:	ee76 6a86 	vadd.f32	s13, s13, s12
 8008736:	ee61 9a87 	vmul.f32	s19, s3, s14
 800873a:	ee67 3a20 	vmul.f32	s7, s14, s1
 800873e:	ed13 0a01 	vldr	s0, [r3, #-4]
 8008742:	ee3d da09 	vadd.f32	s26, s26, s18
 8008746:	ee21 6a07 	vmul.f32	s12, s2, s14
 800874a:	ee3d da05 	vadd.f32	s26, s26, s10
 800874e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8008752:	ee63 5a27 	vmul.f32	s11, s6, s15
 8008756:	ee22 5aa7 	vmul.f32	s10, s5, s15
 800875a:	ee62 4a27 	vmul.f32	s9, s4, s15
 800875e:	ee3b ba2a 	vadd.f32	s22, s22, s21
 8008762:	ee39 aa8a 	vadd.f32	s20, s19, s20
 8008766:	ee61 aaa7 	vmul.f32	s21, s3, s15
 800876a:	ee61 9a27 	vmul.f32	s19, s2, s15
 800876e:	ee36 7a28 	vadd.f32	s14, s12, s17
 8008772:	ee7e caac 	vadd.f32	s25, s29, s25
 8008776:	ee60 8aa7 	vmul.f32	s17, s1, s15
 800877a:	ee3e ca0c 	vadd.f32	s24, s28, s24
 800877e:	ee7d baab 	vadd.f32	s23, s27, s23
 8008782:	ee73 3aa6 	vadd.f32	s7, s7, s13
 8008786:	ee67 7a80 	vmul.f32	s15, s15, s0
 800878a:	f1bb 0b01 	subs.w	fp, fp, #1
 800878e:	f101 0120 	add.w	r1, r1, #32
 8008792:	ee38 da0d 	vadd.f32	s26, s16, s26
 8008796:	ee75 caac 	vadd.f32	s25, s11, s25
 800879a:	ee35 ca0c 	vadd.f32	s24, s10, s24
 800879e:	ee74 baab 	vadd.f32	s23, s9, s23
 80087a2:	ee7a aa8b 	vadd.f32	s21, s21, s22
 80087a6:	ee79 9a8a 	vadd.f32	s19, s19, s20
 80087aa:	ee78 8a87 	vadd.f32	s17, s17, s14
 80087ae:	ee77 3aa3 	vadd.f32	s7, s15, s7
 80087b2:	f103 0320 	add.w	r3, r3, #32
 80087b6:	f47f aed8 	bne.w	800856a <arm_fir_f32+0xfe>
 80087ba:	eb09 0104 	add.w	r1, r9, r4
 80087be:	46e3      	mov	fp, ip
 80087c0:	b3a2      	cbz	r2, 800882c <arm_fir_f32+0x3c0>
 80087c2:	4613      	mov	r3, r2
 80087c4:	ecbb 6a01 	vldmia	fp!, {s12}
 80087c8:	ecf1 7a01 	vldmia	r1!, {s15}
 80087cc:	ee26 3a03 	vmul.f32	s6, s12, s6
 80087d0:	ee26 4a22 	vmul.f32	s8, s12, s5
 80087d4:	ee66 4a02 	vmul.f32	s9, s12, s4
 80087d8:	ee26 5a21 	vmul.f32	s10, s12, s3
 80087dc:	ee66 5a01 	vmul.f32	s11, s12, s2
 80087e0:	ee66 6a20 	vmul.f32	s13, s12, s1
 80087e4:	ee26 7a00 	vmul.f32	s14, s12, s0
 80087e8:	ee26 6a27 	vmul.f32	s12, s12, s15
 80087ec:	3b01      	subs	r3, #1
 80087ee:	ee3d da03 	vadd.f32	s26, s26, s6
 80087f2:	ee7c ca84 	vadd.f32	s25, s25, s8
 80087f6:	eeb0 3a62 	vmov.f32	s6, s5
 80087fa:	ee3c ca24 	vadd.f32	s24, s24, s9
 80087fe:	eef0 2a42 	vmov.f32	s5, s4
 8008802:	ee7b ba85 	vadd.f32	s23, s23, s10
 8008806:	eeb0 2a61 	vmov.f32	s4, s3
 800880a:	ee7a aaa5 	vadd.f32	s21, s21, s11
 800880e:	eef0 1a41 	vmov.f32	s3, s2
 8008812:	ee79 9aa6 	vadd.f32	s19, s19, s13
 8008816:	eeb0 1a60 	vmov.f32	s2, s1
 800881a:	ee78 8a87 	vadd.f32	s17, s17, s14
 800881e:	eef0 0a40 	vmov.f32	s1, s0
 8008822:	ee73 3a86 	vadd.f32	s7, s7, s12
 8008826:	eeb0 0a67 	vmov.f32	s0, s15
 800882a:	d1cb      	bne.n	80087c4 <arm_fir_f32+0x358>
 800882c:	f1be 0e01 	subs.w	lr, lr, #1
 8008830:	ed05 da08 	vstr	s26, [r5, #-32]	; 0xffffffe0
 8008834:	ed45 ca07 	vstr	s25, [r5, #-28]	; 0xffffffe4
 8008838:	ed05 ca06 	vstr	s24, [r5, #-24]	; 0xffffffe8
 800883c:	ed45 ba05 	vstr	s23, [r5, #-20]	; 0xffffffec
 8008840:	ed45 aa04 	vstr	s21, [r5, #-16]
 8008844:	ed45 9a03 	vstr	s19, [r5, #-12]
 8008848:	ed45 8a02 	vstr	s17, [r5, #-8]
 800884c:	ed45 3a01 	vstr	s7, [r5, #-4]
 8008850:	f107 0720 	add.w	r7, r7, #32
 8008854:	f106 0620 	add.w	r6, r6, #32
 8008858:	f104 0420 	add.w	r4, r4, #32
 800885c:	f105 0520 	add.w	r5, r5, #32
 8008860:	f47f ae3c 	bne.w	80084dc <arm_fir_f32+0x70>
 8008864:	9b02      	ldr	r3, [sp, #8]
 8008866:	9800      	ldr	r0, [sp, #0]
 8008868:	f8dd c018 	ldr.w	ip, [sp, #24]
 800886c:	9907      	ldr	r1, [sp, #28]
 800886e:	015b      	lsls	r3, r3, #5
 8008870:	4652      	mov	r2, sl
 8008872:	4418      	add	r0, r3
 8008874:	9000      	str	r0, [sp, #0]
 8008876:	4419      	add	r1, r3
 8008878:	449c      	add	ip, r3
 800887a:	441a      	add	r2, r3
 800887c:	9b04      	ldr	r3, [sp, #16]
 800887e:	f013 0e07 	ands.w	lr, r3, #7
 8008882:	d01f      	beq.n	80088c4 <arm_fir_f32+0x458>
 8008884:	9f00      	ldr	r7, [sp, #0]
 8008886:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800888a:	4676      	mov	r6, lr
 800888c:	4665      	mov	r5, ip
 800888e:	f851 3b04 	ldr.w	r3, [r1], #4
 8008892:	eddf 6a12 	vldr	s13, [pc, #72]	; 80088dc <arm_fir_f32+0x470>
 8008896:	f847 3b04 	str.w	r3, [r7], #4
 800889a:	4644      	mov	r4, r8
 800889c:	464b      	mov	r3, r9
 800889e:	4628      	mov	r0, r5
 80088a0:	ecb0 7a01 	vldmia	r0!, {s14}
 80088a4:	ecf4 7a01 	vldmia	r4!, {s15}
 80088a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088ac:	3b01      	subs	r3, #1
 80088ae:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80088b2:	d1f5      	bne.n	80088a0 <arm_fir_f32+0x434>
 80088b4:	3e01      	subs	r6, #1
 80088b6:	ece2 6a01 	vstmia	r2!, {s13}
 80088ba:	f105 0504 	add.w	r5, r5, #4
 80088be:	d1e6      	bne.n	800888e <arm_fir_f32+0x422>
 80088c0:	eb0c 0c8e 	add.w	ip, ip, lr, lsl #2
 80088c4:	9b01      	ldr	r3, [sp, #4]
 80088c6:	1e59      	subs	r1, r3, #1
 80088c8:	9b03      	ldr	r3, [sp, #12]
 80088ca:	088e      	lsrs	r6, r1, #2
 80088cc:	685c      	ldr	r4, [r3, #4]
 80088ce:	d020      	beq.n	8008912 <arm_fir_f32+0x4a6>
 80088d0:	f104 0210 	add.w	r2, r4, #16
 80088d4:	f10c 0310 	add.w	r3, ip, #16
 80088d8:	4630      	mov	r0, r6
 80088da:	e001      	b.n	80088e0 <arm_fir_f32+0x474>
 80088dc:	00000000 	.word	0x00000000
 80088e0:	f853 5c10 	ldr.w	r5, [r3, #-16]
 80088e4:	f842 5c10 	str.w	r5, [r2, #-16]
 80088e8:	f853 5c0c 	ldr.w	r5, [r3, #-12]
 80088ec:	f842 5c0c 	str.w	r5, [r2, #-12]
 80088f0:	f853 5c08 	ldr.w	r5, [r3, #-8]
 80088f4:	f842 5c08 	str.w	r5, [r2, #-8]
 80088f8:	f853 5c04 	ldr.w	r5, [r3, #-4]
 80088fc:	f842 5c04 	str.w	r5, [r2, #-4]
 8008900:	3801      	subs	r0, #1
 8008902:	f103 0310 	add.w	r3, r3, #16
 8008906:	f102 0210 	add.w	r2, r2, #16
 800890a:	d1e9      	bne.n	80088e0 <arm_fir_f32+0x474>
 800890c:	0133      	lsls	r3, r6, #4
 800890e:	441c      	add	r4, r3
 8008910:	449c      	add	ip, r3
 8008912:	f011 0303 	ands.w	r3, r1, #3
 8008916:	d006      	beq.n	8008926 <arm_fir_f32+0x4ba>
 8008918:	4622      	mov	r2, r4
 800891a:	f85c 1b04 	ldr.w	r1, [ip], #4
 800891e:	f842 1b04 	str.w	r1, [r2], #4
 8008922:	3b01      	subs	r3, #1
 8008924:	d1f9      	bne.n	800891a <arm_fir_f32+0x4ae>
 8008926:	b009      	add	sp, #36	; 0x24
 8008928:	ecbd 8b10 	vpop	{d8-d15}
 800892c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008930:	46c3      	mov	fp, r8
 8008932:	e745      	b.n	80087c0 <arm_fir_f32+0x354>

08008934 <arm_cmplx_mag_f32>:
 8008934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008938:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800893c:	b084      	sub	sp, #16
 800893e:	d07f      	beq.n	8008a40 <arm_cmplx_mag_f32+0x10c>
 8008940:	2700      	movs	r7, #0
 8008942:	f100 0420 	add.w	r4, r0, #32
 8008946:	f101 0510 	add.w	r5, r1, #16
 800894a:	4646      	mov	r6, r8
 800894c:	e05a      	b.n	8008a04 <arm_cmplx_mag_f32+0xd0>
 800894e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008952:	eeb4 0a40 	vcmp.f32	s0, s0
 8008956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800895a:	f040 80a4 	bne.w	8008aa6 <arm_cmplx_mag_f32+0x172>
 800895e:	ed05 0a04 	vstr	s0, [r5, #-16]
 8008962:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8008966:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 800896a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800896e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008972:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008976:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800897a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800897e:	f2c0 808f 	blt.w	8008aa0 <arm_cmplx_mag_f32+0x16c>
 8008982:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008986:	eeb4 0a40 	vcmp.f32	s0, s0
 800898a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800898e:	f040 80af 	bne.w	8008af0 <arm_cmplx_mag_f32+0x1bc>
 8008992:	ed05 0a03 	vstr	s0, [r5, #-12]
 8008996:	ed54 7a04 	vldr	s15, [r4, #-16]
 800899a:	ed14 0a03 	vldr	s0, [r4, #-12]
 800899e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80089a2:	ee20 0a00 	vmul.f32	s0, s0, s0
 80089a6:	ee77 7a80 	vadd.f32	s15, s15, s0
 80089aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80089ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089b2:	db72      	blt.n	8008a9a <arm_cmplx_mag_f32+0x166>
 80089b4:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80089b8:	eeb4 0a40 	vcmp.f32	s0, s0
 80089bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089c0:	f040 808c 	bne.w	8008adc <arm_cmplx_mag_f32+0x1a8>
 80089c4:	ed05 0a02 	vstr	s0, [r5, #-8]
 80089c8:	ed54 7a02 	vldr	s15, [r4, #-8]
 80089cc:	ed14 0a01 	vldr	s0, [r4, #-4]
 80089d0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80089d4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80089d8:	ee77 7a80 	vadd.f32	s15, s15, s0
 80089dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80089e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089e4:	db20      	blt.n	8008a28 <arm_cmplx_mag_f32+0xf4>
 80089e6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80089ea:	eeb4 0a40 	vcmp.f32	s0, s0
 80089ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089f2:	d169      	bne.n	8008ac8 <arm_cmplx_mag_f32+0x194>
 80089f4:	3e01      	subs	r6, #1
 80089f6:	ed05 0a01 	vstr	s0, [r5, #-4]
 80089fa:	f104 0420 	add.w	r4, r4, #32
 80089fe:	f105 0510 	add.w	r5, r5, #16
 8008a02:	d019      	beq.n	8008a38 <arm_cmplx_mag_f32+0x104>
 8008a04:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8008a08:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 8008a0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008a10:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008a14:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008a18:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a20:	da95      	bge.n	800894e <arm_cmplx_mag_f32+0x1a>
 8008a22:	f845 7c10 	str.w	r7, [r5, #-16]
 8008a26:	e79c      	b.n	8008962 <arm_cmplx_mag_f32+0x2e>
 8008a28:	3e01      	subs	r6, #1
 8008a2a:	f845 7c04 	str.w	r7, [r5, #-4]
 8008a2e:	f104 0420 	add.w	r4, r4, #32
 8008a32:	f105 0510 	add.w	r5, r5, #16
 8008a36:	d1e5      	bne.n	8008a04 <arm_cmplx_mag_f32+0xd0>
 8008a38:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8008a3c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8008a40:	f012 0503 	ands.w	r5, r2, #3
 8008a44:	d026      	beq.n	8008a94 <arm_cmplx_mag_f32+0x160>
 8008a46:	2600      	movs	r6, #0
 8008a48:	f100 0408 	add.w	r4, r0, #8
 8008a4c:	e00c      	b.n	8008a68 <arm_cmplx_mag_f32+0x134>
 8008a4e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008a52:	eeb4 0a40 	vcmp.f32	s0, s0
 8008a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a5a:	d12e      	bne.n	8008aba <arm_cmplx_mag_f32+0x186>
 8008a5c:	3d01      	subs	r5, #1
 8008a5e:	ed01 0a01 	vstr	s0, [r1, #-4]
 8008a62:	f104 0408 	add.w	r4, r4, #8
 8008a66:	d015      	beq.n	8008a94 <arm_cmplx_mag_f32+0x160>
 8008a68:	ed54 7a02 	vldr	s15, [r4, #-8]
 8008a6c:	ed14 0a01 	vldr	s0, [r4, #-4]
 8008a70:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008a74:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008a78:	3104      	adds	r1, #4
 8008a7a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008a7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a86:	dae2      	bge.n	8008a4e <arm_cmplx_mag_f32+0x11a>
 8008a88:	3d01      	subs	r5, #1
 8008a8a:	f841 6c04 	str.w	r6, [r1, #-4]
 8008a8e:	f104 0408 	add.w	r4, r4, #8
 8008a92:	d1e9      	bne.n	8008a68 <arm_cmplx_mag_f32+0x134>
 8008a94:	b004      	add	sp, #16
 8008a96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a9a:	f845 7c08 	str.w	r7, [r5, #-8]
 8008a9e:	e793      	b.n	80089c8 <arm_cmplx_mag_f32+0x94>
 8008aa0:	f845 7c0c 	str.w	r7, [r5, #-12]
 8008aa4:	e777      	b.n	8008996 <arm_cmplx_mag_f32+0x62>
 8008aa6:	eeb0 0a67 	vmov.f32	s0, s15
 8008aaa:	9203      	str	r2, [sp, #12]
 8008aac:	9102      	str	r1, [sp, #8]
 8008aae:	9001      	str	r0, [sp, #4]
 8008ab0:	f004 ffe0 	bl	800da74 <sqrtf>
 8008ab4:	a801      	add	r0, sp, #4
 8008ab6:	c807      	ldmia	r0, {r0, r1, r2}
 8008ab8:	e751      	b.n	800895e <arm_cmplx_mag_f32+0x2a>
 8008aba:	eeb0 0a67 	vmov.f32	s0, s15
 8008abe:	9101      	str	r1, [sp, #4]
 8008ac0:	f004 ffd8 	bl	800da74 <sqrtf>
 8008ac4:	9901      	ldr	r1, [sp, #4]
 8008ac6:	e7c9      	b.n	8008a5c <arm_cmplx_mag_f32+0x128>
 8008ac8:	eeb0 0a67 	vmov.f32	s0, s15
 8008acc:	9203      	str	r2, [sp, #12]
 8008ace:	9102      	str	r1, [sp, #8]
 8008ad0:	9001      	str	r0, [sp, #4]
 8008ad2:	f004 ffcf 	bl	800da74 <sqrtf>
 8008ad6:	a801      	add	r0, sp, #4
 8008ad8:	c807      	ldmia	r0, {r0, r1, r2}
 8008ada:	e78b      	b.n	80089f4 <arm_cmplx_mag_f32+0xc0>
 8008adc:	eeb0 0a67 	vmov.f32	s0, s15
 8008ae0:	9203      	str	r2, [sp, #12]
 8008ae2:	9102      	str	r1, [sp, #8]
 8008ae4:	9001      	str	r0, [sp, #4]
 8008ae6:	f004 ffc5 	bl	800da74 <sqrtf>
 8008aea:	a801      	add	r0, sp, #4
 8008aec:	c807      	ldmia	r0, {r0, r1, r2}
 8008aee:	e769      	b.n	80089c4 <arm_cmplx_mag_f32+0x90>
 8008af0:	eeb0 0a67 	vmov.f32	s0, s15
 8008af4:	9203      	str	r2, [sp, #12]
 8008af6:	9102      	str	r1, [sp, #8]
 8008af8:	9001      	str	r0, [sp, #4]
 8008afa:	f004 ffbb 	bl	800da74 <sqrtf>
 8008afe:	a801      	add	r0, sp, #4
 8008b00:	c807      	ldmia	r0, {r0, r1, r2}
 8008b02:	e746      	b.n	8008992 <arm_cmplx_mag_f32+0x5e>

08008b04 <arm_scale_f32>:
 8008b04:	b470      	push	{r4, r5, r6}
 8008b06:	0896      	lsrs	r6, r2, #2
 8008b08:	d025      	beq.n	8008b56 <arm_scale_f32+0x52>
 8008b0a:	f100 0410 	add.w	r4, r0, #16
 8008b0e:	f101 0310 	add.w	r3, r1, #16
 8008b12:	4635      	mov	r5, r6
 8008b14:	ed14 6a04 	vldr	s12, [r4, #-16]
 8008b18:	ed54 6a03 	vldr	s13, [r4, #-12]
 8008b1c:	ed14 7a02 	vldr	s14, [r4, #-8]
 8008b20:	ed54 7a01 	vldr	s15, [r4, #-4]
 8008b24:	ee26 6a00 	vmul.f32	s12, s12, s0
 8008b28:	ee66 6a80 	vmul.f32	s13, s13, s0
 8008b2c:	ee20 7a07 	vmul.f32	s14, s0, s14
 8008b30:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008b34:	3d01      	subs	r5, #1
 8008b36:	ed03 6a04 	vstr	s12, [r3, #-16]
 8008b3a:	ed43 6a03 	vstr	s13, [r3, #-12]
 8008b3e:	ed03 7a02 	vstr	s14, [r3, #-8]
 8008b42:	ed43 7a01 	vstr	s15, [r3, #-4]
 8008b46:	f104 0410 	add.w	r4, r4, #16
 8008b4a:	f103 0310 	add.w	r3, r3, #16
 8008b4e:	d1e1      	bne.n	8008b14 <arm_scale_f32+0x10>
 8008b50:	0136      	lsls	r6, r6, #4
 8008b52:	4430      	add	r0, r6
 8008b54:	4431      	add	r1, r6
 8008b56:	f012 0203 	ands.w	r2, r2, #3
 8008b5a:	d007      	beq.n	8008b6c <arm_scale_f32+0x68>
 8008b5c:	ecf0 7a01 	vldmia	r0!, {s15}
 8008b60:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008b64:	3a01      	subs	r2, #1
 8008b66:	ece1 7a01 	vstmia	r1!, {s15}
 8008b6a:	d1f7      	bne.n	8008b5c <arm_scale_f32+0x58>
 8008b6c:	bc70      	pop	{r4, r5, r6}
 8008b6e:	4770      	bx	lr

08008b70 <arm_offset_f32>:
 8008b70:	b470      	push	{r4, r5, r6}
 8008b72:	0896      	lsrs	r6, r2, #2
 8008b74:	d025      	beq.n	8008bc2 <arm_offset_f32+0x52>
 8008b76:	f100 0410 	add.w	r4, r0, #16
 8008b7a:	f101 0310 	add.w	r3, r1, #16
 8008b7e:	4635      	mov	r5, r6
 8008b80:	ed14 6a04 	vldr	s12, [r4, #-16]
 8008b84:	ed54 6a03 	vldr	s13, [r4, #-12]
 8008b88:	ed14 7a02 	vldr	s14, [r4, #-8]
 8008b8c:	ed54 7a01 	vldr	s15, [r4, #-4]
 8008b90:	ee36 6a00 	vadd.f32	s12, s12, s0
 8008b94:	ee76 6a80 	vadd.f32	s13, s13, s0
 8008b98:	ee30 7a07 	vadd.f32	s14, s0, s14
 8008b9c:	ee70 7a27 	vadd.f32	s15, s0, s15
 8008ba0:	3d01      	subs	r5, #1
 8008ba2:	ed03 6a04 	vstr	s12, [r3, #-16]
 8008ba6:	ed43 6a03 	vstr	s13, [r3, #-12]
 8008baa:	ed03 7a02 	vstr	s14, [r3, #-8]
 8008bae:	ed43 7a01 	vstr	s15, [r3, #-4]
 8008bb2:	f104 0410 	add.w	r4, r4, #16
 8008bb6:	f103 0310 	add.w	r3, r3, #16
 8008bba:	d1e1      	bne.n	8008b80 <arm_offset_f32+0x10>
 8008bbc:	0136      	lsls	r6, r6, #4
 8008bbe:	4430      	add	r0, r6
 8008bc0:	4431      	add	r1, r6
 8008bc2:	f012 0203 	ands.w	r2, r2, #3
 8008bc6:	d007      	beq.n	8008bd8 <arm_offset_f32+0x68>
 8008bc8:	ecf0 7a01 	vldmia	r0!, {s15}
 8008bcc:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008bd0:	3a01      	subs	r2, #1
 8008bd2:	ece1 7a01 	vstmia	r1!, {s15}
 8008bd6:	d1f7      	bne.n	8008bc8 <arm_offset_f32+0x58>
 8008bd8:	bc70      	pop	{r4, r5, r6}
 8008bda:	4770      	bx	lr

08008bdc <arm_radix8_butterfly_f32>:
 8008bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008be0:	ed2d 8b10 	vpush	{d8-d15}
 8008be4:	461c      	mov	r4, r3
 8008be6:	b09d      	sub	sp, #116	; 0x74
 8008be8:	4603      	mov	r3, r0
 8008bea:	3304      	adds	r3, #4
 8008bec:	ed9f bac4 	vldr	s22, [pc, #784]	; 8008f00 <arm_radix8_butterfly_f32+0x324>
 8008bf0:	9019      	str	r0, [sp, #100]	; 0x64
 8008bf2:	921a      	str	r2, [sp, #104]	; 0x68
 8008bf4:	468b      	mov	fp, r1
 8008bf6:	931b      	str	r3, [sp, #108]	; 0x6c
 8008bf8:	468a      	mov	sl, r1
 8008bfa:	46a1      	mov	r9, r4
 8008bfc:	4607      	mov	r7, r0
 8008bfe:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8008c02:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8008c06:	eb03 0508 	add.w	r5, r3, r8
 8008c0a:	195c      	adds	r4, r3, r5
 8008c0c:	00de      	lsls	r6, r3, #3
 8008c0e:	191a      	adds	r2, r3, r4
 8008c10:	9600      	str	r6, [sp, #0]
 8008c12:	1898      	adds	r0, r3, r2
 8008c14:	4619      	mov	r1, r3
 8008c16:	9e00      	ldr	r6, [sp, #0]
 8008c18:	9311      	str	r3, [sp, #68]	; 0x44
 8008c1a:	4401      	add	r1, r0
 8008c1c:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8008c20:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8008c24:	19be      	adds	r6, r7, r6
 8008c26:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 8008c2a:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 8008c2e:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 8008c32:	9f00      	ldr	r7, [sp, #0]
 8008c34:	011b      	lsls	r3, r3, #4
 8008c36:	eb06 0e07 	add.w	lr, r6, r7
 8008c3a:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8008c3c:	9302      	str	r3, [sp, #8]
 8008c3e:	3204      	adds	r2, #4
 8008c40:	3104      	adds	r1, #4
 8008c42:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008c46:	f04f 0c00 	mov.w	ip, #0
 8008c4a:	edde 7a00 	vldr	s15, [lr]
 8008c4e:	edd6 6a00 	vldr	s13, [r6]
 8008c52:	ed95 2a00 	vldr	s4, [r5]
 8008c56:	ed17 aa01 	vldr	s20, [r7, #-4]
 8008c5a:	edd4 4a00 	vldr	s9, [r4]
 8008c5e:	ed90 5a00 	vldr	s10, [r0]
 8008c62:	ed12 7a01 	vldr	s14, [r2, #-4]
 8008c66:	ed51 0a01 	vldr	s1, [r1, #-4]
 8008c6a:	ee77 8a85 	vadd.f32	s17, s15, s10
 8008c6e:	ee76 3a87 	vadd.f32	s7, s13, s14
 8008c72:	ee32 4a20 	vadd.f32	s8, s4, s1
 8008c76:	ee3a 3a24 	vadd.f32	s6, s20, s9
 8008c7a:	ee33 6a84 	vadd.f32	s12, s7, s8
 8008c7e:	ee73 5a28 	vadd.f32	s11, s6, s17
 8008c82:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008c86:	ee75 6a86 	vadd.f32	s13, s11, s12
 8008c8a:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8008c8e:	ed47 6a01 	vstr	s13, [r7, #-4]
 8008c92:	edc4 5a00 	vstr	s11, [r4]
 8008c96:	ed92 9a00 	vldr	s18, [r2]
 8008c9a:	ed95 1a01 	vldr	s2, [r5, #4]
 8008c9e:	edd6 5a01 	vldr	s11, [r6, #4]
 8008ca2:	ed91 6a00 	vldr	s12, [r1]
 8008ca6:	edd7 2a00 	vldr	s5, [r7]
 8008caa:	edd4 1a01 	vldr	s3, [r4, #4]
 8008cae:	edde 6a01 	vldr	s13, [lr, #4]
 8008cb2:	edd0 9a01 	vldr	s19, [r0, #4]
 8008cb6:	ee72 0a60 	vsub.f32	s1, s4, s1
 8008cba:	ee71 aa46 	vsub.f32	s21, s2, s12
 8008cbe:	ee35 2ac9 	vsub.f32	s4, s11, s18
 8008cc2:	ee37 0a60 	vsub.f32	s0, s14, s1
 8008cc6:	ee32 8a2a 	vadd.f32	s16, s4, s21
 8008cca:	ee37 7a20 	vadd.f32	s14, s14, s1
 8008cce:	ee32 2a6a 	vsub.f32	s4, s4, s21
 8008cd2:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8008cd6:	ee75 5a89 	vadd.f32	s11, s11, s18
 8008cda:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8008cde:	ee7a 4a64 	vsub.f32	s9, s20, s9
 8008ce2:	ee31 6a06 	vadd.f32	s12, s2, s12
 8008ce6:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8008cea:	ee32 1aa1 	vadd.f32	s2, s5, s3
 8008cee:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8008cf2:	ee72 1ae1 	vsub.f32	s3, s5, s3
 8008cf6:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8008cfa:	ee62 2a0b 	vmul.f32	s5, s4, s22
 8008cfe:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8008d02:	ee33 3a68 	vsub.f32	s6, s6, s17
 8008d06:	ee36 0a88 	vadd.f32	s0, s13, s16
 8008d0a:	ee75 8a86 	vadd.f32	s17, s11, s12
 8008d0e:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8008d12:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8008d16:	ee74 6ae0 	vsub.f32	s13, s9, s1
 8008d1a:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8008d1e:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8008d22:	ee75 4a27 	vadd.f32	s9, s10, s15
 8008d26:	ee71 5a49 	vsub.f32	s11, s2, s18
 8008d2a:	ee31 2a09 	vadd.f32	s4, s2, s18
 8008d2e:	ee75 7a67 	vsub.f32	s15, s10, s15
 8008d32:	ee31 1aa2 	vadd.f32	s2, s3, s5
 8008d36:	ee71 2ae2 	vsub.f32	s5, s3, s5
 8008d3a:	ee73 0a06 	vadd.f32	s1, s6, s12
 8008d3e:	ee75 1ac4 	vsub.f32	s3, s11, s8
 8008d42:	ee36 5a87 	vadd.f32	s10, s13, s14
 8008d46:	ee32 8a28 	vadd.f32	s16, s4, s17
 8008d4a:	ee33 6a46 	vsub.f32	s12, s6, s12
 8008d4e:	ee34 4a25 	vadd.f32	s8, s8, s11
 8008d52:	ee33 3a80 	vadd.f32	s6, s7, s0
 8008d56:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008d5a:	ee71 5a64 	vsub.f32	s11, s2, s9
 8008d5e:	ee72 6ae7 	vsub.f32	s13, s5, s15
 8008d62:	ee32 2a68 	vsub.f32	s4, s4, s17
 8008d66:	ee73 3ac0 	vsub.f32	s7, s7, s0
 8008d6a:	ee74 4a81 	vadd.f32	s9, s9, s2
 8008d6e:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8008d72:	44dc      	add	ip, fp
 8008d74:	45e2      	cmp	sl, ip
 8008d76:	ed87 8a00 	vstr	s16, [r7]
 8008d7a:	ed84 2a01 	vstr	s4, [r4, #4]
 8008d7e:	441f      	add	r7, r3
 8008d80:	edce 0a00 	vstr	s1, [lr]
 8008d84:	441c      	add	r4, r3
 8008d86:	ed80 6a00 	vstr	s12, [r0]
 8008d8a:	edce 1a01 	vstr	s3, [lr, #4]
 8008d8e:	ed80 4a01 	vstr	s8, [r0, #4]
 8008d92:	449e      	add	lr, r3
 8008d94:	ed86 3a00 	vstr	s6, [r6]
 8008d98:	4418      	add	r0, r3
 8008d9a:	ed41 3a01 	vstr	s7, [r1, #-4]
 8008d9e:	ed02 5a01 	vstr	s10, [r2, #-4]
 8008da2:	ed85 7a00 	vstr	s14, [r5]
 8008da6:	edc6 5a01 	vstr	s11, [r6, #4]
 8008daa:	edc1 4a00 	vstr	s9, [r1]
 8008dae:	441e      	add	r6, r3
 8008db0:	edc2 6a00 	vstr	s13, [r2]
 8008db4:	4419      	add	r1, r3
 8008db6:	edc5 7a01 	vstr	s15, [r5, #4]
 8008dba:	441a      	add	r2, r3
 8008dbc:	441d      	add	r5, r3
 8008dbe:	f63f af44 	bhi.w	8008c4a <arm_radix8_butterfly_f32+0x6e>
 8008dc2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008dc4:	2a07      	cmp	r2, #7
 8008dc6:	f240 81f5 	bls.w	80091b4 <arm_radix8_butterfly_f32+0x5d8>
 8008dca:	f108 0101 	add.w	r1, r8, #1
 8008dce:	188f      	adds	r7, r1, r2
 8008dd0:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 8008dd4:	19d6      	adds	r6, r2, r7
 8008dd6:	eb08 0c09 	add.w	ip, r8, r9
 8008dda:	1994      	adds	r4, r2, r6
 8008ddc:	eb0c 0e09 	add.w	lr, ip, r9
 8008de0:	4610      	mov	r0, r2
 8008de2:	9701      	str	r7, [sp, #4]
 8008de4:	4420      	add	r0, r4
 8008de6:	eb0e 0709 	add.w	r7, lr, r9
 8008dea:	1815      	adds	r5, r2, r0
 8008dec:	eb07 0209 	add.w	r2, r7, r9
 8008df0:	9203      	str	r2, [sp, #12]
 8008df2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008df4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008df8:	9117      	str	r1, [sp, #92]	; 0x5c
 8008dfa:	440a      	add	r2, r1
 8008dfc:	9900      	ldr	r1, [sp, #0]
 8008dfe:	3108      	adds	r1, #8
 8008e00:	9100      	str	r1, [sp, #0]
 8008e02:	9902      	ldr	r1, [sp, #8]
 8008e04:	3108      	adds	r1, #8
 8008e06:	9102      	str	r1, [sp, #8]
 8008e08:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008e0a:	00ff      	lsls	r7, r7, #3
 8008e0c:	9715      	str	r7, [sp, #84]	; 0x54
 8008e0e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8008e12:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8008e16:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8008e1a:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 8008e1c:	9903      	ldr	r1, [sp, #12]
 8008e1e:	19d7      	adds	r7, r2, r7
 8008e20:	00c9      	lsls	r1, r1, #3
 8008e22:	9114      	str	r1, [sp, #80]	; 0x50
 8008e24:	9710      	str	r7, [sp, #64]	; 0x40
 8008e26:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008e28:	9f00      	ldr	r7, [sp, #0]
 8008e2a:	19cf      	adds	r7, r1, r7
 8008e2c:	970d      	str	r7, [sp, #52]	; 0x34
 8008e2e:	9f02      	ldr	r7, [sp, #8]
 8008e30:	19cf      	adds	r7, r1, r7
 8008e32:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8008e36:	970c      	str	r7, [sp, #48]	; 0x30
 8008e38:	9f01      	ldr	r7, [sp, #4]
 8008e3a:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 8008e3e:	3504      	adds	r5, #4
 8008e40:	3004      	adds	r0, #4
 8008e42:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 8008e46:	9508      	str	r5, [sp, #32]
 8008e48:	9009      	str	r0, [sp, #36]	; 0x24
 8008e4a:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8008e4c:	981a      	ldr	r0, [sp, #104]	; 0x68
 8008e4e:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 8008e52:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8008e56:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 8008e5a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8008e5c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8008e60:	1945      	adds	r5, r0, r5
 8008e62:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8008e66:	460f      	mov	r7, r1
 8008e68:	3404      	adds	r4, #4
 8008e6a:	4641      	mov	r1, r8
 8008e6c:	1841      	adds	r1, r0, r1
 8008e6e:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 8008e72:	940a      	str	r4, [sp, #40]	; 0x28
 8008e74:	eb00 0c06 	add.w	ip, r0, r6
 8008e78:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008e7c:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008e7e:	9506      	str	r5, [sp, #24]
 8008e80:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8008e82:	9105      	str	r1, [sp, #20]
 8008e84:	4639      	mov	r1, r7
 8008e86:	1905      	adds	r5, r0, r4
 8008e88:	3108      	adds	r1, #8
 8008e8a:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8008e8c:	9507      	str	r5, [sp, #28]
 8008e8e:	910f      	str	r1, [sp, #60]	; 0x3c
 8008e90:	ea4f 1509 	mov.w	r5, r9, lsl #4
 8008e94:	2101      	movs	r1, #1
 8008e96:	eb00 0e06 	add.w	lr, r0, r6
 8008e9a:	9518      	str	r5, [sp, #96]	; 0x60
 8008e9c:	9404      	str	r4, [sp, #16]
 8008e9e:	9103      	str	r1, [sp, #12]
 8008ea0:	4620      	mov	r0, r4
 8008ea2:	4689      	mov	r9, r1
 8008ea4:	9e06      	ldr	r6, [sp, #24]
 8008ea6:	ed90 fa00 	vldr	s30, [r0]
 8008eaa:	edd6 7a01 	vldr	s15, [r6, #4]
 8008eae:	edd0 ba01 	vldr	s23, [r0, #4]
 8008eb2:	edcd 7a00 	vstr	s15, [sp]
 8008eb6:	a80d      	add	r0, sp, #52	; 0x34
 8008eb8:	edde 7a01 	vldr	s15, [lr, #4]
 8008ebc:	9c05      	ldr	r4, [sp, #20]
 8008ebe:	9d07      	ldr	r5, [sp, #28]
 8008ec0:	edd2 fa00 	vldr	s31, [r2]
 8008ec4:	ed92 ca01 	vldr	s24, [r2, #4]
 8008ec8:	edcd 7a01 	vstr	s15, [sp, #4]
 8008ecc:	c807      	ldmia	r0, {r0, r1, r2}
 8008ece:	eddc 7a01 	vldr	s15, [ip, #4]
 8008ed2:	edd4 ea00 	vldr	s29, [r4]
 8008ed6:	ed95 ea00 	vldr	s28, [r5]
 8008eda:	edd6 da00 	vldr	s27, [r6]
 8008ede:	edd4 aa01 	vldr	s21, [r4, #4]
 8008ee2:	ed95 aa01 	vldr	s20, [r5, #4]
 8008ee6:	ed9e da00 	vldr	s26, [lr]
 8008eea:	eddc ca00 	vldr	s25, [ip]
 8008eee:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ef2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008ef4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008ef6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008ef8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008efa:	edcd 7a02 	vstr	s15, [sp, #8]
 8008efe:	e001      	b.n	8008f04 <arm_radix8_butterfly_f32+0x328>
 8008f00:	3f3504f3 	.word	0x3f3504f3
 8008f04:	ed16 6a01 	vldr	s12, [r6, #-4]
 8008f08:	ed91 5a00 	vldr	s10, [r1]
 8008f0c:	ed57 9a01 	vldr	s19, [r7, #-4]
 8008f10:	edd5 7a00 	vldr	s15, [r5]
 8008f14:	ed18 7a01 	vldr	s14, [r8, #-4]
 8008f18:	edd2 3a00 	vldr	s7, [r2]
 8008f1c:	ed94 3a00 	vldr	s6, [r4]
 8008f20:	ed90 2a00 	vldr	s4, [r0]
 8008f24:	ed92 0a01 	vldr	s0, [r2, #4]
 8008f28:	ee33 8a85 	vadd.f32	s16, s7, s10
 8008f2c:	ee32 1a06 	vadd.f32	s2, s4, s12
 8008f30:	ee33 4a29 	vadd.f32	s8, s6, s19
 8008f34:	ee77 4a87 	vadd.f32	s9, s15, s14
 8008f38:	ee78 1a04 	vadd.f32	s3, s16, s8
 8008f3c:	ee71 6a24 	vadd.f32	s13, s2, s9
 8008f40:	ee32 2a46 	vsub.f32	s4, s4, s12
 8008f44:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8008f48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008f4c:	ed82 6a00 	vstr	s12, [r2]
 8008f50:	edd5 8a01 	vldr	s17, [r5, #4]
 8008f54:	ed90 9a01 	vldr	s18, [r0, #4]
 8008f58:	edd6 2a00 	vldr	s5, [r6]
 8008f5c:	ed98 7a00 	vldr	s14, [r8]
 8008f60:	edd4 0a01 	vldr	s1, [r4, #4]
 8008f64:	ed91 6a01 	vldr	s12, [r1, #4]
 8008f68:	edd7 5a00 	vldr	s11, [r7]
 8008f6c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8008f70:	ee33 3a69 	vsub.f32	s6, s6, s19
 8008f74:	ee39 5a62 	vsub.f32	s10, s18, s5
 8008f78:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8008f7c:	ee38 4a44 	vsub.f32	s8, s16, s8
 8008f80:	ee38 7a87 	vadd.f32	s14, s17, s14
 8008f84:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8008f88:	ee79 2a22 	vadd.f32	s5, s18, s5
 8008f8c:	ee75 8a69 	vsub.f32	s17, s10, s19
 8008f90:	ee32 9a27 	vadd.f32	s18, s4, s15
 8008f94:	ee35 5a29 	vadd.f32	s10, s10, s19
 8008f98:	ee72 7a67 	vsub.f32	s15, s4, s15
 8008f9c:	ee30 2a06 	vadd.f32	s4, s0, s12
 8008fa0:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8008fa4:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8008fa8:	ee32 9a08 	vadd.f32	s18, s4, s16
 8008fac:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8008fb0:	ee32 2a48 	vsub.f32	s4, s4, s16
 8008fb4:	ee71 4a64 	vsub.f32	s9, s2, s9
 8008fb8:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8008fbc:	ee32 1a87 	vadd.f32	s2, s5, s14
 8008fc0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008fc4:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8008fc8:	ee30 6a46 	vsub.f32	s12, s0, s12
 8008fcc:	ee73 0a29 	vadd.f32	s1, s6, s19
 8008fd0:	ee36 0a28 	vadd.f32	s0, s12, s17
 8008fd4:	ee33 3a69 	vsub.f32	s6, s6, s19
 8008fd8:	ee32 7a64 	vsub.f32	s14, s4, s9
 8008fdc:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8008fe0:	ee36 6a68 	vsub.f32	s12, s12, s17
 8008fe4:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8008fe8:	ee75 8a85 	vadd.f32	s17, s11, s10
 8008fec:	ee74 3a22 	vadd.f32	s7, s8, s5
 8008ff0:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8008ff4:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8008ff8:	ee79 1a41 	vsub.f32	s3, s18, s2
 8008ffc:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8009000:	ee76 5a43 	vsub.f32	s11, s12, s6
 8009004:	ee74 2a62 	vsub.f32	s5, s8, s5
 8009008:	ee74 4a82 	vadd.f32	s9, s9, s4
 800900c:	ee30 4a60 	vsub.f32	s8, s0, s1
 8009010:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8009014:	ee30 0a80 	vadd.f32	s0, s1, s0
 8009018:	ee77 9a85 	vadd.f32	s19, s15, s10
 800901c:	ee33 6a06 	vadd.f32	s12, s6, s12
 8009020:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8009024:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8009028:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800902c:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8009030:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8009034:	ee39 1a01 	vadd.f32	s2, s18, s2
 8009038:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800903c:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8009040:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8009044:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8009048:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800904c:	ee35 3a03 	vadd.f32	s6, s10, s6
 8009050:	ee72 6a66 	vsub.f32	s13, s4, s13
 8009054:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8009058:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800905c:	ed9d 4a02 	vldr	s8, [sp, #8]
 8009060:	ed82 1a01 	vstr	s2, [r2, #4]
 8009064:	ee77 3a63 	vsub.f32	s7, s14, s7
 8009068:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800906c:	ed9d 7a01 	vldr	s14, [sp, #4]
 8009070:	ed81 3a00 	vstr	s6, [r1]
 8009074:	ee30 9a89 	vadd.f32	s18, s1, s18
 8009078:	ee32 2a05 	vadd.f32	s4, s4, s10
 800907c:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8009080:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8009084:	ee67 2a22 	vmul.f32	s5, s14, s5
 8009088:	ee64 1a00 	vmul.f32	s3, s8, s0
 800908c:	ee27 7a24 	vmul.f32	s14, s14, s9
 8009090:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8009094:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8009098:	ee64 8a28 	vmul.f32	s17, s8, s17
 800909c:	ed9d 4a00 	vldr	s8, [sp]
 80090a0:	edc1 6a01 	vstr	s13, [r1, #4]
 80090a4:	ee74 2ae2 	vsub.f32	s5, s9, s5
 80090a8:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 80090ac:	ee64 9a29 	vmul.f32	s19, s8, s19
 80090b0:	ee24 4a25 	vmul.f32	s8, s8, s11
 80090b4:	ee30 7a87 	vadd.f32	s14, s1, s14
 80090b8:	ee74 4a84 	vadd.f32	s9, s9, s8
 80090bc:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 80090c0:	ee2a 4a86 	vmul.f32	s8, s21, s12
 80090c4:	ee2c 0a80 	vmul.f32	s0, s25, s0
 80090c8:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 80090cc:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 80090d0:	ee2e 6a86 	vmul.f32	s12, s29, s12
 80090d4:	ee75 1a21 	vadd.f32	s3, s10, s3
 80090d8:	ee30 0a68 	vsub.f32	s0, s0, s17
 80090dc:	ee75 9ae9 	vsub.f32	s19, s11, s19
 80090e0:	ee70 0a84 	vadd.f32	s1, s1, s8
 80090e4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80090e8:	44d9      	add	r9, fp
 80090ea:	45ca      	cmp	sl, r9
 80090ec:	ed84 9a00 	vstr	s18, [r4]
 80090f0:	edc4 3a01 	vstr	s7, [r4, #4]
 80090f4:	441a      	add	r2, r3
 80090f6:	ed07 7a01 	vstr	s14, [r7, #-4]
 80090fa:	edc7 2a00 	vstr	s5, [r7]
 80090fe:	4419      	add	r1, r3
 8009100:	ed80 2a00 	vstr	s4, [r0]
 8009104:	ed80 8a01 	vstr	s16, [r0, #4]
 8009108:	441c      	add	r4, r3
 800910a:	ed48 1a01 	vstr	s3, [r8, #-4]
 800910e:	ed88 0a00 	vstr	s0, [r8]
 8009112:	441f      	add	r7, r3
 8009114:	ed46 4a01 	vstr	s9, [r6, #-4]
 8009118:	4418      	add	r0, r3
 800911a:	edc6 9a00 	vstr	s19, [r6]
 800911e:	4498      	add	r8, r3
 8009120:	edc5 0a00 	vstr	s1, [r5]
 8009124:	ed85 6a01 	vstr	s12, [r5, #4]
 8009128:	441e      	add	r6, r3
 800912a:	441d      	add	r5, r3
 800912c:	f63f aeea 	bhi.w	8008f04 <arm_radix8_butterfly_f32+0x328>
 8009130:	9a03      	ldr	r2, [sp, #12]
 8009132:	9818      	ldr	r0, [sp, #96]	; 0x60
 8009134:	3201      	adds	r2, #1
 8009136:	4611      	mov	r1, r2
 8009138:	9203      	str	r2, [sp, #12]
 800913a:	9a04      	ldr	r2, [sp, #16]
 800913c:	4402      	add	r2, r0
 800913e:	9204      	str	r2, [sp, #16]
 8009140:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009142:	9a05      	ldr	r2, [sp, #20]
 8009144:	4402      	add	r2, r0
 8009146:	9205      	str	r2, [sp, #20]
 8009148:	9812      	ldr	r0, [sp, #72]	; 0x48
 800914a:	9a07      	ldr	r2, [sp, #28]
 800914c:	4402      	add	r2, r0
 800914e:	9207      	str	r2, [sp, #28]
 8009150:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009152:	9a06      	ldr	r2, [sp, #24]
 8009154:	4402      	add	r2, r0
 8009156:	9206      	str	r2, [sp, #24]
 8009158:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800915a:	4496      	add	lr, r2
 800915c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800915e:	4494      	add	ip, r2
 8009160:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009162:	3208      	adds	r2, #8
 8009164:	920f      	str	r2, [sp, #60]	; 0x3c
 8009166:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009168:	3208      	adds	r2, #8
 800916a:	920e      	str	r2, [sp, #56]	; 0x38
 800916c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800916e:	3208      	adds	r2, #8
 8009170:	920d      	str	r2, [sp, #52]	; 0x34
 8009172:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009174:	3208      	adds	r2, #8
 8009176:	920c      	str	r2, [sp, #48]	; 0x30
 8009178:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800917a:	3208      	adds	r2, #8
 800917c:	920b      	str	r2, [sp, #44]	; 0x2c
 800917e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009180:	3208      	adds	r2, #8
 8009182:	920a      	str	r2, [sp, #40]	; 0x28
 8009184:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009186:	3208      	adds	r2, #8
 8009188:	9209      	str	r2, [sp, #36]	; 0x24
 800918a:	9a08      	ldr	r2, [sp, #32]
 800918c:	3208      	adds	r2, #8
 800918e:	9208      	str	r2, [sp, #32]
 8009190:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009192:	9811      	ldr	r0, [sp, #68]	; 0x44
 8009194:	4288      	cmp	r0, r1
 8009196:	4622      	mov	r2, r4
 8009198:	d007      	beq.n	80091aa <arm_radix8_butterfly_f32+0x5ce>
 800919a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800919c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80091a0:	4621      	mov	r1, r4
 80091a2:	4401      	add	r1, r0
 80091a4:	9110      	str	r1, [sp, #64]	; 0x40
 80091a6:	9804      	ldr	r0, [sp, #16]
 80091a8:	e67c      	b.n	8008ea4 <arm_radix8_butterfly_f32+0x2c8>
 80091aa:	4683      	mov	fp, r0
 80091ac:	f8bd 905c 	ldrh.w	r9, [sp, #92]	; 0x5c
 80091b0:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80091b2:	e524      	b.n	8008bfe <arm_radix8_butterfly_f32+0x22>
 80091b4:	b01d      	add	sp, #116	; 0x74
 80091b6:	ecbd 8b10 	vpop	{d8-d15}
 80091ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091be:	bf00      	nop

080091c0 <__errno>:
 80091c0:	4b01      	ldr	r3, [pc, #4]	; (80091c8 <__errno+0x8>)
 80091c2:	6818      	ldr	r0, [r3, #0]
 80091c4:	4770      	bx	lr
 80091c6:	bf00      	nop
 80091c8:	20000080 	.word	0x20000080

080091cc <__libc_init_array>:
 80091cc:	b570      	push	{r4, r5, r6, lr}
 80091ce:	4d0d      	ldr	r5, [pc, #52]	; (8009204 <__libc_init_array+0x38>)
 80091d0:	4c0d      	ldr	r4, [pc, #52]	; (8009208 <__libc_init_array+0x3c>)
 80091d2:	1b64      	subs	r4, r4, r5
 80091d4:	10a4      	asrs	r4, r4, #2
 80091d6:	2600      	movs	r6, #0
 80091d8:	42a6      	cmp	r6, r4
 80091da:	d109      	bne.n	80091f0 <__libc_init_array+0x24>
 80091dc:	4d0b      	ldr	r5, [pc, #44]	; (800920c <__libc_init_array+0x40>)
 80091de:	4c0c      	ldr	r4, [pc, #48]	; (8009210 <__libc_init_array+0x44>)
 80091e0:	f004 fee8 	bl	800dfb4 <_init>
 80091e4:	1b64      	subs	r4, r4, r5
 80091e6:	10a4      	asrs	r4, r4, #2
 80091e8:	2600      	movs	r6, #0
 80091ea:	42a6      	cmp	r6, r4
 80091ec:	d105      	bne.n	80091fa <__libc_init_array+0x2e>
 80091ee:	bd70      	pop	{r4, r5, r6, pc}
 80091f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80091f4:	4798      	blx	r3
 80091f6:	3601      	adds	r6, #1
 80091f8:	e7ee      	b.n	80091d8 <__libc_init_array+0xc>
 80091fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80091fe:	4798      	blx	r3
 8009200:	3601      	adds	r6, #1
 8009202:	e7f2      	b.n	80091ea <__libc_init_array+0x1e>
 8009204:	08021c60 	.word	0x08021c60
 8009208:	08021c60 	.word	0x08021c60
 800920c:	08021c60 	.word	0x08021c60
 8009210:	08021c64 	.word	0x08021c64

08009214 <memcpy>:
 8009214:	440a      	add	r2, r1
 8009216:	4291      	cmp	r1, r2
 8009218:	f100 33ff 	add.w	r3, r0, #4294967295
 800921c:	d100      	bne.n	8009220 <memcpy+0xc>
 800921e:	4770      	bx	lr
 8009220:	b510      	push	{r4, lr}
 8009222:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009226:	f803 4f01 	strb.w	r4, [r3, #1]!
 800922a:	4291      	cmp	r1, r2
 800922c:	d1f9      	bne.n	8009222 <memcpy+0xe>
 800922e:	bd10      	pop	{r4, pc}

08009230 <memset>:
 8009230:	4402      	add	r2, r0
 8009232:	4603      	mov	r3, r0
 8009234:	4293      	cmp	r3, r2
 8009236:	d100      	bne.n	800923a <memset+0xa>
 8009238:	4770      	bx	lr
 800923a:	f803 1b01 	strb.w	r1, [r3], #1
 800923e:	e7f9      	b.n	8009234 <memset+0x4>

08009240 <__cvt>:
 8009240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009244:	ec55 4b10 	vmov	r4, r5, d0
 8009248:	2d00      	cmp	r5, #0
 800924a:	460e      	mov	r6, r1
 800924c:	4619      	mov	r1, r3
 800924e:	462b      	mov	r3, r5
 8009250:	bfbb      	ittet	lt
 8009252:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009256:	461d      	movlt	r5, r3
 8009258:	2300      	movge	r3, #0
 800925a:	232d      	movlt	r3, #45	; 0x2d
 800925c:	700b      	strb	r3, [r1, #0]
 800925e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009260:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009264:	4691      	mov	r9, r2
 8009266:	f023 0820 	bic.w	r8, r3, #32
 800926a:	bfbc      	itt	lt
 800926c:	4622      	movlt	r2, r4
 800926e:	4614      	movlt	r4, r2
 8009270:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009274:	d005      	beq.n	8009282 <__cvt+0x42>
 8009276:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800927a:	d100      	bne.n	800927e <__cvt+0x3e>
 800927c:	3601      	adds	r6, #1
 800927e:	2102      	movs	r1, #2
 8009280:	e000      	b.n	8009284 <__cvt+0x44>
 8009282:	2103      	movs	r1, #3
 8009284:	ab03      	add	r3, sp, #12
 8009286:	9301      	str	r3, [sp, #4]
 8009288:	ab02      	add	r3, sp, #8
 800928a:	9300      	str	r3, [sp, #0]
 800928c:	ec45 4b10 	vmov	d0, r4, r5
 8009290:	4653      	mov	r3, sl
 8009292:	4632      	mov	r2, r6
 8009294:	f001 fdb4 	bl	800ae00 <_dtoa_r>
 8009298:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800929c:	4607      	mov	r7, r0
 800929e:	d102      	bne.n	80092a6 <__cvt+0x66>
 80092a0:	f019 0f01 	tst.w	r9, #1
 80092a4:	d022      	beq.n	80092ec <__cvt+0xac>
 80092a6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80092aa:	eb07 0906 	add.w	r9, r7, r6
 80092ae:	d110      	bne.n	80092d2 <__cvt+0x92>
 80092b0:	783b      	ldrb	r3, [r7, #0]
 80092b2:	2b30      	cmp	r3, #48	; 0x30
 80092b4:	d10a      	bne.n	80092cc <__cvt+0x8c>
 80092b6:	2200      	movs	r2, #0
 80092b8:	2300      	movs	r3, #0
 80092ba:	4620      	mov	r0, r4
 80092bc:	4629      	mov	r1, r5
 80092be:	f7f7 fc63 	bl	8000b88 <__aeabi_dcmpeq>
 80092c2:	b918      	cbnz	r0, 80092cc <__cvt+0x8c>
 80092c4:	f1c6 0601 	rsb	r6, r6, #1
 80092c8:	f8ca 6000 	str.w	r6, [sl]
 80092cc:	f8da 3000 	ldr.w	r3, [sl]
 80092d0:	4499      	add	r9, r3
 80092d2:	2200      	movs	r2, #0
 80092d4:	2300      	movs	r3, #0
 80092d6:	4620      	mov	r0, r4
 80092d8:	4629      	mov	r1, r5
 80092da:	f7f7 fc55 	bl	8000b88 <__aeabi_dcmpeq>
 80092de:	b108      	cbz	r0, 80092e4 <__cvt+0xa4>
 80092e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80092e4:	2230      	movs	r2, #48	; 0x30
 80092e6:	9b03      	ldr	r3, [sp, #12]
 80092e8:	454b      	cmp	r3, r9
 80092ea:	d307      	bcc.n	80092fc <__cvt+0xbc>
 80092ec:	9b03      	ldr	r3, [sp, #12]
 80092ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80092f0:	1bdb      	subs	r3, r3, r7
 80092f2:	4638      	mov	r0, r7
 80092f4:	6013      	str	r3, [r2, #0]
 80092f6:	b004      	add	sp, #16
 80092f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092fc:	1c59      	adds	r1, r3, #1
 80092fe:	9103      	str	r1, [sp, #12]
 8009300:	701a      	strb	r2, [r3, #0]
 8009302:	e7f0      	b.n	80092e6 <__cvt+0xa6>

08009304 <__exponent>:
 8009304:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009306:	4603      	mov	r3, r0
 8009308:	2900      	cmp	r1, #0
 800930a:	bfb8      	it	lt
 800930c:	4249      	neglt	r1, r1
 800930e:	f803 2b02 	strb.w	r2, [r3], #2
 8009312:	bfb4      	ite	lt
 8009314:	222d      	movlt	r2, #45	; 0x2d
 8009316:	222b      	movge	r2, #43	; 0x2b
 8009318:	2909      	cmp	r1, #9
 800931a:	7042      	strb	r2, [r0, #1]
 800931c:	dd2a      	ble.n	8009374 <__exponent+0x70>
 800931e:	f10d 0407 	add.w	r4, sp, #7
 8009322:	46a4      	mov	ip, r4
 8009324:	270a      	movs	r7, #10
 8009326:	46a6      	mov	lr, r4
 8009328:	460a      	mov	r2, r1
 800932a:	fb91 f6f7 	sdiv	r6, r1, r7
 800932e:	fb07 1516 	mls	r5, r7, r6, r1
 8009332:	3530      	adds	r5, #48	; 0x30
 8009334:	2a63      	cmp	r2, #99	; 0x63
 8009336:	f104 34ff 	add.w	r4, r4, #4294967295
 800933a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800933e:	4631      	mov	r1, r6
 8009340:	dcf1      	bgt.n	8009326 <__exponent+0x22>
 8009342:	3130      	adds	r1, #48	; 0x30
 8009344:	f1ae 0502 	sub.w	r5, lr, #2
 8009348:	f804 1c01 	strb.w	r1, [r4, #-1]
 800934c:	1c44      	adds	r4, r0, #1
 800934e:	4629      	mov	r1, r5
 8009350:	4561      	cmp	r1, ip
 8009352:	d30a      	bcc.n	800936a <__exponent+0x66>
 8009354:	f10d 0209 	add.w	r2, sp, #9
 8009358:	eba2 020e 	sub.w	r2, r2, lr
 800935c:	4565      	cmp	r5, ip
 800935e:	bf88      	it	hi
 8009360:	2200      	movhi	r2, #0
 8009362:	4413      	add	r3, r2
 8009364:	1a18      	subs	r0, r3, r0
 8009366:	b003      	add	sp, #12
 8009368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800936a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800936e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009372:	e7ed      	b.n	8009350 <__exponent+0x4c>
 8009374:	2330      	movs	r3, #48	; 0x30
 8009376:	3130      	adds	r1, #48	; 0x30
 8009378:	7083      	strb	r3, [r0, #2]
 800937a:	70c1      	strb	r1, [r0, #3]
 800937c:	1d03      	adds	r3, r0, #4
 800937e:	e7f1      	b.n	8009364 <__exponent+0x60>

08009380 <_printf_float>:
 8009380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009384:	ed2d 8b02 	vpush	{d8}
 8009388:	b08d      	sub	sp, #52	; 0x34
 800938a:	460c      	mov	r4, r1
 800938c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009390:	4616      	mov	r6, r2
 8009392:	461f      	mov	r7, r3
 8009394:	4605      	mov	r5, r0
 8009396:	f002 fe8f 	bl	800c0b8 <_localeconv_r>
 800939a:	f8d0 a000 	ldr.w	sl, [r0]
 800939e:	4650      	mov	r0, sl
 80093a0:	f7f6 ff76 	bl	8000290 <strlen>
 80093a4:	2300      	movs	r3, #0
 80093a6:	930a      	str	r3, [sp, #40]	; 0x28
 80093a8:	6823      	ldr	r3, [r4, #0]
 80093aa:	9305      	str	r3, [sp, #20]
 80093ac:	f8d8 3000 	ldr.w	r3, [r8]
 80093b0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80093b4:	3307      	adds	r3, #7
 80093b6:	f023 0307 	bic.w	r3, r3, #7
 80093ba:	f103 0208 	add.w	r2, r3, #8
 80093be:	f8c8 2000 	str.w	r2, [r8]
 80093c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80093ca:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80093ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80093d2:	9307      	str	r3, [sp, #28]
 80093d4:	f8cd 8018 	str.w	r8, [sp, #24]
 80093d8:	ee08 0a10 	vmov	s16, r0
 80093dc:	4b9f      	ldr	r3, [pc, #636]	; (800965c <_printf_float+0x2dc>)
 80093de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80093e2:	f04f 32ff 	mov.w	r2, #4294967295
 80093e6:	f7f7 fc01 	bl	8000bec <__aeabi_dcmpun>
 80093ea:	bb88      	cbnz	r0, 8009450 <_printf_float+0xd0>
 80093ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80093f0:	4b9a      	ldr	r3, [pc, #616]	; (800965c <_printf_float+0x2dc>)
 80093f2:	f04f 32ff 	mov.w	r2, #4294967295
 80093f6:	f7f7 fbdb 	bl	8000bb0 <__aeabi_dcmple>
 80093fa:	bb48      	cbnz	r0, 8009450 <_printf_float+0xd0>
 80093fc:	2200      	movs	r2, #0
 80093fe:	2300      	movs	r3, #0
 8009400:	4640      	mov	r0, r8
 8009402:	4649      	mov	r1, r9
 8009404:	f7f7 fbca 	bl	8000b9c <__aeabi_dcmplt>
 8009408:	b110      	cbz	r0, 8009410 <_printf_float+0x90>
 800940a:	232d      	movs	r3, #45	; 0x2d
 800940c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009410:	4b93      	ldr	r3, [pc, #588]	; (8009660 <_printf_float+0x2e0>)
 8009412:	4894      	ldr	r0, [pc, #592]	; (8009664 <_printf_float+0x2e4>)
 8009414:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009418:	bf94      	ite	ls
 800941a:	4698      	movls	r8, r3
 800941c:	4680      	movhi	r8, r0
 800941e:	2303      	movs	r3, #3
 8009420:	6123      	str	r3, [r4, #16]
 8009422:	9b05      	ldr	r3, [sp, #20]
 8009424:	f023 0204 	bic.w	r2, r3, #4
 8009428:	6022      	str	r2, [r4, #0]
 800942a:	f04f 0900 	mov.w	r9, #0
 800942e:	9700      	str	r7, [sp, #0]
 8009430:	4633      	mov	r3, r6
 8009432:	aa0b      	add	r2, sp, #44	; 0x2c
 8009434:	4621      	mov	r1, r4
 8009436:	4628      	mov	r0, r5
 8009438:	f000 f9d8 	bl	80097ec <_printf_common>
 800943c:	3001      	adds	r0, #1
 800943e:	f040 8090 	bne.w	8009562 <_printf_float+0x1e2>
 8009442:	f04f 30ff 	mov.w	r0, #4294967295
 8009446:	b00d      	add	sp, #52	; 0x34
 8009448:	ecbd 8b02 	vpop	{d8}
 800944c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009450:	4642      	mov	r2, r8
 8009452:	464b      	mov	r3, r9
 8009454:	4640      	mov	r0, r8
 8009456:	4649      	mov	r1, r9
 8009458:	f7f7 fbc8 	bl	8000bec <__aeabi_dcmpun>
 800945c:	b140      	cbz	r0, 8009470 <_printf_float+0xf0>
 800945e:	464b      	mov	r3, r9
 8009460:	2b00      	cmp	r3, #0
 8009462:	bfbc      	itt	lt
 8009464:	232d      	movlt	r3, #45	; 0x2d
 8009466:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800946a:	487f      	ldr	r0, [pc, #508]	; (8009668 <_printf_float+0x2e8>)
 800946c:	4b7f      	ldr	r3, [pc, #508]	; (800966c <_printf_float+0x2ec>)
 800946e:	e7d1      	b.n	8009414 <_printf_float+0x94>
 8009470:	6863      	ldr	r3, [r4, #4]
 8009472:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009476:	9206      	str	r2, [sp, #24]
 8009478:	1c5a      	adds	r2, r3, #1
 800947a:	d13f      	bne.n	80094fc <_printf_float+0x17c>
 800947c:	2306      	movs	r3, #6
 800947e:	6063      	str	r3, [r4, #4]
 8009480:	9b05      	ldr	r3, [sp, #20]
 8009482:	6861      	ldr	r1, [r4, #4]
 8009484:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009488:	2300      	movs	r3, #0
 800948a:	9303      	str	r3, [sp, #12]
 800948c:	ab0a      	add	r3, sp, #40	; 0x28
 800948e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009492:	ab09      	add	r3, sp, #36	; 0x24
 8009494:	ec49 8b10 	vmov	d0, r8, r9
 8009498:	9300      	str	r3, [sp, #0]
 800949a:	6022      	str	r2, [r4, #0]
 800949c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80094a0:	4628      	mov	r0, r5
 80094a2:	f7ff fecd 	bl	8009240 <__cvt>
 80094a6:	9b06      	ldr	r3, [sp, #24]
 80094a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094aa:	2b47      	cmp	r3, #71	; 0x47
 80094ac:	4680      	mov	r8, r0
 80094ae:	d108      	bne.n	80094c2 <_printf_float+0x142>
 80094b0:	1cc8      	adds	r0, r1, #3
 80094b2:	db02      	blt.n	80094ba <_printf_float+0x13a>
 80094b4:	6863      	ldr	r3, [r4, #4]
 80094b6:	4299      	cmp	r1, r3
 80094b8:	dd41      	ble.n	800953e <_printf_float+0x1be>
 80094ba:	f1ab 0b02 	sub.w	fp, fp, #2
 80094be:	fa5f fb8b 	uxtb.w	fp, fp
 80094c2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80094c6:	d820      	bhi.n	800950a <_printf_float+0x18a>
 80094c8:	3901      	subs	r1, #1
 80094ca:	465a      	mov	r2, fp
 80094cc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80094d0:	9109      	str	r1, [sp, #36]	; 0x24
 80094d2:	f7ff ff17 	bl	8009304 <__exponent>
 80094d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094d8:	1813      	adds	r3, r2, r0
 80094da:	2a01      	cmp	r2, #1
 80094dc:	4681      	mov	r9, r0
 80094de:	6123      	str	r3, [r4, #16]
 80094e0:	dc02      	bgt.n	80094e8 <_printf_float+0x168>
 80094e2:	6822      	ldr	r2, [r4, #0]
 80094e4:	07d2      	lsls	r2, r2, #31
 80094e6:	d501      	bpl.n	80094ec <_printf_float+0x16c>
 80094e8:	3301      	adds	r3, #1
 80094ea:	6123      	str	r3, [r4, #16]
 80094ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d09c      	beq.n	800942e <_printf_float+0xae>
 80094f4:	232d      	movs	r3, #45	; 0x2d
 80094f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094fa:	e798      	b.n	800942e <_printf_float+0xae>
 80094fc:	9a06      	ldr	r2, [sp, #24]
 80094fe:	2a47      	cmp	r2, #71	; 0x47
 8009500:	d1be      	bne.n	8009480 <_printf_float+0x100>
 8009502:	2b00      	cmp	r3, #0
 8009504:	d1bc      	bne.n	8009480 <_printf_float+0x100>
 8009506:	2301      	movs	r3, #1
 8009508:	e7b9      	b.n	800947e <_printf_float+0xfe>
 800950a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800950e:	d118      	bne.n	8009542 <_printf_float+0x1c2>
 8009510:	2900      	cmp	r1, #0
 8009512:	6863      	ldr	r3, [r4, #4]
 8009514:	dd0b      	ble.n	800952e <_printf_float+0x1ae>
 8009516:	6121      	str	r1, [r4, #16]
 8009518:	b913      	cbnz	r3, 8009520 <_printf_float+0x1a0>
 800951a:	6822      	ldr	r2, [r4, #0]
 800951c:	07d0      	lsls	r0, r2, #31
 800951e:	d502      	bpl.n	8009526 <_printf_float+0x1a6>
 8009520:	3301      	adds	r3, #1
 8009522:	440b      	add	r3, r1
 8009524:	6123      	str	r3, [r4, #16]
 8009526:	65a1      	str	r1, [r4, #88]	; 0x58
 8009528:	f04f 0900 	mov.w	r9, #0
 800952c:	e7de      	b.n	80094ec <_printf_float+0x16c>
 800952e:	b913      	cbnz	r3, 8009536 <_printf_float+0x1b6>
 8009530:	6822      	ldr	r2, [r4, #0]
 8009532:	07d2      	lsls	r2, r2, #31
 8009534:	d501      	bpl.n	800953a <_printf_float+0x1ba>
 8009536:	3302      	adds	r3, #2
 8009538:	e7f4      	b.n	8009524 <_printf_float+0x1a4>
 800953a:	2301      	movs	r3, #1
 800953c:	e7f2      	b.n	8009524 <_printf_float+0x1a4>
 800953e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009542:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009544:	4299      	cmp	r1, r3
 8009546:	db05      	blt.n	8009554 <_printf_float+0x1d4>
 8009548:	6823      	ldr	r3, [r4, #0]
 800954a:	6121      	str	r1, [r4, #16]
 800954c:	07d8      	lsls	r0, r3, #31
 800954e:	d5ea      	bpl.n	8009526 <_printf_float+0x1a6>
 8009550:	1c4b      	adds	r3, r1, #1
 8009552:	e7e7      	b.n	8009524 <_printf_float+0x1a4>
 8009554:	2900      	cmp	r1, #0
 8009556:	bfd4      	ite	le
 8009558:	f1c1 0202 	rsble	r2, r1, #2
 800955c:	2201      	movgt	r2, #1
 800955e:	4413      	add	r3, r2
 8009560:	e7e0      	b.n	8009524 <_printf_float+0x1a4>
 8009562:	6823      	ldr	r3, [r4, #0]
 8009564:	055a      	lsls	r2, r3, #21
 8009566:	d407      	bmi.n	8009578 <_printf_float+0x1f8>
 8009568:	6923      	ldr	r3, [r4, #16]
 800956a:	4642      	mov	r2, r8
 800956c:	4631      	mov	r1, r6
 800956e:	4628      	mov	r0, r5
 8009570:	47b8      	blx	r7
 8009572:	3001      	adds	r0, #1
 8009574:	d12c      	bne.n	80095d0 <_printf_float+0x250>
 8009576:	e764      	b.n	8009442 <_printf_float+0xc2>
 8009578:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800957c:	f240 80e0 	bls.w	8009740 <_printf_float+0x3c0>
 8009580:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009584:	2200      	movs	r2, #0
 8009586:	2300      	movs	r3, #0
 8009588:	f7f7 fafe 	bl	8000b88 <__aeabi_dcmpeq>
 800958c:	2800      	cmp	r0, #0
 800958e:	d034      	beq.n	80095fa <_printf_float+0x27a>
 8009590:	4a37      	ldr	r2, [pc, #220]	; (8009670 <_printf_float+0x2f0>)
 8009592:	2301      	movs	r3, #1
 8009594:	4631      	mov	r1, r6
 8009596:	4628      	mov	r0, r5
 8009598:	47b8      	blx	r7
 800959a:	3001      	adds	r0, #1
 800959c:	f43f af51 	beq.w	8009442 <_printf_float+0xc2>
 80095a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80095a4:	429a      	cmp	r2, r3
 80095a6:	db02      	blt.n	80095ae <_printf_float+0x22e>
 80095a8:	6823      	ldr	r3, [r4, #0]
 80095aa:	07d8      	lsls	r0, r3, #31
 80095ac:	d510      	bpl.n	80095d0 <_printf_float+0x250>
 80095ae:	ee18 3a10 	vmov	r3, s16
 80095b2:	4652      	mov	r2, sl
 80095b4:	4631      	mov	r1, r6
 80095b6:	4628      	mov	r0, r5
 80095b8:	47b8      	blx	r7
 80095ba:	3001      	adds	r0, #1
 80095bc:	f43f af41 	beq.w	8009442 <_printf_float+0xc2>
 80095c0:	f04f 0800 	mov.w	r8, #0
 80095c4:	f104 091a 	add.w	r9, r4, #26
 80095c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095ca:	3b01      	subs	r3, #1
 80095cc:	4543      	cmp	r3, r8
 80095ce:	dc09      	bgt.n	80095e4 <_printf_float+0x264>
 80095d0:	6823      	ldr	r3, [r4, #0]
 80095d2:	079b      	lsls	r3, r3, #30
 80095d4:	f100 8105 	bmi.w	80097e2 <_printf_float+0x462>
 80095d8:	68e0      	ldr	r0, [r4, #12]
 80095da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095dc:	4298      	cmp	r0, r3
 80095de:	bfb8      	it	lt
 80095e0:	4618      	movlt	r0, r3
 80095e2:	e730      	b.n	8009446 <_printf_float+0xc6>
 80095e4:	2301      	movs	r3, #1
 80095e6:	464a      	mov	r2, r9
 80095e8:	4631      	mov	r1, r6
 80095ea:	4628      	mov	r0, r5
 80095ec:	47b8      	blx	r7
 80095ee:	3001      	adds	r0, #1
 80095f0:	f43f af27 	beq.w	8009442 <_printf_float+0xc2>
 80095f4:	f108 0801 	add.w	r8, r8, #1
 80095f8:	e7e6      	b.n	80095c8 <_printf_float+0x248>
 80095fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	dc39      	bgt.n	8009674 <_printf_float+0x2f4>
 8009600:	4a1b      	ldr	r2, [pc, #108]	; (8009670 <_printf_float+0x2f0>)
 8009602:	2301      	movs	r3, #1
 8009604:	4631      	mov	r1, r6
 8009606:	4628      	mov	r0, r5
 8009608:	47b8      	blx	r7
 800960a:	3001      	adds	r0, #1
 800960c:	f43f af19 	beq.w	8009442 <_printf_float+0xc2>
 8009610:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009614:	4313      	orrs	r3, r2
 8009616:	d102      	bne.n	800961e <_printf_float+0x29e>
 8009618:	6823      	ldr	r3, [r4, #0]
 800961a:	07d9      	lsls	r1, r3, #31
 800961c:	d5d8      	bpl.n	80095d0 <_printf_float+0x250>
 800961e:	ee18 3a10 	vmov	r3, s16
 8009622:	4652      	mov	r2, sl
 8009624:	4631      	mov	r1, r6
 8009626:	4628      	mov	r0, r5
 8009628:	47b8      	blx	r7
 800962a:	3001      	adds	r0, #1
 800962c:	f43f af09 	beq.w	8009442 <_printf_float+0xc2>
 8009630:	f04f 0900 	mov.w	r9, #0
 8009634:	f104 0a1a 	add.w	sl, r4, #26
 8009638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800963a:	425b      	negs	r3, r3
 800963c:	454b      	cmp	r3, r9
 800963e:	dc01      	bgt.n	8009644 <_printf_float+0x2c4>
 8009640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009642:	e792      	b.n	800956a <_printf_float+0x1ea>
 8009644:	2301      	movs	r3, #1
 8009646:	4652      	mov	r2, sl
 8009648:	4631      	mov	r1, r6
 800964a:	4628      	mov	r0, r5
 800964c:	47b8      	blx	r7
 800964e:	3001      	adds	r0, #1
 8009650:	f43f aef7 	beq.w	8009442 <_printf_float+0xc2>
 8009654:	f109 0901 	add.w	r9, r9, #1
 8009658:	e7ee      	b.n	8009638 <_printf_float+0x2b8>
 800965a:	bf00      	nop
 800965c:	7fefffff 	.word	0x7fefffff
 8009660:	08021734 	.word	0x08021734
 8009664:	08021738 	.word	0x08021738
 8009668:	08021740 	.word	0x08021740
 800966c:	0802173c 	.word	0x0802173c
 8009670:	08021744 	.word	0x08021744
 8009674:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009676:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009678:	429a      	cmp	r2, r3
 800967a:	bfa8      	it	ge
 800967c:	461a      	movge	r2, r3
 800967e:	2a00      	cmp	r2, #0
 8009680:	4691      	mov	r9, r2
 8009682:	dc37      	bgt.n	80096f4 <_printf_float+0x374>
 8009684:	f04f 0b00 	mov.w	fp, #0
 8009688:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800968c:	f104 021a 	add.w	r2, r4, #26
 8009690:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009692:	9305      	str	r3, [sp, #20]
 8009694:	eba3 0309 	sub.w	r3, r3, r9
 8009698:	455b      	cmp	r3, fp
 800969a:	dc33      	bgt.n	8009704 <_printf_float+0x384>
 800969c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80096a0:	429a      	cmp	r2, r3
 80096a2:	db3b      	blt.n	800971c <_printf_float+0x39c>
 80096a4:	6823      	ldr	r3, [r4, #0]
 80096a6:	07da      	lsls	r2, r3, #31
 80096a8:	d438      	bmi.n	800971c <_printf_float+0x39c>
 80096aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80096ac:	9b05      	ldr	r3, [sp, #20]
 80096ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80096b0:	1ad3      	subs	r3, r2, r3
 80096b2:	eba2 0901 	sub.w	r9, r2, r1
 80096b6:	4599      	cmp	r9, r3
 80096b8:	bfa8      	it	ge
 80096ba:	4699      	movge	r9, r3
 80096bc:	f1b9 0f00 	cmp.w	r9, #0
 80096c0:	dc35      	bgt.n	800972e <_printf_float+0x3ae>
 80096c2:	f04f 0800 	mov.w	r8, #0
 80096c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80096ca:	f104 0a1a 	add.w	sl, r4, #26
 80096ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80096d2:	1a9b      	subs	r3, r3, r2
 80096d4:	eba3 0309 	sub.w	r3, r3, r9
 80096d8:	4543      	cmp	r3, r8
 80096da:	f77f af79 	ble.w	80095d0 <_printf_float+0x250>
 80096de:	2301      	movs	r3, #1
 80096e0:	4652      	mov	r2, sl
 80096e2:	4631      	mov	r1, r6
 80096e4:	4628      	mov	r0, r5
 80096e6:	47b8      	blx	r7
 80096e8:	3001      	adds	r0, #1
 80096ea:	f43f aeaa 	beq.w	8009442 <_printf_float+0xc2>
 80096ee:	f108 0801 	add.w	r8, r8, #1
 80096f2:	e7ec      	b.n	80096ce <_printf_float+0x34e>
 80096f4:	4613      	mov	r3, r2
 80096f6:	4631      	mov	r1, r6
 80096f8:	4642      	mov	r2, r8
 80096fa:	4628      	mov	r0, r5
 80096fc:	47b8      	blx	r7
 80096fe:	3001      	adds	r0, #1
 8009700:	d1c0      	bne.n	8009684 <_printf_float+0x304>
 8009702:	e69e      	b.n	8009442 <_printf_float+0xc2>
 8009704:	2301      	movs	r3, #1
 8009706:	4631      	mov	r1, r6
 8009708:	4628      	mov	r0, r5
 800970a:	9205      	str	r2, [sp, #20]
 800970c:	47b8      	blx	r7
 800970e:	3001      	adds	r0, #1
 8009710:	f43f ae97 	beq.w	8009442 <_printf_float+0xc2>
 8009714:	9a05      	ldr	r2, [sp, #20]
 8009716:	f10b 0b01 	add.w	fp, fp, #1
 800971a:	e7b9      	b.n	8009690 <_printf_float+0x310>
 800971c:	ee18 3a10 	vmov	r3, s16
 8009720:	4652      	mov	r2, sl
 8009722:	4631      	mov	r1, r6
 8009724:	4628      	mov	r0, r5
 8009726:	47b8      	blx	r7
 8009728:	3001      	adds	r0, #1
 800972a:	d1be      	bne.n	80096aa <_printf_float+0x32a>
 800972c:	e689      	b.n	8009442 <_printf_float+0xc2>
 800972e:	9a05      	ldr	r2, [sp, #20]
 8009730:	464b      	mov	r3, r9
 8009732:	4442      	add	r2, r8
 8009734:	4631      	mov	r1, r6
 8009736:	4628      	mov	r0, r5
 8009738:	47b8      	blx	r7
 800973a:	3001      	adds	r0, #1
 800973c:	d1c1      	bne.n	80096c2 <_printf_float+0x342>
 800973e:	e680      	b.n	8009442 <_printf_float+0xc2>
 8009740:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009742:	2a01      	cmp	r2, #1
 8009744:	dc01      	bgt.n	800974a <_printf_float+0x3ca>
 8009746:	07db      	lsls	r3, r3, #31
 8009748:	d538      	bpl.n	80097bc <_printf_float+0x43c>
 800974a:	2301      	movs	r3, #1
 800974c:	4642      	mov	r2, r8
 800974e:	4631      	mov	r1, r6
 8009750:	4628      	mov	r0, r5
 8009752:	47b8      	blx	r7
 8009754:	3001      	adds	r0, #1
 8009756:	f43f ae74 	beq.w	8009442 <_printf_float+0xc2>
 800975a:	ee18 3a10 	vmov	r3, s16
 800975e:	4652      	mov	r2, sl
 8009760:	4631      	mov	r1, r6
 8009762:	4628      	mov	r0, r5
 8009764:	47b8      	blx	r7
 8009766:	3001      	adds	r0, #1
 8009768:	f43f ae6b 	beq.w	8009442 <_printf_float+0xc2>
 800976c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009770:	2200      	movs	r2, #0
 8009772:	2300      	movs	r3, #0
 8009774:	f7f7 fa08 	bl	8000b88 <__aeabi_dcmpeq>
 8009778:	b9d8      	cbnz	r0, 80097b2 <_printf_float+0x432>
 800977a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800977c:	f108 0201 	add.w	r2, r8, #1
 8009780:	3b01      	subs	r3, #1
 8009782:	4631      	mov	r1, r6
 8009784:	4628      	mov	r0, r5
 8009786:	47b8      	blx	r7
 8009788:	3001      	adds	r0, #1
 800978a:	d10e      	bne.n	80097aa <_printf_float+0x42a>
 800978c:	e659      	b.n	8009442 <_printf_float+0xc2>
 800978e:	2301      	movs	r3, #1
 8009790:	4652      	mov	r2, sl
 8009792:	4631      	mov	r1, r6
 8009794:	4628      	mov	r0, r5
 8009796:	47b8      	blx	r7
 8009798:	3001      	adds	r0, #1
 800979a:	f43f ae52 	beq.w	8009442 <_printf_float+0xc2>
 800979e:	f108 0801 	add.w	r8, r8, #1
 80097a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097a4:	3b01      	subs	r3, #1
 80097a6:	4543      	cmp	r3, r8
 80097a8:	dcf1      	bgt.n	800978e <_printf_float+0x40e>
 80097aa:	464b      	mov	r3, r9
 80097ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80097b0:	e6dc      	b.n	800956c <_printf_float+0x1ec>
 80097b2:	f04f 0800 	mov.w	r8, #0
 80097b6:	f104 0a1a 	add.w	sl, r4, #26
 80097ba:	e7f2      	b.n	80097a2 <_printf_float+0x422>
 80097bc:	2301      	movs	r3, #1
 80097be:	4642      	mov	r2, r8
 80097c0:	e7df      	b.n	8009782 <_printf_float+0x402>
 80097c2:	2301      	movs	r3, #1
 80097c4:	464a      	mov	r2, r9
 80097c6:	4631      	mov	r1, r6
 80097c8:	4628      	mov	r0, r5
 80097ca:	47b8      	blx	r7
 80097cc:	3001      	adds	r0, #1
 80097ce:	f43f ae38 	beq.w	8009442 <_printf_float+0xc2>
 80097d2:	f108 0801 	add.w	r8, r8, #1
 80097d6:	68e3      	ldr	r3, [r4, #12]
 80097d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80097da:	1a5b      	subs	r3, r3, r1
 80097dc:	4543      	cmp	r3, r8
 80097de:	dcf0      	bgt.n	80097c2 <_printf_float+0x442>
 80097e0:	e6fa      	b.n	80095d8 <_printf_float+0x258>
 80097e2:	f04f 0800 	mov.w	r8, #0
 80097e6:	f104 0919 	add.w	r9, r4, #25
 80097ea:	e7f4      	b.n	80097d6 <_printf_float+0x456>

080097ec <_printf_common>:
 80097ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097f0:	4616      	mov	r6, r2
 80097f2:	4699      	mov	r9, r3
 80097f4:	688a      	ldr	r2, [r1, #8]
 80097f6:	690b      	ldr	r3, [r1, #16]
 80097f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80097fc:	4293      	cmp	r3, r2
 80097fe:	bfb8      	it	lt
 8009800:	4613      	movlt	r3, r2
 8009802:	6033      	str	r3, [r6, #0]
 8009804:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009808:	4607      	mov	r7, r0
 800980a:	460c      	mov	r4, r1
 800980c:	b10a      	cbz	r2, 8009812 <_printf_common+0x26>
 800980e:	3301      	adds	r3, #1
 8009810:	6033      	str	r3, [r6, #0]
 8009812:	6823      	ldr	r3, [r4, #0]
 8009814:	0699      	lsls	r1, r3, #26
 8009816:	bf42      	ittt	mi
 8009818:	6833      	ldrmi	r3, [r6, #0]
 800981a:	3302      	addmi	r3, #2
 800981c:	6033      	strmi	r3, [r6, #0]
 800981e:	6825      	ldr	r5, [r4, #0]
 8009820:	f015 0506 	ands.w	r5, r5, #6
 8009824:	d106      	bne.n	8009834 <_printf_common+0x48>
 8009826:	f104 0a19 	add.w	sl, r4, #25
 800982a:	68e3      	ldr	r3, [r4, #12]
 800982c:	6832      	ldr	r2, [r6, #0]
 800982e:	1a9b      	subs	r3, r3, r2
 8009830:	42ab      	cmp	r3, r5
 8009832:	dc26      	bgt.n	8009882 <_printf_common+0x96>
 8009834:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009838:	1e13      	subs	r3, r2, #0
 800983a:	6822      	ldr	r2, [r4, #0]
 800983c:	bf18      	it	ne
 800983e:	2301      	movne	r3, #1
 8009840:	0692      	lsls	r2, r2, #26
 8009842:	d42b      	bmi.n	800989c <_printf_common+0xb0>
 8009844:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009848:	4649      	mov	r1, r9
 800984a:	4638      	mov	r0, r7
 800984c:	47c0      	blx	r8
 800984e:	3001      	adds	r0, #1
 8009850:	d01e      	beq.n	8009890 <_printf_common+0xa4>
 8009852:	6823      	ldr	r3, [r4, #0]
 8009854:	68e5      	ldr	r5, [r4, #12]
 8009856:	6832      	ldr	r2, [r6, #0]
 8009858:	f003 0306 	and.w	r3, r3, #6
 800985c:	2b04      	cmp	r3, #4
 800985e:	bf08      	it	eq
 8009860:	1aad      	subeq	r5, r5, r2
 8009862:	68a3      	ldr	r3, [r4, #8]
 8009864:	6922      	ldr	r2, [r4, #16]
 8009866:	bf0c      	ite	eq
 8009868:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800986c:	2500      	movne	r5, #0
 800986e:	4293      	cmp	r3, r2
 8009870:	bfc4      	itt	gt
 8009872:	1a9b      	subgt	r3, r3, r2
 8009874:	18ed      	addgt	r5, r5, r3
 8009876:	2600      	movs	r6, #0
 8009878:	341a      	adds	r4, #26
 800987a:	42b5      	cmp	r5, r6
 800987c:	d11a      	bne.n	80098b4 <_printf_common+0xc8>
 800987e:	2000      	movs	r0, #0
 8009880:	e008      	b.n	8009894 <_printf_common+0xa8>
 8009882:	2301      	movs	r3, #1
 8009884:	4652      	mov	r2, sl
 8009886:	4649      	mov	r1, r9
 8009888:	4638      	mov	r0, r7
 800988a:	47c0      	blx	r8
 800988c:	3001      	adds	r0, #1
 800988e:	d103      	bne.n	8009898 <_printf_common+0xac>
 8009890:	f04f 30ff 	mov.w	r0, #4294967295
 8009894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009898:	3501      	adds	r5, #1
 800989a:	e7c6      	b.n	800982a <_printf_common+0x3e>
 800989c:	18e1      	adds	r1, r4, r3
 800989e:	1c5a      	adds	r2, r3, #1
 80098a0:	2030      	movs	r0, #48	; 0x30
 80098a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80098a6:	4422      	add	r2, r4
 80098a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80098ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80098b0:	3302      	adds	r3, #2
 80098b2:	e7c7      	b.n	8009844 <_printf_common+0x58>
 80098b4:	2301      	movs	r3, #1
 80098b6:	4622      	mov	r2, r4
 80098b8:	4649      	mov	r1, r9
 80098ba:	4638      	mov	r0, r7
 80098bc:	47c0      	blx	r8
 80098be:	3001      	adds	r0, #1
 80098c0:	d0e6      	beq.n	8009890 <_printf_common+0xa4>
 80098c2:	3601      	adds	r6, #1
 80098c4:	e7d9      	b.n	800987a <_printf_common+0x8e>
	...

080098c8 <_printf_i>:
 80098c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098cc:	460c      	mov	r4, r1
 80098ce:	4691      	mov	r9, r2
 80098d0:	7e27      	ldrb	r7, [r4, #24]
 80098d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80098d4:	2f78      	cmp	r7, #120	; 0x78
 80098d6:	4680      	mov	r8, r0
 80098d8:	469a      	mov	sl, r3
 80098da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80098de:	d807      	bhi.n	80098f0 <_printf_i+0x28>
 80098e0:	2f62      	cmp	r7, #98	; 0x62
 80098e2:	d80a      	bhi.n	80098fa <_printf_i+0x32>
 80098e4:	2f00      	cmp	r7, #0
 80098e6:	f000 80d8 	beq.w	8009a9a <_printf_i+0x1d2>
 80098ea:	2f58      	cmp	r7, #88	; 0x58
 80098ec:	f000 80a3 	beq.w	8009a36 <_printf_i+0x16e>
 80098f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80098f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80098f8:	e03a      	b.n	8009970 <_printf_i+0xa8>
 80098fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80098fe:	2b15      	cmp	r3, #21
 8009900:	d8f6      	bhi.n	80098f0 <_printf_i+0x28>
 8009902:	a001      	add	r0, pc, #4	; (adr r0, 8009908 <_printf_i+0x40>)
 8009904:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009908:	08009961 	.word	0x08009961
 800990c:	08009975 	.word	0x08009975
 8009910:	080098f1 	.word	0x080098f1
 8009914:	080098f1 	.word	0x080098f1
 8009918:	080098f1 	.word	0x080098f1
 800991c:	080098f1 	.word	0x080098f1
 8009920:	08009975 	.word	0x08009975
 8009924:	080098f1 	.word	0x080098f1
 8009928:	080098f1 	.word	0x080098f1
 800992c:	080098f1 	.word	0x080098f1
 8009930:	080098f1 	.word	0x080098f1
 8009934:	08009a81 	.word	0x08009a81
 8009938:	080099a5 	.word	0x080099a5
 800993c:	08009a63 	.word	0x08009a63
 8009940:	080098f1 	.word	0x080098f1
 8009944:	080098f1 	.word	0x080098f1
 8009948:	08009aa3 	.word	0x08009aa3
 800994c:	080098f1 	.word	0x080098f1
 8009950:	080099a5 	.word	0x080099a5
 8009954:	080098f1 	.word	0x080098f1
 8009958:	080098f1 	.word	0x080098f1
 800995c:	08009a6b 	.word	0x08009a6b
 8009960:	680b      	ldr	r3, [r1, #0]
 8009962:	1d1a      	adds	r2, r3, #4
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	600a      	str	r2, [r1, #0]
 8009968:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800996c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009970:	2301      	movs	r3, #1
 8009972:	e0a3      	b.n	8009abc <_printf_i+0x1f4>
 8009974:	6825      	ldr	r5, [r4, #0]
 8009976:	6808      	ldr	r0, [r1, #0]
 8009978:	062e      	lsls	r6, r5, #24
 800997a:	f100 0304 	add.w	r3, r0, #4
 800997e:	d50a      	bpl.n	8009996 <_printf_i+0xce>
 8009980:	6805      	ldr	r5, [r0, #0]
 8009982:	600b      	str	r3, [r1, #0]
 8009984:	2d00      	cmp	r5, #0
 8009986:	da03      	bge.n	8009990 <_printf_i+0xc8>
 8009988:	232d      	movs	r3, #45	; 0x2d
 800998a:	426d      	negs	r5, r5
 800998c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009990:	485e      	ldr	r0, [pc, #376]	; (8009b0c <_printf_i+0x244>)
 8009992:	230a      	movs	r3, #10
 8009994:	e019      	b.n	80099ca <_printf_i+0x102>
 8009996:	f015 0f40 	tst.w	r5, #64	; 0x40
 800999a:	6805      	ldr	r5, [r0, #0]
 800999c:	600b      	str	r3, [r1, #0]
 800999e:	bf18      	it	ne
 80099a0:	b22d      	sxthne	r5, r5
 80099a2:	e7ef      	b.n	8009984 <_printf_i+0xbc>
 80099a4:	680b      	ldr	r3, [r1, #0]
 80099a6:	6825      	ldr	r5, [r4, #0]
 80099a8:	1d18      	adds	r0, r3, #4
 80099aa:	6008      	str	r0, [r1, #0]
 80099ac:	0628      	lsls	r0, r5, #24
 80099ae:	d501      	bpl.n	80099b4 <_printf_i+0xec>
 80099b0:	681d      	ldr	r5, [r3, #0]
 80099b2:	e002      	b.n	80099ba <_printf_i+0xf2>
 80099b4:	0669      	lsls	r1, r5, #25
 80099b6:	d5fb      	bpl.n	80099b0 <_printf_i+0xe8>
 80099b8:	881d      	ldrh	r5, [r3, #0]
 80099ba:	4854      	ldr	r0, [pc, #336]	; (8009b0c <_printf_i+0x244>)
 80099bc:	2f6f      	cmp	r7, #111	; 0x6f
 80099be:	bf0c      	ite	eq
 80099c0:	2308      	moveq	r3, #8
 80099c2:	230a      	movne	r3, #10
 80099c4:	2100      	movs	r1, #0
 80099c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80099ca:	6866      	ldr	r6, [r4, #4]
 80099cc:	60a6      	str	r6, [r4, #8]
 80099ce:	2e00      	cmp	r6, #0
 80099d0:	bfa2      	ittt	ge
 80099d2:	6821      	ldrge	r1, [r4, #0]
 80099d4:	f021 0104 	bicge.w	r1, r1, #4
 80099d8:	6021      	strge	r1, [r4, #0]
 80099da:	b90d      	cbnz	r5, 80099e0 <_printf_i+0x118>
 80099dc:	2e00      	cmp	r6, #0
 80099de:	d04d      	beq.n	8009a7c <_printf_i+0x1b4>
 80099e0:	4616      	mov	r6, r2
 80099e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80099e6:	fb03 5711 	mls	r7, r3, r1, r5
 80099ea:	5dc7      	ldrb	r7, [r0, r7]
 80099ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80099f0:	462f      	mov	r7, r5
 80099f2:	42bb      	cmp	r3, r7
 80099f4:	460d      	mov	r5, r1
 80099f6:	d9f4      	bls.n	80099e2 <_printf_i+0x11a>
 80099f8:	2b08      	cmp	r3, #8
 80099fa:	d10b      	bne.n	8009a14 <_printf_i+0x14c>
 80099fc:	6823      	ldr	r3, [r4, #0]
 80099fe:	07df      	lsls	r7, r3, #31
 8009a00:	d508      	bpl.n	8009a14 <_printf_i+0x14c>
 8009a02:	6923      	ldr	r3, [r4, #16]
 8009a04:	6861      	ldr	r1, [r4, #4]
 8009a06:	4299      	cmp	r1, r3
 8009a08:	bfde      	ittt	le
 8009a0a:	2330      	movle	r3, #48	; 0x30
 8009a0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a10:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009a14:	1b92      	subs	r2, r2, r6
 8009a16:	6122      	str	r2, [r4, #16]
 8009a18:	f8cd a000 	str.w	sl, [sp]
 8009a1c:	464b      	mov	r3, r9
 8009a1e:	aa03      	add	r2, sp, #12
 8009a20:	4621      	mov	r1, r4
 8009a22:	4640      	mov	r0, r8
 8009a24:	f7ff fee2 	bl	80097ec <_printf_common>
 8009a28:	3001      	adds	r0, #1
 8009a2a:	d14c      	bne.n	8009ac6 <_printf_i+0x1fe>
 8009a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a30:	b004      	add	sp, #16
 8009a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a36:	4835      	ldr	r0, [pc, #212]	; (8009b0c <_printf_i+0x244>)
 8009a38:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009a3c:	6823      	ldr	r3, [r4, #0]
 8009a3e:	680e      	ldr	r6, [r1, #0]
 8009a40:	061f      	lsls	r7, r3, #24
 8009a42:	f856 5b04 	ldr.w	r5, [r6], #4
 8009a46:	600e      	str	r6, [r1, #0]
 8009a48:	d514      	bpl.n	8009a74 <_printf_i+0x1ac>
 8009a4a:	07d9      	lsls	r1, r3, #31
 8009a4c:	bf44      	itt	mi
 8009a4e:	f043 0320 	orrmi.w	r3, r3, #32
 8009a52:	6023      	strmi	r3, [r4, #0]
 8009a54:	b91d      	cbnz	r5, 8009a5e <_printf_i+0x196>
 8009a56:	6823      	ldr	r3, [r4, #0]
 8009a58:	f023 0320 	bic.w	r3, r3, #32
 8009a5c:	6023      	str	r3, [r4, #0]
 8009a5e:	2310      	movs	r3, #16
 8009a60:	e7b0      	b.n	80099c4 <_printf_i+0xfc>
 8009a62:	6823      	ldr	r3, [r4, #0]
 8009a64:	f043 0320 	orr.w	r3, r3, #32
 8009a68:	6023      	str	r3, [r4, #0]
 8009a6a:	2378      	movs	r3, #120	; 0x78
 8009a6c:	4828      	ldr	r0, [pc, #160]	; (8009b10 <_printf_i+0x248>)
 8009a6e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009a72:	e7e3      	b.n	8009a3c <_printf_i+0x174>
 8009a74:	065e      	lsls	r6, r3, #25
 8009a76:	bf48      	it	mi
 8009a78:	b2ad      	uxthmi	r5, r5
 8009a7a:	e7e6      	b.n	8009a4a <_printf_i+0x182>
 8009a7c:	4616      	mov	r6, r2
 8009a7e:	e7bb      	b.n	80099f8 <_printf_i+0x130>
 8009a80:	680b      	ldr	r3, [r1, #0]
 8009a82:	6826      	ldr	r6, [r4, #0]
 8009a84:	6960      	ldr	r0, [r4, #20]
 8009a86:	1d1d      	adds	r5, r3, #4
 8009a88:	600d      	str	r5, [r1, #0]
 8009a8a:	0635      	lsls	r5, r6, #24
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	d501      	bpl.n	8009a94 <_printf_i+0x1cc>
 8009a90:	6018      	str	r0, [r3, #0]
 8009a92:	e002      	b.n	8009a9a <_printf_i+0x1d2>
 8009a94:	0671      	lsls	r1, r6, #25
 8009a96:	d5fb      	bpl.n	8009a90 <_printf_i+0x1c8>
 8009a98:	8018      	strh	r0, [r3, #0]
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	6123      	str	r3, [r4, #16]
 8009a9e:	4616      	mov	r6, r2
 8009aa0:	e7ba      	b.n	8009a18 <_printf_i+0x150>
 8009aa2:	680b      	ldr	r3, [r1, #0]
 8009aa4:	1d1a      	adds	r2, r3, #4
 8009aa6:	600a      	str	r2, [r1, #0]
 8009aa8:	681e      	ldr	r6, [r3, #0]
 8009aaa:	6862      	ldr	r2, [r4, #4]
 8009aac:	2100      	movs	r1, #0
 8009aae:	4630      	mov	r0, r6
 8009ab0:	f7f6 fbf6 	bl	80002a0 <memchr>
 8009ab4:	b108      	cbz	r0, 8009aba <_printf_i+0x1f2>
 8009ab6:	1b80      	subs	r0, r0, r6
 8009ab8:	6060      	str	r0, [r4, #4]
 8009aba:	6863      	ldr	r3, [r4, #4]
 8009abc:	6123      	str	r3, [r4, #16]
 8009abe:	2300      	movs	r3, #0
 8009ac0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ac4:	e7a8      	b.n	8009a18 <_printf_i+0x150>
 8009ac6:	6923      	ldr	r3, [r4, #16]
 8009ac8:	4632      	mov	r2, r6
 8009aca:	4649      	mov	r1, r9
 8009acc:	4640      	mov	r0, r8
 8009ace:	47d0      	blx	sl
 8009ad0:	3001      	adds	r0, #1
 8009ad2:	d0ab      	beq.n	8009a2c <_printf_i+0x164>
 8009ad4:	6823      	ldr	r3, [r4, #0]
 8009ad6:	079b      	lsls	r3, r3, #30
 8009ad8:	d413      	bmi.n	8009b02 <_printf_i+0x23a>
 8009ada:	68e0      	ldr	r0, [r4, #12]
 8009adc:	9b03      	ldr	r3, [sp, #12]
 8009ade:	4298      	cmp	r0, r3
 8009ae0:	bfb8      	it	lt
 8009ae2:	4618      	movlt	r0, r3
 8009ae4:	e7a4      	b.n	8009a30 <_printf_i+0x168>
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	4632      	mov	r2, r6
 8009aea:	4649      	mov	r1, r9
 8009aec:	4640      	mov	r0, r8
 8009aee:	47d0      	blx	sl
 8009af0:	3001      	adds	r0, #1
 8009af2:	d09b      	beq.n	8009a2c <_printf_i+0x164>
 8009af4:	3501      	adds	r5, #1
 8009af6:	68e3      	ldr	r3, [r4, #12]
 8009af8:	9903      	ldr	r1, [sp, #12]
 8009afa:	1a5b      	subs	r3, r3, r1
 8009afc:	42ab      	cmp	r3, r5
 8009afe:	dcf2      	bgt.n	8009ae6 <_printf_i+0x21e>
 8009b00:	e7eb      	b.n	8009ada <_printf_i+0x212>
 8009b02:	2500      	movs	r5, #0
 8009b04:	f104 0619 	add.w	r6, r4, #25
 8009b08:	e7f5      	b.n	8009af6 <_printf_i+0x22e>
 8009b0a:	bf00      	nop
 8009b0c:	08021746 	.word	0x08021746
 8009b10:	08021757 	.word	0x08021757

08009b14 <_scanf_float>:
 8009b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b18:	b087      	sub	sp, #28
 8009b1a:	4617      	mov	r7, r2
 8009b1c:	9303      	str	r3, [sp, #12]
 8009b1e:	688b      	ldr	r3, [r1, #8]
 8009b20:	1e5a      	subs	r2, r3, #1
 8009b22:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009b26:	bf83      	ittte	hi
 8009b28:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009b2c:	195b      	addhi	r3, r3, r5
 8009b2e:	9302      	strhi	r3, [sp, #8]
 8009b30:	2300      	movls	r3, #0
 8009b32:	bf86      	itte	hi
 8009b34:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009b38:	608b      	strhi	r3, [r1, #8]
 8009b3a:	9302      	strls	r3, [sp, #8]
 8009b3c:	680b      	ldr	r3, [r1, #0]
 8009b3e:	468b      	mov	fp, r1
 8009b40:	2500      	movs	r5, #0
 8009b42:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009b46:	f84b 3b1c 	str.w	r3, [fp], #28
 8009b4a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009b4e:	4680      	mov	r8, r0
 8009b50:	460c      	mov	r4, r1
 8009b52:	465e      	mov	r6, fp
 8009b54:	46aa      	mov	sl, r5
 8009b56:	46a9      	mov	r9, r5
 8009b58:	9501      	str	r5, [sp, #4]
 8009b5a:	68a2      	ldr	r2, [r4, #8]
 8009b5c:	b152      	cbz	r2, 8009b74 <_scanf_float+0x60>
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	781b      	ldrb	r3, [r3, #0]
 8009b62:	2b4e      	cmp	r3, #78	; 0x4e
 8009b64:	d864      	bhi.n	8009c30 <_scanf_float+0x11c>
 8009b66:	2b40      	cmp	r3, #64	; 0x40
 8009b68:	d83c      	bhi.n	8009be4 <_scanf_float+0xd0>
 8009b6a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009b6e:	b2c8      	uxtb	r0, r1
 8009b70:	280e      	cmp	r0, #14
 8009b72:	d93a      	bls.n	8009bea <_scanf_float+0xd6>
 8009b74:	f1b9 0f00 	cmp.w	r9, #0
 8009b78:	d003      	beq.n	8009b82 <_scanf_float+0x6e>
 8009b7a:	6823      	ldr	r3, [r4, #0]
 8009b7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b80:	6023      	str	r3, [r4, #0]
 8009b82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009b86:	f1ba 0f01 	cmp.w	sl, #1
 8009b8a:	f200 8113 	bhi.w	8009db4 <_scanf_float+0x2a0>
 8009b8e:	455e      	cmp	r6, fp
 8009b90:	f200 8105 	bhi.w	8009d9e <_scanf_float+0x28a>
 8009b94:	2501      	movs	r5, #1
 8009b96:	4628      	mov	r0, r5
 8009b98:	b007      	add	sp, #28
 8009b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b9e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009ba2:	2a0d      	cmp	r2, #13
 8009ba4:	d8e6      	bhi.n	8009b74 <_scanf_float+0x60>
 8009ba6:	a101      	add	r1, pc, #4	; (adr r1, 8009bac <_scanf_float+0x98>)
 8009ba8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009bac:	08009ceb 	.word	0x08009ceb
 8009bb0:	08009b75 	.word	0x08009b75
 8009bb4:	08009b75 	.word	0x08009b75
 8009bb8:	08009b75 	.word	0x08009b75
 8009bbc:	08009d4b 	.word	0x08009d4b
 8009bc0:	08009d23 	.word	0x08009d23
 8009bc4:	08009b75 	.word	0x08009b75
 8009bc8:	08009b75 	.word	0x08009b75
 8009bcc:	08009cf9 	.word	0x08009cf9
 8009bd0:	08009b75 	.word	0x08009b75
 8009bd4:	08009b75 	.word	0x08009b75
 8009bd8:	08009b75 	.word	0x08009b75
 8009bdc:	08009b75 	.word	0x08009b75
 8009be0:	08009cb1 	.word	0x08009cb1
 8009be4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009be8:	e7db      	b.n	8009ba2 <_scanf_float+0x8e>
 8009bea:	290e      	cmp	r1, #14
 8009bec:	d8c2      	bhi.n	8009b74 <_scanf_float+0x60>
 8009bee:	a001      	add	r0, pc, #4	; (adr r0, 8009bf4 <_scanf_float+0xe0>)
 8009bf0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009bf4:	08009ca3 	.word	0x08009ca3
 8009bf8:	08009b75 	.word	0x08009b75
 8009bfc:	08009ca3 	.word	0x08009ca3
 8009c00:	08009d37 	.word	0x08009d37
 8009c04:	08009b75 	.word	0x08009b75
 8009c08:	08009c51 	.word	0x08009c51
 8009c0c:	08009c8d 	.word	0x08009c8d
 8009c10:	08009c8d 	.word	0x08009c8d
 8009c14:	08009c8d 	.word	0x08009c8d
 8009c18:	08009c8d 	.word	0x08009c8d
 8009c1c:	08009c8d 	.word	0x08009c8d
 8009c20:	08009c8d 	.word	0x08009c8d
 8009c24:	08009c8d 	.word	0x08009c8d
 8009c28:	08009c8d 	.word	0x08009c8d
 8009c2c:	08009c8d 	.word	0x08009c8d
 8009c30:	2b6e      	cmp	r3, #110	; 0x6e
 8009c32:	d809      	bhi.n	8009c48 <_scanf_float+0x134>
 8009c34:	2b60      	cmp	r3, #96	; 0x60
 8009c36:	d8b2      	bhi.n	8009b9e <_scanf_float+0x8a>
 8009c38:	2b54      	cmp	r3, #84	; 0x54
 8009c3a:	d077      	beq.n	8009d2c <_scanf_float+0x218>
 8009c3c:	2b59      	cmp	r3, #89	; 0x59
 8009c3e:	d199      	bne.n	8009b74 <_scanf_float+0x60>
 8009c40:	2d07      	cmp	r5, #7
 8009c42:	d197      	bne.n	8009b74 <_scanf_float+0x60>
 8009c44:	2508      	movs	r5, #8
 8009c46:	e029      	b.n	8009c9c <_scanf_float+0x188>
 8009c48:	2b74      	cmp	r3, #116	; 0x74
 8009c4a:	d06f      	beq.n	8009d2c <_scanf_float+0x218>
 8009c4c:	2b79      	cmp	r3, #121	; 0x79
 8009c4e:	e7f6      	b.n	8009c3e <_scanf_float+0x12a>
 8009c50:	6821      	ldr	r1, [r4, #0]
 8009c52:	05c8      	lsls	r0, r1, #23
 8009c54:	d51a      	bpl.n	8009c8c <_scanf_float+0x178>
 8009c56:	9b02      	ldr	r3, [sp, #8]
 8009c58:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009c5c:	6021      	str	r1, [r4, #0]
 8009c5e:	f109 0901 	add.w	r9, r9, #1
 8009c62:	b11b      	cbz	r3, 8009c6c <_scanf_float+0x158>
 8009c64:	3b01      	subs	r3, #1
 8009c66:	3201      	adds	r2, #1
 8009c68:	9302      	str	r3, [sp, #8]
 8009c6a:	60a2      	str	r2, [r4, #8]
 8009c6c:	68a3      	ldr	r3, [r4, #8]
 8009c6e:	3b01      	subs	r3, #1
 8009c70:	60a3      	str	r3, [r4, #8]
 8009c72:	6923      	ldr	r3, [r4, #16]
 8009c74:	3301      	adds	r3, #1
 8009c76:	6123      	str	r3, [r4, #16]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	3b01      	subs	r3, #1
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	607b      	str	r3, [r7, #4]
 8009c80:	f340 8084 	ble.w	8009d8c <_scanf_float+0x278>
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	3301      	adds	r3, #1
 8009c88:	603b      	str	r3, [r7, #0]
 8009c8a:	e766      	b.n	8009b5a <_scanf_float+0x46>
 8009c8c:	eb1a 0f05 	cmn.w	sl, r5
 8009c90:	f47f af70 	bne.w	8009b74 <_scanf_float+0x60>
 8009c94:	6822      	ldr	r2, [r4, #0]
 8009c96:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009c9a:	6022      	str	r2, [r4, #0]
 8009c9c:	f806 3b01 	strb.w	r3, [r6], #1
 8009ca0:	e7e4      	b.n	8009c6c <_scanf_float+0x158>
 8009ca2:	6822      	ldr	r2, [r4, #0]
 8009ca4:	0610      	lsls	r0, r2, #24
 8009ca6:	f57f af65 	bpl.w	8009b74 <_scanf_float+0x60>
 8009caa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009cae:	e7f4      	b.n	8009c9a <_scanf_float+0x186>
 8009cb0:	f1ba 0f00 	cmp.w	sl, #0
 8009cb4:	d10e      	bne.n	8009cd4 <_scanf_float+0x1c0>
 8009cb6:	f1b9 0f00 	cmp.w	r9, #0
 8009cba:	d10e      	bne.n	8009cda <_scanf_float+0x1c6>
 8009cbc:	6822      	ldr	r2, [r4, #0]
 8009cbe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009cc2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009cc6:	d108      	bne.n	8009cda <_scanf_float+0x1c6>
 8009cc8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009ccc:	6022      	str	r2, [r4, #0]
 8009cce:	f04f 0a01 	mov.w	sl, #1
 8009cd2:	e7e3      	b.n	8009c9c <_scanf_float+0x188>
 8009cd4:	f1ba 0f02 	cmp.w	sl, #2
 8009cd8:	d055      	beq.n	8009d86 <_scanf_float+0x272>
 8009cda:	2d01      	cmp	r5, #1
 8009cdc:	d002      	beq.n	8009ce4 <_scanf_float+0x1d0>
 8009cde:	2d04      	cmp	r5, #4
 8009ce0:	f47f af48 	bne.w	8009b74 <_scanf_float+0x60>
 8009ce4:	3501      	adds	r5, #1
 8009ce6:	b2ed      	uxtb	r5, r5
 8009ce8:	e7d8      	b.n	8009c9c <_scanf_float+0x188>
 8009cea:	f1ba 0f01 	cmp.w	sl, #1
 8009cee:	f47f af41 	bne.w	8009b74 <_scanf_float+0x60>
 8009cf2:	f04f 0a02 	mov.w	sl, #2
 8009cf6:	e7d1      	b.n	8009c9c <_scanf_float+0x188>
 8009cf8:	b97d      	cbnz	r5, 8009d1a <_scanf_float+0x206>
 8009cfa:	f1b9 0f00 	cmp.w	r9, #0
 8009cfe:	f47f af3c 	bne.w	8009b7a <_scanf_float+0x66>
 8009d02:	6822      	ldr	r2, [r4, #0]
 8009d04:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009d08:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009d0c:	f47f af39 	bne.w	8009b82 <_scanf_float+0x6e>
 8009d10:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009d14:	6022      	str	r2, [r4, #0]
 8009d16:	2501      	movs	r5, #1
 8009d18:	e7c0      	b.n	8009c9c <_scanf_float+0x188>
 8009d1a:	2d03      	cmp	r5, #3
 8009d1c:	d0e2      	beq.n	8009ce4 <_scanf_float+0x1d0>
 8009d1e:	2d05      	cmp	r5, #5
 8009d20:	e7de      	b.n	8009ce0 <_scanf_float+0x1cc>
 8009d22:	2d02      	cmp	r5, #2
 8009d24:	f47f af26 	bne.w	8009b74 <_scanf_float+0x60>
 8009d28:	2503      	movs	r5, #3
 8009d2a:	e7b7      	b.n	8009c9c <_scanf_float+0x188>
 8009d2c:	2d06      	cmp	r5, #6
 8009d2e:	f47f af21 	bne.w	8009b74 <_scanf_float+0x60>
 8009d32:	2507      	movs	r5, #7
 8009d34:	e7b2      	b.n	8009c9c <_scanf_float+0x188>
 8009d36:	6822      	ldr	r2, [r4, #0]
 8009d38:	0591      	lsls	r1, r2, #22
 8009d3a:	f57f af1b 	bpl.w	8009b74 <_scanf_float+0x60>
 8009d3e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009d42:	6022      	str	r2, [r4, #0]
 8009d44:	f8cd 9004 	str.w	r9, [sp, #4]
 8009d48:	e7a8      	b.n	8009c9c <_scanf_float+0x188>
 8009d4a:	6822      	ldr	r2, [r4, #0]
 8009d4c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009d50:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009d54:	d006      	beq.n	8009d64 <_scanf_float+0x250>
 8009d56:	0550      	lsls	r0, r2, #21
 8009d58:	f57f af0c 	bpl.w	8009b74 <_scanf_float+0x60>
 8009d5c:	f1b9 0f00 	cmp.w	r9, #0
 8009d60:	f43f af0f 	beq.w	8009b82 <_scanf_float+0x6e>
 8009d64:	0591      	lsls	r1, r2, #22
 8009d66:	bf58      	it	pl
 8009d68:	9901      	ldrpl	r1, [sp, #4]
 8009d6a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009d6e:	bf58      	it	pl
 8009d70:	eba9 0101 	subpl.w	r1, r9, r1
 8009d74:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009d78:	bf58      	it	pl
 8009d7a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009d7e:	6022      	str	r2, [r4, #0]
 8009d80:	f04f 0900 	mov.w	r9, #0
 8009d84:	e78a      	b.n	8009c9c <_scanf_float+0x188>
 8009d86:	f04f 0a03 	mov.w	sl, #3
 8009d8a:	e787      	b.n	8009c9c <_scanf_float+0x188>
 8009d8c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009d90:	4639      	mov	r1, r7
 8009d92:	4640      	mov	r0, r8
 8009d94:	4798      	blx	r3
 8009d96:	2800      	cmp	r0, #0
 8009d98:	f43f aedf 	beq.w	8009b5a <_scanf_float+0x46>
 8009d9c:	e6ea      	b.n	8009b74 <_scanf_float+0x60>
 8009d9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009da2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009da6:	463a      	mov	r2, r7
 8009da8:	4640      	mov	r0, r8
 8009daa:	4798      	blx	r3
 8009dac:	6923      	ldr	r3, [r4, #16]
 8009dae:	3b01      	subs	r3, #1
 8009db0:	6123      	str	r3, [r4, #16]
 8009db2:	e6ec      	b.n	8009b8e <_scanf_float+0x7a>
 8009db4:	1e6b      	subs	r3, r5, #1
 8009db6:	2b06      	cmp	r3, #6
 8009db8:	d825      	bhi.n	8009e06 <_scanf_float+0x2f2>
 8009dba:	2d02      	cmp	r5, #2
 8009dbc:	d836      	bhi.n	8009e2c <_scanf_float+0x318>
 8009dbe:	455e      	cmp	r6, fp
 8009dc0:	f67f aee8 	bls.w	8009b94 <_scanf_float+0x80>
 8009dc4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009dc8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009dcc:	463a      	mov	r2, r7
 8009dce:	4640      	mov	r0, r8
 8009dd0:	4798      	blx	r3
 8009dd2:	6923      	ldr	r3, [r4, #16]
 8009dd4:	3b01      	subs	r3, #1
 8009dd6:	6123      	str	r3, [r4, #16]
 8009dd8:	e7f1      	b.n	8009dbe <_scanf_float+0x2aa>
 8009dda:	9802      	ldr	r0, [sp, #8]
 8009ddc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009de0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009de4:	9002      	str	r0, [sp, #8]
 8009de6:	463a      	mov	r2, r7
 8009de8:	4640      	mov	r0, r8
 8009dea:	4798      	blx	r3
 8009dec:	6923      	ldr	r3, [r4, #16]
 8009dee:	3b01      	subs	r3, #1
 8009df0:	6123      	str	r3, [r4, #16]
 8009df2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009df6:	fa5f fa8a 	uxtb.w	sl, sl
 8009dfa:	f1ba 0f02 	cmp.w	sl, #2
 8009dfe:	d1ec      	bne.n	8009dda <_scanf_float+0x2c6>
 8009e00:	3d03      	subs	r5, #3
 8009e02:	b2ed      	uxtb	r5, r5
 8009e04:	1b76      	subs	r6, r6, r5
 8009e06:	6823      	ldr	r3, [r4, #0]
 8009e08:	05da      	lsls	r2, r3, #23
 8009e0a:	d52f      	bpl.n	8009e6c <_scanf_float+0x358>
 8009e0c:	055b      	lsls	r3, r3, #21
 8009e0e:	d510      	bpl.n	8009e32 <_scanf_float+0x31e>
 8009e10:	455e      	cmp	r6, fp
 8009e12:	f67f aebf 	bls.w	8009b94 <_scanf_float+0x80>
 8009e16:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e1a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009e1e:	463a      	mov	r2, r7
 8009e20:	4640      	mov	r0, r8
 8009e22:	4798      	blx	r3
 8009e24:	6923      	ldr	r3, [r4, #16]
 8009e26:	3b01      	subs	r3, #1
 8009e28:	6123      	str	r3, [r4, #16]
 8009e2a:	e7f1      	b.n	8009e10 <_scanf_float+0x2fc>
 8009e2c:	46aa      	mov	sl, r5
 8009e2e:	9602      	str	r6, [sp, #8]
 8009e30:	e7df      	b.n	8009df2 <_scanf_float+0x2de>
 8009e32:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009e36:	6923      	ldr	r3, [r4, #16]
 8009e38:	2965      	cmp	r1, #101	; 0x65
 8009e3a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009e3e:	f106 35ff 	add.w	r5, r6, #4294967295
 8009e42:	6123      	str	r3, [r4, #16]
 8009e44:	d00c      	beq.n	8009e60 <_scanf_float+0x34c>
 8009e46:	2945      	cmp	r1, #69	; 0x45
 8009e48:	d00a      	beq.n	8009e60 <_scanf_float+0x34c>
 8009e4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e4e:	463a      	mov	r2, r7
 8009e50:	4640      	mov	r0, r8
 8009e52:	4798      	blx	r3
 8009e54:	6923      	ldr	r3, [r4, #16]
 8009e56:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009e5a:	3b01      	subs	r3, #1
 8009e5c:	1eb5      	subs	r5, r6, #2
 8009e5e:	6123      	str	r3, [r4, #16]
 8009e60:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e64:	463a      	mov	r2, r7
 8009e66:	4640      	mov	r0, r8
 8009e68:	4798      	blx	r3
 8009e6a:	462e      	mov	r6, r5
 8009e6c:	6825      	ldr	r5, [r4, #0]
 8009e6e:	f015 0510 	ands.w	r5, r5, #16
 8009e72:	d158      	bne.n	8009f26 <_scanf_float+0x412>
 8009e74:	7035      	strb	r5, [r6, #0]
 8009e76:	6823      	ldr	r3, [r4, #0]
 8009e78:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009e7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009e80:	d11c      	bne.n	8009ebc <_scanf_float+0x3a8>
 8009e82:	9b01      	ldr	r3, [sp, #4]
 8009e84:	454b      	cmp	r3, r9
 8009e86:	eba3 0209 	sub.w	r2, r3, r9
 8009e8a:	d124      	bne.n	8009ed6 <_scanf_float+0x3c2>
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	4659      	mov	r1, fp
 8009e90:	4640      	mov	r0, r8
 8009e92:	f000 fe9b 	bl	800abcc <_strtod_r>
 8009e96:	9b03      	ldr	r3, [sp, #12]
 8009e98:	6821      	ldr	r1, [r4, #0]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f011 0f02 	tst.w	r1, #2
 8009ea0:	ec57 6b10 	vmov	r6, r7, d0
 8009ea4:	f103 0204 	add.w	r2, r3, #4
 8009ea8:	d020      	beq.n	8009eec <_scanf_float+0x3d8>
 8009eaa:	9903      	ldr	r1, [sp, #12]
 8009eac:	600a      	str	r2, [r1, #0]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	e9c3 6700 	strd	r6, r7, [r3]
 8009eb4:	68e3      	ldr	r3, [r4, #12]
 8009eb6:	3301      	adds	r3, #1
 8009eb8:	60e3      	str	r3, [r4, #12]
 8009eba:	e66c      	b.n	8009b96 <_scanf_float+0x82>
 8009ebc:	9b04      	ldr	r3, [sp, #16]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d0e4      	beq.n	8009e8c <_scanf_float+0x378>
 8009ec2:	9905      	ldr	r1, [sp, #20]
 8009ec4:	230a      	movs	r3, #10
 8009ec6:	462a      	mov	r2, r5
 8009ec8:	3101      	adds	r1, #1
 8009eca:	4640      	mov	r0, r8
 8009ecc:	f000 ff08 	bl	800ace0 <_strtol_r>
 8009ed0:	9b04      	ldr	r3, [sp, #16]
 8009ed2:	9e05      	ldr	r6, [sp, #20]
 8009ed4:	1ac2      	subs	r2, r0, r3
 8009ed6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009eda:	429e      	cmp	r6, r3
 8009edc:	bf28      	it	cs
 8009ede:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009ee2:	4912      	ldr	r1, [pc, #72]	; (8009f2c <_scanf_float+0x418>)
 8009ee4:	4630      	mov	r0, r6
 8009ee6:	f000 f82b 	bl	8009f40 <siprintf>
 8009eea:	e7cf      	b.n	8009e8c <_scanf_float+0x378>
 8009eec:	f011 0f04 	tst.w	r1, #4
 8009ef0:	9903      	ldr	r1, [sp, #12]
 8009ef2:	600a      	str	r2, [r1, #0]
 8009ef4:	d1db      	bne.n	8009eae <_scanf_float+0x39a>
 8009ef6:	f8d3 8000 	ldr.w	r8, [r3]
 8009efa:	ee10 2a10 	vmov	r2, s0
 8009efe:	ee10 0a10 	vmov	r0, s0
 8009f02:	463b      	mov	r3, r7
 8009f04:	4639      	mov	r1, r7
 8009f06:	f7f6 fe71 	bl	8000bec <__aeabi_dcmpun>
 8009f0a:	b128      	cbz	r0, 8009f18 <_scanf_float+0x404>
 8009f0c:	4808      	ldr	r0, [pc, #32]	; (8009f30 <_scanf_float+0x41c>)
 8009f0e:	f000 f811 	bl	8009f34 <nanf>
 8009f12:	ed88 0a00 	vstr	s0, [r8]
 8009f16:	e7cd      	b.n	8009eb4 <_scanf_float+0x3a0>
 8009f18:	4630      	mov	r0, r6
 8009f1a:	4639      	mov	r1, r7
 8009f1c:	f7f6 fec4 	bl	8000ca8 <__aeabi_d2f>
 8009f20:	f8c8 0000 	str.w	r0, [r8]
 8009f24:	e7c6      	b.n	8009eb4 <_scanf_float+0x3a0>
 8009f26:	2500      	movs	r5, #0
 8009f28:	e635      	b.n	8009b96 <_scanf_float+0x82>
 8009f2a:	bf00      	nop
 8009f2c:	08021768 	.word	0x08021768
 8009f30:	08021b80 	.word	0x08021b80

08009f34 <nanf>:
 8009f34:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009f3c <nanf+0x8>
 8009f38:	4770      	bx	lr
 8009f3a:	bf00      	nop
 8009f3c:	7fc00000 	.word	0x7fc00000

08009f40 <siprintf>:
 8009f40:	b40e      	push	{r1, r2, r3}
 8009f42:	b500      	push	{lr}
 8009f44:	b09c      	sub	sp, #112	; 0x70
 8009f46:	ab1d      	add	r3, sp, #116	; 0x74
 8009f48:	9002      	str	r0, [sp, #8]
 8009f4a:	9006      	str	r0, [sp, #24]
 8009f4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009f50:	4809      	ldr	r0, [pc, #36]	; (8009f78 <siprintf+0x38>)
 8009f52:	9107      	str	r1, [sp, #28]
 8009f54:	9104      	str	r1, [sp, #16]
 8009f56:	4909      	ldr	r1, [pc, #36]	; (8009f7c <siprintf+0x3c>)
 8009f58:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f5c:	9105      	str	r1, [sp, #20]
 8009f5e:	6800      	ldr	r0, [r0, #0]
 8009f60:	9301      	str	r3, [sp, #4]
 8009f62:	a902      	add	r1, sp, #8
 8009f64:	f002 fe96 	bl	800cc94 <_svfiprintf_r>
 8009f68:	9b02      	ldr	r3, [sp, #8]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	701a      	strb	r2, [r3, #0]
 8009f6e:	b01c      	add	sp, #112	; 0x70
 8009f70:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f74:	b003      	add	sp, #12
 8009f76:	4770      	bx	lr
 8009f78:	20000080 	.word	0x20000080
 8009f7c:	ffff0208 	.word	0xffff0208

08009f80 <sulp>:
 8009f80:	b570      	push	{r4, r5, r6, lr}
 8009f82:	4604      	mov	r4, r0
 8009f84:	460d      	mov	r5, r1
 8009f86:	ec45 4b10 	vmov	d0, r4, r5
 8009f8a:	4616      	mov	r6, r2
 8009f8c:	f002 fc1e 	bl	800c7cc <__ulp>
 8009f90:	ec51 0b10 	vmov	r0, r1, d0
 8009f94:	b17e      	cbz	r6, 8009fb6 <sulp+0x36>
 8009f96:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009f9a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	dd09      	ble.n	8009fb6 <sulp+0x36>
 8009fa2:	051b      	lsls	r3, r3, #20
 8009fa4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009fa8:	2400      	movs	r4, #0
 8009faa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009fae:	4622      	mov	r2, r4
 8009fb0:	462b      	mov	r3, r5
 8009fb2:	f7f6 fb81 	bl	80006b8 <__aeabi_dmul>
 8009fb6:	bd70      	pop	{r4, r5, r6, pc}

08009fb8 <_strtod_l>:
 8009fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fbc:	b0a3      	sub	sp, #140	; 0x8c
 8009fbe:	461f      	mov	r7, r3
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	931e      	str	r3, [sp, #120]	; 0x78
 8009fc4:	4ba4      	ldr	r3, [pc, #656]	; (800a258 <_strtod_l+0x2a0>)
 8009fc6:	9219      	str	r2, [sp, #100]	; 0x64
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	9307      	str	r3, [sp, #28]
 8009fcc:	4604      	mov	r4, r0
 8009fce:	4618      	mov	r0, r3
 8009fd0:	4688      	mov	r8, r1
 8009fd2:	f7f6 f95d 	bl	8000290 <strlen>
 8009fd6:	f04f 0a00 	mov.w	sl, #0
 8009fda:	4605      	mov	r5, r0
 8009fdc:	f04f 0b00 	mov.w	fp, #0
 8009fe0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8009fe4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009fe6:	781a      	ldrb	r2, [r3, #0]
 8009fe8:	2a2b      	cmp	r2, #43	; 0x2b
 8009fea:	d04c      	beq.n	800a086 <_strtod_l+0xce>
 8009fec:	d839      	bhi.n	800a062 <_strtod_l+0xaa>
 8009fee:	2a0d      	cmp	r2, #13
 8009ff0:	d832      	bhi.n	800a058 <_strtod_l+0xa0>
 8009ff2:	2a08      	cmp	r2, #8
 8009ff4:	d832      	bhi.n	800a05c <_strtod_l+0xa4>
 8009ff6:	2a00      	cmp	r2, #0
 8009ff8:	d03c      	beq.n	800a074 <_strtod_l+0xbc>
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	930e      	str	r3, [sp, #56]	; 0x38
 8009ffe:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800a000:	7833      	ldrb	r3, [r6, #0]
 800a002:	2b30      	cmp	r3, #48	; 0x30
 800a004:	f040 80b4 	bne.w	800a170 <_strtod_l+0x1b8>
 800a008:	7873      	ldrb	r3, [r6, #1]
 800a00a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a00e:	2b58      	cmp	r3, #88	; 0x58
 800a010:	d16c      	bne.n	800a0ec <_strtod_l+0x134>
 800a012:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a014:	9301      	str	r3, [sp, #4]
 800a016:	ab1e      	add	r3, sp, #120	; 0x78
 800a018:	9702      	str	r7, [sp, #8]
 800a01a:	9300      	str	r3, [sp, #0]
 800a01c:	4a8f      	ldr	r2, [pc, #572]	; (800a25c <_strtod_l+0x2a4>)
 800a01e:	ab1f      	add	r3, sp, #124	; 0x7c
 800a020:	a91d      	add	r1, sp, #116	; 0x74
 800a022:	4620      	mov	r0, r4
 800a024:	f001 fd40 	bl	800baa8 <__gethex>
 800a028:	f010 0707 	ands.w	r7, r0, #7
 800a02c:	4605      	mov	r5, r0
 800a02e:	d005      	beq.n	800a03c <_strtod_l+0x84>
 800a030:	2f06      	cmp	r7, #6
 800a032:	d12a      	bne.n	800a08a <_strtod_l+0xd2>
 800a034:	3601      	adds	r6, #1
 800a036:	2300      	movs	r3, #0
 800a038:	961d      	str	r6, [sp, #116]	; 0x74
 800a03a:	930e      	str	r3, [sp, #56]	; 0x38
 800a03c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a03e:	2b00      	cmp	r3, #0
 800a040:	f040 8596 	bne.w	800ab70 <_strtod_l+0xbb8>
 800a044:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a046:	b1db      	cbz	r3, 800a080 <_strtod_l+0xc8>
 800a048:	4652      	mov	r2, sl
 800a04a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a04e:	ec43 2b10 	vmov	d0, r2, r3
 800a052:	b023      	add	sp, #140	; 0x8c
 800a054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a058:	2a20      	cmp	r2, #32
 800a05a:	d1ce      	bne.n	8009ffa <_strtod_l+0x42>
 800a05c:	3301      	adds	r3, #1
 800a05e:	931d      	str	r3, [sp, #116]	; 0x74
 800a060:	e7c0      	b.n	8009fe4 <_strtod_l+0x2c>
 800a062:	2a2d      	cmp	r2, #45	; 0x2d
 800a064:	d1c9      	bne.n	8009ffa <_strtod_l+0x42>
 800a066:	2201      	movs	r2, #1
 800a068:	920e      	str	r2, [sp, #56]	; 0x38
 800a06a:	1c5a      	adds	r2, r3, #1
 800a06c:	921d      	str	r2, [sp, #116]	; 0x74
 800a06e:	785b      	ldrb	r3, [r3, #1]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d1c4      	bne.n	8009ffe <_strtod_l+0x46>
 800a074:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a076:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	f040 8576 	bne.w	800ab6c <_strtod_l+0xbb4>
 800a080:	4652      	mov	r2, sl
 800a082:	465b      	mov	r3, fp
 800a084:	e7e3      	b.n	800a04e <_strtod_l+0x96>
 800a086:	2200      	movs	r2, #0
 800a088:	e7ee      	b.n	800a068 <_strtod_l+0xb0>
 800a08a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a08c:	b13a      	cbz	r2, 800a09e <_strtod_l+0xe6>
 800a08e:	2135      	movs	r1, #53	; 0x35
 800a090:	a820      	add	r0, sp, #128	; 0x80
 800a092:	f002 fca6 	bl	800c9e2 <__copybits>
 800a096:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a098:	4620      	mov	r0, r4
 800a09a:	f002 f86b 	bl	800c174 <_Bfree>
 800a09e:	3f01      	subs	r7, #1
 800a0a0:	2f05      	cmp	r7, #5
 800a0a2:	d807      	bhi.n	800a0b4 <_strtod_l+0xfc>
 800a0a4:	e8df f007 	tbb	[pc, r7]
 800a0a8:	1d180b0e 	.word	0x1d180b0e
 800a0ac:	030e      	.short	0x030e
 800a0ae:	f04f 0b00 	mov.w	fp, #0
 800a0b2:	46da      	mov	sl, fp
 800a0b4:	0728      	lsls	r0, r5, #28
 800a0b6:	d5c1      	bpl.n	800a03c <_strtod_l+0x84>
 800a0b8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a0bc:	e7be      	b.n	800a03c <_strtod_l+0x84>
 800a0be:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800a0c2:	e7f7      	b.n	800a0b4 <_strtod_l+0xfc>
 800a0c4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800a0c8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a0ca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a0ce:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a0d2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a0d6:	e7ed      	b.n	800a0b4 <_strtod_l+0xfc>
 800a0d8:	f8df b184 	ldr.w	fp, [pc, #388]	; 800a260 <_strtod_l+0x2a8>
 800a0dc:	f04f 0a00 	mov.w	sl, #0
 800a0e0:	e7e8      	b.n	800a0b4 <_strtod_l+0xfc>
 800a0e2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a0e6:	f04f 3aff 	mov.w	sl, #4294967295
 800a0ea:	e7e3      	b.n	800a0b4 <_strtod_l+0xfc>
 800a0ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a0ee:	1c5a      	adds	r2, r3, #1
 800a0f0:	921d      	str	r2, [sp, #116]	; 0x74
 800a0f2:	785b      	ldrb	r3, [r3, #1]
 800a0f4:	2b30      	cmp	r3, #48	; 0x30
 800a0f6:	d0f9      	beq.n	800a0ec <_strtod_l+0x134>
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d09f      	beq.n	800a03c <_strtod_l+0x84>
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	f04f 0900 	mov.w	r9, #0
 800a102:	9304      	str	r3, [sp, #16]
 800a104:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a106:	930a      	str	r3, [sp, #40]	; 0x28
 800a108:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a10c:	464f      	mov	r7, r9
 800a10e:	220a      	movs	r2, #10
 800a110:	981d      	ldr	r0, [sp, #116]	; 0x74
 800a112:	7806      	ldrb	r6, [r0, #0]
 800a114:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a118:	b2d9      	uxtb	r1, r3
 800a11a:	2909      	cmp	r1, #9
 800a11c:	d92a      	bls.n	800a174 <_strtod_l+0x1bc>
 800a11e:	9907      	ldr	r1, [sp, #28]
 800a120:	462a      	mov	r2, r5
 800a122:	f002 fed1 	bl	800cec8 <strncmp>
 800a126:	b398      	cbz	r0, 800a190 <_strtod_l+0x1d8>
 800a128:	2000      	movs	r0, #0
 800a12a:	4633      	mov	r3, r6
 800a12c:	463d      	mov	r5, r7
 800a12e:	9007      	str	r0, [sp, #28]
 800a130:	4602      	mov	r2, r0
 800a132:	2b65      	cmp	r3, #101	; 0x65
 800a134:	d001      	beq.n	800a13a <_strtod_l+0x182>
 800a136:	2b45      	cmp	r3, #69	; 0x45
 800a138:	d118      	bne.n	800a16c <_strtod_l+0x1b4>
 800a13a:	b91d      	cbnz	r5, 800a144 <_strtod_l+0x18c>
 800a13c:	9b04      	ldr	r3, [sp, #16]
 800a13e:	4303      	orrs	r3, r0
 800a140:	d098      	beq.n	800a074 <_strtod_l+0xbc>
 800a142:	2500      	movs	r5, #0
 800a144:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800a148:	f108 0301 	add.w	r3, r8, #1
 800a14c:	931d      	str	r3, [sp, #116]	; 0x74
 800a14e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a152:	2b2b      	cmp	r3, #43	; 0x2b
 800a154:	d075      	beq.n	800a242 <_strtod_l+0x28a>
 800a156:	2b2d      	cmp	r3, #45	; 0x2d
 800a158:	d07b      	beq.n	800a252 <_strtod_l+0x29a>
 800a15a:	f04f 0c00 	mov.w	ip, #0
 800a15e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a162:	2909      	cmp	r1, #9
 800a164:	f240 8082 	bls.w	800a26c <_strtod_l+0x2b4>
 800a168:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a16c:	2600      	movs	r6, #0
 800a16e:	e09d      	b.n	800a2ac <_strtod_l+0x2f4>
 800a170:	2300      	movs	r3, #0
 800a172:	e7c4      	b.n	800a0fe <_strtod_l+0x146>
 800a174:	2f08      	cmp	r7, #8
 800a176:	bfd8      	it	le
 800a178:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a17a:	f100 0001 	add.w	r0, r0, #1
 800a17e:	bfda      	itte	le
 800a180:	fb02 3301 	mlale	r3, r2, r1, r3
 800a184:	9309      	strle	r3, [sp, #36]	; 0x24
 800a186:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a18a:	3701      	adds	r7, #1
 800a18c:	901d      	str	r0, [sp, #116]	; 0x74
 800a18e:	e7bf      	b.n	800a110 <_strtod_l+0x158>
 800a190:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a192:	195a      	adds	r2, r3, r5
 800a194:	921d      	str	r2, [sp, #116]	; 0x74
 800a196:	5d5b      	ldrb	r3, [r3, r5]
 800a198:	2f00      	cmp	r7, #0
 800a19a:	d037      	beq.n	800a20c <_strtod_l+0x254>
 800a19c:	9007      	str	r0, [sp, #28]
 800a19e:	463d      	mov	r5, r7
 800a1a0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a1a4:	2a09      	cmp	r2, #9
 800a1a6:	d912      	bls.n	800a1ce <_strtod_l+0x216>
 800a1a8:	2201      	movs	r2, #1
 800a1aa:	e7c2      	b.n	800a132 <_strtod_l+0x17a>
 800a1ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a1ae:	1c5a      	adds	r2, r3, #1
 800a1b0:	921d      	str	r2, [sp, #116]	; 0x74
 800a1b2:	785b      	ldrb	r3, [r3, #1]
 800a1b4:	3001      	adds	r0, #1
 800a1b6:	2b30      	cmp	r3, #48	; 0x30
 800a1b8:	d0f8      	beq.n	800a1ac <_strtod_l+0x1f4>
 800a1ba:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a1be:	2a08      	cmp	r2, #8
 800a1c0:	f200 84db 	bhi.w	800ab7a <_strtod_l+0xbc2>
 800a1c4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a1c6:	9007      	str	r0, [sp, #28]
 800a1c8:	2000      	movs	r0, #0
 800a1ca:	920a      	str	r2, [sp, #40]	; 0x28
 800a1cc:	4605      	mov	r5, r0
 800a1ce:	3b30      	subs	r3, #48	; 0x30
 800a1d0:	f100 0201 	add.w	r2, r0, #1
 800a1d4:	d014      	beq.n	800a200 <_strtod_l+0x248>
 800a1d6:	9907      	ldr	r1, [sp, #28]
 800a1d8:	4411      	add	r1, r2
 800a1da:	9107      	str	r1, [sp, #28]
 800a1dc:	462a      	mov	r2, r5
 800a1de:	eb00 0e05 	add.w	lr, r0, r5
 800a1e2:	210a      	movs	r1, #10
 800a1e4:	4572      	cmp	r2, lr
 800a1e6:	d113      	bne.n	800a210 <_strtod_l+0x258>
 800a1e8:	182a      	adds	r2, r5, r0
 800a1ea:	2a08      	cmp	r2, #8
 800a1ec:	f105 0501 	add.w	r5, r5, #1
 800a1f0:	4405      	add	r5, r0
 800a1f2:	dc1c      	bgt.n	800a22e <_strtod_l+0x276>
 800a1f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a1f6:	220a      	movs	r2, #10
 800a1f8:	fb02 3301 	mla	r3, r2, r1, r3
 800a1fc:	9309      	str	r3, [sp, #36]	; 0x24
 800a1fe:	2200      	movs	r2, #0
 800a200:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a202:	1c59      	adds	r1, r3, #1
 800a204:	911d      	str	r1, [sp, #116]	; 0x74
 800a206:	785b      	ldrb	r3, [r3, #1]
 800a208:	4610      	mov	r0, r2
 800a20a:	e7c9      	b.n	800a1a0 <_strtod_l+0x1e8>
 800a20c:	4638      	mov	r0, r7
 800a20e:	e7d2      	b.n	800a1b6 <_strtod_l+0x1fe>
 800a210:	2a08      	cmp	r2, #8
 800a212:	dc04      	bgt.n	800a21e <_strtod_l+0x266>
 800a214:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a216:	434e      	muls	r6, r1
 800a218:	9609      	str	r6, [sp, #36]	; 0x24
 800a21a:	3201      	adds	r2, #1
 800a21c:	e7e2      	b.n	800a1e4 <_strtod_l+0x22c>
 800a21e:	f102 0c01 	add.w	ip, r2, #1
 800a222:	f1bc 0f10 	cmp.w	ip, #16
 800a226:	bfd8      	it	le
 800a228:	fb01 f909 	mulle.w	r9, r1, r9
 800a22c:	e7f5      	b.n	800a21a <_strtod_l+0x262>
 800a22e:	2d10      	cmp	r5, #16
 800a230:	bfdc      	itt	le
 800a232:	220a      	movle	r2, #10
 800a234:	fb02 3909 	mlale	r9, r2, r9, r3
 800a238:	e7e1      	b.n	800a1fe <_strtod_l+0x246>
 800a23a:	2300      	movs	r3, #0
 800a23c:	9307      	str	r3, [sp, #28]
 800a23e:	2201      	movs	r2, #1
 800a240:	e77c      	b.n	800a13c <_strtod_l+0x184>
 800a242:	f04f 0c00 	mov.w	ip, #0
 800a246:	f108 0302 	add.w	r3, r8, #2
 800a24a:	931d      	str	r3, [sp, #116]	; 0x74
 800a24c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800a250:	e785      	b.n	800a15e <_strtod_l+0x1a6>
 800a252:	f04f 0c01 	mov.w	ip, #1
 800a256:	e7f6      	b.n	800a246 <_strtod_l+0x28e>
 800a258:	080219c0 	.word	0x080219c0
 800a25c:	08021770 	.word	0x08021770
 800a260:	7ff00000 	.word	0x7ff00000
 800a264:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a266:	1c59      	adds	r1, r3, #1
 800a268:	911d      	str	r1, [sp, #116]	; 0x74
 800a26a:	785b      	ldrb	r3, [r3, #1]
 800a26c:	2b30      	cmp	r3, #48	; 0x30
 800a26e:	d0f9      	beq.n	800a264 <_strtod_l+0x2ac>
 800a270:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800a274:	2908      	cmp	r1, #8
 800a276:	f63f af79 	bhi.w	800a16c <_strtod_l+0x1b4>
 800a27a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800a27e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a280:	9308      	str	r3, [sp, #32]
 800a282:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a284:	1c59      	adds	r1, r3, #1
 800a286:	911d      	str	r1, [sp, #116]	; 0x74
 800a288:	785b      	ldrb	r3, [r3, #1]
 800a28a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800a28e:	2e09      	cmp	r6, #9
 800a290:	d937      	bls.n	800a302 <_strtod_l+0x34a>
 800a292:	9e08      	ldr	r6, [sp, #32]
 800a294:	1b89      	subs	r1, r1, r6
 800a296:	2908      	cmp	r1, #8
 800a298:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a29c:	dc02      	bgt.n	800a2a4 <_strtod_l+0x2ec>
 800a29e:	4576      	cmp	r6, lr
 800a2a0:	bfa8      	it	ge
 800a2a2:	4676      	movge	r6, lr
 800a2a4:	f1bc 0f00 	cmp.w	ip, #0
 800a2a8:	d000      	beq.n	800a2ac <_strtod_l+0x2f4>
 800a2aa:	4276      	negs	r6, r6
 800a2ac:	2d00      	cmp	r5, #0
 800a2ae:	d14f      	bne.n	800a350 <_strtod_l+0x398>
 800a2b0:	9904      	ldr	r1, [sp, #16]
 800a2b2:	4301      	orrs	r1, r0
 800a2b4:	f47f aec2 	bne.w	800a03c <_strtod_l+0x84>
 800a2b8:	2a00      	cmp	r2, #0
 800a2ba:	f47f aedb 	bne.w	800a074 <_strtod_l+0xbc>
 800a2be:	2b69      	cmp	r3, #105	; 0x69
 800a2c0:	d027      	beq.n	800a312 <_strtod_l+0x35a>
 800a2c2:	dc24      	bgt.n	800a30e <_strtod_l+0x356>
 800a2c4:	2b49      	cmp	r3, #73	; 0x49
 800a2c6:	d024      	beq.n	800a312 <_strtod_l+0x35a>
 800a2c8:	2b4e      	cmp	r3, #78	; 0x4e
 800a2ca:	f47f aed3 	bne.w	800a074 <_strtod_l+0xbc>
 800a2ce:	499e      	ldr	r1, [pc, #632]	; (800a548 <_strtod_l+0x590>)
 800a2d0:	a81d      	add	r0, sp, #116	; 0x74
 800a2d2:	f001 fe41 	bl	800bf58 <__match>
 800a2d6:	2800      	cmp	r0, #0
 800a2d8:	f43f aecc 	beq.w	800a074 <_strtod_l+0xbc>
 800a2dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a2de:	781b      	ldrb	r3, [r3, #0]
 800a2e0:	2b28      	cmp	r3, #40	; 0x28
 800a2e2:	d12d      	bne.n	800a340 <_strtod_l+0x388>
 800a2e4:	4999      	ldr	r1, [pc, #612]	; (800a54c <_strtod_l+0x594>)
 800a2e6:	aa20      	add	r2, sp, #128	; 0x80
 800a2e8:	a81d      	add	r0, sp, #116	; 0x74
 800a2ea:	f001 fe49 	bl	800bf80 <__hexnan>
 800a2ee:	2805      	cmp	r0, #5
 800a2f0:	d126      	bne.n	800a340 <_strtod_l+0x388>
 800a2f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2f4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800a2f8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a2fc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a300:	e69c      	b.n	800a03c <_strtod_l+0x84>
 800a302:	210a      	movs	r1, #10
 800a304:	fb01 3e0e 	mla	lr, r1, lr, r3
 800a308:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a30c:	e7b9      	b.n	800a282 <_strtod_l+0x2ca>
 800a30e:	2b6e      	cmp	r3, #110	; 0x6e
 800a310:	e7db      	b.n	800a2ca <_strtod_l+0x312>
 800a312:	498f      	ldr	r1, [pc, #572]	; (800a550 <_strtod_l+0x598>)
 800a314:	a81d      	add	r0, sp, #116	; 0x74
 800a316:	f001 fe1f 	bl	800bf58 <__match>
 800a31a:	2800      	cmp	r0, #0
 800a31c:	f43f aeaa 	beq.w	800a074 <_strtod_l+0xbc>
 800a320:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a322:	498c      	ldr	r1, [pc, #560]	; (800a554 <_strtod_l+0x59c>)
 800a324:	3b01      	subs	r3, #1
 800a326:	a81d      	add	r0, sp, #116	; 0x74
 800a328:	931d      	str	r3, [sp, #116]	; 0x74
 800a32a:	f001 fe15 	bl	800bf58 <__match>
 800a32e:	b910      	cbnz	r0, 800a336 <_strtod_l+0x37e>
 800a330:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a332:	3301      	adds	r3, #1
 800a334:	931d      	str	r3, [sp, #116]	; 0x74
 800a336:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800a564 <_strtod_l+0x5ac>
 800a33a:	f04f 0a00 	mov.w	sl, #0
 800a33e:	e67d      	b.n	800a03c <_strtod_l+0x84>
 800a340:	4885      	ldr	r0, [pc, #532]	; (800a558 <_strtod_l+0x5a0>)
 800a342:	f002 fda9 	bl	800ce98 <nan>
 800a346:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a34a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a34e:	e675      	b.n	800a03c <_strtod_l+0x84>
 800a350:	9b07      	ldr	r3, [sp, #28]
 800a352:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a354:	1af3      	subs	r3, r6, r3
 800a356:	2f00      	cmp	r7, #0
 800a358:	bf08      	it	eq
 800a35a:	462f      	moveq	r7, r5
 800a35c:	2d10      	cmp	r5, #16
 800a35e:	9308      	str	r3, [sp, #32]
 800a360:	46a8      	mov	r8, r5
 800a362:	bfa8      	it	ge
 800a364:	f04f 0810 	movge.w	r8, #16
 800a368:	f7f6 f92c 	bl	80005c4 <__aeabi_ui2d>
 800a36c:	2d09      	cmp	r5, #9
 800a36e:	4682      	mov	sl, r0
 800a370:	468b      	mov	fp, r1
 800a372:	dd13      	ble.n	800a39c <_strtod_l+0x3e4>
 800a374:	4b79      	ldr	r3, [pc, #484]	; (800a55c <_strtod_l+0x5a4>)
 800a376:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a37a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a37e:	f7f6 f99b 	bl	80006b8 <__aeabi_dmul>
 800a382:	4682      	mov	sl, r0
 800a384:	4648      	mov	r0, r9
 800a386:	468b      	mov	fp, r1
 800a388:	f7f6 f91c 	bl	80005c4 <__aeabi_ui2d>
 800a38c:	4602      	mov	r2, r0
 800a38e:	460b      	mov	r3, r1
 800a390:	4650      	mov	r0, sl
 800a392:	4659      	mov	r1, fp
 800a394:	f7f5 ffda 	bl	800034c <__adddf3>
 800a398:	4682      	mov	sl, r0
 800a39a:	468b      	mov	fp, r1
 800a39c:	2d0f      	cmp	r5, #15
 800a39e:	dc38      	bgt.n	800a412 <_strtod_l+0x45a>
 800a3a0:	9b08      	ldr	r3, [sp, #32]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	f43f ae4a 	beq.w	800a03c <_strtod_l+0x84>
 800a3a8:	dd24      	ble.n	800a3f4 <_strtod_l+0x43c>
 800a3aa:	2b16      	cmp	r3, #22
 800a3ac:	dc0b      	bgt.n	800a3c6 <_strtod_l+0x40e>
 800a3ae:	4d6b      	ldr	r5, [pc, #428]	; (800a55c <_strtod_l+0x5a4>)
 800a3b0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800a3b4:	e9d5 0100 	ldrd	r0, r1, [r5]
 800a3b8:	4652      	mov	r2, sl
 800a3ba:	465b      	mov	r3, fp
 800a3bc:	f7f6 f97c 	bl	80006b8 <__aeabi_dmul>
 800a3c0:	4682      	mov	sl, r0
 800a3c2:	468b      	mov	fp, r1
 800a3c4:	e63a      	b.n	800a03c <_strtod_l+0x84>
 800a3c6:	9a08      	ldr	r2, [sp, #32]
 800a3c8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a3cc:	4293      	cmp	r3, r2
 800a3ce:	db20      	blt.n	800a412 <_strtod_l+0x45a>
 800a3d0:	4c62      	ldr	r4, [pc, #392]	; (800a55c <_strtod_l+0x5a4>)
 800a3d2:	f1c5 050f 	rsb	r5, r5, #15
 800a3d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a3da:	4652      	mov	r2, sl
 800a3dc:	465b      	mov	r3, fp
 800a3de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3e2:	f7f6 f969 	bl	80006b8 <__aeabi_dmul>
 800a3e6:	9b08      	ldr	r3, [sp, #32]
 800a3e8:	1b5d      	subs	r5, r3, r5
 800a3ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a3ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a3f2:	e7e3      	b.n	800a3bc <_strtod_l+0x404>
 800a3f4:	9b08      	ldr	r3, [sp, #32]
 800a3f6:	3316      	adds	r3, #22
 800a3f8:	db0b      	blt.n	800a412 <_strtod_l+0x45a>
 800a3fa:	9b07      	ldr	r3, [sp, #28]
 800a3fc:	4a57      	ldr	r2, [pc, #348]	; (800a55c <_strtod_l+0x5a4>)
 800a3fe:	1b9e      	subs	r6, r3, r6
 800a400:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a404:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a408:	4650      	mov	r0, sl
 800a40a:	4659      	mov	r1, fp
 800a40c:	f7f6 fa7e 	bl	800090c <__aeabi_ddiv>
 800a410:	e7d6      	b.n	800a3c0 <_strtod_l+0x408>
 800a412:	9b08      	ldr	r3, [sp, #32]
 800a414:	eba5 0808 	sub.w	r8, r5, r8
 800a418:	4498      	add	r8, r3
 800a41a:	f1b8 0f00 	cmp.w	r8, #0
 800a41e:	dd71      	ble.n	800a504 <_strtod_l+0x54c>
 800a420:	f018 030f 	ands.w	r3, r8, #15
 800a424:	d00a      	beq.n	800a43c <_strtod_l+0x484>
 800a426:	494d      	ldr	r1, [pc, #308]	; (800a55c <_strtod_l+0x5a4>)
 800a428:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a42c:	4652      	mov	r2, sl
 800a42e:	465b      	mov	r3, fp
 800a430:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a434:	f7f6 f940 	bl	80006b8 <__aeabi_dmul>
 800a438:	4682      	mov	sl, r0
 800a43a:	468b      	mov	fp, r1
 800a43c:	f038 080f 	bics.w	r8, r8, #15
 800a440:	d04d      	beq.n	800a4de <_strtod_l+0x526>
 800a442:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a446:	dd22      	ble.n	800a48e <_strtod_l+0x4d6>
 800a448:	2500      	movs	r5, #0
 800a44a:	462e      	mov	r6, r5
 800a44c:	9509      	str	r5, [sp, #36]	; 0x24
 800a44e:	9507      	str	r5, [sp, #28]
 800a450:	2322      	movs	r3, #34	; 0x22
 800a452:	f8df b110 	ldr.w	fp, [pc, #272]	; 800a564 <_strtod_l+0x5ac>
 800a456:	6023      	str	r3, [r4, #0]
 800a458:	f04f 0a00 	mov.w	sl, #0
 800a45c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a45e:	2b00      	cmp	r3, #0
 800a460:	f43f adec 	beq.w	800a03c <_strtod_l+0x84>
 800a464:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a466:	4620      	mov	r0, r4
 800a468:	f001 fe84 	bl	800c174 <_Bfree>
 800a46c:	9907      	ldr	r1, [sp, #28]
 800a46e:	4620      	mov	r0, r4
 800a470:	f001 fe80 	bl	800c174 <_Bfree>
 800a474:	4631      	mov	r1, r6
 800a476:	4620      	mov	r0, r4
 800a478:	f001 fe7c 	bl	800c174 <_Bfree>
 800a47c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a47e:	4620      	mov	r0, r4
 800a480:	f001 fe78 	bl	800c174 <_Bfree>
 800a484:	4629      	mov	r1, r5
 800a486:	4620      	mov	r0, r4
 800a488:	f001 fe74 	bl	800c174 <_Bfree>
 800a48c:	e5d6      	b.n	800a03c <_strtod_l+0x84>
 800a48e:	2300      	movs	r3, #0
 800a490:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a494:	4650      	mov	r0, sl
 800a496:	4659      	mov	r1, fp
 800a498:	4699      	mov	r9, r3
 800a49a:	f1b8 0f01 	cmp.w	r8, #1
 800a49e:	dc21      	bgt.n	800a4e4 <_strtod_l+0x52c>
 800a4a0:	b10b      	cbz	r3, 800a4a6 <_strtod_l+0x4ee>
 800a4a2:	4682      	mov	sl, r0
 800a4a4:	468b      	mov	fp, r1
 800a4a6:	4b2e      	ldr	r3, [pc, #184]	; (800a560 <_strtod_l+0x5a8>)
 800a4a8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a4ac:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a4b0:	4652      	mov	r2, sl
 800a4b2:	465b      	mov	r3, fp
 800a4b4:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a4b8:	f7f6 f8fe 	bl	80006b8 <__aeabi_dmul>
 800a4bc:	4b29      	ldr	r3, [pc, #164]	; (800a564 <_strtod_l+0x5ac>)
 800a4be:	460a      	mov	r2, r1
 800a4c0:	400b      	ands	r3, r1
 800a4c2:	4929      	ldr	r1, [pc, #164]	; (800a568 <_strtod_l+0x5b0>)
 800a4c4:	428b      	cmp	r3, r1
 800a4c6:	4682      	mov	sl, r0
 800a4c8:	d8be      	bhi.n	800a448 <_strtod_l+0x490>
 800a4ca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a4ce:	428b      	cmp	r3, r1
 800a4d0:	bf86      	itte	hi
 800a4d2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800a56c <_strtod_l+0x5b4>
 800a4d6:	f04f 3aff 	movhi.w	sl, #4294967295
 800a4da:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a4de:	2300      	movs	r3, #0
 800a4e0:	9304      	str	r3, [sp, #16]
 800a4e2:	e081      	b.n	800a5e8 <_strtod_l+0x630>
 800a4e4:	f018 0f01 	tst.w	r8, #1
 800a4e8:	d007      	beq.n	800a4fa <_strtod_l+0x542>
 800a4ea:	4b1d      	ldr	r3, [pc, #116]	; (800a560 <_strtod_l+0x5a8>)
 800a4ec:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800a4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4f4:	f7f6 f8e0 	bl	80006b8 <__aeabi_dmul>
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	f109 0901 	add.w	r9, r9, #1
 800a4fe:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a502:	e7ca      	b.n	800a49a <_strtod_l+0x4e2>
 800a504:	d0eb      	beq.n	800a4de <_strtod_l+0x526>
 800a506:	f1c8 0800 	rsb	r8, r8, #0
 800a50a:	f018 020f 	ands.w	r2, r8, #15
 800a50e:	d00a      	beq.n	800a526 <_strtod_l+0x56e>
 800a510:	4b12      	ldr	r3, [pc, #72]	; (800a55c <_strtod_l+0x5a4>)
 800a512:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a516:	4650      	mov	r0, sl
 800a518:	4659      	mov	r1, fp
 800a51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a51e:	f7f6 f9f5 	bl	800090c <__aeabi_ddiv>
 800a522:	4682      	mov	sl, r0
 800a524:	468b      	mov	fp, r1
 800a526:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a52a:	d0d8      	beq.n	800a4de <_strtod_l+0x526>
 800a52c:	f1b8 0f1f 	cmp.w	r8, #31
 800a530:	dd1e      	ble.n	800a570 <_strtod_l+0x5b8>
 800a532:	2500      	movs	r5, #0
 800a534:	462e      	mov	r6, r5
 800a536:	9509      	str	r5, [sp, #36]	; 0x24
 800a538:	9507      	str	r5, [sp, #28]
 800a53a:	2322      	movs	r3, #34	; 0x22
 800a53c:	f04f 0a00 	mov.w	sl, #0
 800a540:	f04f 0b00 	mov.w	fp, #0
 800a544:	6023      	str	r3, [r4, #0]
 800a546:	e789      	b.n	800a45c <_strtod_l+0x4a4>
 800a548:	08021741 	.word	0x08021741
 800a54c:	08021784 	.word	0x08021784
 800a550:	08021739 	.word	0x08021739
 800a554:	080218c4 	.word	0x080218c4
 800a558:	08021b80 	.word	0x08021b80
 800a55c:	08021a60 	.word	0x08021a60
 800a560:	08021a38 	.word	0x08021a38
 800a564:	7ff00000 	.word	0x7ff00000
 800a568:	7ca00000 	.word	0x7ca00000
 800a56c:	7fefffff 	.word	0x7fefffff
 800a570:	f018 0310 	ands.w	r3, r8, #16
 800a574:	bf18      	it	ne
 800a576:	236a      	movne	r3, #106	; 0x6a
 800a578:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800a930 <_strtod_l+0x978>
 800a57c:	9304      	str	r3, [sp, #16]
 800a57e:	4650      	mov	r0, sl
 800a580:	4659      	mov	r1, fp
 800a582:	2300      	movs	r3, #0
 800a584:	f018 0f01 	tst.w	r8, #1
 800a588:	d004      	beq.n	800a594 <_strtod_l+0x5dc>
 800a58a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a58e:	f7f6 f893 	bl	80006b8 <__aeabi_dmul>
 800a592:	2301      	movs	r3, #1
 800a594:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a598:	f109 0908 	add.w	r9, r9, #8
 800a59c:	d1f2      	bne.n	800a584 <_strtod_l+0x5cc>
 800a59e:	b10b      	cbz	r3, 800a5a4 <_strtod_l+0x5ec>
 800a5a0:	4682      	mov	sl, r0
 800a5a2:	468b      	mov	fp, r1
 800a5a4:	9b04      	ldr	r3, [sp, #16]
 800a5a6:	b1bb      	cbz	r3, 800a5d8 <_strtod_l+0x620>
 800a5a8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800a5ac:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	4659      	mov	r1, fp
 800a5b4:	dd10      	ble.n	800a5d8 <_strtod_l+0x620>
 800a5b6:	2b1f      	cmp	r3, #31
 800a5b8:	f340 8128 	ble.w	800a80c <_strtod_l+0x854>
 800a5bc:	2b34      	cmp	r3, #52	; 0x34
 800a5be:	bfde      	ittt	le
 800a5c0:	3b20      	suble	r3, #32
 800a5c2:	f04f 32ff 	movle.w	r2, #4294967295
 800a5c6:	fa02 f303 	lslle.w	r3, r2, r3
 800a5ca:	f04f 0a00 	mov.w	sl, #0
 800a5ce:	bfcc      	ite	gt
 800a5d0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a5d4:	ea03 0b01 	andle.w	fp, r3, r1
 800a5d8:	2200      	movs	r2, #0
 800a5da:	2300      	movs	r3, #0
 800a5dc:	4650      	mov	r0, sl
 800a5de:	4659      	mov	r1, fp
 800a5e0:	f7f6 fad2 	bl	8000b88 <__aeabi_dcmpeq>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	d1a4      	bne.n	800a532 <_strtod_l+0x57a>
 800a5e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5ea:	9300      	str	r3, [sp, #0]
 800a5ec:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a5ee:	462b      	mov	r3, r5
 800a5f0:	463a      	mov	r2, r7
 800a5f2:	4620      	mov	r0, r4
 800a5f4:	f001 fe2a 	bl	800c24c <__s2b>
 800a5f8:	9009      	str	r0, [sp, #36]	; 0x24
 800a5fa:	2800      	cmp	r0, #0
 800a5fc:	f43f af24 	beq.w	800a448 <_strtod_l+0x490>
 800a600:	9b07      	ldr	r3, [sp, #28]
 800a602:	1b9e      	subs	r6, r3, r6
 800a604:	9b08      	ldr	r3, [sp, #32]
 800a606:	2b00      	cmp	r3, #0
 800a608:	bfb4      	ite	lt
 800a60a:	4633      	movlt	r3, r6
 800a60c:	2300      	movge	r3, #0
 800a60e:	9310      	str	r3, [sp, #64]	; 0x40
 800a610:	9b08      	ldr	r3, [sp, #32]
 800a612:	2500      	movs	r5, #0
 800a614:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a618:	9318      	str	r3, [sp, #96]	; 0x60
 800a61a:	462e      	mov	r6, r5
 800a61c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a61e:	4620      	mov	r0, r4
 800a620:	6859      	ldr	r1, [r3, #4]
 800a622:	f001 fd67 	bl	800c0f4 <_Balloc>
 800a626:	9007      	str	r0, [sp, #28]
 800a628:	2800      	cmp	r0, #0
 800a62a:	f43f af11 	beq.w	800a450 <_strtod_l+0x498>
 800a62e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a630:	691a      	ldr	r2, [r3, #16]
 800a632:	3202      	adds	r2, #2
 800a634:	f103 010c 	add.w	r1, r3, #12
 800a638:	0092      	lsls	r2, r2, #2
 800a63a:	300c      	adds	r0, #12
 800a63c:	f7fe fdea 	bl	8009214 <memcpy>
 800a640:	ec4b ab10 	vmov	d0, sl, fp
 800a644:	aa20      	add	r2, sp, #128	; 0x80
 800a646:	a91f      	add	r1, sp, #124	; 0x7c
 800a648:	4620      	mov	r0, r4
 800a64a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800a64e:	f002 f939 	bl	800c8c4 <__d2b>
 800a652:	901e      	str	r0, [sp, #120]	; 0x78
 800a654:	2800      	cmp	r0, #0
 800a656:	f43f aefb 	beq.w	800a450 <_strtod_l+0x498>
 800a65a:	2101      	movs	r1, #1
 800a65c:	4620      	mov	r0, r4
 800a65e:	f001 fe8f 	bl	800c380 <__i2b>
 800a662:	4606      	mov	r6, r0
 800a664:	2800      	cmp	r0, #0
 800a666:	f43f aef3 	beq.w	800a450 <_strtod_l+0x498>
 800a66a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a66c:	9904      	ldr	r1, [sp, #16]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	bfab      	itete	ge
 800a672:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800a674:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800a676:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800a678:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800a67c:	bfac      	ite	ge
 800a67e:	eb03 0902 	addge.w	r9, r3, r2
 800a682:	1ad7      	sublt	r7, r2, r3
 800a684:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a686:	eba3 0801 	sub.w	r8, r3, r1
 800a68a:	4490      	add	r8, r2
 800a68c:	4ba3      	ldr	r3, [pc, #652]	; (800a91c <_strtod_l+0x964>)
 800a68e:	f108 38ff 	add.w	r8, r8, #4294967295
 800a692:	4598      	cmp	r8, r3
 800a694:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a698:	f280 80cc 	bge.w	800a834 <_strtod_l+0x87c>
 800a69c:	eba3 0308 	sub.w	r3, r3, r8
 800a6a0:	2b1f      	cmp	r3, #31
 800a6a2:	eba2 0203 	sub.w	r2, r2, r3
 800a6a6:	f04f 0101 	mov.w	r1, #1
 800a6aa:	f300 80b6 	bgt.w	800a81a <_strtod_l+0x862>
 800a6ae:	fa01 f303 	lsl.w	r3, r1, r3
 800a6b2:	9311      	str	r3, [sp, #68]	; 0x44
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	930c      	str	r3, [sp, #48]	; 0x30
 800a6b8:	eb09 0802 	add.w	r8, r9, r2
 800a6bc:	9b04      	ldr	r3, [sp, #16]
 800a6be:	45c1      	cmp	r9, r8
 800a6c0:	4417      	add	r7, r2
 800a6c2:	441f      	add	r7, r3
 800a6c4:	464b      	mov	r3, r9
 800a6c6:	bfa8      	it	ge
 800a6c8:	4643      	movge	r3, r8
 800a6ca:	42bb      	cmp	r3, r7
 800a6cc:	bfa8      	it	ge
 800a6ce:	463b      	movge	r3, r7
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	bfc2      	ittt	gt
 800a6d4:	eba8 0803 	subgt.w	r8, r8, r3
 800a6d8:	1aff      	subgt	r7, r7, r3
 800a6da:	eba9 0903 	subgt.w	r9, r9, r3
 800a6de:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	dd17      	ble.n	800a714 <_strtod_l+0x75c>
 800a6e4:	4631      	mov	r1, r6
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	4620      	mov	r0, r4
 800a6ea:	f001 ff05 	bl	800c4f8 <__pow5mult>
 800a6ee:	4606      	mov	r6, r0
 800a6f0:	2800      	cmp	r0, #0
 800a6f2:	f43f aead 	beq.w	800a450 <_strtod_l+0x498>
 800a6f6:	4601      	mov	r1, r0
 800a6f8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a6fa:	4620      	mov	r0, r4
 800a6fc:	f001 fe56 	bl	800c3ac <__multiply>
 800a700:	900f      	str	r0, [sp, #60]	; 0x3c
 800a702:	2800      	cmp	r0, #0
 800a704:	f43f aea4 	beq.w	800a450 <_strtod_l+0x498>
 800a708:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a70a:	4620      	mov	r0, r4
 800a70c:	f001 fd32 	bl	800c174 <_Bfree>
 800a710:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a712:	931e      	str	r3, [sp, #120]	; 0x78
 800a714:	f1b8 0f00 	cmp.w	r8, #0
 800a718:	f300 8091 	bgt.w	800a83e <_strtod_l+0x886>
 800a71c:	9b08      	ldr	r3, [sp, #32]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	dd08      	ble.n	800a734 <_strtod_l+0x77c>
 800a722:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a724:	9907      	ldr	r1, [sp, #28]
 800a726:	4620      	mov	r0, r4
 800a728:	f001 fee6 	bl	800c4f8 <__pow5mult>
 800a72c:	9007      	str	r0, [sp, #28]
 800a72e:	2800      	cmp	r0, #0
 800a730:	f43f ae8e 	beq.w	800a450 <_strtod_l+0x498>
 800a734:	2f00      	cmp	r7, #0
 800a736:	dd08      	ble.n	800a74a <_strtod_l+0x792>
 800a738:	9907      	ldr	r1, [sp, #28]
 800a73a:	463a      	mov	r2, r7
 800a73c:	4620      	mov	r0, r4
 800a73e:	f001 ff35 	bl	800c5ac <__lshift>
 800a742:	9007      	str	r0, [sp, #28]
 800a744:	2800      	cmp	r0, #0
 800a746:	f43f ae83 	beq.w	800a450 <_strtod_l+0x498>
 800a74a:	f1b9 0f00 	cmp.w	r9, #0
 800a74e:	dd08      	ble.n	800a762 <_strtod_l+0x7aa>
 800a750:	4631      	mov	r1, r6
 800a752:	464a      	mov	r2, r9
 800a754:	4620      	mov	r0, r4
 800a756:	f001 ff29 	bl	800c5ac <__lshift>
 800a75a:	4606      	mov	r6, r0
 800a75c:	2800      	cmp	r0, #0
 800a75e:	f43f ae77 	beq.w	800a450 <_strtod_l+0x498>
 800a762:	9a07      	ldr	r2, [sp, #28]
 800a764:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a766:	4620      	mov	r0, r4
 800a768:	f001 ffa8 	bl	800c6bc <__mdiff>
 800a76c:	4605      	mov	r5, r0
 800a76e:	2800      	cmp	r0, #0
 800a770:	f43f ae6e 	beq.w	800a450 <_strtod_l+0x498>
 800a774:	68c3      	ldr	r3, [r0, #12]
 800a776:	930f      	str	r3, [sp, #60]	; 0x3c
 800a778:	2300      	movs	r3, #0
 800a77a:	60c3      	str	r3, [r0, #12]
 800a77c:	4631      	mov	r1, r6
 800a77e:	f001 ff81 	bl	800c684 <__mcmp>
 800a782:	2800      	cmp	r0, #0
 800a784:	da65      	bge.n	800a852 <_strtod_l+0x89a>
 800a786:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a788:	ea53 030a 	orrs.w	r3, r3, sl
 800a78c:	f040 8087 	bne.w	800a89e <_strtod_l+0x8e6>
 800a790:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a794:	2b00      	cmp	r3, #0
 800a796:	f040 8082 	bne.w	800a89e <_strtod_l+0x8e6>
 800a79a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a79e:	0d1b      	lsrs	r3, r3, #20
 800a7a0:	051b      	lsls	r3, r3, #20
 800a7a2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a7a6:	d97a      	bls.n	800a89e <_strtod_l+0x8e6>
 800a7a8:	696b      	ldr	r3, [r5, #20]
 800a7aa:	b913      	cbnz	r3, 800a7b2 <_strtod_l+0x7fa>
 800a7ac:	692b      	ldr	r3, [r5, #16]
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	dd75      	ble.n	800a89e <_strtod_l+0x8e6>
 800a7b2:	4629      	mov	r1, r5
 800a7b4:	2201      	movs	r2, #1
 800a7b6:	4620      	mov	r0, r4
 800a7b8:	f001 fef8 	bl	800c5ac <__lshift>
 800a7bc:	4631      	mov	r1, r6
 800a7be:	4605      	mov	r5, r0
 800a7c0:	f001 ff60 	bl	800c684 <__mcmp>
 800a7c4:	2800      	cmp	r0, #0
 800a7c6:	dd6a      	ble.n	800a89e <_strtod_l+0x8e6>
 800a7c8:	9904      	ldr	r1, [sp, #16]
 800a7ca:	4a55      	ldr	r2, [pc, #340]	; (800a920 <_strtod_l+0x968>)
 800a7cc:	465b      	mov	r3, fp
 800a7ce:	2900      	cmp	r1, #0
 800a7d0:	f000 8085 	beq.w	800a8de <_strtod_l+0x926>
 800a7d4:	ea02 010b 	and.w	r1, r2, fp
 800a7d8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a7dc:	dc7f      	bgt.n	800a8de <_strtod_l+0x926>
 800a7de:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a7e2:	f77f aeaa 	ble.w	800a53a <_strtod_l+0x582>
 800a7e6:	4a4f      	ldr	r2, [pc, #316]	; (800a924 <_strtod_l+0x96c>)
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800a7ee:	4650      	mov	r0, sl
 800a7f0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800a7f4:	4659      	mov	r1, fp
 800a7f6:	f7f5 ff5f 	bl	80006b8 <__aeabi_dmul>
 800a7fa:	460b      	mov	r3, r1
 800a7fc:	4303      	orrs	r3, r0
 800a7fe:	bf08      	it	eq
 800a800:	2322      	moveq	r3, #34	; 0x22
 800a802:	4682      	mov	sl, r0
 800a804:	468b      	mov	fp, r1
 800a806:	bf08      	it	eq
 800a808:	6023      	streq	r3, [r4, #0]
 800a80a:	e62b      	b.n	800a464 <_strtod_l+0x4ac>
 800a80c:	f04f 32ff 	mov.w	r2, #4294967295
 800a810:	fa02 f303 	lsl.w	r3, r2, r3
 800a814:	ea03 0a0a 	and.w	sl, r3, sl
 800a818:	e6de      	b.n	800a5d8 <_strtod_l+0x620>
 800a81a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a81e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a822:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a826:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a82a:	fa01 f308 	lsl.w	r3, r1, r8
 800a82e:	930c      	str	r3, [sp, #48]	; 0x30
 800a830:	9111      	str	r1, [sp, #68]	; 0x44
 800a832:	e741      	b.n	800a6b8 <_strtod_l+0x700>
 800a834:	2300      	movs	r3, #0
 800a836:	930c      	str	r3, [sp, #48]	; 0x30
 800a838:	2301      	movs	r3, #1
 800a83a:	9311      	str	r3, [sp, #68]	; 0x44
 800a83c:	e73c      	b.n	800a6b8 <_strtod_l+0x700>
 800a83e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a840:	4642      	mov	r2, r8
 800a842:	4620      	mov	r0, r4
 800a844:	f001 feb2 	bl	800c5ac <__lshift>
 800a848:	901e      	str	r0, [sp, #120]	; 0x78
 800a84a:	2800      	cmp	r0, #0
 800a84c:	f47f af66 	bne.w	800a71c <_strtod_l+0x764>
 800a850:	e5fe      	b.n	800a450 <_strtod_l+0x498>
 800a852:	465f      	mov	r7, fp
 800a854:	d16e      	bne.n	800a934 <_strtod_l+0x97c>
 800a856:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a858:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a85c:	b342      	cbz	r2, 800a8b0 <_strtod_l+0x8f8>
 800a85e:	4a32      	ldr	r2, [pc, #200]	; (800a928 <_strtod_l+0x970>)
 800a860:	4293      	cmp	r3, r2
 800a862:	d128      	bne.n	800a8b6 <_strtod_l+0x8fe>
 800a864:	9b04      	ldr	r3, [sp, #16]
 800a866:	4650      	mov	r0, sl
 800a868:	b1eb      	cbz	r3, 800a8a6 <_strtod_l+0x8ee>
 800a86a:	4a2d      	ldr	r2, [pc, #180]	; (800a920 <_strtod_l+0x968>)
 800a86c:	403a      	ands	r2, r7
 800a86e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a872:	f04f 31ff 	mov.w	r1, #4294967295
 800a876:	d819      	bhi.n	800a8ac <_strtod_l+0x8f4>
 800a878:	0d12      	lsrs	r2, r2, #20
 800a87a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a87e:	fa01 f303 	lsl.w	r3, r1, r3
 800a882:	4298      	cmp	r0, r3
 800a884:	d117      	bne.n	800a8b6 <_strtod_l+0x8fe>
 800a886:	4b29      	ldr	r3, [pc, #164]	; (800a92c <_strtod_l+0x974>)
 800a888:	429f      	cmp	r7, r3
 800a88a:	d102      	bne.n	800a892 <_strtod_l+0x8da>
 800a88c:	3001      	adds	r0, #1
 800a88e:	f43f addf 	beq.w	800a450 <_strtod_l+0x498>
 800a892:	4b23      	ldr	r3, [pc, #140]	; (800a920 <_strtod_l+0x968>)
 800a894:	403b      	ands	r3, r7
 800a896:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a89a:	f04f 0a00 	mov.w	sl, #0
 800a89e:	9b04      	ldr	r3, [sp, #16]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d1a0      	bne.n	800a7e6 <_strtod_l+0x82e>
 800a8a4:	e5de      	b.n	800a464 <_strtod_l+0x4ac>
 800a8a6:	f04f 33ff 	mov.w	r3, #4294967295
 800a8aa:	e7ea      	b.n	800a882 <_strtod_l+0x8ca>
 800a8ac:	460b      	mov	r3, r1
 800a8ae:	e7e8      	b.n	800a882 <_strtod_l+0x8ca>
 800a8b0:	ea53 030a 	orrs.w	r3, r3, sl
 800a8b4:	d088      	beq.n	800a7c8 <_strtod_l+0x810>
 800a8b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8b8:	b1db      	cbz	r3, 800a8f2 <_strtod_l+0x93a>
 800a8ba:	423b      	tst	r3, r7
 800a8bc:	d0ef      	beq.n	800a89e <_strtod_l+0x8e6>
 800a8be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8c0:	9a04      	ldr	r2, [sp, #16]
 800a8c2:	4650      	mov	r0, sl
 800a8c4:	4659      	mov	r1, fp
 800a8c6:	b1c3      	cbz	r3, 800a8fa <_strtod_l+0x942>
 800a8c8:	f7ff fb5a 	bl	8009f80 <sulp>
 800a8cc:	4602      	mov	r2, r0
 800a8ce:	460b      	mov	r3, r1
 800a8d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a8d4:	f7f5 fd3a 	bl	800034c <__adddf3>
 800a8d8:	4682      	mov	sl, r0
 800a8da:	468b      	mov	fp, r1
 800a8dc:	e7df      	b.n	800a89e <_strtod_l+0x8e6>
 800a8de:	4013      	ands	r3, r2
 800a8e0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a8e4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a8e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a8ec:	f04f 3aff 	mov.w	sl, #4294967295
 800a8f0:	e7d5      	b.n	800a89e <_strtod_l+0x8e6>
 800a8f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a8f4:	ea13 0f0a 	tst.w	r3, sl
 800a8f8:	e7e0      	b.n	800a8bc <_strtod_l+0x904>
 800a8fa:	f7ff fb41 	bl	8009f80 <sulp>
 800a8fe:	4602      	mov	r2, r0
 800a900:	460b      	mov	r3, r1
 800a902:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a906:	f7f5 fd1f 	bl	8000348 <__aeabi_dsub>
 800a90a:	2200      	movs	r2, #0
 800a90c:	2300      	movs	r3, #0
 800a90e:	4682      	mov	sl, r0
 800a910:	468b      	mov	fp, r1
 800a912:	f7f6 f939 	bl	8000b88 <__aeabi_dcmpeq>
 800a916:	2800      	cmp	r0, #0
 800a918:	d0c1      	beq.n	800a89e <_strtod_l+0x8e6>
 800a91a:	e60e      	b.n	800a53a <_strtod_l+0x582>
 800a91c:	fffffc02 	.word	0xfffffc02
 800a920:	7ff00000 	.word	0x7ff00000
 800a924:	39500000 	.word	0x39500000
 800a928:	000fffff 	.word	0x000fffff
 800a92c:	7fefffff 	.word	0x7fefffff
 800a930:	08021798 	.word	0x08021798
 800a934:	4631      	mov	r1, r6
 800a936:	4628      	mov	r0, r5
 800a938:	f002 f820 	bl	800c97c <__ratio>
 800a93c:	ec59 8b10 	vmov	r8, r9, d0
 800a940:	ee10 0a10 	vmov	r0, s0
 800a944:	2200      	movs	r2, #0
 800a946:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a94a:	4649      	mov	r1, r9
 800a94c:	f7f6 f930 	bl	8000bb0 <__aeabi_dcmple>
 800a950:	2800      	cmp	r0, #0
 800a952:	d07c      	beq.n	800aa4e <_strtod_l+0xa96>
 800a954:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a956:	2b00      	cmp	r3, #0
 800a958:	d04c      	beq.n	800a9f4 <_strtod_l+0xa3c>
 800a95a:	4b95      	ldr	r3, [pc, #596]	; (800abb0 <_strtod_l+0xbf8>)
 800a95c:	2200      	movs	r2, #0
 800a95e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800a962:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800abb0 <_strtod_l+0xbf8>
 800a966:	f04f 0800 	mov.w	r8, #0
 800a96a:	4b92      	ldr	r3, [pc, #584]	; (800abb4 <_strtod_l+0xbfc>)
 800a96c:	403b      	ands	r3, r7
 800a96e:	9311      	str	r3, [sp, #68]	; 0x44
 800a970:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a972:	4b91      	ldr	r3, [pc, #580]	; (800abb8 <_strtod_l+0xc00>)
 800a974:	429a      	cmp	r2, r3
 800a976:	f040 80b2 	bne.w	800aade <_strtod_l+0xb26>
 800a97a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a97e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a982:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a986:	ec4b ab10 	vmov	d0, sl, fp
 800a98a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800a98e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a992:	f001 ff1b 	bl	800c7cc <__ulp>
 800a996:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a99a:	ec53 2b10 	vmov	r2, r3, d0
 800a99e:	f7f5 fe8b 	bl	80006b8 <__aeabi_dmul>
 800a9a2:	4652      	mov	r2, sl
 800a9a4:	465b      	mov	r3, fp
 800a9a6:	f7f5 fcd1 	bl	800034c <__adddf3>
 800a9aa:	460b      	mov	r3, r1
 800a9ac:	4981      	ldr	r1, [pc, #516]	; (800abb4 <_strtod_l+0xbfc>)
 800a9ae:	4a83      	ldr	r2, [pc, #524]	; (800abbc <_strtod_l+0xc04>)
 800a9b0:	4019      	ands	r1, r3
 800a9b2:	4291      	cmp	r1, r2
 800a9b4:	4682      	mov	sl, r0
 800a9b6:	d95e      	bls.n	800aa76 <_strtod_l+0xabe>
 800a9b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9ba:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d103      	bne.n	800a9ca <_strtod_l+0xa12>
 800a9c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	f43f ad43 	beq.w	800a450 <_strtod_l+0x498>
 800a9ca:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800abc8 <_strtod_l+0xc10>
 800a9ce:	f04f 3aff 	mov.w	sl, #4294967295
 800a9d2:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a9d4:	4620      	mov	r0, r4
 800a9d6:	f001 fbcd 	bl	800c174 <_Bfree>
 800a9da:	9907      	ldr	r1, [sp, #28]
 800a9dc:	4620      	mov	r0, r4
 800a9de:	f001 fbc9 	bl	800c174 <_Bfree>
 800a9e2:	4631      	mov	r1, r6
 800a9e4:	4620      	mov	r0, r4
 800a9e6:	f001 fbc5 	bl	800c174 <_Bfree>
 800a9ea:	4629      	mov	r1, r5
 800a9ec:	4620      	mov	r0, r4
 800a9ee:	f001 fbc1 	bl	800c174 <_Bfree>
 800a9f2:	e613      	b.n	800a61c <_strtod_l+0x664>
 800a9f4:	f1ba 0f00 	cmp.w	sl, #0
 800a9f8:	d11b      	bne.n	800aa32 <_strtod_l+0xa7a>
 800a9fa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a9fe:	b9f3      	cbnz	r3, 800aa3e <_strtod_l+0xa86>
 800aa00:	4b6b      	ldr	r3, [pc, #428]	; (800abb0 <_strtod_l+0xbf8>)
 800aa02:	2200      	movs	r2, #0
 800aa04:	4640      	mov	r0, r8
 800aa06:	4649      	mov	r1, r9
 800aa08:	f7f6 f8c8 	bl	8000b9c <__aeabi_dcmplt>
 800aa0c:	b9d0      	cbnz	r0, 800aa44 <_strtod_l+0xa8c>
 800aa0e:	4640      	mov	r0, r8
 800aa10:	4649      	mov	r1, r9
 800aa12:	4b6b      	ldr	r3, [pc, #428]	; (800abc0 <_strtod_l+0xc08>)
 800aa14:	2200      	movs	r2, #0
 800aa16:	f7f5 fe4f 	bl	80006b8 <__aeabi_dmul>
 800aa1a:	4680      	mov	r8, r0
 800aa1c:	4689      	mov	r9, r1
 800aa1e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800aa22:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800aa26:	931b      	str	r3, [sp, #108]	; 0x6c
 800aa28:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800aa2c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800aa30:	e79b      	b.n	800a96a <_strtod_l+0x9b2>
 800aa32:	f1ba 0f01 	cmp.w	sl, #1
 800aa36:	d102      	bne.n	800aa3e <_strtod_l+0xa86>
 800aa38:	2f00      	cmp	r7, #0
 800aa3a:	f43f ad7e 	beq.w	800a53a <_strtod_l+0x582>
 800aa3e:	4b61      	ldr	r3, [pc, #388]	; (800abc4 <_strtod_l+0xc0c>)
 800aa40:	2200      	movs	r2, #0
 800aa42:	e78c      	b.n	800a95e <_strtod_l+0x9a6>
 800aa44:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800abc0 <_strtod_l+0xc08>
 800aa48:	f04f 0800 	mov.w	r8, #0
 800aa4c:	e7e7      	b.n	800aa1e <_strtod_l+0xa66>
 800aa4e:	4b5c      	ldr	r3, [pc, #368]	; (800abc0 <_strtod_l+0xc08>)
 800aa50:	4640      	mov	r0, r8
 800aa52:	4649      	mov	r1, r9
 800aa54:	2200      	movs	r2, #0
 800aa56:	f7f5 fe2f 	bl	80006b8 <__aeabi_dmul>
 800aa5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa5c:	4680      	mov	r8, r0
 800aa5e:	4689      	mov	r9, r1
 800aa60:	b933      	cbnz	r3, 800aa70 <_strtod_l+0xab8>
 800aa62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aa66:	9012      	str	r0, [sp, #72]	; 0x48
 800aa68:	9313      	str	r3, [sp, #76]	; 0x4c
 800aa6a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800aa6e:	e7dd      	b.n	800aa2c <_strtod_l+0xa74>
 800aa70:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800aa74:	e7f9      	b.n	800aa6a <_strtod_l+0xab2>
 800aa76:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800aa7a:	9b04      	ldr	r3, [sp, #16]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d1a8      	bne.n	800a9d2 <_strtod_l+0xa1a>
 800aa80:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aa84:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aa86:	0d1b      	lsrs	r3, r3, #20
 800aa88:	051b      	lsls	r3, r3, #20
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d1a1      	bne.n	800a9d2 <_strtod_l+0xa1a>
 800aa8e:	4640      	mov	r0, r8
 800aa90:	4649      	mov	r1, r9
 800aa92:	f7f6 f971 	bl	8000d78 <__aeabi_d2lz>
 800aa96:	f7f5 fde1 	bl	800065c <__aeabi_l2d>
 800aa9a:	4602      	mov	r2, r0
 800aa9c:	460b      	mov	r3, r1
 800aa9e:	4640      	mov	r0, r8
 800aaa0:	4649      	mov	r1, r9
 800aaa2:	f7f5 fc51 	bl	8000348 <__aeabi_dsub>
 800aaa6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aaa8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aaac:	ea43 030a 	orr.w	r3, r3, sl
 800aab0:	4313      	orrs	r3, r2
 800aab2:	4680      	mov	r8, r0
 800aab4:	4689      	mov	r9, r1
 800aab6:	d053      	beq.n	800ab60 <_strtod_l+0xba8>
 800aab8:	a335      	add	r3, pc, #212	; (adr r3, 800ab90 <_strtod_l+0xbd8>)
 800aaba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aabe:	f7f6 f86d 	bl	8000b9c <__aeabi_dcmplt>
 800aac2:	2800      	cmp	r0, #0
 800aac4:	f47f acce 	bne.w	800a464 <_strtod_l+0x4ac>
 800aac8:	a333      	add	r3, pc, #204	; (adr r3, 800ab98 <_strtod_l+0xbe0>)
 800aaca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aace:	4640      	mov	r0, r8
 800aad0:	4649      	mov	r1, r9
 800aad2:	f7f6 f881 	bl	8000bd8 <__aeabi_dcmpgt>
 800aad6:	2800      	cmp	r0, #0
 800aad8:	f43f af7b 	beq.w	800a9d2 <_strtod_l+0xa1a>
 800aadc:	e4c2      	b.n	800a464 <_strtod_l+0x4ac>
 800aade:	9b04      	ldr	r3, [sp, #16]
 800aae0:	b333      	cbz	r3, 800ab30 <_strtod_l+0xb78>
 800aae2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aae4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800aae8:	d822      	bhi.n	800ab30 <_strtod_l+0xb78>
 800aaea:	a32d      	add	r3, pc, #180	; (adr r3, 800aba0 <_strtod_l+0xbe8>)
 800aaec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf0:	4640      	mov	r0, r8
 800aaf2:	4649      	mov	r1, r9
 800aaf4:	f7f6 f85c 	bl	8000bb0 <__aeabi_dcmple>
 800aaf8:	b1a0      	cbz	r0, 800ab24 <_strtod_l+0xb6c>
 800aafa:	4649      	mov	r1, r9
 800aafc:	4640      	mov	r0, r8
 800aafe:	f7f6 f8b3 	bl	8000c68 <__aeabi_d2uiz>
 800ab02:	2801      	cmp	r0, #1
 800ab04:	bf38      	it	cc
 800ab06:	2001      	movcc	r0, #1
 800ab08:	f7f5 fd5c 	bl	80005c4 <__aeabi_ui2d>
 800ab0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab0e:	4680      	mov	r8, r0
 800ab10:	4689      	mov	r9, r1
 800ab12:	bb13      	cbnz	r3, 800ab5a <_strtod_l+0xba2>
 800ab14:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab18:	9014      	str	r0, [sp, #80]	; 0x50
 800ab1a:	9315      	str	r3, [sp, #84]	; 0x54
 800ab1c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ab20:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ab24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab26:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ab28:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ab2c:	1a9b      	subs	r3, r3, r2
 800ab2e:	930d      	str	r3, [sp, #52]	; 0x34
 800ab30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ab34:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800ab38:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ab3c:	f001 fe46 	bl	800c7cc <__ulp>
 800ab40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ab44:	ec53 2b10 	vmov	r2, r3, d0
 800ab48:	f7f5 fdb6 	bl	80006b8 <__aeabi_dmul>
 800ab4c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ab50:	f7f5 fbfc 	bl	800034c <__adddf3>
 800ab54:	4682      	mov	sl, r0
 800ab56:	468b      	mov	fp, r1
 800ab58:	e78f      	b.n	800aa7a <_strtod_l+0xac2>
 800ab5a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800ab5e:	e7dd      	b.n	800ab1c <_strtod_l+0xb64>
 800ab60:	a311      	add	r3, pc, #68	; (adr r3, 800aba8 <_strtod_l+0xbf0>)
 800ab62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab66:	f7f6 f819 	bl	8000b9c <__aeabi_dcmplt>
 800ab6a:	e7b4      	b.n	800aad6 <_strtod_l+0xb1e>
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	930e      	str	r3, [sp, #56]	; 0x38
 800ab70:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ab72:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ab74:	6013      	str	r3, [r2, #0]
 800ab76:	f7ff ba65 	b.w	800a044 <_strtod_l+0x8c>
 800ab7a:	2b65      	cmp	r3, #101	; 0x65
 800ab7c:	f43f ab5d 	beq.w	800a23a <_strtod_l+0x282>
 800ab80:	2b45      	cmp	r3, #69	; 0x45
 800ab82:	f43f ab5a 	beq.w	800a23a <_strtod_l+0x282>
 800ab86:	2201      	movs	r2, #1
 800ab88:	f7ff bb92 	b.w	800a2b0 <_strtod_l+0x2f8>
 800ab8c:	f3af 8000 	nop.w
 800ab90:	94a03595 	.word	0x94a03595
 800ab94:	3fdfffff 	.word	0x3fdfffff
 800ab98:	35afe535 	.word	0x35afe535
 800ab9c:	3fe00000 	.word	0x3fe00000
 800aba0:	ffc00000 	.word	0xffc00000
 800aba4:	41dfffff 	.word	0x41dfffff
 800aba8:	94a03595 	.word	0x94a03595
 800abac:	3fcfffff 	.word	0x3fcfffff
 800abb0:	3ff00000 	.word	0x3ff00000
 800abb4:	7ff00000 	.word	0x7ff00000
 800abb8:	7fe00000 	.word	0x7fe00000
 800abbc:	7c9fffff 	.word	0x7c9fffff
 800abc0:	3fe00000 	.word	0x3fe00000
 800abc4:	bff00000 	.word	0xbff00000
 800abc8:	7fefffff 	.word	0x7fefffff

0800abcc <_strtod_r>:
 800abcc:	4b01      	ldr	r3, [pc, #4]	; (800abd4 <_strtod_r+0x8>)
 800abce:	f7ff b9f3 	b.w	8009fb8 <_strtod_l>
 800abd2:	bf00      	nop
 800abd4:	200000e8 	.word	0x200000e8

0800abd8 <_strtol_l.isra.0>:
 800abd8:	2b01      	cmp	r3, #1
 800abda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abde:	d001      	beq.n	800abe4 <_strtol_l.isra.0+0xc>
 800abe0:	2b24      	cmp	r3, #36	; 0x24
 800abe2:	d906      	bls.n	800abf2 <_strtol_l.isra.0+0x1a>
 800abe4:	f7fe faec 	bl	80091c0 <__errno>
 800abe8:	2316      	movs	r3, #22
 800abea:	6003      	str	r3, [r0, #0]
 800abec:	2000      	movs	r0, #0
 800abee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abf2:	4f3a      	ldr	r7, [pc, #232]	; (800acdc <_strtol_l.isra.0+0x104>)
 800abf4:	468e      	mov	lr, r1
 800abf6:	4676      	mov	r6, lr
 800abf8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800abfc:	5de5      	ldrb	r5, [r4, r7]
 800abfe:	f015 0508 	ands.w	r5, r5, #8
 800ac02:	d1f8      	bne.n	800abf6 <_strtol_l.isra.0+0x1e>
 800ac04:	2c2d      	cmp	r4, #45	; 0x2d
 800ac06:	d134      	bne.n	800ac72 <_strtol_l.isra.0+0x9a>
 800ac08:	f89e 4000 	ldrb.w	r4, [lr]
 800ac0c:	f04f 0801 	mov.w	r8, #1
 800ac10:	f106 0e02 	add.w	lr, r6, #2
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d05c      	beq.n	800acd2 <_strtol_l.isra.0+0xfa>
 800ac18:	2b10      	cmp	r3, #16
 800ac1a:	d10c      	bne.n	800ac36 <_strtol_l.isra.0+0x5e>
 800ac1c:	2c30      	cmp	r4, #48	; 0x30
 800ac1e:	d10a      	bne.n	800ac36 <_strtol_l.isra.0+0x5e>
 800ac20:	f89e 4000 	ldrb.w	r4, [lr]
 800ac24:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ac28:	2c58      	cmp	r4, #88	; 0x58
 800ac2a:	d14d      	bne.n	800acc8 <_strtol_l.isra.0+0xf0>
 800ac2c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800ac30:	2310      	movs	r3, #16
 800ac32:	f10e 0e02 	add.w	lr, lr, #2
 800ac36:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800ac3a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ac3e:	2600      	movs	r6, #0
 800ac40:	fbbc f9f3 	udiv	r9, ip, r3
 800ac44:	4635      	mov	r5, r6
 800ac46:	fb03 ca19 	mls	sl, r3, r9, ip
 800ac4a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800ac4e:	2f09      	cmp	r7, #9
 800ac50:	d818      	bhi.n	800ac84 <_strtol_l.isra.0+0xac>
 800ac52:	463c      	mov	r4, r7
 800ac54:	42a3      	cmp	r3, r4
 800ac56:	dd24      	ble.n	800aca2 <_strtol_l.isra.0+0xca>
 800ac58:	2e00      	cmp	r6, #0
 800ac5a:	db1f      	blt.n	800ac9c <_strtol_l.isra.0+0xc4>
 800ac5c:	45a9      	cmp	r9, r5
 800ac5e:	d31d      	bcc.n	800ac9c <_strtol_l.isra.0+0xc4>
 800ac60:	d101      	bne.n	800ac66 <_strtol_l.isra.0+0x8e>
 800ac62:	45a2      	cmp	sl, r4
 800ac64:	db1a      	blt.n	800ac9c <_strtol_l.isra.0+0xc4>
 800ac66:	fb05 4503 	mla	r5, r5, r3, r4
 800ac6a:	2601      	movs	r6, #1
 800ac6c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800ac70:	e7eb      	b.n	800ac4a <_strtol_l.isra.0+0x72>
 800ac72:	2c2b      	cmp	r4, #43	; 0x2b
 800ac74:	bf08      	it	eq
 800ac76:	f89e 4000 	ldrbeq.w	r4, [lr]
 800ac7a:	46a8      	mov	r8, r5
 800ac7c:	bf08      	it	eq
 800ac7e:	f106 0e02 	addeq.w	lr, r6, #2
 800ac82:	e7c7      	b.n	800ac14 <_strtol_l.isra.0+0x3c>
 800ac84:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800ac88:	2f19      	cmp	r7, #25
 800ac8a:	d801      	bhi.n	800ac90 <_strtol_l.isra.0+0xb8>
 800ac8c:	3c37      	subs	r4, #55	; 0x37
 800ac8e:	e7e1      	b.n	800ac54 <_strtol_l.isra.0+0x7c>
 800ac90:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800ac94:	2f19      	cmp	r7, #25
 800ac96:	d804      	bhi.n	800aca2 <_strtol_l.isra.0+0xca>
 800ac98:	3c57      	subs	r4, #87	; 0x57
 800ac9a:	e7db      	b.n	800ac54 <_strtol_l.isra.0+0x7c>
 800ac9c:	f04f 36ff 	mov.w	r6, #4294967295
 800aca0:	e7e4      	b.n	800ac6c <_strtol_l.isra.0+0x94>
 800aca2:	2e00      	cmp	r6, #0
 800aca4:	da05      	bge.n	800acb2 <_strtol_l.isra.0+0xda>
 800aca6:	2322      	movs	r3, #34	; 0x22
 800aca8:	6003      	str	r3, [r0, #0]
 800acaa:	4665      	mov	r5, ip
 800acac:	b942      	cbnz	r2, 800acc0 <_strtol_l.isra.0+0xe8>
 800acae:	4628      	mov	r0, r5
 800acb0:	e79d      	b.n	800abee <_strtol_l.isra.0+0x16>
 800acb2:	f1b8 0f00 	cmp.w	r8, #0
 800acb6:	d000      	beq.n	800acba <_strtol_l.isra.0+0xe2>
 800acb8:	426d      	negs	r5, r5
 800acba:	2a00      	cmp	r2, #0
 800acbc:	d0f7      	beq.n	800acae <_strtol_l.isra.0+0xd6>
 800acbe:	b10e      	cbz	r6, 800acc4 <_strtol_l.isra.0+0xec>
 800acc0:	f10e 31ff 	add.w	r1, lr, #4294967295
 800acc4:	6011      	str	r1, [r2, #0]
 800acc6:	e7f2      	b.n	800acae <_strtol_l.isra.0+0xd6>
 800acc8:	2430      	movs	r4, #48	; 0x30
 800acca:	2b00      	cmp	r3, #0
 800accc:	d1b3      	bne.n	800ac36 <_strtol_l.isra.0+0x5e>
 800acce:	2308      	movs	r3, #8
 800acd0:	e7b1      	b.n	800ac36 <_strtol_l.isra.0+0x5e>
 800acd2:	2c30      	cmp	r4, #48	; 0x30
 800acd4:	d0a4      	beq.n	800ac20 <_strtol_l.isra.0+0x48>
 800acd6:	230a      	movs	r3, #10
 800acd8:	e7ad      	b.n	800ac36 <_strtol_l.isra.0+0x5e>
 800acda:	bf00      	nop
 800acdc:	080217c1 	.word	0x080217c1

0800ace0 <_strtol_r>:
 800ace0:	f7ff bf7a 	b.w	800abd8 <_strtol_l.isra.0>

0800ace4 <quorem>:
 800ace4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ace8:	6903      	ldr	r3, [r0, #16]
 800acea:	690c      	ldr	r4, [r1, #16]
 800acec:	42a3      	cmp	r3, r4
 800acee:	4607      	mov	r7, r0
 800acf0:	f2c0 8081 	blt.w	800adf6 <quorem+0x112>
 800acf4:	3c01      	subs	r4, #1
 800acf6:	f101 0814 	add.w	r8, r1, #20
 800acfa:	f100 0514 	add.w	r5, r0, #20
 800acfe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad02:	9301      	str	r3, [sp, #4]
 800ad04:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ad08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad0c:	3301      	adds	r3, #1
 800ad0e:	429a      	cmp	r2, r3
 800ad10:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ad14:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad18:	fbb2 f6f3 	udiv	r6, r2, r3
 800ad1c:	d331      	bcc.n	800ad82 <quorem+0x9e>
 800ad1e:	f04f 0e00 	mov.w	lr, #0
 800ad22:	4640      	mov	r0, r8
 800ad24:	46ac      	mov	ip, r5
 800ad26:	46f2      	mov	sl, lr
 800ad28:	f850 2b04 	ldr.w	r2, [r0], #4
 800ad2c:	b293      	uxth	r3, r2
 800ad2e:	fb06 e303 	mla	r3, r6, r3, lr
 800ad32:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ad36:	b29b      	uxth	r3, r3
 800ad38:	ebaa 0303 	sub.w	r3, sl, r3
 800ad3c:	0c12      	lsrs	r2, r2, #16
 800ad3e:	f8dc a000 	ldr.w	sl, [ip]
 800ad42:	fb06 e202 	mla	r2, r6, r2, lr
 800ad46:	fa13 f38a 	uxtah	r3, r3, sl
 800ad4a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ad4e:	fa1f fa82 	uxth.w	sl, r2
 800ad52:	f8dc 2000 	ldr.w	r2, [ip]
 800ad56:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ad5a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad5e:	b29b      	uxth	r3, r3
 800ad60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad64:	4581      	cmp	r9, r0
 800ad66:	f84c 3b04 	str.w	r3, [ip], #4
 800ad6a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ad6e:	d2db      	bcs.n	800ad28 <quorem+0x44>
 800ad70:	f855 300b 	ldr.w	r3, [r5, fp]
 800ad74:	b92b      	cbnz	r3, 800ad82 <quorem+0x9e>
 800ad76:	9b01      	ldr	r3, [sp, #4]
 800ad78:	3b04      	subs	r3, #4
 800ad7a:	429d      	cmp	r5, r3
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	d32e      	bcc.n	800adde <quorem+0xfa>
 800ad80:	613c      	str	r4, [r7, #16]
 800ad82:	4638      	mov	r0, r7
 800ad84:	f001 fc7e 	bl	800c684 <__mcmp>
 800ad88:	2800      	cmp	r0, #0
 800ad8a:	db24      	blt.n	800add6 <quorem+0xf2>
 800ad8c:	3601      	adds	r6, #1
 800ad8e:	4628      	mov	r0, r5
 800ad90:	f04f 0c00 	mov.w	ip, #0
 800ad94:	f858 2b04 	ldr.w	r2, [r8], #4
 800ad98:	f8d0 e000 	ldr.w	lr, [r0]
 800ad9c:	b293      	uxth	r3, r2
 800ad9e:	ebac 0303 	sub.w	r3, ip, r3
 800ada2:	0c12      	lsrs	r2, r2, #16
 800ada4:	fa13 f38e 	uxtah	r3, r3, lr
 800ada8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800adac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800adb0:	b29b      	uxth	r3, r3
 800adb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800adb6:	45c1      	cmp	r9, r8
 800adb8:	f840 3b04 	str.w	r3, [r0], #4
 800adbc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800adc0:	d2e8      	bcs.n	800ad94 <quorem+0xb0>
 800adc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800adc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adca:	b922      	cbnz	r2, 800add6 <quorem+0xf2>
 800adcc:	3b04      	subs	r3, #4
 800adce:	429d      	cmp	r5, r3
 800add0:	461a      	mov	r2, r3
 800add2:	d30a      	bcc.n	800adea <quorem+0x106>
 800add4:	613c      	str	r4, [r7, #16]
 800add6:	4630      	mov	r0, r6
 800add8:	b003      	add	sp, #12
 800adda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adde:	6812      	ldr	r2, [r2, #0]
 800ade0:	3b04      	subs	r3, #4
 800ade2:	2a00      	cmp	r2, #0
 800ade4:	d1cc      	bne.n	800ad80 <quorem+0x9c>
 800ade6:	3c01      	subs	r4, #1
 800ade8:	e7c7      	b.n	800ad7a <quorem+0x96>
 800adea:	6812      	ldr	r2, [r2, #0]
 800adec:	3b04      	subs	r3, #4
 800adee:	2a00      	cmp	r2, #0
 800adf0:	d1f0      	bne.n	800add4 <quorem+0xf0>
 800adf2:	3c01      	subs	r4, #1
 800adf4:	e7eb      	b.n	800adce <quorem+0xea>
 800adf6:	2000      	movs	r0, #0
 800adf8:	e7ee      	b.n	800add8 <quorem+0xf4>
 800adfa:	0000      	movs	r0, r0
 800adfc:	0000      	movs	r0, r0
	...

0800ae00 <_dtoa_r>:
 800ae00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae04:	ed2d 8b02 	vpush	{d8}
 800ae08:	ec57 6b10 	vmov	r6, r7, d0
 800ae0c:	b095      	sub	sp, #84	; 0x54
 800ae0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ae10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ae14:	9105      	str	r1, [sp, #20]
 800ae16:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800ae1a:	4604      	mov	r4, r0
 800ae1c:	9209      	str	r2, [sp, #36]	; 0x24
 800ae1e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ae20:	b975      	cbnz	r5, 800ae40 <_dtoa_r+0x40>
 800ae22:	2010      	movs	r0, #16
 800ae24:	f001 f94c 	bl	800c0c0 <malloc>
 800ae28:	4602      	mov	r2, r0
 800ae2a:	6260      	str	r0, [r4, #36]	; 0x24
 800ae2c:	b920      	cbnz	r0, 800ae38 <_dtoa_r+0x38>
 800ae2e:	4bb2      	ldr	r3, [pc, #712]	; (800b0f8 <_dtoa_r+0x2f8>)
 800ae30:	21ea      	movs	r1, #234	; 0xea
 800ae32:	48b2      	ldr	r0, [pc, #712]	; (800b0fc <_dtoa_r+0x2fc>)
 800ae34:	f002 f868 	bl	800cf08 <__assert_func>
 800ae38:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ae3c:	6005      	str	r5, [r0, #0]
 800ae3e:	60c5      	str	r5, [r0, #12]
 800ae40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae42:	6819      	ldr	r1, [r3, #0]
 800ae44:	b151      	cbz	r1, 800ae5c <_dtoa_r+0x5c>
 800ae46:	685a      	ldr	r2, [r3, #4]
 800ae48:	604a      	str	r2, [r1, #4]
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	4093      	lsls	r3, r2
 800ae4e:	608b      	str	r3, [r1, #8]
 800ae50:	4620      	mov	r0, r4
 800ae52:	f001 f98f 	bl	800c174 <_Bfree>
 800ae56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae58:	2200      	movs	r2, #0
 800ae5a:	601a      	str	r2, [r3, #0]
 800ae5c:	1e3b      	subs	r3, r7, #0
 800ae5e:	bfb9      	ittee	lt
 800ae60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ae64:	9303      	strlt	r3, [sp, #12]
 800ae66:	2300      	movge	r3, #0
 800ae68:	f8c8 3000 	strge.w	r3, [r8]
 800ae6c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800ae70:	4ba3      	ldr	r3, [pc, #652]	; (800b100 <_dtoa_r+0x300>)
 800ae72:	bfbc      	itt	lt
 800ae74:	2201      	movlt	r2, #1
 800ae76:	f8c8 2000 	strlt.w	r2, [r8]
 800ae7a:	ea33 0309 	bics.w	r3, r3, r9
 800ae7e:	d11b      	bne.n	800aeb8 <_dtoa_r+0xb8>
 800ae80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ae82:	f242 730f 	movw	r3, #9999	; 0x270f
 800ae86:	6013      	str	r3, [r2, #0]
 800ae88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae8c:	4333      	orrs	r3, r6
 800ae8e:	f000 857a 	beq.w	800b986 <_dtoa_r+0xb86>
 800ae92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae94:	b963      	cbnz	r3, 800aeb0 <_dtoa_r+0xb0>
 800ae96:	4b9b      	ldr	r3, [pc, #620]	; (800b104 <_dtoa_r+0x304>)
 800ae98:	e024      	b.n	800aee4 <_dtoa_r+0xe4>
 800ae9a:	4b9b      	ldr	r3, [pc, #620]	; (800b108 <_dtoa_r+0x308>)
 800ae9c:	9300      	str	r3, [sp, #0]
 800ae9e:	3308      	adds	r3, #8
 800aea0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aea2:	6013      	str	r3, [r2, #0]
 800aea4:	9800      	ldr	r0, [sp, #0]
 800aea6:	b015      	add	sp, #84	; 0x54
 800aea8:	ecbd 8b02 	vpop	{d8}
 800aeac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeb0:	4b94      	ldr	r3, [pc, #592]	; (800b104 <_dtoa_r+0x304>)
 800aeb2:	9300      	str	r3, [sp, #0]
 800aeb4:	3303      	adds	r3, #3
 800aeb6:	e7f3      	b.n	800aea0 <_dtoa_r+0xa0>
 800aeb8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aebc:	2200      	movs	r2, #0
 800aebe:	ec51 0b17 	vmov	r0, r1, d7
 800aec2:	2300      	movs	r3, #0
 800aec4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800aec8:	f7f5 fe5e 	bl	8000b88 <__aeabi_dcmpeq>
 800aecc:	4680      	mov	r8, r0
 800aece:	b158      	cbz	r0, 800aee8 <_dtoa_r+0xe8>
 800aed0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aed2:	2301      	movs	r3, #1
 800aed4:	6013      	str	r3, [r2, #0]
 800aed6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	f000 8551 	beq.w	800b980 <_dtoa_r+0xb80>
 800aede:	488b      	ldr	r0, [pc, #556]	; (800b10c <_dtoa_r+0x30c>)
 800aee0:	6018      	str	r0, [r3, #0]
 800aee2:	1e43      	subs	r3, r0, #1
 800aee4:	9300      	str	r3, [sp, #0]
 800aee6:	e7dd      	b.n	800aea4 <_dtoa_r+0xa4>
 800aee8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800aeec:	aa12      	add	r2, sp, #72	; 0x48
 800aeee:	a913      	add	r1, sp, #76	; 0x4c
 800aef0:	4620      	mov	r0, r4
 800aef2:	f001 fce7 	bl	800c8c4 <__d2b>
 800aef6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aefa:	4683      	mov	fp, r0
 800aefc:	2d00      	cmp	r5, #0
 800aefe:	d07c      	beq.n	800affa <_dtoa_r+0x1fa>
 800af00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af02:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800af06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af0a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800af0e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800af12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800af16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800af1a:	4b7d      	ldr	r3, [pc, #500]	; (800b110 <_dtoa_r+0x310>)
 800af1c:	2200      	movs	r2, #0
 800af1e:	4630      	mov	r0, r6
 800af20:	4639      	mov	r1, r7
 800af22:	f7f5 fa11 	bl	8000348 <__aeabi_dsub>
 800af26:	a36e      	add	r3, pc, #440	; (adr r3, 800b0e0 <_dtoa_r+0x2e0>)
 800af28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af2c:	f7f5 fbc4 	bl	80006b8 <__aeabi_dmul>
 800af30:	a36d      	add	r3, pc, #436	; (adr r3, 800b0e8 <_dtoa_r+0x2e8>)
 800af32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af36:	f7f5 fa09 	bl	800034c <__adddf3>
 800af3a:	4606      	mov	r6, r0
 800af3c:	4628      	mov	r0, r5
 800af3e:	460f      	mov	r7, r1
 800af40:	f7f5 fb50 	bl	80005e4 <__aeabi_i2d>
 800af44:	a36a      	add	r3, pc, #424	; (adr r3, 800b0f0 <_dtoa_r+0x2f0>)
 800af46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4a:	f7f5 fbb5 	bl	80006b8 <__aeabi_dmul>
 800af4e:	4602      	mov	r2, r0
 800af50:	460b      	mov	r3, r1
 800af52:	4630      	mov	r0, r6
 800af54:	4639      	mov	r1, r7
 800af56:	f7f5 f9f9 	bl	800034c <__adddf3>
 800af5a:	4606      	mov	r6, r0
 800af5c:	460f      	mov	r7, r1
 800af5e:	f7f5 fe5b 	bl	8000c18 <__aeabi_d2iz>
 800af62:	2200      	movs	r2, #0
 800af64:	4682      	mov	sl, r0
 800af66:	2300      	movs	r3, #0
 800af68:	4630      	mov	r0, r6
 800af6a:	4639      	mov	r1, r7
 800af6c:	f7f5 fe16 	bl	8000b9c <__aeabi_dcmplt>
 800af70:	b148      	cbz	r0, 800af86 <_dtoa_r+0x186>
 800af72:	4650      	mov	r0, sl
 800af74:	f7f5 fb36 	bl	80005e4 <__aeabi_i2d>
 800af78:	4632      	mov	r2, r6
 800af7a:	463b      	mov	r3, r7
 800af7c:	f7f5 fe04 	bl	8000b88 <__aeabi_dcmpeq>
 800af80:	b908      	cbnz	r0, 800af86 <_dtoa_r+0x186>
 800af82:	f10a 3aff 	add.w	sl, sl, #4294967295
 800af86:	f1ba 0f16 	cmp.w	sl, #22
 800af8a:	d854      	bhi.n	800b036 <_dtoa_r+0x236>
 800af8c:	4b61      	ldr	r3, [pc, #388]	; (800b114 <_dtoa_r+0x314>)
 800af8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800af92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800af9a:	f7f5 fdff 	bl	8000b9c <__aeabi_dcmplt>
 800af9e:	2800      	cmp	r0, #0
 800afa0:	d04b      	beq.n	800b03a <_dtoa_r+0x23a>
 800afa2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800afa6:	2300      	movs	r3, #0
 800afa8:	930e      	str	r3, [sp, #56]	; 0x38
 800afaa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800afac:	1b5d      	subs	r5, r3, r5
 800afae:	1e6b      	subs	r3, r5, #1
 800afb0:	9304      	str	r3, [sp, #16]
 800afb2:	bf43      	ittte	mi
 800afb4:	2300      	movmi	r3, #0
 800afb6:	f1c5 0801 	rsbmi	r8, r5, #1
 800afba:	9304      	strmi	r3, [sp, #16]
 800afbc:	f04f 0800 	movpl.w	r8, #0
 800afc0:	f1ba 0f00 	cmp.w	sl, #0
 800afc4:	db3b      	blt.n	800b03e <_dtoa_r+0x23e>
 800afc6:	9b04      	ldr	r3, [sp, #16]
 800afc8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800afcc:	4453      	add	r3, sl
 800afce:	9304      	str	r3, [sp, #16]
 800afd0:	2300      	movs	r3, #0
 800afd2:	9306      	str	r3, [sp, #24]
 800afd4:	9b05      	ldr	r3, [sp, #20]
 800afd6:	2b09      	cmp	r3, #9
 800afd8:	d869      	bhi.n	800b0ae <_dtoa_r+0x2ae>
 800afda:	2b05      	cmp	r3, #5
 800afdc:	bfc4      	itt	gt
 800afde:	3b04      	subgt	r3, #4
 800afe0:	9305      	strgt	r3, [sp, #20]
 800afe2:	9b05      	ldr	r3, [sp, #20]
 800afe4:	f1a3 0302 	sub.w	r3, r3, #2
 800afe8:	bfcc      	ite	gt
 800afea:	2500      	movgt	r5, #0
 800afec:	2501      	movle	r5, #1
 800afee:	2b03      	cmp	r3, #3
 800aff0:	d869      	bhi.n	800b0c6 <_dtoa_r+0x2c6>
 800aff2:	e8df f003 	tbb	[pc, r3]
 800aff6:	4e2c      	.short	0x4e2c
 800aff8:	5a4c      	.short	0x5a4c
 800affa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800affe:	441d      	add	r5, r3
 800b000:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b004:	2b20      	cmp	r3, #32
 800b006:	bfc1      	itttt	gt
 800b008:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b00c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b010:	fa09 f303 	lslgt.w	r3, r9, r3
 800b014:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b018:	bfda      	itte	le
 800b01a:	f1c3 0320 	rsble	r3, r3, #32
 800b01e:	fa06 f003 	lslle.w	r0, r6, r3
 800b022:	4318      	orrgt	r0, r3
 800b024:	f7f5 face 	bl	80005c4 <__aeabi_ui2d>
 800b028:	2301      	movs	r3, #1
 800b02a:	4606      	mov	r6, r0
 800b02c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b030:	3d01      	subs	r5, #1
 800b032:	9310      	str	r3, [sp, #64]	; 0x40
 800b034:	e771      	b.n	800af1a <_dtoa_r+0x11a>
 800b036:	2301      	movs	r3, #1
 800b038:	e7b6      	b.n	800afa8 <_dtoa_r+0x1a8>
 800b03a:	900e      	str	r0, [sp, #56]	; 0x38
 800b03c:	e7b5      	b.n	800afaa <_dtoa_r+0x1aa>
 800b03e:	f1ca 0300 	rsb	r3, sl, #0
 800b042:	9306      	str	r3, [sp, #24]
 800b044:	2300      	movs	r3, #0
 800b046:	eba8 080a 	sub.w	r8, r8, sl
 800b04a:	930d      	str	r3, [sp, #52]	; 0x34
 800b04c:	e7c2      	b.n	800afd4 <_dtoa_r+0x1d4>
 800b04e:	2300      	movs	r3, #0
 800b050:	9308      	str	r3, [sp, #32]
 800b052:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b054:	2b00      	cmp	r3, #0
 800b056:	dc39      	bgt.n	800b0cc <_dtoa_r+0x2cc>
 800b058:	f04f 0901 	mov.w	r9, #1
 800b05c:	f8cd 9004 	str.w	r9, [sp, #4]
 800b060:	464b      	mov	r3, r9
 800b062:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b066:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b068:	2200      	movs	r2, #0
 800b06a:	6042      	str	r2, [r0, #4]
 800b06c:	2204      	movs	r2, #4
 800b06e:	f102 0614 	add.w	r6, r2, #20
 800b072:	429e      	cmp	r6, r3
 800b074:	6841      	ldr	r1, [r0, #4]
 800b076:	d92f      	bls.n	800b0d8 <_dtoa_r+0x2d8>
 800b078:	4620      	mov	r0, r4
 800b07a:	f001 f83b 	bl	800c0f4 <_Balloc>
 800b07e:	9000      	str	r0, [sp, #0]
 800b080:	2800      	cmp	r0, #0
 800b082:	d14b      	bne.n	800b11c <_dtoa_r+0x31c>
 800b084:	4b24      	ldr	r3, [pc, #144]	; (800b118 <_dtoa_r+0x318>)
 800b086:	4602      	mov	r2, r0
 800b088:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b08c:	e6d1      	b.n	800ae32 <_dtoa_r+0x32>
 800b08e:	2301      	movs	r3, #1
 800b090:	e7de      	b.n	800b050 <_dtoa_r+0x250>
 800b092:	2300      	movs	r3, #0
 800b094:	9308      	str	r3, [sp, #32]
 800b096:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b098:	eb0a 0903 	add.w	r9, sl, r3
 800b09c:	f109 0301 	add.w	r3, r9, #1
 800b0a0:	2b01      	cmp	r3, #1
 800b0a2:	9301      	str	r3, [sp, #4]
 800b0a4:	bfb8      	it	lt
 800b0a6:	2301      	movlt	r3, #1
 800b0a8:	e7dd      	b.n	800b066 <_dtoa_r+0x266>
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	e7f2      	b.n	800b094 <_dtoa_r+0x294>
 800b0ae:	2501      	movs	r5, #1
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	9305      	str	r3, [sp, #20]
 800b0b4:	9508      	str	r5, [sp, #32]
 800b0b6:	f04f 39ff 	mov.w	r9, #4294967295
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	f8cd 9004 	str.w	r9, [sp, #4]
 800b0c0:	2312      	movs	r3, #18
 800b0c2:	9209      	str	r2, [sp, #36]	; 0x24
 800b0c4:	e7cf      	b.n	800b066 <_dtoa_r+0x266>
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	9308      	str	r3, [sp, #32]
 800b0ca:	e7f4      	b.n	800b0b6 <_dtoa_r+0x2b6>
 800b0cc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b0d0:	f8cd 9004 	str.w	r9, [sp, #4]
 800b0d4:	464b      	mov	r3, r9
 800b0d6:	e7c6      	b.n	800b066 <_dtoa_r+0x266>
 800b0d8:	3101      	adds	r1, #1
 800b0da:	6041      	str	r1, [r0, #4]
 800b0dc:	0052      	lsls	r2, r2, #1
 800b0de:	e7c6      	b.n	800b06e <_dtoa_r+0x26e>
 800b0e0:	636f4361 	.word	0x636f4361
 800b0e4:	3fd287a7 	.word	0x3fd287a7
 800b0e8:	8b60c8b3 	.word	0x8b60c8b3
 800b0ec:	3fc68a28 	.word	0x3fc68a28
 800b0f0:	509f79fb 	.word	0x509f79fb
 800b0f4:	3fd34413 	.word	0x3fd34413
 800b0f8:	080218ce 	.word	0x080218ce
 800b0fc:	080218e5 	.word	0x080218e5
 800b100:	7ff00000 	.word	0x7ff00000
 800b104:	080218ca 	.word	0x080218ca
 800b108:	080218c1 	.word	0x080218c1
 800b10c:	08021745 	.word	0x08021745
 800b110:	3ff80000 	.word	0x3ff80000
 800b114:	08021a60 	.word	0x08021a60
 800b118:	08021944 	.word	0x08021944
 800b11c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b11e:	9a00      	ldr	r2, [sp, #0]
 800b120:	601a      	str	r2, [r3, #0]
 800b122:	9b01      	ldr	r3, [sp, #4]
 800b124:	2b0e      	cmp	r3, #14
 800b126:	f200 80ad 	bhi.w	800b284 <_dtoa_r+0x484>
 800b12a:	2d00      	cmp	r5, #0
 800b12c:	f000 80aa 	beq.w	800b284 <_dtoa_r+0x484>
 800b130:	f1ba 0f00 	cmp.w	sl, #0
 800b134:	dd36      	ble.n	800b1a4 <_dtoa_r+0x3a4>
 800b136:	4ac3      	ldr	r2, [pc, #780]	; (800b444 <_dtoa_r+0x644>)
 800b138:	f00a 030f 	and.w	r3, sl, #15
 800b13c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b140:	ed93 7b00 	vldr	d7, [r3]
 800b144:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b148:	ea4f 172a 	mov.w	r7, sl, asr #4
 800b14c:	eeb0 8a47 	vmov.f32	s16, s14
 800b150:	eef0 8a67 	vmov.f32	s17, s15
 800b154:	d016      	beq.n	800b184 <_dtoa_r+0x384>
 800b156:	4bbc      	ldr	r3, [pc, #752]	; (800b448 <_dtoa_r+0x648>)
 800b158:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b15c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b160:	f7f5 fbd4 	bl	800090c <__aeabi_ddiv>
 800b164:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b168:	f007 070f 	and.w	r7, r7, #15
 800b16c:	2503      	movs	r5, #3
 800b16e:	4eb6      	ldr	r6, [pc, #728]	; (800b448 <_dtoa_r+0x648>)
 800b170:	b957      	cbnz	r7, 800b188 <_dtoa_r+0x388>
 800b172:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b176:	ec53 2b18 	vmov	r2, r3, d8
 800b17a:	f7f5 fbc7 	bl	800090c <__aeabi_ddiv>
 800b17e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b182:	e029      	b.n	800b1d8 <_dtoa_r+0x3d8>
 800b184:	2502      	movs	r5, #2
 800b186:	e7f2      	b.n	800b16e <_dtoa_r+0x36e>
 800b188:	07f9      	lsls	r1, r7, #31
 800b18a:	d508      	bpl.n	800b19e <_dtoa_r+0x39e>
 800b18c:	ec51 0b18 	vmov	r0, r1, d8
 800b190:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b194:	f7f5 fa90 	bl	80006b8 <__aeabi_dmul>
 800b198:	ec41 0b18 	vmov	d8, r0, r1
 800b19c:	3501      	adds	r5, #1
 800b19e:	107f      	asrs	r7, r7, #1
 800b1a0:	3608      	adds	r6, #8
 800b1a2:	e7e5      	b.n	800b170 <_dtoa_r+0x370>
 800b1a4:	f000 80a6 	beq.w	800b2f4 <_dtoa_r+0x4f4>
 800b1a8:	f1ca 0600 	rsb	r6, sl, #0
 800b1ac:	4ba5      	ldr	r3, [pc, #660]	; (800b444 <_dtoa_r+0x644>)
 800b1ae:	4fa6      	ldr	r7, [pc, #664]	; (800b448 <_dtoa_r+0x648>)
 800b1b0:	f006 020f 	and.w	r2, r6, #15
 800b1b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b1c0:	f7f5 fa7a 	bl	80006b8 <__aeabi_dmul>
 800b1c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1c8:	1136      	asrs	r6, r6, #4
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	2502      	movs	r5, #2
 800b1ce:	2e00      	cmp	r6, #0
 800b1d0:	f040 8085 	bne.w	800b2de <_dtoa_r+0x4de>
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d1d2      	bne.n	800b17e <_dtoa_r+0x37e>
 800b1d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	f000 808c 	beq.w	800b2f8 <_dtoa_r+0x4f8>
 800b1e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b1e4:	4b99      	ldr	r3, [pc, #612]	; (800b44c <_dtoa_r+0x64c>)
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	4630      	mov	r0, r6
 800b1ea:	4639      	mov	r1, r7
 800b1ec:	f7f5 fcd6 	bl	8000b9c <__aeabi_dcmplt>
 800b1f0:	2800      	cmp	r0, #0
 800b1f2:	f000 8081 	beq.w	800b2f8 <_dtoa_r+0x4f8>
 800b1f6:	9b01      	ldr	r3, [sp, #4]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d07d      	beq.n	800b2f8 <_dtoa_r+0x4f8>
 800b1fc:	f1b9 0f00 	cmp.w	r9, #0
 800b200:	dd3c      	ble.n	800b27c <_dtoa_r+0x47c>
 800b202:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b206:	9307      	str	r3, [sp, #28]
 800b208:	2200      	movs	r2, #0
 800b20a:	4b91      	ldr	r3, [pc, #580]	; (800b450 <_dtoa_r+0x650>)
 800b20c:	4630      	mov	r0, r6
 800b20e:	4639      	mov	r1, r7
 800b210:	f7f5 fa52 	bl	80006b8 <__aeabi_dmul>
 800b214:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b218:	3501      	adds	r5, #1
 800b21a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800b21e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b222:	4628      	mov	r0, r5
 800b224:	f7f5 f9de 	bl	80005e4 <__aeabi_i2d>
 800b228:	4632      	mov	r2, r6
 800b22a:	463b      	mov	r3, r7
 800b22c:	f7f5 fa44 	bl	80006b8 <__aeabi_dmul>
 800b230:	4b88      	ldr	r3, [pc, #544]	; (800b454 <_dtoa_r+0x654>)
 800b232:	2200      	movs	r2, #0
 800b234:	f7f5 f88a 	bl	800034c <__adddf3>
 800b238:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b23c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b240:	9303      	str	r3, [sp, #12]
 800b242:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b244:	2b00      	cmp	r3, #0
 800b246:	d15c      	bne.n	800b302 <_dtoa_r+0x502>
 800b248:	4b83      	ldr	r3, [pc, #524]	; (800b458 <_dtoa_r+0x658>)
 800b24a:	2200      	movs	r2, #0
 800b24c:	4630      	mov	r0, r6
 800b24e:	4639      	mov	r1, r7
 800b250:	f7f5 f87a 	bl	8000348 <__aeabi_dsub>
 800b254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b258:	4606      	mov	r6, r0
 800b25a:	460f      	mov	r7, r1
 800b25c:	f7f5 fcbc 	bl	8000bd8 <__aeabi_dcmpgt>
 800b260:	2800      	cmp	r0, #0
 800b262:	f040 8296 	bne.w	800b792 <_dtoa_r+0x992>
 800b266:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b26a:	4630      	mov	r0, r6
 800b26c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b270:	4639      	mov	r1, r7
 800b272:	f7f5 fc93 	bl	8000b9c <__aeabi_dcmplt>
 800b276:	2800      	cmp	r0, #0
 800b278:	f040 8288 	bne.w	800b78c <_dtoa_r+0x98c>
 800b27c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b280:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b284:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b286:	2b00      	cmp	r3, #0
 800b288:	f2c0 8158 	blt.w	800b53c <_dtoa_r+0x73c>
 800b28c:	f1ba 0f0e 	cmp.w	sl, #14
 800b290:	f300 8154 	bgt.w	800b53c <_dtoa_r+0x73c>
 800b294:	4b6b      	ldr	r3, [pc, #428]	; (800b444 <_dtoa_r+0x644>)
 800b296:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b29a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b29e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	f280 80e3 	bge.w	800b46c <_dtoa_r+0x66c>
 800b2a6:	9b01      	ldr	r3, [sp, #4]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	f300 80df 	bgt.w	800b46c <_dtoa_r+0x66c>
 800b2ae:	f040 826d 	bne.w	800b78c <_dtoa_r+0x98c>
 800b2b2:	4b69      	ldr	r3, [pc, #420]	; (800b458 <_dtoa_r+0x658>)
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	4640      	mov	r0, r8
 800b2b8:	4649      	mov	r1, r9
 800b2ba:	f7f5 f9fd 	bl	80006b8 <__aeabi_dmul>
 800b2be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b2c2:	f7f5 fc7f 	bl	8000bc4 <__aeabi_dcmpge>
 800b2c6:	9e01      	ldr	r6, [sp, #4]
 800b2c8:	4637      	mov	r7, r6
 800b2ca:	2800      	cmp	r0, #0
 800b2cc:	f040 8243 	bne.w	800b756 <_dtoa_r+0x956>
 800b2d0:	9d00      	ldr	r5, [sp, #0]
 800b2d2:	2331      	movs	r3, #49	; 0x31
 800b2d4:	f805 3b01 	strb.w	r3, [r5], #1
 800b2d8:	f10a 0a01 	add.w	sl, sl, #1
 800b2dc:	e23f      	b.n	800b75e <_dtoa_r+0x95e>
 800b2de:	07f2      	lsls	r2, r6, #31
 800b2e0:	d505      	bpl.n	800b2ee <_dtoa_r+0x4ee>
 800b2e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2e6:	f7f5 f9e7 	bl	80006b8 <__aeabi_dmul>
 800b2ea:	3501      	adds	r5, #1
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	1076      	asrs	r6, r6, #1
 800b2f0:	3708      	adds	r7, #8
 800b2f2:	e76c      	b.n	800b1ce <_dtoa_r+0x3ce>
 800b2f4:	2502      	movs	r5, #2
 800b2f6:	e76f      	b.n	800b1d8 <_dtoa_r+0x3d8>
 800b2f8:	9b01      	ldr	r3, [sp, #4]
 800b2fa:	f8cd a01c 	str.w	sl, [sp, #28]
 800b2fe:	930c      	str	r3, [sp, #48]	; 0x30
 800b300:	e78d      	b.n	800b21e <_dtoa_r+0x41e>
 800b302:	9900      	ldr	r1, [sp, #0]
 800b304:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b306:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b308:	4b4e      	ldr	r3, [pc, #312]	; (800b444 <_dtoa_r+0x644>)
 800b30a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b30e:	4401      	add	r1, r0
 800b310:	9102      	str	r1, [sp, #8]
 800b312:	9908      	ldr	r1, [sp, #32]
 800b314:	eeb0 8a47 	vmov.f32	s16, s14
 800b318:	eef0 8a67 	vmov.f32	s17, s15
 800b31c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b320:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b324:	2900      	cmp	r1, #0
 800b326:	d045      	beq.n	800b3b4 <_dtoa_r+0x5b4>
 800b328:	494c      	ldr	r1, [pc, #304]	; (800b45c <_dtoa_r+0x65c>)
 800b32a:	2000      	movs	r0, #0
 800b32c:	f7f5 faee 	bl	800090c <__aeabi_ddiv>
 800b330:	ec53 2b18 	vmov	r2, r3, d8
 800b334:	f7f5 f808 	bl	8000348 <__aeabi_dsub>
 800b338:	9d00      	ldr	r5, [sp, #0]
 800b33a:	ec41 0b18 	vmov	d8, r0, r1
 800b33e:	4639      	mov	r1, r7
 800b340:	4630      	mov	r0, r6
 800b342:	f7f5 fc69 	bl	8000c18 <__aeabi_d2iz>
 800b346:	900c      	str	r0, [sp, #48]	; 0x30
 800b348:	f7f5 f94c 	bl	80005e4 <__aeabi_i2d>
 800b34c:	4602      	mov	r2, r0
 800b34e:	460b      	mov	r3, r1
 800b350:	4630      	mov	r0, r6
 800b352:	4639      	mov	r1, r7
 800b354:	f7f4 fff8 	bl	8000348 <__aeabi_dsub>
 800b358:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b35a:	3330      	adds	r3, #48	; 0x30
 800b35c:	f805 3b01 	strb.w	r3, [r5], #1
 800b360:	ec53 2b18 	vmov	r2, r3, d8
 800b364:	4606      	mov	r6, r0
 800b366:	460f      	mov	r7, r1
 800b368:	f7f5 fc18 	bl	8000b9c <__aeabi_dcmplt>
 800b36c:	2800      	cmp	r0, #0
 800b36e:	d165      	bne.n	800b43c <_dtoa_r+0x63c>
 800b370:	4632      	mov	r2, r6
 800b372:	463b      	mov	r3, r7
 800b374:	4935      	ldr	r1, [pc, #212]	; (800b44c <_dtoa_r+0x64c>)
 800b376:	2000      	movs	r0, #0
 800b378:	f7f4 ffe6 	bl	8000348 <__aeabi_dsub>
 800b37c:	ec53 2b18 	vmov	r2, r3, d8
 800b380:	f7f5 fc0c 	bl	8000b9c <__aeabi_dcmplt>
 800b384:	2800      	cmp	r0, #0
 800b386:	f040 80b9 	bne.w	800b4fc <_dtoa_r+0x6fc>
 800b38a:	9b02      	ldr	r3, [sp, #8]
 800b38c:	429d      	cmp	r5, r3
 800b38e:	f43f af75 	beq.w	800b27c <_dtoa_r+0x47c>
 800b392:	4b2f      	ldr	r3, [pc, #188]	; (800b450 <_dtoa_r+0x650>)
 800b394:	ec51 0b18 	vmov	r0, r1, d8
 800b398:	2200      	movs	r2, #0
 800b39a:	f7f5 f98d 	bl	80006b8 <__aeabi_dmul>
 800b39e:	4b2c      	ldr	r3, [pc, #176]	; (800b450 <_dtoa_r+0x650>)
 800b3a0:	ec41 0b18 	vmov	d8, r0, r1
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	4630      	mov	r0, r6
 800b3a8:	4639      	mov	r1, r7
 800b3aa:	f7f5 f985 	bl	80006b8 <__aeabi_dmul>
 800b3ae:	4606      	mov	r6, r0
 800b3b0:	460f      	mov	r7, r1
 800b3b2:	e7c4      	b.n	800b33e <_dtoa_r+0x53e>
 800b3b4:	ec51 0b17 	vmov	r0, r1, d7
 800b3b8:	f7f5 f97e 	bl	80006b8 <__aeabi_dmul>
 800b3bc:	9b02      	ldr	r3, [sp, #8]
 800b3be:	9d00      	ldr	r5, [sp, #0]
 800b3c0:	930c      	str	r3, [sp, #48]	; 0x30
 800b3c2:	ec41 0b18 	vmov	d8, r0, r1
 800b3c6:	4639      	mov	r1, r7
 800b3c8:	4630      	mov	r0, r6
 800b3ca:	f7f5 fc25 	bl	8000c18 <__aeabi_d2iz>
 800b3ce:	9011      	str	r0, [sp, #68]	; 0x44
 800b3d0:	f7f5 f908 	bl	80005e4 <__aeabi_i2d>
 800b3d4:	4602      	mov	r2, r0
 800b3d6:	460b      	mov	r3, r1
 800b3d8:	4630      	mov	r0, r6
 800b3da:	4639      	mov	r1, r7
 800b3dc:	f7f4 ffb4 	bl	8000348 <__aeabi_dsub>
 800b3e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b3e2:	3330      	adds	r3, #48	; 0x30
 800b3e4:	f805 3b01 	strb.w	r3, [r5], #1
 800b3e8:	9b02      	ldr	r3, [sp, #8]
 800b3ea:	429d      	cmp	r5, r3
 800b3ec:	4606      	mov	r6, r0
 800b3ee:	460f      	mov	r7, r1
 800b3f0:	f04f 0200 	mov.w	r2, #0
 800b3f4:	d134      	bne.n	800b460 <_dtoa_r+0x660>
 800b3f6:	4b19      	ldr	r3, [pc, #100]	; (800b45c <_dtoa_r+0x65c>)
 800b3f8:	ec51 0b18 	vmov	r0, r1, d8
 800b3fc:	f7f4 ffa6 	bl	800034c <__adddf3>
 800b400:	4602      	mov	r2, r0
 800b402:	460b      	mov	r3, r1
 800b404:	4630      	mov	r0, r6
 800b406:	4639      	mov	r1, r7
 800b408:	f7f5 fbe6 	bl	8000bd8 <__aeabi_dcmpgt>
 800b40c:	2800      	cmp	r0, #0
 800b40e:	d175      	bne.n	800b4fc <_dtoa_r+0x6fc>
 800b410:	ec53 2b18 	vmov	r2, r3, d8
 800b414:	4911      	ldr	r1, [pc, #68]	; (800b45c <_dtoa_r+0x65c>)
 800b416:	2000      	movs	r0, #0
 800b418:	f7f4 ff96 	bl	8000348 <__aeabi_dsub>
 800b41c:	4602      	mov	r2, r0
 800b41e:	460b      	mov	r3, r1
 800b420:	4630      	mov	r0, r6
 800b422:	4639      	mov	r1, r7
 800b424:	f7f5 fbba 	bl	8000b9c <__aeabi_dcmplt>
 800b428:	2800      	cmp	r0, #0
 800b42a:	f43f af27 	beq.w	800b27c <_dtoa_r+0x47c>
 800b42e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b430:	1e6b      	subs	r3, r5, #1
 800b432:	930c      	str	r3, [sp, #48]	; 0x30
 800b434:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b438:	2b30      	cmp	r3, #48	; 0x30
 800b43a:	d0f8      	beq.n	800b42e <_dtoa_r+0x62e>
 800b43c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b440:	e04a      	b.n	800b4d8 <_dtoa_r+0x6d8>
 800b442:	bf00      	nop
 800b444:	08021a60 	.word	0x08021a60
 800b448:	08021a38 	.word	0x08021a38
 800b44c:	3ff00000 	.word	0x3ff00000
 800b450:	40240000 	.word	0x40240000
 800b454:	401c0000 	.word	0x401c0000
 800b458:	40140000 	.word	0x40140000
 800b45c:	3fe00000 	.word	0x3fe00000
 800b460:	4baf      	ldr	r3, [pc, #700]	; (800b720 <_dtoa_r+0x920>)
 800b462:	f7f5 f929 	bl	80006b8 <__aeabi_dmul>
 800b466:	4606      	mov	r6, r0
 800b468:	460f      	mov	r7, r1
 800b46a:	e7ac      	b.n	800b3c6 <_dtoa_r+0x5c6>
 800b46c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b470:	9d00      	ldr	r5, [sp, #0]
 800b472:	4642      	mov	r2, r8
 800b474:	464b      	mov	r3, r9
 800b476:	4630      	mov	r0, r6
 800b478:	4639      	mov	r1, r7
 800b47a:	f7f5 fa47 	bl	800090c <__aeabi_ddiv>
 800b47e:	f7f5 fbcb 	bl	8000c18 <__aeabi_d2iz>
 800b482:	9002      	str	r0, [sp, #8]
 800b484:	f7f5 f8ae 	bl	80005e4 <__aeabi_i2d>
 800b488:	4642      	mov	r2, r8
 800b48a:	464b      	mov	r3, r9
 800b48c:	f7f5 f914 	bl	80006b8 <__aeabi_dmul>
 800b490:	4602      	mov	r2, r0
 800b492:	460b      	mov	r3, r1
 800b494:	4630      	mov	r0, r6
 800b496:	4639      	mov	r1, r7
 800b498:	f7f4 ff56 	bl	8000348 <__aeabi_dsub>
 800b49c:	9e02      	ldr	r6, [sp, #8]
 800b49e:	9f01      	ldr	r7, [sp, #4]
 800b4a0:	3630      	adds	r6, #48	; 0x30
 800b4a2:	f805 6b01 	strb.w	r6, [r5], #1
 800b4a6:	9e00      	ldr	r6, [sp, #0]
 800b4a8:	1bae      	subs	r6, r5, r6
 800b4aa:	42b7      	cmp	r7, r6
 800b4ac:	4602      	mov	r2, r0
 800b4ae:	460b      	mov	r3, r1
 800b4b0:	d137      	bne.n	800b522 <_dtoa_r+0x722>
 800b4b2:	f7f4 ff4b 	bl	800034c <__adddf3>
 800b4b6:	4642      	mov	r2, r8
 800b4b8:	464b      	mov	r3, r9
 800b4ba:	4606      	mov	r6, r0
 800b4bc:	460f      	mov	r7, r1
 800b4be:	f7f5 fb8b 	bl	8000bd8 <__aeabi_dcmpgt>
 800b4c2:	b9c8      	cbnz	r0, 800b4f8 <_dtoa_r+0x6f8>
 800b4c4:	4642      	mov	r2, r8
 800b4c6:	464b      	mov	r3, r9
 800b4c8:	4630      	mov	r0, r6
 800b4ca:	4639      	mov	r1, r7
 800b4cc:	f7f5 fb5c 	bl	8000b88 <__aeabi_dcmpeq>
 800b4d0:	b110      	cbz	r0, 800b4d8 <_dtoa_r+0x6d8>
 800b4d2:	9b02      	ldr	r3, [sp, #8]
 800b4d4:	07d9      	lsls	r1, r3, #31
 800b4d6:	d40f      	bmi.n	800b4f8 <_dtoa_r+0x6f8>
 800b4d8:	4620      	mov	r0, r4
 800b4da:	4659      	mov	r1, fp
 800b4dc:	f000 fe4a 	bl	800c174 <_Bfree>
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	702b      	strb	r3, [r5, #0]
 800b4e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b4e6:	f10a 0001 	add.w	r0, sl, #1
 800b4ea:	6018      	str	r0, [r3, #0]
 800b4ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	f43f acd8 	beq.w	800aea4 <_dtoa_r+0xa4>
 800b4f4:	601d      	str	r5, [r3, #0]
 800b4f6:	e4d5      	b.n	800aea4 <_dtoa_r+0xa4>
 800b4f8:	f8cd a01c 	str.w	sl, [sp, #28]
 800b4fc:	462b      	mov	r3, r5
 800b4fe:	461d      	mov	r5, r3
 800b500:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b504:	2a39      	cmp	r2, #57	; 0x39
 800b506:	d108      	bne.n	800b51a <_dtoa_r+0x71a>
 800b508:	9a00      	ldr	r2, [sp, #0]
 800b50a:	429a      	cmp	r2, r3
 800b50c:	d1f7      	bne.n	800b4fe <_dtoa_r+0x6fe>
 800b50e:	9a07      	ldr	r2, [sp, #28]
 800b510:	9900      	ldr	r1, [sp, #0]
 800b512:	3201      	adds	r2, #1
 800b514:	9207      	str	r2, [sp, #28]
 800b516:	2230      	movs	r2, #48	; 0x30
 800b518:	700a      	strb	r2, [r1, #0]
 800b51a:	781a      	ldrb	r2, [r3, #0]
 800b51c:	3201      	adds	r2, #1
 800b51e:	701a      	strb	r2, [r3, #0]
 800b520:	e78c      	b.n	800b43c <_dtoa_r+0x63c>
 800b522:	4b7f      	ldr	r3, [pc, #508]	; (800b720 <_dtoa_r+0x920>)
 800b524:	2200      	movs	r2, #0
 800b526:	f7f5 f8c7 	bl	80006b8 <__aeabi_dmul>
 800b52a:	2200      	movs	r2, #0
 800b52c:	2300      	movs	r3, #0
 800b52e:	4606      	mov	r6, r0
 800b530:	460f      	mov	r7, r1
 800b532:	f7f5 fb29 	bl	8000b88 <__aeabi_dcmpeq>
 800b536:	2800      	cmp	r0, #0
 800b538:	d09b      	beq.n	800b472 <_dtoa_r+0x672>
 800b53a:	e7cd      	b.n	800b4d8 <_dtoa_r+0x6d8>
 800b53c:	9a08      	ldr	r2, [sp, #32]
 800b53e:	2a00      	cmp	r2, #0
 800b540:	f000 80c4 	beq.w	800b6cc <_dtoa_r+0x8cc>
 800b544:	9a05      	ldr	r2, [sp, #20]
 800b546:	2a01      	cmp	r2, #1
 800b548:	f300 80a8 	bgt.w	800b69c <_dtoa_r+0x89c>
 800b54c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b54e:	2a00      	cmp	r2, #0
 800b550:	f000 80a0 	beq.w	800b694 <_dtoa_r+0x894>
 800b554:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b558:	9e06      	ldr	r6, [sp, #24]
 800b55a:	4645      	mov	r5, r8
 800b55c:	9a04      	ldr	r2, [sp, #16]
 800b55e:	2101      	movs	r1, #1
 800b560:	441a      	add	r2, r3
 800b562:	4620      	mov	r0, r4
 800b564:	4498      	add	r8, r3
 800b566:	9204      	str	r2, [sp, #16]
 800b568:	f000 ff0a 	bl	800c380 <__i2b>
 800b56c:	4607      	mov	r7, r0
 800b56e:	2d00      	cmp	r5, #0
 800b570:	dd0b      	ble.n	800b58a <_dtoa_r+0x78a>
 800b572:	9b04      	ldr	r3, [sp, #16]
 800b574:	2b00      	cmp	r3, #0
 800b576:	dd08      	ble.n	800b58a <_dtoa_r+0x78a>
 800b578:	42ab      	cmp	r3, r5
 800b57a:	9a04      	ldr	r2, [sp, #16]
 800b57c:	bfa8      	it	ge
 800b57e:	462b      	movge	r3, r5
 800b580:	eba8 0803 	sub.w	r8, r8, r3
 800b584:	1aed      	subs	r5, r5, r3
 800b586:	1ad3      	subs	r3, r2, r3
 800b588:	9304      	str	r3, [sp, #16]
 800b58a:	9b06      	ldr	r3, [sp, #24]
 800b58c:	b1fb      	cbz	r3, 800b5ce <_dtoa_r+0x7ce>
 800b58e:	9b08      	ldr	r3, [sp, #32]
 800b590:	2b00      	cmp	r3, #0
 800b592:	f000 809f 	beq.w	800b6d4 <_dtoa_r+0x8d4>
 800b596:	2e00      	cmp	r6, #0
 800b598:	dd11      	ble.n	800b5be <_dtoa_r+0x7be>
 800b59a:	4639      	mov	r1, r7
 800b59c:	4632      	mov	r2, r6
 800b59e:	4620      	mov	r0, r4
 800b5a0:	f000 ffaa 	bl	800c4f8 <__pow5mult>
 800b5a4:	465a      	mov	r2, fp
 800b5a6:	4601      	mov	r1, r0
 800b5a8:	4607      	mov	r7, r0
 800b5aa:	4620      	mov	r0, r4
 800b5ac:	f000 fefe 	bl	800c3ac <__multiply>
 800b5b0:	4659      	mov	r1, fp
 800b5b2:	9007      	str	r0, [sp, #28]
 800b5b4:	4620      	mov	r0, r4
 800b5b6:	f000 fddd 	bl	800c174 <_Bfree>
 800b5ba:	9b07      	ldr	r3, [sp, #28]
 800b5bc:	469b      	mov	fp, r3
 800b5be:	9b06      	ldr	r3, [sp, #24]
 800b5c0:	1b9a      	subs	r2, r3, r6
 800b5c2:	d004      	beq.n	800b5ce <_dtoa_r+0x7ce>
 800b5c4:	4659      	mov	r1, fp
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	f000 ff96 	bl	800c4f8 <__pow5mult>
 800b5cc:	4683      	mov	fp, r0
 800b5ce:	2101      	movs	r1, #1
 800b5d0:	4620      	mov	r0, r4
 800b5d2:	f000 fed5 	bl	800c380 <__i2b>
 800b5d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	4606      	mov	r6, r0
 800b5dc:	dd7c      	ble.n	800b6d8 <_dtoa_r+0x8d8>
 800b5de:	461a      	mov	r2, r3
 800b5e0:	4601      	mov	r1, r0
 800b5e2:	4620      	mov	r0, r4
 800b5e4:	f000 ff88 	bl	800c4f8 <__pow5mult>
 800b5e8:	9b05      	ldr	r3, [sp, #20]
 800b5ea:	2b01      	cmp	r3, #1
 800b5ec:	4606      	mov	r6, r0
 800b5ee:	dd76      	ble.n	800b6de <_dtoa_r+0x8de>
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	9306      	str	r3, [sp, #24]
 800b5f4:	6933      	ldr	r3, [r6, #16]
 800b5f6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b5fa:	6918      	ldr	r0, [r3, #16]
 800b5fc:	f000 fe70 	bl	800c2e0 <__hi0bits>
 800b600:	f1c0 0020 	rsb	r0, r0, #32
 800b604:	9b04      	ldr	r3, [sp, #16]
 800b606:	4418      	add	r0, r3
 800b608:	f010 001f 	ands.w	r0, r0, #31
 800b60c:	f000 8086 	beq.w	800b71c <_dtoa_r+0x91c>
 800b610:	f1c0 0320 	rsb	r3, r0, #32
 800b614:	2b04      	cmp	r3, #4
 800b616:	dd7f      	ble.n	800b718 <_dtoa_r+0x918>
 800b618:	f1c0 001c 	rsb	r0, r0, #28
 800b61c:	9b04      	ldr	r3, [sp, #16]
 800b61e:	4403      	add	r3, r0
 800b620:	4480      	add	r8, r0
 800b622:	4405      	add	r5, r0
 800b624:	9304      	str	r3, [sp, #16]
 800b626:	f1b8 0f00 	cmp.w	r8, #0
 800b62a:	dd05      	ble.n	800b638 <_dtoa_r+0x838>
 800b62c:	4659      	mov	r1, fp
 800b62e:	4642      	mov	r2, r8
 800b630:	4620      	mov	r0, r4
 800b632:	f000 ffbb 	bl	800c5ac <__lshift>
 800b636:	4683      	mov	fp, r0
 800b638:	9b04      	ldr	r3, [sp, #16]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	dd05      	ble.n	800b64a <_dtoa_r+0x84a>
 800b63e:	4631      	mov	r1, r6
 800b640:	461a      	mov	r2, r3
 800b642:	4620      	mov	r0, r4
 800b644:	f000 ffb2 	bl	800c5ac <__lshift>
 800b648:	4606      	mov	r6, r0
 800b64a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d069      	beq.n	800b724 <_dtoa_r+0x924>
 800b650:	4631      	mov	r1, r6
 800b652:	4658      	mov	r0, fp
 800b654:	f001 f816 	bl	800c684 <__mcmp>
 800b658:	2800      	cmp	r0, #0
 800b65a:	da63      	bge.n	800b724 <_dtoa_r+0x924>
 800b65c:	2300      	movs	r3, #0
 800b65e:	4659      	mov	r1, fp
 800b660:	220a      	movs	r2, #10
 800b662:	4620      	mov	r0, r4
 800b664:	f000 fda8 	bl	800c1b8 <__multadd>
 800b668:	9b08      	ldr	r3, [sp, #32]
 800b66a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b66e:	4683      	mov	fp, r0
 800b670:	2b00      	cmp	r3, #0
 800b672:	f000 818f 	beq.w	800b994 <_dtoa_r+0xb94>
 800b676:	4639      	mov	r1, r7
 800b678:	2300      	movs	r3, #0
 800b67a:	220a      	movs	r2, #10
 800b67c:	4620      	mov	r0, r4
 800b67e:	f000 fd9b 	bl	800c1b8 <__multadd>
 800b682:	f1b9 0f00 	cmp.w	r9, #0
 800b686:	4607      	mov	r7, r0
 800b688:	f300 808e 	bgt.w	800b7a8 <_dtoa_r+0x9a8>
 800b68c:	9b05      	ldr	r3, [sp, #20]
 800b68e:	2b02      	cmp	r3, #2
 800b690:	dc50      	bgt.n	800b734 <_dtoa_r+0x934>
 800b692:	e089      	b.n	800b7a8 <_dtoa_r+0x9a8>
 800b694:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b696:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b69a:	e75d      	b.n	800b558 <_dtoa_r+0x758>
 800b69c:	9b01      	ldr	r3, [sp, #4]
 800b69e:	1e5e      	subs	r6, r3, #1
 800b6a0:	9b06      	ldr	r3, [sp, #24]
 800b6a2:	42b3      	cmp	r3, r6
 800b6a4:	bfbf      	itttt	lt
 800b6a6:	9b06      	ldrlt	r3, [sp, #24]
 800b6a8:	9606      	strlt	r6, [sp, #24]
 800b6aa:	1af2      	sublt	r2, r6, r3
 800b6ac:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800b6ae:	bfb6      	itet	lt
 800b6b0:	189b      	addlt	r3, r3, r2
 800b6b2:	1b9e      	subge	r6, r3, r6
 800b6b4:	930d      	strlt	r3, [sp, #52]	; 0x34
 800b6b6:	9b01      	ldr	r3, [sp, #4]
 800b6b8:	bfb8      	it	lt
 800b6ba:	2600      	movlt	r6, #0
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	bfb5      	itete	lt
 800b6c0:	eba8 0503 	sublt.w	r5, r8, r3
 800b6c4:	9b01      	ldrge	r3, [sp, #4]
 800b6c6:	2300      	movlt	r3, #0
 800b6c8:	4645      	movge	r5, r8
 800b6ca:	e747      	b.n	800b55c <_dtoa_r+0x75c>
 800b6cc:	9e06      	ldr	r6, [sp, #24]
 800b6ce:	9f08      	ldr	r7, [sp, #32]
 800b6d0:	4645      	mov	r5, r8
 800b6d2:	e74c      	b.n	800b56e <_dtoa_r+0x76e>
 800b6d4:	9a06      	ldr	r2, [sp, #24]
 800b6d6:	e775      	b.n	800b5c4 <_dtoa_r+0x7c4>
 800b6d8:	9b05      	ldr	r3, [sp, #20]
 800b6da:	2b01      	cmp	r3, #1
 800b6dc:	dc18      	bgt.n	800b710 <_dtoa_r+0x910>
 800b6de:	9b02      	ldr	r3, [sp, #8]
 800b6e0:	b9b3      	cbnz	r3, 800b710 <_dtoa_r+0x910>
 800b6e2:	9b03      	ldr	r3, [sp, #12]
 800b6e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6e8:	b9a3      	cbnz	r3, 800b714 <_dtoa_r+0x914>
 800b6ea:	9b03      	ldr	r3, [sp, #12]
 800b6ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b6f0:	0d1b      	lsrs	r3, r3, #20
 800b6f2:	051b      	lsls	r3, r3, #20
 800b6f4:	b12b      	cbz	r3, 800b702 <_dtoa_r+0x902>
 800b6f6:	9b04      	ldr	r3, [sp, #16]
 800b6f8:	3301      	adds	r3, #1
 800b6fa:	9304      	str	r3, [sp, #16]
 800b6fc:	f108 0801 	add.w	r8, r8, #1
 800b700:	2301      	movs	r3, #1
 800b702:	9306      	str	r3, [sp, #24]
 800b704:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b706:	2b00      	cmp	r3, #0
 800b708:	f47f af74 	bne.w	800b5f4 <_dtoa_r+0x7f4>
 800b70c:	2001      	movs	r0, #1
 800b70e:	e779      	b.n	800b604 <_dtoa_r+0x804>
 800b710:	2300      	movs	r3, #0
 800b712:	e7f6      	b.n	800b702 <_dtoa_r+0x902>
 800b714:	9b02      	ldr	r3, [sp, #8]
 800b716:	e7f4      	b.n	800b702 <_dtoa_r+0x902>
 800b718:	d085      	beq.n	800b626 <_dtoa_r+0x826>
 800b71a:	4618      	mov	r0, r3
 800b71c:	301c      	adds	r0, #28
 800b71e:	e77d      	b.n	800b61c <_dtoa_r+0x81c>
 800b720:	40240000 	.word	0x40240000
 800b724:	9b01      	ldr	r3, [sp, #4]
 800b726:	2b00      	cmp	r3, #0
 800b728:	dc38      	bgt.n	800b79c <_dtoa_r+0x99c>
 800b72a:	9b05      	ldr	r3, [sp, #20]
 800b72c:	2b02      	cmp	r3, #2
 800b72e:	dd35      	ble.n	800b79c <_dtoa_r+0x99c>
 800b730:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b734:	f1b9 0f00 	cmp.w	r9, #0
 800b738:	d10d      	bne.n	800b756 <_dtoa_r+0x956>
 800b73a:	4631      	mov	r1, r6
 800b73c:	464b      	mov	r3, r9
 800b73e:	2205      	movs	r2, #5
 800b740:	4620      	mov	r0, r4
 800b742:	f000 fd39 	bl	800c1b8 <__multadd>
 800b746:	4601      	mov	r1, r0
 800b748:	4606      	mov	r6, r0
 800b74a:	4658      	mov	r0, fp
 800b74c:	f000 ff9a 	bl	800c684 <__mcmp>
 800b750:	2800      	cmp	r0, #0
 800b752:	f73f adbd 	bgt.w	800b2d0 <_dtoa_r+0x4d0>
 800b756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b758:	9d00      	ldr	r5, [sp, #0]
 800b75a:	ea6f 0a03 	mvn.w	sl, r3
 800b75e:	f04f 0800 	mov.w	r8, #0
 800b762:	4631      	mov	r1, r6
 800b764:	4620      	mov	r0, r4
 800b766:	f000 fd05 	bl	800c174 <_Bfree>
 800b76a:	2f00      	cmp	r7, #0
 800b76c:	f43f aeb4 	beq.w	800b4d8 <_dtoa_r+0x6d8>
 800b770:	f1b8 0f00 	cmp.w	r8, #0
 800b774:	d005      	beq.n	800b782 <_dtoa_r+0x982>
 800b776:	45b8      	cmp	r8, r7
 800b778:	d003      	beq.n	800b782 <_dtoa_r+0x982>
 800b77a:	4641      	mov	r1, r8
 800b77c:	4620      	mov	r0, r4
 800b77e:	f000 fcf9 	bl	800c174 <_Bfree>
 800b782:	4639      	mov	r1, r7
 800b784:	4620      	mov	r0, r4
 800b786:	f000 fcf5 	bl	800c174 <_Bfree>
 800b78a:	e6a5      	b.n	800b4d8 <_dtoa_r+0x6d8>
 800b78c:	2600      	movs	r6, #0
 800b78e:	4637      	mov	r7, r6
 800b790:	e7e1      	b.n	800b756 <_dtoa_r+0x956>
 800b792:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b794:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b798:	4637      	mov	r7, r6
 800b79a:	e599      	b.n	800b2d0 <_dtoa_r+0x4d0>
 800b79c:	9b08      	ldr	r3, [sp, #32]
 800b79e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	f000 80fd 	beq.w	800b9a2 <_dtoa_r+0xba2>
 800b7a8:	2d00      	cmp	r5, #0
 800b7aa:	dd05      	ble.n	800b7b8 <_dtoa_r+0x9b8>
 800b7ac:	4639      	mov	r1, r7
 800b7ae:	462a      	mov	r2, r5
 800b7b0:	4620      	mov	r0, r4
 800b7b2:	f000 fefb 	bl	800c5ac <__lshift>
 800b7b6:	4607      	mov	r7, r0
 800b7b8:	9b06      	ldr	r3, [sp, #24]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d05c      	beq.n	800b878 <_dtoa_r+0xa78>
 800b7be:	6879      	ldr	r1, [r7, #4]
 800b7c0:	4620      	mov	r0, r4
 800b7c2:	f000 fc97 	bl	800c0f4 <_Balloc>
 800b7c6:	4605      	mov	r5, r0
 800b7c8:	b928      	cbnz	r0, 800b7d6 <_dtoa_r+0x9d6>
 800b7ca:	4b80      	ldr	r3, [pc, #512]	; (800b9cc <_dtoa_r+0xbcc>)
 800b7cc:	4602      	mov	r2, r0
 800b7ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b7d2:	f7ff bb2e 	b.w	800ae32 <_dtoa_r+0x32>
 800b7d6:	693a      	ldr	r2, [r7, #16]
 800b7d8:	3202      	adds	r2, #2
 800b7da:	0092      	lsls	r2, r2, #2
 800b7dc:	f107 010c 	add.w	r1, r7, #12
 800b7e0:	300c      	adds	r0, #12
 800b7e2:	f7fd fd17 	bl	8009214 <memcpy>
 800b7e6:	2201      	movs	r2, #1
 800b7e8:	4629      	mov	r1, r5
 800b7ea:	4620      	mov	r0, r4
 800b7ec:	f000 fede 	bl	800c5ac <__lshift>
 800b7f0:	9b00      	ldr	r3, [sp, #0]
 800b7f2:	3301      	adds	r3, #1
 800b7f4:	9301      	str	r3, [sp, #4]
 800b7f6:	9b00      	ldr	r3, [sp, #0]
 800b7f8:	444b      	add	r3, r9
 800b7fa:	9307      	str	r3, [sp, #28]
 800b7fc:	9b02      	ldr	r3, [sp, #8]
 800b7fe:	f003 0301 	and.w	r3, r3, #1
 800b802:	46b8      	mov	r8, r7
 800b804:	9306      	str	r3, [sp, #24]
 800b806:	4607      	mov	r7, r0
 800b808:	9b01      	ldr	r3, [sp, #4]
 800b80a:	4631      	mov	r1, r6
 800b80c:	3b01      	subs	r3, #1
 800b80e:	4658      	mov	r0, fp
 800b810:	9302      	str	r3, [sp, #8]
 800b812:	f7ff fa67 	bl	800ace4 <quorem>
 800b816:	4603      	mov	r3, r0
 800b818:	3330      	adds	r3, #48	; 0x30
 800b81a:	9004      	str	r0, [sp, #16]
 800b81c:	4641      	mov	r1, r8
 800b81e:	4658      	mov	r0, fp
 800b820:	9308      	str	r3, [sp, #32]
 800b822:	f000 ff2f 	bl	800c684 <__mcmp>
 800b826:	463a      	mov	r2, r7
 800b828:	4681      	mov	r9, r0
 800b82a:	4631      	mov	r1, r6
 800b82c:	4620      	mov	r0, r4
 800b82e:	f000 ff45 	bl	800c6bc <__mdiff>
 800b832:	68c2      	ldr	r2, [r0, #12]
 800b834:	9b08      	ldr	r3, [sp, #32]
 800b836:	4605      	mov	r5, r0
 800b838:	bb02      	cbnz	r2, 800b87c <_dtoa_r+0xa7c>
 800b83a:	4601      	mov	r1, r0
 800b83c:	4658      	mov	r0, fp
 800b83e:	f000 ff21 	bl	800c684 <__mcmp>
 800b842:	9b08      	ldr	r3, [sp, #32]
 800b844:	4602      	mov	r2, r0
 800b846:	4629      	mov	r1, r5
 800b848:	4620      	mov	r0, r4
 800b84a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800b84e:	f000 fc91 	bl	800c174 <_Bfree>
 800b852:	9b05      	ldr	r3, [sp, #20]
 800b854:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b856:	9d01      	ldr	r5, [sp, #4]
 800b858:	ea43 0102 	orr.w	r1, r3, r2
 800b85c:	9b06      	ldr	r3, [sp, #24]
 800b85e:	430b      	orrs	r3, r1
 800b860:	9b08      	ldr	r3, [sp, #32]
 800b862:	d10d      	bne.n	800b880 <_dtoa_r+0xa80>
 800b864:	2b39      	cmp	r3, #57	; 0x39
 800b866:	d029      	beq.n	800b8bc <_dtoa_r+0xabc>
 800b868:	f1b9 0f00 	cmp.w	r9, #0
 800b86c:	dd01      	ble.n	800b872 <_dtoa_r+0xa72>
 800b86e:	9b04      	ldr	r3, [sp, #16]
 800b870:	3331      	adds	r3, #49	; 0x31
 800b872:	9a02      	ldr	r2, [sp, #8]
 800b874:	7013      	strb	r3, [r2, #0]
 800b876:	e774      	b.n	800b762 <_dtoa_r+0x962>
 800b878:	4638      	mov	r0, r7
 800b87a:	e7b9      	b.n	800b7f0 <_dtoa_r+0x9f0>
 800b87c:	2201      	movs	r2, #1
 800b87e:	e7e2      	b.n	800b846 <_dtoa_r+0xa46>
 800b880:	f1b9 0f00 	cmp.w	r9, #0
 800b884:	db06      	blt.n	800b894 <_dtoa_r+0xa94>
 800b886:	9905      	ldr	r1, [sp, #20]
 800b888:	ea41 0909 	orr.w	r9, r1, r9
 800b88c:	9906      	ldr	r1, [sp, #24]
 800b88e:	ea59 0101 	orrs.w	r1, r9, r1
 800b892:	d120      	bne.n	800b8d6 <_dtoa_r+0xad6>
 800b894:	2a00      	cmp	r2, #0
 800b896:	ddec      	ble.n	800b872 <_dtoa_r+0xa72>
 800b898:	4659      	mov	r1, fp
 800b89a:	2201      	movs	r2, #1
 800b89c:	4620      	mov	r0, r4
 800b89e:	9301      	str	r3, [sp, #4]
 800b8a0:	f000 fe84 	bl	800c5ac <__lshift>
 800b8a4:	4631      	mov	r1, r6
 800b8a6:	4683      	mov	fp, r0
 800b8a8:	f000 feec 	bl	800c684 <__mcmp>
 800b8ac:	2800      	cmp	r0, #0
 800b8ae:	9b01      	ldr	r3, [sp, #4]
 800b8b0:	dc02      	bgt.n	800b8b8 <_dtoa_r+0xab8>
 800b8b2:	d1de      	bne.n	800b872 <_dtoa_r+0xa72>
 800b8b4:	07da      	lsls	r2, r3, #31
 800b8b6:	d5dc      	bpl.n	800b872 <_dtoa_r+0xa72>
 800b8b8:	2b39      	cmp	r3, #57	; 0x39
 800b8ba:	d1d8      	bne.n	800b86e <_dtoa_r+0xa6e>
 800b8bc:	9a02      	ldr	r2, [sp, #8]
 800b8be:	2339      	movs	r3, #57	; 0x39
 800b8c0:	7013      	strb	r3, [r2, #0]
 800b8c2:	462b      	mov	r3, r5
 800b8c4:	461d      	mov	r5, r3
 800b8c6:	3b01      	subs	r3, #1
 800b8c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b8cc:	2a39      	cmp	r2, #57	; 0x39
 800b8ce:	d050      	beq.n	800b972 <_dtoa_r+0xb72>
 800b8d0:	3201      	adds	r2, #1
 800b8d2:	701a      	strb	r2, [r3, #0]
 800b8d4:	e745      	b.n	800b762 <_dtoa_r+0x962>
 800b8d6:	2a00      	cmp	r2, #0
 800b8d8:	dd03      	ble.n	800b8e2 <_dtoa_r+0xae2>
 800b8da:	2b39      	cmp	r3, #57	; 0x39
 800b8dc:	d0ee      	beq.n	800b8bc <_dtoa_r+0xabc>
 800b8de:	3301      	adds	r3, #1
 800b8e0:	e7c7      	b.n	800b872 <_dtoa_r+0xa72>
 800b8e2:	9a01      	ldr	r2, [sp, #4]
 800b8e4:	9907      	ldr	r1, [sp, #28]
 800b8e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b8ea:	428a      	cmp	r2, r1
 800b8ec:	d02a      	beq.n	800b944 <_dtoa_r+0xb44>
 800b8ee:	4659      	mov	r1, fp
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	220a      	movs	r2, #10
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	f000 fc5f 	bl	800c1b8 <__multadd>
 800b8fa:	45b8      	cmp	r8, r7
 800b8fc:	4683      	mov	fp, r0
 800b8fe:	f04f 0300 	mov.w	r3, #0
 800b902:	f04f 020a 	mov.w	r2, #10
 800b906:	4641      	mov	r1, r8
 800b908:	4620      	mov	r0, r4
 800b90a:	d107      	bne.n	800b91c <_dtoa_r+0xb1c>
 800b90c:	f000 fc54 	bl	800c1b8 <__multadd>
 800b910:	4680      	mov	r8, r0
 800b912:	4607      	mov	r7, r0
 800b914:	9b01      	ldr	r3, [sp, #4]
 800b916:	3301      	adds	r3, #1
 800b918:	9301      	str	r3, [sp, #4]
 800b91a:	e775      	b.n	800b808 <_dtoa_r+0xa08>
 800b91c:	f000 fc4c 	bl	800c1b8 <__multadd>
 800b920:	4639      	mov	r1, r7
 800b922:	4680      	mov	r8, r0
 800b924:	2300      	movs	r3, #0
 800b926:	220a      	movs	r2, #10
 800b928:	4620      	mov	r0, r4
 800b92a:	f000 fc45 	bl	800c1b8 <__multadd>
 800b92e:	4607      	mov	r7, r0
 800b930:	e7f0      	b.n	800b914 <_dtoa_r+0xb14>
 800b932:	f1b9 0f00 	cmp.w	r9, #0
 800b936:	9a00      	ldr	r2, [sp, #0]
 800b938:	bfcc      	ite	gt
 800b93a:	464d      	movgt	r5, r9
 800b93c:	2501      	movle	r5, #1
 800b93e:	4415      	add	r5, r2
 800b940:	f04f 0800 	mov.w	r8, #0
 800b944:	4659      	mov	r1, fp
 800b946:	2201      	movs	r2, #1
 800b948:	4620      	mov	r0, r4
 800b94a:	9301      	str	r3, [sp, #4]
 800b94c:	f000 fe2e 	bl	800c5ac <__lshift>
 800b950:	4631      	mov	r1, r6
 800b952:	4683      	mov	fp, r0
 800b954:	f000 fe96 	bl	800c684 <__mcmp>
 800b958:	2800      	cmp	r0, #0
 800b95a:	dcb2      	bgt.n	800b8c2 <_dtoa_r+0xac2>
 800b95c:	d102      	bne.n	800b964 <_dtoa_r+0xb64>
 800b95e:	9b01      	ldr	r3, [sp, #4]
 800b960:	07db      	lsls	r3, r3, #31
 800b962:	d4ae      	bmi.n	800b8c2 <_dtoa_r+0xac2>
 800b964:	462b      	mov	r3, r5
 800b966:	461d      	mov	r5, r3
 800b968:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b96c:	2a30      	cmp	r2, #48	; 0x30
 800b96e:	d0fa      	beq.n	800b966 <_dtoa_r+0xb66>
 800b970:	e6f7      	b.n	800b762 <_dtoa_r+0x962>
 800b972:	9a00      	ldr	r2, [sp, #0]
 800b974:	429a      	cmp	r2, r3
 800b976:	d1a5      	bne.n	800b8c4 <_dtoa_r+0xac4>
 800b978:	f10a 0a01 	add.w	sl, sl, #1
 800b97c:	2331      	movs	r3, #49	; 0x31
 800b97e:	e779      	b.n	800b874 <_dtoa_r+0xa74>
 800b980:	4b13      	ldr	r3, [pc, #76]	; (800b9d0 <_dtoa_r+0xbd0>)
 800b982:	f7ff baaf 	b.w	800aee4 <_dtoa_r+0xe4>
 800b986:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b988:	2b00      	cmp	r3, #0
 800b98a:	f47f aa86 	bne.w	800ae9a <_dtoa_r+0x9a>
 800b98e:	4b11      	ldr	r3, [pc, #68]	; (800b9d4 <_dtoa_r+0xbd4>)
 800b990:	f7ff baa8 	b.w	800aee4 <_dtoa_r+0xe4>
 800b994:	f1b9 0f00 	cmp.w	r9, #0
 800b998:	dc03      	bgt.n	800b9a2 <_dtoa_r+0xba2>
 800b99a:	9b05      	ldr	r3, [sp, #20]
 800b99c:	2b02      	cmp	r3, #2
 800b99e:	f73f aec9 	bgt.w	800b734 <_dtoa_r+0x934>
 800b9a2:	9d00      	ldr	r5, [sp, #0]
 800b9a4:	4631      	mov	r1, r6
 800b9a6:	4658      	mov	r0, fp
 800b9a8:	f7ff f99c 	bl	800ace4 <quorem>
 800b9ac:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b9b0:	f805 3b01 	strb.w	r3, [r5], #1
 800b9b4:	9a00      	ldr	r2, [sp, #0]
 800b9b6:	1aaa      	subs	r2, r5, r2
 800b9b8:	4591      	cmp	r9, r2
 800b9ba:	ddba      	ble.n	800b932 <_dtoa_r+0xb32>
 800b9bc:	4659      	mov	r1, fp
 800b9be:	2300      	movs	r3, #0
 800b9c0:	220a      	movs	r2, #10
 800b9c2:	4620      	mov	r0, r4
 800b9c4:	f000 fbf8 	bl	800c1b8 <__multadd>
 800b9c8:	4683      	mov	fp, r0
 800b9ca:	e7eb      	b.n	800b9a4 <_dtoa_r+0xba4>
 800b9cc:	08021944 	.word	0x08021944
 800b9d0:	08021744 	.word	0x08021744
 800b9d4:	080218c1 	.word	0x080218c1

0800b9d8 <rshift>:
 800b9d8:	6903      	ldr	r3, [r0, #16]
 800b9da:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b9de:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b9e2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b9e6:	f100 0414 	add.w	r4, r0, #20
 800b9ea:	dd45      	ble.n	800ba78 <rshift+0xa0>
 800b9ec:	f011 011f 	ands.w	r1, r1, #31
 800b9f0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b9f4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b9f8:	d10c      	bne.n	800ba14 <rshift+0x3c>
 800b9fa:	f100 0710 	add.w	r7, r0, #16
 800b9fe:	4629      	mov	r1, r5
 800ba00:	42b1      	cmp	r1, r6
 800ba02:	d334      	bcc.n	800ba6e <rshift+0x96>
 800ba04:	1a9b      	subs	r3, r3, r2
 800ba06:	009b      	lsls	r3, r3, #2
 800ba08:	1eea      	subs	r2, r5, #3
 800ba0a:	4296      	cmp	r6, r2
 800ba0c:	bf38      	it	cc
 800ba0e:	2300      	movcc	r3, #0
 800ba10:	4423      	add	r3, r4
 800ba12:	e015      	b.n	800ba40 <rshift+0x68>
 800ba14:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ba18:	f1c1 0820 	rsb	r8, r1, #32
 800ba1c:	40cf      	lsrs	r7, r1
 800ba1e:	f105 0e04 	add.w	lr, r5, #4
 800ba22:	46a1      	mov	r9, r4
 800ba24:	4576      	cmp	r6, lr
 800ba26:	46f4      	mov	ip, lr
 800ba28:	d815      	bhi.n	800ba56 <rshift+0x7e>
 800ba2a:	1a9b      	subs	r3, r3, r2
 800ba2c:	009a      	lsls	r2, r3, #2
 800ba2e:	3a04      	subs	r2, #4
 800ba30:	3501      	adds	r5, #1
 800ba32:	42ae      	cmp	r6, r5
 800ba34:	bf38      	it	cc
 800ba36:	2200      	movcc	r2, #0
 800ba38:	18a3      	adds	r3, r4, r2
 800ba3a:	50a7      	str	r7, [r4, r2]
 800ba3c:	b107      	cbz	r7, 800ba40 <rshift+0x68>
 800ba3e:	3304      	adds	r3, #4
 800ba40:	1b1a      	subs	r2, r3, r4
 800ba42:	42a3      	cmp	r3, r4
 800ba44:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ba48:	bf08      	it	eq
 800ba4a:	2300      	moveq	r3, #0
 800ba4c:	6102      	str	r2, [r0, #16]
 800ba4e:	bf08      	it	eq
 800ba50:	6143      	streq	r3, [r0, #20]
 800ba52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba56:	f8dc c000 	ldr.w	ip, [ip]
 800ba5a:	fa0c fc08 	lsl.w	ip, ip, r8
 800ba5e:	ea4c 0707 	orr.w	r7, ip, r7
 800ba62:	f849 7b04 	str.w	r7, [r9], #4
 800ba66:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ba6a:	40cf      	lsrs	r7, r1
 800ba6c:	e7da      	b.n	800ba24 <rshift+0x4c>
 800ba6e:	f851 cb04 	ldr.w	ip, [r1], #4
 800ba72:	f847 cf04 	str.w	ip, [r7, #4]!
 800ba76:	e7c3      	b.n	800ba00 <rshift+0x28>
 800ba78:	4623      	mov	r3, r4
 800ba7a:	e7e1      	b.n	800ba40 <rshift+0x68>

0800ba7c <__hexdig_fun>:
 800ba7c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ba80:	2b09      	cmp	r3, #9
 800ba82:	d802      	bhi.n	800ba8a <__hexdig_fun+0xe>
 800ba84:	3820      	subs	r0, #32
 800ba86:	b2c0      	uxtb	r0, r0
 800ba88:	4770      	bx	lr
 800ba8a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ba8e:	2b05      	cmp	r3, #5
 800ba90:	d801      	bhi.n	800ba96 <__hexdig_fun+0x1a>
 800ba92:	3847      	subs	r0, #71	; 0x47
 800ba94:	e7f7      	b.n	800ba86 <__hexdig_fun+0xa>
 800ba96:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ba9a:	2b05      	cmp	r3, #5
 800ba9c:	d801      	bhi.n	800baa2 <__hexdig_fun+0x26>
 800ba9e:	3827      	subs	r0, #39	; 0x27
 800baa0:	e7f1      	b.n	800ba86 <__hexdig_fun+0xa>
 800baa2:	2000      	movs	r0, #0
 800baa4:	4770      	bx	lr
	...

0800baa8 <__gethex>:
 800baa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baac:	ed2d 8b02 	vpush	{d8}
 800bab0:	b089      	sub	sp, #36	; 0x24
 800bab2:	ee08 0a10 	vmov	s16, r0
 800bab6:	9304      	str	r3, [sp, #16]
 800bab8:	4bbc      	ldr	r3, [pc, #752]	; (800bdac <__gethex+0x304>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	9301      	str	r3, [sp, #4]
 800babe:	4618      	mov	r0, r3
 800bac0:	468b      	mov	fp, r1
 800bac2:	4690      	mov	r8, r2
 800bac4:	f7f4 fbe4 	bl	8000290 <strlen>
 800bac8:	9b01      	ldr	r3, [sp, #4]
 800baca:	f8db 2000 	ldr.w	r2, [fp]
 800bace:	4403      	add	r3, r0
 800bad0:	4682      	mov	sl, r0
 800bad2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bad6:	9305      	str	r3, [sp, #20]
 800bad8:	1c93      	adds	r3, r2, #2
 800bada:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bade:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bae2:	32fe      	adds	r2, #254	; 0xfe
 800bae4:	18d1      	adds	r1, r2, r3
 800bae6:	461f      	mov	r7, r3
 800bae8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800baec:	9100      	str	r1, [sp, #0]
 800baee:	2830      	cmp	r0, #48	; 0x30
 800baf0:	d0f8      	beq.n	800bae4 <__gethex+0x3c>
 800baf2:	f7ff ffc3 	bl	800ba7c <__hexdig_fun>
 800baf6:	4604      	mov	r4, r0
 800baf8:	2800      	cmp	r0, #0
 800bafa:	d13a      	bne.n	800bb72 <__gethex+0xca>
 800bafc:	9901      	ldr	r1, [sp, #4]
 800bafe:	4652      	mov	r2, sl
 800bb00:	4638      	mov	r0, r7
 800bb02:	f001 f9e1 	bl	800cec8 <strncmp>
 800bb06:	4605      	mov	r5, r0
 800bb08:	2800      	cmp	r0, #0
 800bb0a:	d168      	bne.n	800bbde <__gethex+0x136>
 800bb0c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bb10:	eb07 060a 	add.w	r6, r7, sl
 800bb14:	f7ff ffb2 	bl	800ba7c <__hexdig_fun>
 800bb18:	2800      	cmp	r0, #0
 800bb1a:	d062      	beq.n	800bbe2 <__gethex+0x13a>
 800bb1c:	4633      	mov	r3, r6
 800bb1e:	7818      	ldrb	r0, [r3, #0]
 800bb20:	2830      	cmp	r0, #48	; 0x30
 800bb22:	461f      	mov	r7, r3
 800bb24:	f103 0301 	add.w	r3, r3, #1
 800bb28:	d0f9      	beq.n	800bb1e <__gethex+0x76>
 800bb2a:	f7ff ffa7 	bl	800ba7c <__hexdig_fun>
 800bb2e:	2301      	movs	r3, #1
 800bb30:	fab0 f480 	clz	r4, r0
 800bb34:	0964      	lsrs	r4, r4, #5
 800bb36:	4635      	mov	r5, r6
 800bb38:	9300      	str	r3, [sp, #0]
 800bb3a:	463a      	mov	r2, r7
 800bb3c:	4616      	mov	r6, r2
 800bb3e:	3201      	adds	r2, #1
 800bb40:	7830      	ldrb	r0, [r6, #0]
 800bb42:	f7ff ff9b 	bl	800ba7c <__hexdig_fun>
 800bb46:	2800      	cmp	r0, #0
 800bb48:	d1f8      	bne.n	800bb3c <__gethex+0x94>
 800bb4a:	9901      	ldr	r1, [sp, #4]
 800bb4c:	4652      	mov	r2, sl
 800bb4e:	4630      	mov	r0, r6
 800bb50:	f001 f9ba 	bl	800cec8 <strncmp>
 800bb54:	b980      	cbnz	r0, 800bb78 <__gethex+0xd0>
 800bb56:	b94d      	cbnz	r5, 800bb6c <__gethex+0xc4>
 800bb58:	eb06 050a 	add.w	r5, r6, sl
 800bb5c:	462a      	mov	r2, r5
 800bb5e:	4616      	mov	r6, r2
 800bb60:	3201      	adds	r2, #1
 800bb62:	7830      	ldrb	r0, [r6, #0]
 800bb64:	f7ff ff8a 	bl	800ba7c <__hexdig_fun>
 800bb68:	2800      	cmp	r0, #0
 800bb6a:	d1f8      	bne.n	800bb5e <__gethex+0xb6>
 800bb6c:	1bad      	subs	r5, r5, r6
 800bb6e:	00ad      	lsls	r5, r5, #2
 800bb70:	e004      	b.n	800bb7c <__gethex+0xd4>
 800bb72:	2400      	movs	r4, #0
 800bb74:	4625      	mov	r5, r4
 800bb76:	e7e0      	b.n	800bb3a <__gethex+0x92>
 800bb78:	2d00      	cmp	r5, #0
 800bb7a:	d1f7      	bne.n	800bb6c <__gethex+0xc4>
 800bb7c:	7833      	ldrb	r3, [r6, #0]
 800bb7e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bb82:	2b50      	cmp	r3, #80	; 0x50
 800bb84:	d13b      	bne.n	800bbfe <__gethex+0x156>
 800bb86:	7873      	ldrb	r3, [r6, #1]
 800bb88:	2b2b      	cmp	r3, #43	; 0x2b
 800bb8a:	d02c      	beq.n	800bbe6 <__gethex+0x13e>
 800bb8c:	2b2d      	cmp	r3, #45	; 0x2d
 800bb8e:	d02e      	beq.n	800bbee <__gethex+0x146>
 800bb90:	1c71      	adds	r1, r6, #1
 800bb92:	f04f 0900 	mov.w	r9, #0
 800bb96:	7808      	ldrb	r0, [r1, #0]
 800bb98:	f7ff ff70 	bl	800ba7c <__hexdig_fun>
 800bb9c:	1e43      	subs	r3, r0, #1
 800bb9e:	b2db      	uxtb	r3, r3
 800bba0:	2b18      	cmp	r3, #24
 800bba2:	d82c      	bhi.n	800bbfe <__gethex+0x156>
 800bba4:	f1a0 0210 	sub.w	r2, r0, #16
 800bba8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bbac:	f7ff ff66 	bl	800ba7c <__hexdig_fun>
 800bbb0:	1e43      	subs	r3, r0, #1
 800bbb2:	b2db      	uxtb	r3, r3
 800bbb4:	2b18      	cmp	r3, #24
 800bbb6:	d91d      	bls.n	800bbf4 <__gethex+0x14c>
 800bbb8:	f1b9 0f00 	cmp.w	r9, #0
 800bbbc:	d000      	beq.n	800bbc0 <__gethex+0x118>
 800bbbe:	4252      	negs	r2, r2
 800bbc0:	4415      	add	r5, r2
 800bbc2:	f8cb 1000 	str.w	r1, [fp]
 800bbc6:	b1e4      	cbz	r4, 800bc02 <__gethex+0x15a>
 800bbc8:	9b00      	ldr	r3, [sp, #0]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	bf14      	ite	ne
 800bbce:	2700      	movne	r7, #0
 800bbd0:	2706      	moveq	r7, #6
 800bbd2:	4638      	mov	r0, r7
 800bbd4:	b009      	add	sp, #36	; 0x24
 800bbd6:	ecbd 8b02 	vpop	{d8}
 800bbda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbde:	463e      	mov	r6, r7
 800bbe0:	4625      	mov	r5, r4
 800bbe2:	2401      	movs	r4, #1
 800bbe4:	e7ca      	b.n	800bb7c <__gethex+0xd4>
 800bbe6:	f04f 0900 	mov.w	r9, #0
 800bbea:	1cb1      	adds	r1, r6, #2
 800bbec:	e7d3      	b.n	800bb96 <__gethex+0xee>
 800bbee:	f04f 0901 	mov.w	r9, #1
 800bbf2:	e7fa      	b.n	800bbea <__gethex+0x142>
 800bbf4:	230a      	movs	r3, #10
 800bbf6:	fb03 0202 	mla	r2, r3, r2, r0
 800bbfa:	3a10      	subs	r2, #16
 800bbfc:	e7d4      	b.n	800bba8 <__gethex+0x100>
 800bbfe:	4631      	mov	r1, r6
 800bc00:	e7df      	b.n	800bbc2 <__gethex+0x11a>
 800bc02:	1bf3      	subs	r3, r6, r7
 800bc04:	3b01      	subs	r3, #1
 800bc06:	4621      	mov	r1, r4
 800bc08:	2b07      	cmp	r3, #7
 800bc0a:	dc0b      	bgt.n	800bc24 <__gethex+0x17c>
 800bc0c:	ee18 0a10 	vmov	r0, s16
 800bc10:	f000 fa70 	bl	800c0f4 <_Balloc>
 800bc14:	4604      	mov	r4, r0
 800bc16:	b940      	cbnz	r0, 800bc2a <__gethex+0x182>
 800bc18:	4b65      	ldr	r3, [pc, #404]	; (800bdb0 <__gethex+0x308>)
 800bc1a:	4602      	mov	r2, r0
 800bc1c:	21de      	movs	r1, #222	; 0xde
 800bc1e:	4865      	ldr	r0, [pc, #404]	; (800bdb4 <__gethex+0x30c>)
 800bc20:	f001 f972 	bl	800cf08 <__assert_func>
 800bc24:	3101      	adds	r1, #1
 800bc26:	105b      	asrs	r3, r3, #1
 800bc28:	e7ee      	b.n	800bc08 <__gethex+0x160>
 800bc2a:	f100 0914 	add.w	r9, r0, #20
 800bc2e:	f04f 0b00 	mov.w	fp, #0
 800bc32:	f1ca 0301 	rsb	r3, sl, #1
 800bc36:	f8cd 9008 	str.w	r9, [sp, #8]
 800bc3a:	f8cd b000 	str.w	fp, [sp]
 800bc3e:	9306      	str	r3, [sp, #24]
 800bc40:	42b7      	cmp	r7, r6
 800bc42:	d340      	bcc.n	800bcc6 <__gethex+0x21e>
 800bc44:	9802      	ldr	r0, [sp, #8]
 800bc46:	9b00      	ldr	r3, [sp, #0]
 800bc48:	f840 3b04 	str.w	r3, [r0], #4
 800bc4c:	eba0 0009 	sub.w	r0, r0, r9
 800bc50:	1080      	asrs	r0, r0, #2
 800bc52:	0146      	lsls	r6, r0, #5
 800bc54:	6120      	str	r0, [r4, #16]
 800bc56:	4618      	mov	r0, r3
 800bc58:	f000 fb42 	bl	800c2e0 <__hi0bits>
 800bc5c:	1a30      	subs	r0, r6, r0
 800bc5e:	f8d8 6000 	ldr.w	r6, [r8]
 800bc62:	42b0      	cmp	r0, r6
 800bc64:	dd63      	ble.n	800bd2e <__gethex+0x286>
 800bc66:	1b87      	subs	r7, r0, r6
 800bc68:	4639      	mov	r1, r7
 800bc6a:	4620      	mov	r0, r4
 800bc6c:	f000 fedc 	bl	800ca28 <__any_on>
 800bc70:	4682      	mov	sl, r0
 800bc72:	b1a8      	cbz	r0, 800bca0 <__gethex+0x1f8>
 800bc74:	1e7b      	subs	r3, r7, #1
 800bc76:	1159      	asrs	r1, r3, #5
 800bc78:	f003 021f 	and.w	r2, r3, #31
 800bc7c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bc80:	f04f 0a01 	mov.w	sl, #1
 800bc84:	fa0a f202 	lsl.w	r2, sl, r2
 800bc88:	420a      	tst	r2, r1
 800bc8a:	d009      	beq.n	800bca0 <__gethex+0x1f8>
 800bc8c:	4553      	cmp	r3, sl
 800bc8e:	dd05      	ble.n	800bc9c <__gethex+0x1f4>
 800bc90:	1eb9      	subs	r1, r7, #2
 800bc92:	4620      	mov	r0, r4
 800bc94:	f000 fec8 	bl	800ca28 <__any_on>
 800bc98:	2800      	cmp	r0, #0
 800bc9a:	d145      	bne.n	800bd28 <__gethex+0x280>
 800bc9c:	f04f 0a02 	mov.w	sl, #2
 800bca0:	4639      	mov	r1, r7
 800bca2:	4620      	mov	r0, r4
 800bca4:	f7ff fe98 	bl	800b9d8 <rshift>
 800bca8:	443d      	add	r5, r7
 800bcaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bcae:	42ab      	cmp	r3, r5
 800bcb0:	da4c      	bge.n	800bd4c <__gethex+0x2a4>
 800bcb2:	ee18 0a10 	vmov	r0, s16
 800bcb6:	4621      	mov	r1, r4
 800bcb8:	f000 fa5c 	bl	800c174 <_Bfree>
 800bcbc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	6013      	str	r3, [r2, #0]
 800bcc2:	27a3      	movs	r7, #163	; 0xa3
 800bcc4:	e785      	b.n	800bbd2 <__gethex+0x12a>
 800bcc6:	1e73      	subs	r3, r6, #1
 800bcc8:	9a05      	ldr	r2, [sp, #20]
 800bcca:	9303      	str	r3, [sp, #12]
 800bccc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bcd0:	4293      	cmp	r3, r2
 800bcd2:	d019      	beq.n	800bd08 <__gethex+0x260>
 800bcd4:	f1bb 0f20 	cmp.w	fp, #32
 800bcd8:	d107      	bne.n	800bcea <__gethex+0x242>
 800bcda:	9b02      	ldr	r3, [sp, #8]
 800bcdc:	9a00      	ldr	r2, [sp, #0]
 800bcde:	f843 2b04 	str.w	r2, [r3], #4
 800bce2:	9302      	str	r3, [sp, #8]
 800bce4:	2300      	movs	r3, #0
 800bce6:	9300      	str	r3, [sp, #0]
 800bce8:	469b      	mov	fp, r3
 800bcea:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bcee:	f7ff fec5 	bl	800ba7c <__hexdig_fun>
 800bcf2:	9b00      	ldr	r3, [sp, #0]
 800bcf4:	f000 000f 	and.w	r0, r0, #15
 800bcf8:	fa00 f00b 	lsl.w	r0, r0, fp
 800bcfc:	4303      	orrs	r3, r0
 800bcfe:	9300      	str	r3, [sp, #0]
 800bd00:	f10b 0b04 	add.w	fp, fp, #4
 800bd04:	9b03      	ldr	r3, [sp, #12]
 800bd06:	e00d      	b.n	800bd24 <__gethex+0x27c>
 800bd08:	9b03      	ldr	r3, [sp, #12]
 800bd0a:	9a06      	ldr	r2, [sp, #24]
 800bd0c:	4413      	add	r3, r2
 800bd0e:	42bb      	cmp	r3, r7
 800bd10:	d3e0      	bcc.n	800bcd4 <__gethex+0x22c>
 800bd12:	4618      	mov	r0, r3
 800bd14:	9901      	ldr	r1, [sp, #4]
 800bd16:	9307      	str	r3, [sp, #28]
 800bd18:	4652      	mov	r2, sl
 800bd1a:	f001 f8d5 	bl	800cec8 <strncmp>
 800bd1e:	9b07      	ldr	r3, [sp, #28]
 800bd20:	2800      	cmp	r0, #0
 800bd22:	d1d7      	bne.n	800bcd4 <__gethex+0x22c>
 800bd24:	461e      	mov	r6, r3
 800bd26:	e78b      	b.n	800bc40 <__gethex+0x198>
 800bd28:	f04f 0a03 	mov.w	sl, #3
 800bd2c:	e7b8      	b.n	800bca0 <__gethex+0x1f8>
 800bd2e:	da0a      	bge.n	800bd46 <__gethex+0x29e>
 800bd30:	1a37      	subs	r7, r6, r0
 800bd32:	4621      	mov	r1, r4
 800bd34:	ee18 0a10 	vmov	r0, s16
 800bd38:	463a      	mov	r2, r7
 800bd3a:	f000 fc37 	bl	800c5ac <__lshift>
 800bd3e:	1bed      	subs	r5, r5, r7
 800bd40:	4604      	mov	r4, r0
 800bd42:	f100 0914 	add.w	r9, r0, #20
 800bd46:	f04f 0a00 	mov.w	sl, #0
 800bd4a:	e7ae      	b.n	800bcaa <__gethex+0x202>
 800bd4c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bd50:	42a8      	cmp	r0, r5
 800bd52:	dd72      	ble.n	800be3a <__gethex+0x392>
 800bd54:	1b45      	subs	r5, r0, r5
 800bd56:	42ae      	cmp	r6, r5
 800bd58:	dc36      	bgt.n	800bdc8 <__gethex+0x320>
 800bd5a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd5e:	2b02      	cmp	r3, #2
 800bd60:	d02a      	beq.n	800bdb8 <__gethex+0x310>
 800bd62:	2b03      	cmp	r3, #3
 800bd64:	d02c      	beq.n	800bdc0 <__gethex+0x318>
 800bd66:	2b01      	cmp	r3, #1
 800bd68:	d115      	bne.n	800bd96 <__gethex+0x2ee>
 800bd6a:	42ae      	cmp	r6, r5
 800bd6c:	d113      	bne.n	800bd96 <__gethex+0x2ee>
 800bd6e:	2e01      	cmp	r6, #1
 800bd70:	d10b      	bne.n	800bd8a <__gethex+0x2e2>
 800bd72:	9a04      	ldr	r2, [sp, #16]
 800bd74:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd78:	6013      	str	r3, [r2, #0]
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	6123      	str	r3, [r4, #16]
 800bd7e:	f8c9 3000 	str.w	r3, [r9]
 800bd82:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bd84:	2762      	movs	r7, #98	; 0x62
 800bd86:	601c      	str	r4, [r3, #0]
 800bd88:	e723      	b.n	800bbd2 <__gethex+0x12a>
 800bd8a:	1e71      	subs	r1, r6, #1
 800bd8c:	4620      	mov	r0, r4
 800bd8e:	f000 fe4b 	bl	800ca28 <__any_on>
 800bd92:	2800      	cmp	r0, #0
 800bd94:	d1ed      	bne.n	800bd72 <__gethex+0x2ca>
 800bd96:	ee18 0a10 	vmov	r0, s16
 800bd9a:	4621      	mov	r1, r4
 800bd9c:	f000 f9ea 	bl	800c174 <_Bfree>
 800bda0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bda2:	2300      	movs	r3, #0
 800bda4:	6013      	str	r3, [r2, #0]
 800bda6:	2750      	movs	r7, #80	; 0x50
 800bda8:	e713      	b.n	800bbd2 <__gethex+0x12a>
 800bdaa:	bf00      	nop
 800bdac:	080219c0 	.word	0x080219c0
 800bdb0:	08021944 	.word	0x08021944
 800bdb4:	08021955 	.word	0x08021955
 800bdb8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d1eb      	bne.n	800bd96 <__gethex+0x2ee>
 800bdbe:	e7d8      	b.n	800bd72 <__gethex+0x2ca>
 800bdc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d1d5      	bne.n	800bd72 <__gethex+0x2ca>
 800bdc6:	e7e6      	b.n	800bd96 <__gethex+0x2ee>
 800bdc8:	1e6f      	subs	r7, r5, #1
 800bdca:	f1ba 0f00 	cmp.w	sl, #0
 800bdce:	d131      	bne.n	800be34 <__gethex+0x38c>
 800bdd0:	b127      	cbz	r7, 800bddc <__gethex+0x334>
 800bdd2:	4639      	mov	r1, r7
 800bdd4:	4620      	mov	r0, r4
 800bdd6:	f000 fe27 	bl	800ca28 <__any_on>
 800bdda:	4682      	mov	sl, r0
 800bddc:	117b      	asrs	r3, r7, #5
 800bdde:	2101      	movs	r1, #1
 800bde0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bde4:	f007 071f 	and.w	r7, r7, #31
 800bde8:	fa01 f707 	lsl.w	r7, r1, r7
 800bdec:	421f      	tst	r7, r3
 800bdee:	4629      	mov	r1, r5
 800bdf0:	4620      	mov	r0, r4
 800bdf2:	bf18      	it	ne
 800bdf4:	f04a 0a02 	orrne.w	sl, sl, #2
 800bdf8:	1b76      	subs	r6, r6, r5
 800bdfa:	f7ff fded 	bl	800b9d8 <rshift>
 800bdfe:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800be02:	2702      	movs	r7, #2
 800be04:	f1ba 0f00 	cmp.w	sl, #0
 800be08:	d048      	beq.n	800be9c <__gethex+0x3f4>
 800be0a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be0e:	2b02      	cmp	r3, #2
 800be10:	d015      	beq.n	800be3e <__gethex+0x396>
 800be12:	2b03      	cmp	r3, #3
 800be14:	d017      	beq.n	800be46 <__gethex+0x39e>
 800be16:	2b01      	cmp	r3, #1
 800be18:	d109      	bne.n	800be2e <__gethex+0x386>
 800be1a:	f01a 0f02 	tst.w	sl, #2
 800be1e:	d006      	beq.n	800be2e <__gethex+0x386>
 800be20:	f8d9 0000 	ldr.w	r0, [r9]
 800be24:	ea4a 0a00 	orr.w	sl, sl, r0
 800be28:	f01a 0f01 	tst.w	sl, #1
 800be2c:	d10e      	bne.n	800be4c <__gethex+0x3a4>
 800be2e:	f047 0710 	orr.w	r7, r7, #16
 800be32:	e033      	b.n	800be9c <__gethex+0x3f4>
 800be34:	f04f 0a01 	mov.w	sl, #1
 800be38:	e7d0      	b.n	800bddc <__gethex+0x334>
 800be3a:	2701      	movs	r7, #1
 800be3c:	e7e2      	b.n	800be04 <__gethex+0x35c>
 800be3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be40:	f1c3 0301 	rsb	r3, r3, #1
 800be44:	9315      	str	r3, [sp, #84]	; 0x54
 800be46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d0f0      	beq.n	800be2e <__gethex+0x386>
 800be4c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800be50:	f104 0314 	add.w	r3, r4, #20
 800be54:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800be58:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800be5c:	f04f 0c00 	mov.w	ip, #0
 800be60:	4618      	mov	r0, r3
 800be62:	f853 2b04 	ldr.w	r2, [r3], #4
 800be66:	f1b2 3fff 	cmp.w	r2, #4294967295
 800be6a:	d01c      	beq.n	800bea6 <__gethex+0x3fe>
 800be6c:	3201      	adds	r2, #1
 800be6e:	6002      	str	r2, [r0, #0]
 800be70:	2f02      	cmp	r7, #2
 800be72:	f104 0314 	add.w	r3, r4, #20
 800be76:	d13f      	bne.n	800bef8 <__gethex+0x450>
 800be78:	f8d8 2000 	ldr.w	r2, [r8]
 800be7c:	3a01      	subs	r2, #1
 800be7e:	42b2      	cmp	r2, r6
 800be80:	d10a      	bne.n	800be98 <__gethex+0x3f0>
 800be82:	1171      	asrs	r1, r6, #5
 800be84:	2201      	movs	r2, #1
 800be86:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800be8a:	f006 061f 	and.w	r6, r6, #31
 800be8e:	fa02 f606 	lsl.w	r6, r2, r6
 800be92:	421e      	tst	r6, r3
 800be94:	bf18      	it	ne
 800be96:	4617      	movne	r7, r2
 800be98:	f047 0720 	orr.w	r7, r7, #32
 800be9c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800be9e:	601c      	str	r4, [r3, #0]
 800bea0:	9b04      	ldr	r3, [sp, #16]
 800bea2:	601d      	str	r5, [r3, #0]
 800bea4:	e695      	b.n	800bbd2 <__gethex+0x12a>
 800bea6:	4299      	cmp	r1, r3
 800bea8:	f843 cc04 	str.w	ip, [r3, #-4]
 800beac:	d8d8      	bhi.n	800be60 <__gethex+0x3b8>
 800beae:	68a3      	ldr	r3, [r4, #8]
 800beb0:	459b      	cmp	fp, r3
 800beb2:	db19      	blt.n	800bee8 <__gethex+0x440>
 800beb4:	6861      	ldr	r1, [r4, #4]
 800beb6:	ee18 0a10 	vmov	r0, s16
 800beba:	3101      	adds	r1, #1
 800bebc:	f000 f91a 	bl	800c0f4 <_Balloc>
 800bec0:	4681      	mov	r9, r0
 800bec2:	b918      	cbnz	r0, 800becc <__gethex+0x424>
 800bec4:	4b1a      	ldr	r3, [pc, #104]	; (800bf30 <__gethex+0x488>)
 800bec6:	4602      	mov	r2, r0
 800bec8:	2184      	movs	r1, #132	; 0x84
 800beca:	e6a8      	b.n	800bc1e <__gethex+0x176>
 800becc:	6922      	ldr	r2, [r4, #16]
 800bece:	3202      	adds	r2, #2
 800bed0:	f104 010c 	add.w	r1, r4, #12
 800bed4:	0092      	lsls	r2, r2, #2
 800bed6:	300c      	adds	r0, #12
 800bed8:	f7fd f99c 	bl	8009214 <memcpy>
 800bedc:	4621      	mov	r1, r4
 800bede:	ee18 0a10 	vmov	r0, s16
 800bee2:	f000 f947 	bl	800c174 <_Bfree>
 800bee6:	464c      	mov	r4, r9
 800bee8:	6923      	ldr	r3, [r4, #16]
 800beea:	1c5a      	adds	r2, r3, #1
 800beec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bef0:	6122      	str	r2, [r4, #16]
 800bef2:	2201      	movs	r2, #1
 800bef4:	615a      	str	r2, [r3, #20]
 800bef6:	e7bb      	b.n	800be70 <__gethex+0x3c8>
 800bef8:	6922      	ldr	r2, [r4, #16]
 800befa:	455a      	cmp	r2, fp
 800befc:	dd0b      	ble.n	800bf16 <__gethex+0x46e>
 800befe:	2101      	movs	r1, #1
 800bf00:	4620      	mov	r0, r4
 800bf02:	f7ff fd69 	bl	800b9d8 <rshift>
 800bf06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bf0a:	3501      	adds	r5, #1
 800bf0c:	42ab      	cmp	r3, r5
 800bf0e:	f6ff aed0 	blt.w	800bcb2 <__gethex+0x20a>
 800bf12:	2701      	movs	r7, #1
 800bf14:	e7c0      	b.n	800be98 <__gethex+0x3f0>
 800bf16:	f016 061f 	ands.w	r6, r6, #31
 800bf1a:	d0fa      	beq.n	800bf12 <__gethex+0x46a>
 800bf1c:	449a      	add	sl, r3
 800bf1e:	f1c6 0620 	rsb	r6, r6, #32
 800bf22:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800bf26:	f000 f9db 	bl	800c2e0 <__hi0bits>
 800bf2a:	42b0      	cmp	r0, r6
 800bf2c:	dbe7      	blt.n	800befe <__gethex+0x456>
 800bf2e:	e7f0      	b.n	800bf12 <__gethex+0x46a>
 800bf30:	08021944 	.word	0x08021944

0800bf34 <L_shift>:
 800bf34:	f1c2 0208 	rsb	r2, r2, #8
 800bf38:	0092      	lsls	r2, r2, #2
 800bf3a:	b570      	push	{r4, r5, r6, lr}
 800bf3c:	f1c2 0620 	rsb	r6, r2, #32
 800bf40:	6843      	ldr	r3, [r0, #4]
 800bf42:	6804      	ldr	r4, [r0, #0]
 800bf44:	fa03 f506 	lsl.w	r5, r3, r6
 800bf48:	432c      	orrs	r4, r5
 800bf4a:	40d3      	lsrs	r3, r2
 800bf4c:	6004      	str	r4, [r0, #0]
 800bf4e:	f840 3f04 	str.w	r3, [r0, #4]!
 800bf52:	4288      	cmp	r0, r1
 800bf54:	d3f4      	bcc.n	800bf40 <L_shift+0xc>
 800bf56:	bd70      	pop	{r4, r5, r6, pc}

0800bf58 <__match>:
 800bf58:	b530      	push	{r4, r5, lr}
 800bf5a:	6803      	ldr	r3, [r0, #0]
 800bf5c:	3301      	adds	r3, #1
 800bf5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf62:	b914      	cbnz	r4, 800bf6a <__match+0x12>
 800bf64:	6003      	str	r3, [r0, #0]
 800bf66:	2001      	movs	r0, #1
 800bf68:	bd30      	pop	{r4, r5, pc}
 800bf6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf6e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bf72:	2d19      	cmp	r5, #25
 800bf74:	bf98      	it	ls
 800bf76:	3220      	addls	r2, #32
 800bf78:	42a2      	cmp	r2, r4
 800bf7a:	d0f0      	beq.n	800bf5e <__match+0x6>
 800bf7c:	2000      	movs	r0, #0
 800bf7e:	e7f3      	b.n	800bf68 <__match+0x10>

0800bf80 <__hexnan>:
 800bf80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf84:	680b      	ldr	r3, [r1, #0]
 800bf86:	6801      	ldr	r1, [r0, #0]
 800bf88:	115e      	asrs	r6, r3, #5
 800bf8a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bf8e:	f013 031f 	ands.w	r3, r3, #31
 800bf92:	b087      	sub	sp, #28
 800bf94:	bf18      	it	ne
 800bf96:	3604      	addne	r6, #4
 800bf98:	2500      	movs	r5, #0
 800bf9a:	1f37      	subs	r7, r6, #4
 800bf9c:	4682      	mov	sl, r0
 800bf9e:	4690      	mov	r8, r2
 800bfa0:	9301      	str	r3, [sp, #4]
 800bfa2:	f846 5c04 	str.w	r5, [r6, #-4]
 800bfa6:	46b9      	mov	r9, r7
 800bfa8:	463c      	mov	r4, r7
 800bfaa:	9502      	str	r5, [sp, #8]
 800bfac:	46ab      	mov	fp, r5
 800bfae:	784a      	ldrb	r2, [r1, #1]
 800bfb0:	1c4b      	adds	r3, r1, #1
 800bfb2:	9303      	str	r3, [sp, #12]
 800bfb4:	b342      	cbz	r2, 800c008 <__hexnan+0x88>
 800bfb6:	4610      	mov	r0, r2
 800bfb8:	9105      	str	r1, [sp, #20]
 800bfba:	9204      	str	r2, [sp, #16]
 800bfbc:	f7ff fd5e 	bl	800ba7c <__hexdig_fun>
 800bfc0:	2800      	cmp	r0, #0
 800bfc2:	d14f      	bne.n	800c064 <__hexnan+0xe4>
 800bfc4:	9a04      	ldr	r2, [sp, #16]
 800bfc6:	9905      	ldr	r1, [sp, #20]
 800bfc8:	2a20      	cmp	r2, #32
 800bfca:	d818      	bhi.n	800bffe <__hexnan+0x7e>
 800bfcc:	9b02      	ldr	r3, [sp, #8]
 800bfce:	459b      	cmp	fp, r3
 800bfd0:	dd13      	ble.n	800bffa <__hexnan+0x7a>
 800bfd2:	454c      	cmp	r4, r9
 800bfd4:	d206      	bcs.n	800bfe4 <__hexnan+0x64>
 800bfd6:	2d07      	cmp	r5, #7
 800bfd8:	dc04      	bgt.n	800bfe4 <__hexnan+0x64>
 800bfda:	462a      	mov	r2, r5
 800bfdc:	4649      	mov	r1, r9
 800bfde:	4620      	mov	r0, r4
 800bfe0:	f7ff ffa8 	bl	800bf34 <L_shift>
 800bfe4:	4544      	cmp	r4, r8
 800bfe6:	d950      	bls.n	800c08a <__hexnan+0x10a>
 800bfe8:	2300      	movs	r3, #0
 800bfea:	f1a4 0904 	sub.w	r9, r4, #4
 800bfee:	f844 3c04 	str.w	r3, [r4, #-4]
 800bff2:	f8cd b008 	str.w	fp, [sp, #8]
 800bff6:	464c      	mov	r4, r9
 800bff8:	461d      	mov	r5, r3
 800bffa:	9903      	ldr	r1, [sp, #12]
 800bffc:	e7d7      	b.n	800bfae <__hexnan+0x2e>
 800bffe:	2a29      	cmp	r2, #41	; 0x29
 800c000:	d156      	bne.n	800c0b0 <__hexnan+0x130>
 800c002:	3102      	adds	r1, #2
 800c004:	f8ca 1000 	str.w	r1, [sl]
 800c008:	f1bb 0f00 	cmp.w	fp, #0
 800c00c:	d050      	beq.n	800c0b0 <__hexnan+0x130>
 800c00e:	454c      	cmp	r4, r9
 800c010:	d206      	bcs.n	800c020 <__hexnan+0xa0>
 800c012:	2d07      	cmp	r5, #7
 800c014:	dc04      	bgt.n	800c020 <__hexnan+0xa0>
 800c016:	462a      	mov	r2, r5
 800c018:	4649      	mov	r1, r9
 800c01a:	4620      	mov	r0, r4
 800c01c:	f7ff ff8a 	bl	800bf34 <L_shift>
 800c020:	4544      	cmp	r4, r8
 800c022:	d934      	bls.n	800c08e <__hexnan+0x10e>
 800c024:	f1a8 0204 	sub.w	r2, r8, #4
 800c028:	4623      	mov	r3, r4
 800c02a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c02e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c032:	429f      	cmp	r7, r3
 800c034:	d2f9      	bcs.n	800c02a <__hexnan+0xaa>
 800c036:	1b3b      	subs	r3, r7, r4
 800c038:	f023 0303 	bic.w	r3, r3, #3
 800c03c:	3304      	adds	r3, #4
 800c03e:	3401      	adds	r4, #1
 800c040:	3e03      	subs	r6, #3
 800c042:	42b4      	cmp	r4, r6
 800c044:	bf88      	it	hi
 800c046:	2304      	movhi	r3, #4
 800c048:	4443      	add	r3, r8
 800c04a:	2200      	movs	r2, #0
 800c04c:	f843 2b04 	str.w	r2, [r3], #4
 800c050:	429f      	cmp	r7, r3
 800c052:	d2fb      	bcs.n	800c04c <__hexnan+0xcc>
 800c054:	683b      	ldr	r3, [r7, #0]
 800c056:	b91b      	cbnz	r3, 800c060 <__hexnan+0xe0>
 800c058:	4547      	cmp	r7, r8
 800c05a:	d127      	bne.n	800c0ac <__hexnan+0x12c>
 800c05c:	2301      	movs	r3, #1
 800c05e:	603b      	str	r3, [r7, #0]
 800c060:	2005      	movs	r0, #5
 800c062:	e026      	b.n	800c0b2 <__hexnan+0x132>
 800c064:	3501      	adds	r5, #1
 800c066:	2d08      	cmp	r5, #8
 800c068:	f10b 0b01 	add.w	fp, fp, #1
 800c06c:	dd06      	ble.n	800c07c <__hexnan+0xfc>
 800c06e:	4544      	cmp	r4, r8
 800c070:	d9c3      	bls.n	800bffa <__hexnan+0x7a>
 800c072:	2300      	movs	r3, #0
 800c074:	f844 3c04 	str.w	r3, [r4, #-4]
 800c078:	2501      	movs	r5, #1
 800c07a:	3c04      	subs	r4, #4
 800c07c:	6822      	ldr	r2, [r4, #0]
 800c07e:	f000 000f 	and.w	r0, r0, #15
 800c082:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c086:	6022      	str	r2, [r4, #0]
 800c088:	e7b7      	b.n	800bffa <__hexnan+0x7a>
 800c08a:	2508      	movs	r5, #8
 800c08c:	e7b5      	b.n	800bffa <__hexnan+0x7a>
 800c08e:	9b01      	ldr	r3, [sp, #4]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d0df      	beq.n	800c054 <__hexnan+0xd4>
 800c094:	f04f 32ff 	mov.w	r2, #4294967295
 800c098:	f1c3 0320 	rsb	r3, r3, #32
 800c09c:	fa22 f303 	lsr.w	r3, r2, r3
 800c0a0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c0a4:	401a      	ands	r2, r3
 800c0a6:	f846 2c04 	str.w	r2, [r6, #-4]
 800c0aa:	e7d3      	b.n	800c054 <__hexnan+0xd4>
 800c0ac:	3f04      	subs	r7, #4
 800c0ae:	e7d1      	b.n	800c054 <__hexnan+0xd4>
 800c0b0:	2004      	movs	r0, #4
 800c0b2:	b007      	add	sp, #28
 800c0b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c0b8 <_localeconv_r>:
 800c0b8:	4800      	ldr	r0, [pc, #0]	; (800c0bc <_localeconv_r+0x4>)
 800c0ba:	4770      	bx	lr
 800c0bc:	200001d8 	.word	0x200001d8

0800c0c0 <malloc>:
 800c0c0:	4b02      	ldr	r3, [pc, #8]	; (800c0cc <malloc+0xc>)
 800c0c2:	4601      	mov	r1, r0
 800c0c4:	6818      	ldr	r0, [r3, #0]
 800c0c6:	f000 bd2f 	b.w	800cb28 <_malloc_r>
 800c0ca:	bf00      	nop
 800c0cc:	20000080 	.word	0x20000080

0800c0d0 <__ascii_mbtowc>:
 800c0d0:	b082      	sub	sp, #8
 800c0d2:	b901      	cbnz	r1, 800c0d6 <__ascii_mbtowc+0x6>
 800c0d4:	a901      	add	r1, sp, #4
 800c0d6:	b142      	cbz	r2, 800c0ea <__ascii_mbtowc+0x1a>
 800c0d8:	b14b      	cbz	r3, 800c0ee <__ascii_mbtowc+0x1e>
 800c0da:	7813      	ldrb	r3, [r2, #0]
 800c0dc:	600b      	str	r3, [r1, #0]
 800c0de:	7812      	ldrb	r2, [r2, #0]
 800c0e0:	1e10      	subs	r0, r2, #0
 800c0e2:	bf18      	it	ne
 800c0e4:	2001      	movne	r0, #1
 800c0e6:	b002      	add	sp, #8
 800c0e8:	4770      	bx	lr
 800c0ea:	4610      	mov	r0, r2
 800c0ec:	e7fb      	b.n	800c0e6 <__ascii_mbtowc+0x16>
 800c0ee:	f06f 0001 	mvn.w	r0, #1
 800c0f2:	e7f8      	b.n	800c0e6 <__ascii_mbtowc+0x16>

0800c0f4 <_Balloc>:
 800c0f4:	b570      	push	{r4, r5, r6, lr}
 800c0f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c0f8:	4604      	mov	r4, r0
 800c0fa:	460d      	mov	r5, r1
 800c0fc:	b976      	cbnz	r6, 800c11c <_Balloc+0x28>
 800c0fe:	2010      	movs	r0, #16
 800c100:	f7ff ffde 	bl	800c0c0 <malloc>
 800c104:	4602      	mov	r2, r0
 800c106:	6260      	str	r0, [r4, #36]	; 0x24
 800c108:	b920      	cbnz	r0, 800c114 <_Balloc+0x20>
 800c10a:	4b18      	ldr	r3, [pc, #96]	; (800c16c <_Balloc+0x78>)
 800c10c:	4818      	ldr	r0, [pc, #96]	; (800c170 <_Balloc+0x7c>)
 800c10e:	2166      	movs	r1, #102	; 0x66
 800c110:	f000 fefa 	bl	800cf08 <__assert_func>
 800c114:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c118:	6006      	str	r6, [r0, #0]
 800c11a:	60c6      	str	r6, [r0, #12]
 800c11c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c11e:	68f3      	ldr	r3, [r6, #12]
 800c120:	b183      	cbz	r3, 800c144 <_Balloc+0x50>
 800c122:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c124:	68db      	ldr	r3, [r3, #12]
 800c126:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c12a:	b9b8      	cbnz	r0, 800c15c <_Balloc+0x68>
 800c12c:	2101      	movs	r1, #1
 800c12e:	fa01 f605 	lsl.w	r6, r1, r5
 800c132:	1d72      	adds	r2, r6, #5
 800c134:	0092      	lsls	r2, r2, #2
 800c136:	4620      	mov	r0, r4
 800c138:	f000 fc97 	bl	800ca6a <_calloc_r>
 800c13c:	b160      	cbz	r0, 800c158 <_Balloc+0x64>
 800c13e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c142:	e00e      	b.n	800c162 <_Balloc+0x6e>
 800c144:	2221      	movs	r2, #33	; 0x21
 800c146:	2104      	movs	r1, #4
 800c148:	4620      	mov	r0, r4
 800c14a:	f000 fc8e 	bl	800ca6a <_calloc_r>
 800c14e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c150:	60f0      	str	r0, [r6, #12]
 800c152:	68db      	ldr	r3, [r3, #12]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d1e4      	bne.n	800c122 <_Balloc+0x2e>
 800c158:	2000      	movs	r0, #0
 800c15a:	bd70      	pop	{r4, r5, r6, pc}
 800c15c:	6802      	ldr	r2, [r0, #0]
 800c15e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c162:	2300      	movs	r3, #0
 800c164:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c168:	e7f7      	b.n	800c15a <_Balloc+0x66>
 800c16a:	bf00      	nop
 800c16c:	080218ce 	.word	0x080218ce
 800c170:	080219d4 	.word	0x080219d4

0800c174 <_Bfree>:
 800c174:	b570      	push	{r4, r5, r6, lr}
 800c176:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c178:	4605      	mov	r5, r0
 800c17a:	460c      	mov	r4, r1
 800c17c:	b976      	cbnz	r6, 800c19c <_Bfree+0x28>
 800c17e:	2010      	movs	r0, #16
 800c180:	f7ff ff9e 	bl	800c0c0 <malloc>
 800c184:	4602      	mov	r2, r0
 800c186:	6268      	str	r0, [r5, #36]	; 0x24
 800c188:	b920      	cbnz	r0, 800c194 <_Bfree+0x20>
 800c18a:	4b09      	ldr	r3, [pc, #36]	; (800c1b0 <_Bfree+0x3c>)
 800c18c:	4809      	ldr	r0, [pc, #36]	; (800c1b4 <_Bfree+0x40>)
 800c18e:	218a      	movs	r1, #138	; 0x8a
 800c190:	f000 feba 	bl	800cf08 <__assert_func>
 800c194:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c198:	6006      	str	r6, [r0, #0]
 800c19a:	60c6      	str	r6, [r0, #12]
 800c19c:	b13c      	cbz	r4, 800c1ae <_Bfree+0x3a>
 800c19e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c1a0:	6862      	ldr	r2, [r4, #4]
 800c1a2:	68db      	ldr	r3, [r3, #12]
 800c1a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c1a8:	6021      	str	r1, [r4, #0]
 800c1aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c1ae:	bd70      	pop	{r4, r5, r6, pc}
 800c1b0:	080218ce 	.word	0x080218ce
 800c1b4:	080219d4 	.word	0x080219d4

0800c1b8 <__multadd>:
 800c1b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1bc:	690e      	ldr	r6, [r1, #16]
 800c1be:	4607      	mov	r7, r0
 800c1c0:	4698      	mov	r8, r3
 800c1c2:	460c      	mov	r4, r1
 800c1c4:	f101 0014 	add.w	r0, r1, #20
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	6805      	ldr	r5, [r0, #0]
 800c1cc:	b2a9      	uxth	r1, r5
 800c1ce:	fb02 8101 	mla	r1, r2, r1, r8
 800c1d2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c1d6:	0c2d      	lsrs	r5, r5, #16
 800c1d8:	fb02 c505 	mla	r5, r2, r5, ip
 800c1dc:	b289      	uxth	r1, r1
 800c1de:	3301      	adds	r3, #1
 800c1e0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c1e4:	429e      	cmp	r6, r3
 800c1e6:	f840 1b04 	str.w	r1, [r0], #4
 800c1ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c1ee:	dcec      	bgt.n	800c1ca <__multadd+0x12>
 800c1f0:	f1b8 0f00 	cmp.w	r8, #0
 800c1f4:	d022      	beq.n	800c23c <__multadd+0x84>
 800c1f6:	68a3      	ldr	r3, [r4, #8]
 800c1f8:	42b3      	cmp	r3, r6
 800c1fa:	dc19      	bgt.n	800c230 <__multadd+0x78>
 800c1fc:	6861      	ldr	r1, [r4, #4]
 800c1fe:	4638      	mov	r0, r7
 800c200:	3101      	adds	r1, #1
 800c202:	f7ff ff77 	bl	800c0f4 <_Balloc>
 800c206:	4605      	mov	r5, r0
 800c208:	b928      	cbnz	r0, 800c216 <__multadd+0x5e>
 800c20a:	4602      	mov	r2, r0
 800c20c:	4b0d      	ldr	r3, [pc, #52]	; (800c244 <__multadd+0x8c>)
 800c20e:	480e      	ldr	r0, [pc, #56]	; (800c248 <__multadd+0x90>)
 800c210:	21b5      	movs	r1, #181	; 0xb5
 800c212:	f000 fe79 	bl	800cf08 <__assert_func>
 800c216:	6922      	ldr	r2, [r4, #16]
 800c218:	3202      	adds	r2, #2
 800c21a:	f104 010c 	add.w	r1, r4, #12
 800c21e:	0092      	lsls	r2, r2, #2
 800c220:	300c      	adds	r0, #12
 800c222:	f7fc fff7 	bl	8009214 <memcpy>
 800c226:	4621      	mov	r1, r4
 800c228:	4638      	mov	r0, r7
 800c22a:	f7ff ffa3 	bl	800c174 <_Bfree>
 800c22e:	462c      	mov	r4, r5
 800c230:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c234:	3601      	adds	r6, #1
 800c236:	f8c3 8014 	str.w	r8, [r3, #20]
 800c23a:	6126      	str	r6, [r4, #16]
 800c23c:	4620      	mov	r0, r4
 800c23e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c242:	bf00      	nop
 800c244:	08021944 	.word	0x08021944
 800c248:	080219d4 	.word	0x080219d4

0800c24c <__s2b>:
 800c24c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c250:	460c      	mov	r4, r1
 800c252:	4615      	mov	r5, r2
 800c254:	461f      	mov	r7, r3
 800c256:	2209      	movs	r2, #9
 800c258:	3308      	adds	r3, #8
 800c25a:	4606      	mov	r6, r0
 800c25c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c260:	2100      	movs	r1, #0
 800c262:	2201      	movs	r2, #1
 800c264:	429a      	cmp	r2, r3
 800c266:	db09      	blt.n	800c27c <__s2b+0x30>
 800c268:	4630      	mov	r0, r6
 800c26a:	f7ff ff43 	bl	800c0f4 <_Balloc>
 800c26e:	b940      	cbnz	r0, 800c282 <__s2b+0x36>
 800c270:	4602      	mov	r2, r0
 800c272:	4b19      	ldr	r3, [pc, #100]	; (800c2d8 <__s2b+0x8c>)
 800c274:	4819      	ldr	r0, [pc, #100]	; (800c2dc <__s2b+0x90>)
 800c276:	21ce      	movs	r1, #206	; 0xce
 800c278:	f000 fe46 	bl	800cf08 <__assert_func>
 800c27c:	0052      	lsls	r2, r2, #1
 800c27e:	3101      	adds	r1, #1
 800c280:	e7f0      	b.n	800c264 <__s2b+0x18>
 800c282:	9b08      	ldr	r3, [sp, #32]
 800c284:	6143      	str	r3, [r0, #20]
 800c286:	2d09      	cmp	r5, #9
 800c288:	f04f 0301 	mov.w	r3, #1
 800c28c:	6103      	str	r3, [r0, #16]
 800c28e:	dd16      	ble.n	800c2be <__s2b+0x72>
 800c290:	f104 0909 	add.w	r9, r4, #9
 800c294:	46c8      	mov	r8, r9
 800c296:	442c      	add	r4, r5
 800c298:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c29c:	4601      	mov	r1, r0
 800c29e:	3b30      	subs	r3, #48	; 0x30
 800c2a0:	220a      	movs	r2, #10
 800c2a2:	4630      	mov	r0, r6
 800c2a4:	f7ff ff88 	bl	800c1b8 <__multadd>
 800c2a8:	45a0      	cmp	r8, r4
 800c2aa:	d1f5      	bne.n	800c298 <__s2b+0x4c>
 800c2ac:	f1a5 0408 	sub.w	r4, r5, #8
 800c2b0:	444c      	add	r4, r9
 800c2b2:	1b2d      	subs	r5, r5, r4
 800c2b4:	1963      	adds	r3, r4, r5
 800c2b6:	42bb      	cmp	r3, r7
 800c2b8:	db04      	blt.n	800c2c4 <__s2b+0x78>
 800c2ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2be:	340a      	adds	r4, #10
 800c2c0:	2509      	movs	r5, #9
 800c2c2:	e7f6      	b.n	800c2b2 <__s2b+0x66>
 800c2c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c2c8:	4601      	mov	r1, r0
 800c2ca:	3b30      	subs	r3, #48	; 0x30
 800c2cc:	220a      	movs	r2, #10
 800c2ce:	4630      	mov	r0, r6
 800c2d0:	f7ff ff72 	bl	800c1b8 <__multadd>
 800c2d4:	e7ee      	b.n	800c2b4 <__s2b+0x68>
 800c2d6:	bf00      	nop
 800c2d8:	08021944 	.word	0x08021944
 800c2dc:	080219d4 	.word	0x080219d4

0800c2e0 <__hi0bits>:
 800c2e0:	0c03      	lsrs	r3, r0, #16
 800c2e2:	041b      	lsls	r3, r3, #16
 800c2e4:	b9d3      	cbnz	r3, 800c31c <__hi0bits+0x3c>
 800c2e6:	0400      	lsls	r0, r0, #16
 800c2e8:	2310      	movs	r3, #16
 800c2ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c2ee:	bf04      	itt	eq
 800c2f0:	0200      	lsleq	r0, r0, #8
 800c2f2:	3308      	addeq	r3, #8
 800c2f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c2f8:	bf04      	itt	eq
 800c2fa:	0100      	lsleq	r0, r0, #4
 800c2fc:	3304      	addeq	r3, #4
 800c2fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c302:	bf04      	itt	eq
 800c304:	0080      	lsleq	r0, r0, #2
 800c306:	3302      	addeq	r3, #2
 800c308:	2800      	cmp	r0, #0
 800c30a:	db05      	blt.n	800c318 <__hi0bits+0x38>
 800c30c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c310:	f103 0301 	add.w	r3, r3, #1
 800c314:	bf08      	it	eq
 800c316:	2320      	moveq	r3, #32
 800c318:	4618      	mov	r0, r3
 800c31a:	4770      	bx	lr
 800c31c:	2300      	movs	r3, #0
 800c31e:	e7e4      	b.n	800c2ea <__hi0bits+0xa>

0800c320 <__lo0bits>:
 800c320:	6803      	ldr	r3, [r0, #0]
 800c322:	f013 0207 	ands.w	r2, r3, #7
 800c326:	4601      	mov	r1, r0
 800c328:	d00b      	beq.n	800c342 <__lo0bits+0x22>
 800c32a:	07da      	lsls	r2, r3, #31
 800c32c:	d424      	bmi.n	800c378 <__lo0bits+0x58>
 800c32e:	0798      	lsls	r0, r3, #30
 800c330:	bf49      	itett	mi
 800c332:	085b      	lsrmi	r3, r3, #1
 800c334:	089b      	lsrpl	r3, r3, #2
 800c336:	2001      	movmi	r0, #1
 800c338:	600b      	strmi	r3, [r1, #0]
 800c33a:	bf5c      	itt	pl
 800c33c:	600b      	strpl	r3, [r1, #0]
 800c33e:	2002      	movpl	r0, #2
 800c340:	4770      	bx	lr
 800c342:	b298      	uxth	r0, r3
 800c344:	b9b0      	cbnz	r0, 800c374 <__lo0bits+0x54>
 800c346:	0c1b      	lsrs	r3, r3, #16
 800c348:	2010      	movs	r0, #16
 800c34a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c34e:	bf04      	itt	eq
 800c350:	0a1b      	lsreq	r3, r3, #8
 800c352:	3008      	addeq	r0, #8
 800c354:	071a      	lsls	r2, r3, #28
 800c356:	bf04      	itt	eq
 800c358:	091b      	lsreq	r3, r3, #4
 800c35a:	3004      	addeq	r0, #4
 800c35c:	079a      	lsls	r2, r3, #30
 800c35e:	bf04      	itt	eq
 800c360:	089b      	lsreq	r3, r3, #2
 800c362:	3002      	addeq	r0, #2
 800c364:	07da      	lsls	r2, r3, #31
 800c366:	d403      	bmi.n	800c370 <__lo0bits+0x50>
 800c368:	085b      	lsrs	r3, r3, #1
 800c36a:	f100 0001 	add.w	r0, r0, #1
 800c36e:	d005      	beq.n	800c37c <__lo0bits+0x5c>
 800c370:	600b      	str	r3, [r1, #0]
 800c372:	4770      	bx	lr
 800c374:	4610      	mov	r0, r2
 800c376:	e7e8      	b.n	800c34a <__lo0bits+0x2a>
 800c378:	2000      	movs	r0, #0
 800c37a:	4770      	bx	lr
 800c37c:	2020      	movs	r0, #32
 800c37e:	4770      	bx	lr

0800c380 <__i2b>:
 800c380:	b510      	push	{r4, lr}
 800c382:	460c      	mov	r4, r1
 800c384:	2101      	movs	r1, #1
 800c386:	f7ff feb5 	bl	800c0f4 <_Balloc>
 800c38a:	4602      	mov	r2, r0
 800c38c:	b928      	cbnz	r0, 800c39a <__i2b+0x1a>
 800c38e:	4b05      	ldr	r3, [pc, #20]	; (800c3a4 <__i2b+0x24>)
 800c390:	4805      	ldr	r0, [pc, #20]	; (800c3a8 <__i2b+0x28>)
 800c392:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c396:	f000 fdb7 	bl	800cf08 <__assert_func>
 800c39a:	2301      	movs	r3, #1
 800c39c:	6144      	str	r4, [r0, #20]
 800c39e:	6103      	str	r3, [r0, #16]
 800c3a0:	bd10      	pop	{r4, pc}
 800c3a2:	bf00      	nop
 800c3a4:	08021944 	.word	0x08021944
 800c3a8:	080219d4 	.word	0x080219d4

0800c3ac <__multiply>:
 800c3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3b0:	4614      	mov	r4, r2
 800c3b2:	690a      	ldr	r2, [r1, #16]
 800c3b4:	6923      	ldr	r3, [r4, #16]
 800c3b6:	429a      	cmp	r2, r3
 800c3b8:	bfb8      	it	lt
 800c3ba:	460b      	movlt	r3, r1
 800c3bc:	460d      	mov	r5, r1
 800c3be:	bfbc      	itt	lt
 800c3c0:	4625      	movlt	r5, r4
 800c3c2:	461c      	movlt	r4, r3
 800c3c4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c3c8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c3cc:	68ab      	ldr	r3, [r5, #8]
 800c3ce:	6869      	ldr	r1, [r5, #4]
 800c3d0:	eb0a 0709 	add.w	r7, sl, r9
 800c3d4:	42bb      	cmp	r3, r7
 800c3d6:	b085      	sub	sp, #20
 800c3d8:	bfb8      	it	lt
 800c3da:	3101      	addlt	r1, #1
 800c3dc:	f7ff fe8a 	bl	800c0f4 <_Balloc>
 800c3e0:	b930      	cbnz	r0, 800c3f0 <__multiply+0x44>
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	4b42      	ldr	r3, [pc, #264]	; (800c4f0 <__multiply+0x144>)
 800c3e6:	4843      	ldr	r0, [pc, #268]	; (800c4f4 <__multiply+0x148>)
 800c3e8:	f240 115d 	movw	r1, #349	; 0x15d
 800c3ec:	f000 fd8c 	bl	800cf08 <__assert_func>
 800c3f0:	f100 0614 	add.w	r6, r0, #20
 800c3f4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c3f8:	4633      	mov	r3, r6
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	4543      	cmp	r3, r8
 800c3fe:	d31e      	bcc.n	800c43e <__multiply+0x92>
 800c400:	f105 0c14 	add.w	ip, r5, #20
 800c404:	f104 0314 	add.w	r3, r4, #20
 800c408:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c40c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c410:	9202      	str	r2, [sp, #8]
 800c412:	ebac 0205 	sub.w	r2, ip, r5
 800c416:	3a15      	subs	r2, #21
 800c418:	f022 0203 	bic.w	r2, r2, #3
 800c41c:	3204      	adds	r2, #4
 800c41e:	f105 0115 	add.w	r1, r5, #21
 800c422:	458c      	cmp	ip, r1
 800c424:	bf38      	it	cc
 800c426:	2204      	movcc	r2, #4
 800c428:	9201      	str	r2, [sp, #4]
 800c42a:	9a02      	ldr	r2, [sp, #8]
 800c42c:	9303      	str	r3, [sp, #12]
 800c42e:	429a      	cmp	r2, r3
 800c430:	d808      	bhi.n	800c444 <__multiply+0x98>
 800c432:	2f00      	cmp	r7, #0
 800c434:	dc55      	bgt.n	800c4e2 <__multiply+0x136>
 800c436:	6107      	str	r7, [r0, #16]
 800c438:	b005      	add	sp, #20
 800c43a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c43e:	f843 2b04 	str.w	r2, [r3], #4
 800c442:	e7db      	b.n	800c3fc <__multiply+0x50>
 800c444:	f8b3 a000 	ldrh.w	sl, [r3]
 800c448:	f1ba 0f00 	cmp.w	sl, #0
 800c44c:	d020      	beq.n	800c490 <__multiply+0xe4>
 800c44e:	f105 0e14 	add.w	lr, r5, #20
 800c452:	46b1      	mov	r9, r6
 800c454:	2200      	movs	r2, #0
 800c456:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c45a:	f8d9 b000 	ldr.w	fp, [r9]
 800c45e:	b2a1      	uxth	r1, r4
 800c460:	fa1f fb8b 	uxth.w	fp, fp
 800c464:	fb0a b101 	mla	r1, sl, r1, fp
 800c468:	4411      	add	r1, r2
 800c46a:	f8d9 2000 	ldr.w	r2, [r9]
 800c46e:	0c24      	lsrs	r4, r4, #16
 800c470:	0c12      	lsrs	r2, r2, #16
 800c472:	fb0a 2404 	mla	r4, sl, r4, r2
 800c476:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c47a:	b289      	uxth	r1, r1
 800c47c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c480:	45f4      	cmp	ip, lr
 800c482:	f849 1b04 	str.w	r1, [r9], #4
 800c486:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c48a:	d8e4      	bhi.n	800c456 <__multiply+0xaa>
 800c48c:	9901      	ldr	r1, [sp, #4]
 800c48e:	5072      	str	r2, [r6, r1]
 800c490:	9a03      	ldr	r2, [sp, #12]
 800c492:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c496:	3304      	adds	r3, #4
 800c498:	f1b9 0f00 	cmp.w	r9, #0
 800c49c:	d01f      	beq.n	800c4de <__multiply+0x132>
 800c49e:	6834      	ldr	r4, [r6, #0]
 800c4a0:	f105 0114 	add.w	r1, r5, #20
 800c4a4:	46b6      	mov	lr, r6
 800c4a6:	f04f 0a00 	mov.w	sl, #0
 800c4aa:	880a      	ldrh	r2, [r1, #0]
 800c4ac:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c4b0:	fb09 b202 	mla	r2, r9, r2, fp
 800c4b4:	4492      	add	sl, r2
 800c4b6:	b2a4      	uxth	r4, r4
 800c4b8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c4bc:	f84e 4b04 	str.w	r4, [lr], #4
 800c4c0:	f851 4b04 	ldr.w	r4, [r1], #4
 800c4c4:	f8be 2000 	ldrh.w	r2, [lr]
 800c4c8:	0c24      	lsrs	r4, r4, #16
 800c4ca:	fb09 2404 	mla	r4, r9, r4, r2
 800c4ce:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c4d2:	458c      	cmp	ip, r1
 800c4d4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c4d8:	d8e7      	bhi.n	800c4aa <__multiply+0xfe>
 800c4da:	9a01      	ldr	r2, [sp, #4]
 800c4dc:	50b4      	str	r4, [r6, r2]
 800c4de:	3604      	adds	r6, #4
 800c4e0:	e7a3      	b.n	800c42a <__multiply+0x7e>
 800c4e2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d1a5      	bne.n	800c436 <__multiply+0x8a>
 800c4ea:	3f01      	subs	r7, #1
 800c4ec:	e7a1      	b.n	800c432 <__multiply+0x86>
 800c4ee:	bf00      	nop
 800c4f0:	08021944 	.word	0x08021944
 800c4f4:	080219d4 	.word	0x080219d4

0800c4f8 <__pow5mult>:
 800c4f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4fc:	4615      	mov	r5, r2
 800c4fe:	f012 0203 	ands.w	r2, r2, #3
 800c502:	4606      	mov	r6, r0
 800c504:	460f      	mov	r7, r1
 800c506:	d007      	beq.n	800c518 <__pow5mult+0x20>
 800c508:	4c25      	ldr	r4, [pc, #148]	; (800c5a0 <__pow5mult+0xa8>)
 800c50a:	3a01      	subs	r2, #1
 800c50c:	2300      	movs	r3, #0
 800c50e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c512:	f7ff fe51 	bl	800c1b8 <__multadd>
 800c516:	4607      	mov	r7, r0
 800c518:	10ad      	asrs	r5, r5, #2
 800c51a:	d03d      	beq.n	800c598 <__pow5mult+0xa0>
 800c51c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c51e:	b97c      	cbnz	r4, 800c540 <__pow5mult+0x48>
 800c520:	2010      	movs	r0, #16
 800c522:	f7ff fdcd 	bl	800c0c0 <malloc>
 800c526:	4602      	mov	r2, r0
 800c528:	6270      	str	r0, [r6, #36]	; 0x24
 800c52a:	b928      	cbnz	r0, 800c538 <__pow5mult+0x40>
 800c52c:	4b1d      	ldr	r3, [pc, #116]	; (800c5a4 <__pow5mult+0xac>)
 800c52e:	481e      	ldr	r0, [pc, #120]	; (800c5a8 <__pow5mult+0xb0>)
 800c530:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c534:	f000 fce8 	bl	800cf08 <__assert_func>
 800c538:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c53c:	6004      	str	r4, [r0, #0]
 800c53e:	60c4      	str	r4, [r0, #12]
 800c540:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c544:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c548:	b94c      	cbnz	r4, 800c55e <__pow5mult+0x66>
 800c54a:	f240 2171 	movw	r1, #625	; 0x271
 800c54e:	4630      	mov	r0, r6
 800c550:	f7ff ff16 	bl	800c380 <__i2b>
 800c554:	2300      	movs	r3, #0
 800c556:	f8c8 0008 	str.w	r0, [r8, #8]
 800c55a:	4604      	mov	r4, r0
 800c55c:	6003      	str	r3, [r0, #0]
 800c55e:	f04f 0900 	mov.w	r9, #0
 800c562:	07eb      	lsls	r3, r5, #31
 800c564:	d50a      	bpl.n	800c57c <__pow5mult+0x84>
 800c566:	4639      	mov	r1, r7
 800c568:	4622      	mov	r2, r4
 800c56a:	4630      	mov	r0, r6
 800c56c:	f7ff ff1e 	bl	800c3ac <__multiply>
 800c570:	4639      	mov	r1, r7
 800c572:	4680      	mov	r8, r0
 800c574:	4630      	mov	r0, r6
 800c576:	f7ff fdfd 	bl	800c174 <_Bfree>
 800c57a:	4647      	mov	r7, r8
 800c57c:	106d      	asrs	r5, r5, #1
 800c57e:	d00b      	beq.n	800c598 <__pow5mult+0xa0>
 800c580:	6820      	ldr	r0, [r4, #0]
 800c582:	b938      	cbnz	r0, 800c594 <__pow5mult+0x9c>
 800c584:	4622      	mov	r2, r4
 800c586:	4621      	mov	r1, r4
 800c588:	4630      	mov	r0, r6
 800c58a:	f7ff ff0f 	bl	800c3ac <__multiply>
 800c58e:	6020      	str	r0, [r4, #0]
 800c590:	f8c0 9000 	str.w	r9, [r0]
 800c594:	4604      	mov	r4, r0
 800c596:	e7e4      	b.n	800c562 <__pow5mult+0x6a>
 800c598:	4638      	mov	r0, r7
 800c59a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c59e:	bf00      	nop
 800c5a0:	08021b28 	.word	0x08021b28
 800c5a4:	080218ce 	.word	0x080218ce
 800c5a8:	080219d4 	.word	0x080219d4

0800c5ac <__lshift>:
 800c5ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5b0:	460c      	mov	r4, r1
 800c5b2:	6849      	ldr	r1, [r1, #4]
 800c5b4:	6923      	ldr	r3, [r4, #16]
 800c5b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c5ba:	68a3      	ldr	r3, [r4, #8]
 800c5bc:	4607      	mov	r7, r0
 800c5be:	4691      	mov	r9, r2
 800c5c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c5c4:	f108 0601 	add.w	r6, r8, #1
 800c5c8:	42b3      	cmp	r3, r6
 800c5ca:	db0b      	blt.n	800c5e4 <__lshift+0x38>
 800c5cc:	4638      	mov	r0, r7
 800c5ce:	f7ff fd91 	bl	800c0f4 <_Balloc>
 800c5d2:	4605      	mov	r5, r0
 800c5d4:	b948      	cbnz	r0, 800c5ea <__lshift+0x3e>
 800c5d6:	4602      	mov	r2, r0
 800c5d8:	4b28      	ldr	r3, [pc, #160]	; (800c67c <__lshift+0xd0>)
 800c5da:	4829      	ldr	r0, [pc, #164]	; (800c680 <__lshift+0xd4>)
 800c5dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c5e0:	f000 fc92 	bl	800cf08 <__assert_func>
 800c5e4:	3101      	adds	r1, #1
 800c5e6:	005b      	lsls	r3, r3, #1
 800c5e8:	e7ee      	b.n	800c5c8 <__lshift+0x1c>
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	f100 0114 	add.w	r1, r0, #20
 800c5f0:	f100 0210 	add.w	r2, r0, #16
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	4553      	cmp	r3, sl
 800c5f8:	db33      	blt.n	800c662 <__lshift+0xb6>
 800c5fa:	6920      	ldr	r0, [r4, #16]
 800c5fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c600:	f104 0314 	add.w	r3, r4, #20
 800c604:	f019 091f 	ands.w	r9, r9, #31
 800c608:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c60c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c610:	d02b      	beq.n	800c66a <__lshift+0xbe>
 800c612:	f1c9 0e20 	rsb	lr, r9, #32
 800c616:	468a      	mov	sl, r1
 800c618:	2200      	movs	r2, #0
 800c61a:	6818      	ldr	r0, [r3, #0]
 800c61c:	fa00 f009 	lsl.w	r0, r0, r9
 800c620:	4302      	orrs	r2, r0
 800c622:	f84a 2b04 	str.w	r2, [sl], #4
 800c626:	f853 2b04 	ldr.w	r2, [r3], #4
 800c62a:	459c      	cmp	ip, r3
 800c62c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c630:	d8f3      	bhi.n	800c61a <__lshift+0x6e>
 800c632:	ebac 0304 	sub.w	r3, ip, r4
 800c636:	3b15      	subs	r3, #21
 800c638:	f023 0303 	bic.w	r3, r3, #3
 800c63c:	3304      	adds	r3, #4
 800c63e:	f104 0015 	add.w	r0, r4, #21
 800c642:	4584      	cmp	ip, r0
 800c644:	bf38      	it	cc
 800c646:	2304      	movcc	r3, #4
 800c648:	50ca      	str	r2, [r1, r3]
 800c64a:	b10a      	cbz	r2, 800c650 <__lshift+0xa4>
 800c64c:	f108 0602 	add.w	r6, r8, #2
 800c650:	3e01      	subs	r6, #1
 800c652:	4638      	mov	r0, r7
 800c654:	612e      	str	r6, [r5, #16]
 800c656:	4621      	mov	r1, r4
 800c658:	f7ff fd8c 	bl	800c174 <_Bfree>
 800c65c:	4628      	mov	r0, r5
 800c65e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c662:	f842 0f04 	str.w	r0, [r2, #4]!
 800c666:	3301      	adds	r3, #1
 800c668:	e7c5      	b.n	800c5f6 <__lshift+0x4a>
 800c66a:	3904      	subs	r1, #4
 800c66c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c670:	f841 2f04 	str.w	r2, [r1, #4]!
 800c674:	459c      	cmp	ip, r3
 800c676:	d8f9      	bhi.n	800c66c <__lshift+0xc0>
 800c678:	e7ea      	b.n	800c650 <__lshift+0xa4>
 800c67a:	bf00      	nop
 800c67c:	08021944 	.word	0x08021944
 800c680:	080219d4 	.word	0x080219d4

0800c684 <__mcmp>:
 800c684:	b530      	push	{r4, r5, lr}
 800c686:	6902      	ldr	r2, [r0, #16]
 800c688:	690c      	ldr	r4, [r1, #16]
 800c68a:	1b12      	subs	r2, r2, r4
 800c68c:	d10e      	bne.n	800c6ac <__mcmp+0x28>
 800c68e:	f100 0314 	add.w	r3, r0, #20
 800c692:	3114      	adds	r1, #20
 800c694:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c698:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c69c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c6a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c6a4:	42a5      	cmp	r5, r4
 800c6a6:	d003      	beq.n	800c6b0 <__mcmp+0x2c>
 800c6a8:	d305      	bcc.n	800c6b6 <__mcmp+0x32>
 800c6aa:	2201      	movs	r2, #1
 800c6ac:	4610      	mov	r0, r2
 800c6ae:	bd30      	pop	{r4, r5, pc}
 800c6b0:	4283      	cmp	r3, r0
 800c6b2:	d3f3      	bcc.n	800c69c <__mcmp+0x18>
 800c6b4:	e7fa      	b.n	800c6ac <__mcmp+0x28>
 800c6b6:	f04f 32ff 	mov.w	r2, #4294967295
 800c6ba:	e7f7      	b.n	800c6ac <__mcmp+0x28>

0800c6bc <__mdiff>:
 800c6bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6c0:	460c      	mov	r4, r1
 800c6c2:	4606      	mov	r6, r0
 800c6c4:	4611      	mov	r1, r2
 800c6c6:	4620      	mov	r0, r4
 800c6c8:	4617      	mov	r7, r2
 800c6ca:	f7ff ffdb 	bl	800c684 <__mcmp>
 800c6ce:	1e05      	subs	r5, r0, #0
 800c6d0:	d110      	bne.n	800c6f4 <__mdiff+0x38>
 800c6d2:	4629      	mov	r1, r5
 800c6d4:	4630      	mov	r0, r6
 800c6d6:	f7ff fd0d 	bl	800c0f4 <_Balloc>
 800c6da:	b930      	cbnz	r0, 800c6ea <__mdiff+0x2e>
 800c6dc:	4b39      	ldr	r3, [pc, #228]	; (800c7c4 <__mdiff+0x108>)
 800c6de:	4602      	mov	r2, r0
 800c6e0:	f240 2132 	movw	r1, #562	; 0x232
 800c6e4:	4838      	ldr	r0, [pc, #224]	; (800c7c8 <__mdiff+0x10c>)
 800c6e6:	f000 fc0f 	bl	800cf08 <__assert_func>
 800c6ea:	2301      	movs	r3, #1
 800c6ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c6f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6f4:	bfa4      	itt	ge
 800c6f6:	463b      	movge	r3, r7
 800c6f8:	4627      	movge	r7, r4
 800c6fa:	4630      	mov	r0, r6
 800c6fc:	6879      	ldr	r1, [r7, #4]
 800c6fe:	bfa6      	itte	ge
 800c700:	461c      	movge	r4, r3
 800c702:	2500      	movge	r5, #0
 800c704:	2501      	movlt	r5, #1
 800c706:	f7ff fcf5 	bl	800c0f4 <_Balloc>
 800c70a:	b920      	cbnz	r0, 800c716 <__mdiff+0x5a>
 800c70c:	4b2d      	ldr	r3, [pc, #180]	; (800c7c4 <__mdiff+0x108>)
 800c70e:	4602      	mov	r2, r0
 800c710:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c714:	e7e6      	b.n	800c6e4 <__mdiff+0x28>
 800c716:	693e      	ldr	r6, [r7, #16]
 800c718:	60c5      	str	r5, [r0, #12]
 800c71a:	6925      	ldr	r5, [r4, #16]
 800c71c:	f107 0114 	add.w	r1, r7, #20
 800c720:	f104 0914 	add.w	r9, r4, #20
 800c724:	f100 0e14 	add.w	lr, r0, #20
 800c728:	f107 0210 	add.w	r2, r7, #16
 800c72c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800c730:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800c734:	46f2      	mov	sl, lr
 800c736:	2700      	movs	r7, #0
 800c738:	f859 3b04 	ldr.w	r3, [r9], #4
 800c73c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c740:	fa1f f883 	uxth.w	r8, r3
 800c744:	fa17 f78b 	uxtah	r7, r7, fp
 800c748:	0c1b      	lsrs	r3, r3, #16
 800c74a:	eba7 0808 	sub.w	r8, r7, r8
 800c74e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c752:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c756:	fa1f f888 	uxth.w	r8, r8
 800c75a:	141f      	asrs	r7, r3, #16
 800c75c:	454d      	cmp	r5, r9
 800c75e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c762:	f84a 3b04 	str.w	r3, [sl], #4
 800c766:	d8e7      	bhi.n	800c738 <__mdiff+0x7c>
 800c768:	1b2b      	subs	r3, r5, r4
 800c76a:	3b15      	subs	r3, #21
 800c76c:	f023 0303 	bic.w	r3, r3, #3
 800c770:	3304      	adds	r3, #4
 800c772:	3415      	adds	r4, #21
 800c774:	42a5      	cmp	r5, r4
 800c776:	bf38      	it	cc
 800c778:	2304      	movcc	r3, #4
 800c77a:	4419      	add	r1, r3
 800c77c:	4473      	add	r3, lr
 800c77e:	469e      	mov	lr, r3
 800c780:	460d      	mov	r5, r1
 800c782:	4565      	cmp	r5, ip
 800c784:	d30e      	bcc.n	800c7a4 <__mdiff+0xe8>
 800c786:	f10c 0203 	add.w	r2, ip, #3
 800c78a:	1a52      	subs	r2, r2, r1
 800c78c:	f022 0203 	bic.w	r2, r2, #3
 800c790:	3903      	subs	r1, #3
 800c792:	458c      	cmp	ip, r1
 800c794:	bf38      	it	cc
 800c796:	2200      	movcc	r2, #0
 800c798:	441a      	add	r2, r3
 800c79a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c79e:	b17b      	cbz	r3, 800c7c0 <__mdiff+0x104>
 800c7a0:	6106      	str	r6, [r0, #16]
 800c7a2:	e7a5      	b.n	800c6f0 <__mdiff+0x34>
 800c7a4:	f855 8b04 	ldr.w	r8, [r5], #4
 800c7a8:	fa17 f488 	uxtah	r4, r7, r8
 800c7ac:	1422      	asrs	r2, r4, #16
 800c7ae:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c7b2:	b2a4      	uxth	r4, r4
 800c7b4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c7b8:	f84e 4b04 	str.w	r4, [lr], #4
 800c7bc:	1417      	asrs	r7, r2, #16
 800c7be:	e7e0      	b.n	800c782 <__mdiff+0xc6>
 800c7c0:	3e01      	subs	r6, #1
 800c7c2:	e7ea      	b.n	800c79a <__mdiff+0xde>
 800c7c4:	08021944 	.word	0x08021944
 800c7c8:	080219d4 	.word	0x080219d4

0800c7cc <__ulp>:
 800c7cc:	b082      	sub	sp, #8
 800c7ce:	ed8d 0b00 	vstr	d0, [sp]
 800c7d2:	9b01      	ldr	r3, [sp, #4]
 800c7d4:	4912      	ldr	r1, [pc, #72]	; (800c820 <__ulp+0x54>)
 800c7d6:	4019      	ands	r1, r3
 800c7d8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c7dc:	2900      	cmp	r1, #0
 800c7de:	dd05      	ble.n	800c7ec <__ulp+0x20>
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	460b      	mov	r3, r1
 800c7e4:	ec43 2b10 	vmov	d0, r2, r3
 800c7e8:	b002      	add	sp, #8
 800c7ea:	4770      	bx	lr
 800c7ec:	4249      	negs	r1, r1
 800c7ee:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c7f2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c7f6:	f04f 0200 	mov.w	r2, #0
 800c7fa:	f04f 0300 	mov.w	r3, #0
 800c7fe:	da04      	bge.n	800c80a <__ulp+0x3e>
 800c800:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c804:	fa41 f300 	asr.w	r3, r1, r0
 800c808:	e7ec      	b.n	800c7e4 <__ulp+0x18>
 800c80a:	f1a0 0114 	sub.w	r1, r0, #20
 800c80e:	291e      	cmp	r1, #30
 800c810:	bfda      	itte	le
 800c812:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c816:	fa20 f101 	lsrle.w	r1, r0, r1
 800c81a:	2101      	movgt	r1, #1
 800c81c:	460a      	mov	r2, r1
 800c81e:	e7e1      	b.n	800c7e4 <__ulp+0x18>
 800c820:	7ff00000 	.word	0x7ff00000

0800c824 <__b2d>:
 800c824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c826:	6905      	ldr	r5, [r0, #16]
 800c828:	f100 0714 	add.w	r7, r0, #20
 800c82c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c830:	1f2e      	subs	r6, r5, #4
 800c832:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c836:	4620      	mov	r0, r4
 800c838:	f7ff fd52 	bl	800c2e0 <__hi0bits>
 800c83c:	f1c0 0320 	rsb	r3, r0, #32
 800c840:	280a      	cmp	r0, #10
 800c842:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c8c0 <__b2d+0x9c>
 800c846:	600b      	str	r3, [r1, #0]
 800c848:	dc14      	bgt.n	800c874 <__b2d+0x50>
 800c84a:	f1c0 0e0b 	rsb	lr, r0, #11
 800c84e:	fa24 f10e 	lsr.w	r1, r4, lr
 800c852:	42b7      	cmp	r7, r6
 800c854:	ea41 030c 	orr.w	r3, r1, ip
 800c858:	bf34      	ite	cc
 800c85a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c85e:	2100      	movcs	r1, #0
 800c860:	3015      	adds	r0, #21
 800c862:	fa04 f000 	lsl.w	r0, r4, r0
 800c866:	fa21 f10e 	lsr.w	r1, r1, lr
 800c86a:	ea40 0201 	orr.w	r2, r0, r1
 800c86e:	ec43 2b10 	vmov	d0, r2, r3
 800c872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c874:	42b7      	cmp	r7, r6
 800c876:	bf3a      	itte	cc
 800c878:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c87c:	f1a5 0608 	subcc.w	r6, r5, #8
 800c880:	2100      	movcs	r1, #0
 800c882:	380b      	subs	r0, #11
 800c884:	d017      	beq.n	800c8b6 <__b2d+0x92>
 800c886:	f1c0 0c20 	rsb	ip, r0, #32
 800c88a:	fa04 f500 	lsl.w	r5, r4, r0
 800c88e:	42be      	cmp	r6, r7
 800c890:	fa21 f40c 	lsr.w	r4, r1, ip
 800c894:	ea45 0504 	orr.w	r5, r5, r4
 800c898:	bf8c      	ite	hi
 800c89a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c89e:	2400      	movls	r4, #0
 800c8a0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c8a4:	fa01 f000 	lsl.w	r0, r1, r0
 800c8a8:	fa24 f40c 	lsr.w	r4, r4, ip
 800c8ac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c8b0:	ea40 0204 	orr.w	r2, r0, r4
 800c8b4:	e7db      	b.n	800c86e <__b2d+0x4a>
 800c8b6:	ea44 030c 	orr.w	r3, r4, ip
 800c8ba:	460a      	mov	r2, r1
 800c8bc:	e7d7      	b.n	800c86e <__b2d+0x4a>
 800c8be:	bf00      	nop
 800c8c0:	3ff00000 	.word	0x3ff00000

0800c8c4 <__d2b>:
 800c8c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c8c8:	4689      	mov	r9, r1
 800c8ca:	2101      	movs	r1, #1
 800c8cc:	ec57 6b10 	vmov	r6, r7, d0
 800c8d0:	4690      	mov	r8, r2
 800c8d2:	f7ff fc0f 	bl	800c0f4 <_Balloc>
 800c8d6:	4604      	mov	r4, r0
 800c8d8:	b930      	cbnz	r0, 800c8e8 <__d2b+0x24>
 800c8da:	4602      	mov	r2, r0
 800c8dc:	4b25      	ldr	r3, [pc, #148]	; (800c974 <__d2b+0xb0>)
 800c8de:	4826      	ldr	r0, [pc, #152]	; (800c978 <__d2b+0xb4>)
 800c8e0:	f240 310a 	movw	r1, #778	; 0x30a
 800c8e4:	f000 fb10 	bl	800cf08 <__assert_func>
 800c8e8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c8ec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c8f0:	bb35      	cbnz	r5, 800c940 <__d2b+0x7c>
 800c8f2:	2e00      	cmp	r6, #0
 800c8f4:	9301      	str	r3, [sp, #4]
 800c8f6:	d028      	beq.n	800c94a <__d2b+0x86>
 800c8f8:	4668      	mov	r0, sp
 800c8fa:	9600      	str	r6, [sp, #0]
 800c8fc:	f7ff fd10 	bl	800c320 <__lo0bits>
 800c900:	9900      	ldr	r1, [sp, #0]
 800c902:	b300      	cbz	r0, 800c946 <__d2b+0x82>
 800c904:	9a01      	ldr	r2, [sp, #4]
 800c906:	f1c0 0320 	rsb	r3, r0, #32
 800c90a:	fa02 f303 	lsl.w	r3, r2, r3
 800c90e:	430b      	orrs	r3, r1
 800c910:	40c2      	lsrs	r2, r0
 800c912:	6163      	str	r3, [r4, #20]
 800c914:	9201      	str	r2, [sp, #4]
 800c916:	9b01      	ldr	r3, [sp, #4]
 800c918:	61a3      	str	r3, [r4, #24]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	bf14      	ite	ne
 800c91e:	2202      	movne	r2, #2
 800c920:	2201      	moveq	r2, #1
 800c922:	6122      	str	r2, [r4, #16]
 800c924:	b1d5      	cbz	r5, 800c95c <__d2b+0x98>
 800c926:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c92a:	4405      	add	r5, r0
 800c92c:	f8c9 5000 	str.w	r5, [r9]
 800c930:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c934:	f8c8 0000 	str.w	r0, [r8]
 800c938:	4620      	mov	r0, r4
 800c93a:	b003      	add	sp, #12
 800c93c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c940:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c944:	e7d5      	b.n	800c8f2 <__d2b+0x2e>
 800c946:	6161      	str	r1, [r4, #20]
 800c948:	e7e5      	b.n	800c916 <__d2b+0x52>
 800c94a:	a801      	add	r0, sp, #4
 800c94c:	f7ff fce8 	bl	800c320 <__lo0bits>
 800c950:	9b01      	ldr	r3, [sp, #4]
 800c952:	6163      	str	r3, [r4, #20]
 800c954:	2201      	movs	r2, #1
 800c956:	6122      	str	r2, [r4, #16]
 800c958:	3020      	adds	r0, #32
 800c95a:	e7e3      	b.n	800c924 <__d2b+0x60>
 800c95c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c960:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c964:	f8c9 0000 	str.w	r0, [r9]
 800c968:	6918      	ldr	r0, [r3, #16]
 800c96a:	f7ff fcb9 	bl	800c2e0 <__hi0bits>
 800c96e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c972:	e7df      	b.n	800c934 <__d2b+0x70>
 800c974:	08021944 	.word	0x08021944
 800c978:	080219d4 	.word	0x080219d4

0800c97c <__ratio>:
 800c97c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c980:	4688      	mov	r8, r1
 800c982:	4669      	mov	r1, sp
 800c984:	4681      	mov	r9, r0
 800c986:	f7ff ff4d 	bl	800c824 <__b2d>
 800c98a:	a901      	add	r1, sp, #4
 800c98c:	4640      	mov	r0, r8
 800c98e:	ec55 4b10 	vmov	r4, r5, d0
 800c992:	f7ff ff47 	bl	800c824 <__b2d>
 800c996:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c99a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c99e:	eba3 0c02 	sub.w	ip, r3, r2
 800c9a2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c9a6:	1a9b      	subs	r3, r3, r2
 800c9a8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c9ac:	ec51 0b10 	vmov	r0, r1, d0
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	bfd6      	itet	le
 800c9b4:	460a      	movle	r2, r1
 800c9b6:	462a      	movgt	r2, r5
 800c9b8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c9bc:	468b      	mov	fp, r1
 800c9be:	462f      	mov	r7, r5
 800c9c0:	bfd4      	ite	le
 800c9c2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c9c6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c9ca:	4620      	mov	r0, r4
 800c9cc:	ee10 2a10 	vmov	r2, s0
 800c9d0:	465b      	mov	r3, fp
 800c9d2:	4639      	mov	r1, r7
 800c9d4:	f7f3 ff9a 	bl	800090c <__aeabi_ddiv>
 800c9d8:	ec41 0b10 	vmov	d0, r0, r1
 800c9dc:	b003      	add	sp, #12
 800c9de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c9e2 <__copybits>:
 800c9e2:	3901      	subs	r1, #1
 800c9e4:	b570      	push	{r4, r5, r6, lr}
 800c9e6:	1149      	asrs	r1, r1, #5
 800c9e8:	6914      	ldr	r4, [r2, #16]
 800c9ea:	3101      	adds	r1, #1
 800c9ec:	f102 0314 	add.w	r3, r2, #20
 800c9f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c9f4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c9f8:	1f05      	subs	r5, r0, #4
 800c9fa:	42a3      	cmp	r3, r4
 800c9fc:	d30c      	bcc.n	800ca18 <__copybits+0x36>
 800c9fe:	1aa3      	subs	r3, r4, r2
 800ca00:	3b11      	subs	r3, #17
 800ca02:	f023 0303 	bic.w	r3, r3, #3
 800ca06:	3211      	adds	r2, #17
 800ca08:	42a2      	cmp	r2, r4
 800ca0a:	bf88      	it	hi
 800ca0c:	2300      	movhi	r3, #0
 800ca0e:	4418      	add	r0, r3
 800ca10:	2300      	movs	r3, #0
 800ca12:	4288      	cmp	r0, r1
 800ca14:	d305      	bcc.n	800ca22 <__copybits+0x40>
 800ca16:	bd70      	pop	{r4, r5, r6, pc}
 800ca18:	f853 6b04 	ldr.w	r6, [r3], #4
 800ca1c:	f845 6f04 	str.w	r6, [r5, #4]!
 800ca20:	e7eb      	b.n	800c9fa <__copybits+0x18>
 800ca22:	f840 3b04 	str.w	r3, [r0], #4
 800ca26:	e7f4      	b.n	800ca12 <__copybits+0x30>

0800ca28 <__any_on>:
 800ca28:	f100 0214 	add.w	r2, r0, #20
 800ca2c:	6900      	ldr	r0, [r0, #16]
 800ca2e:	114b      	asrs	r3, r1, #5
 800ca30:	4298      	cmp	r0, r3
 800ca32:	b510      	push	{r4, lr}
 800ca34:	db11      	blt.n	800ca5a <__any_on+0x32>
 800ca36:	dd0a      	ble.n	800ca4e <__any_on+0x26>
 800ca38:	f011 011f 	ands.w	r1, r1, #31
 800ca3c:	d007      	beq.n	800ca4e <__any_on+0x26>
 800ca3e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ca42:	fa24 f001 	lsr.w	r0, r4, r1
 800ca46:	fa00 f101 	lsl.w	r1, r0, r1
 800ca4a:	428c      	cmp	r4, r1
 800ca4c:	d10b      	bne.n	800ca66 <__any_on+0x3e>
 800ca4e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ca52:	4293      	cmp	r3, r2
 800ca54:	d803      	bhi.n	800ca5e <__any_on+0x36>
 800ca56:	2000      	movs	r0, #0
 800ca58:	bd10      	pop	{r4, pc}
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	e7f7      	b.n	800ca4e <__any_on+0x26>
 800ca5e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ca62:	2900      	cmp	r1, #0
 800ca64:	d0f5      	beq.n	800ca52 <__any_on+0x2a>
 800ca66:	2001      	movs	r0, #1
 800ca68:	e7f6      	b.n	800ca58 <__any_on+0x30>

0800ca6a <_calloc_r>:
 800ca6a:	b513      	push	{r0, r1, r4, lr}
 800ca6c:	434a      	muls	r2, r1
 800ca6e:	4611      	mov	r1, r2
 800ca70:	9201      	str	r2, [sp, #4]
 800ca72:	f000 f859 	bl	800cb28 <_malloc_r>
 800ca76:	4604      	mov	r4, r0
 800ca78:	b118      	cbz	r0, 800ca82 <_calloc_r+0x18>
 800ca7a:	9a01      	ldr	r2, [sp, #4]
 800ca7c:	2100      	movs	r1, #0
 800ca7e:	f7fc fbd7 	bl	8009230 <memset>
 800ca82:	4620      	mov	r0, r4
 800ca84:	b002      	add	sp, #8
 800ca86:	bd10      	pop	{r4, pc}

0800ca88 <_free_r>:
 800ca88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ca8a:	2900      	cmp	r1, #0
 800ca8c:	d048      	beq.n	800cb20 <_free_r+0x98>
 800ca8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca92:	9001      	str	r0, [sp, #4]
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	f1a1 0404 	sub.w	r4, r1, #4
 800ca9a:	bfb8      	it	lt
 800ca9c:	18e4      	addlt	r4, r4, r3
 800ca9e:	f000 fa7d 	bl	800cf9c <__malloc_lock>
 800caa2:	4a20      	ldr	r2, [pc, #128]	; (800cb24 <_free_r+0x9c>)
 800caa4:	9801      	ldr	r0, [sp, #4]
 800caa6:	6813      	ldr	r3, [r2, #0]
 800caa8:	4615      	mov	r5, r2
 800caaa:	b933      	cbnz	r3, 800caba <_free_r+0x32>
 800caac:	6063      	str	r3, [r4, #4]
 800caae:	6014      	str	r4, [r2, #0]
 800cab0:	b003      	add	sp, #12
 800cab2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cab6:	f000 ba77 	b.w	800cfa8 <__malloc_unlock>
 800caba:	42a3      	cmp	r3, r4
 800cabc:	d90b      	bls.n	800cad6 <_free_r+0x4e>
 800cabe:	6821      	ldr	r1, [r4, #0]
 800cac0:	1862      	adds	r2, r4, r1
 800cac2:	4293      	cmp	r3, r2
 800cac4:	bf04      	itt	eq
 800cac6:	681a      	ldreq	r2, [r3, #0]
 800cac8:	685b      	ldreq	r3, [r3, #4]
 800caca:	6063      	str	r3, [r4, #4]
 800cacc:	bf04      	itt	eq
 800cace:	1852      	addeq	r2, r2, r1
 800cad0:	6022      	streq	r2, [r4, #0]
 800cad2:	602c      	str	r4, [r5, #0]
 800cad4:	e7ec      	b.n	800cab0 <_free_r+0x28>
 800cad6:	461a      	mov	r2, r3
 800cad8:	685b      	ldr	r3, [r3, #4]
 800cada:	b10b      	cbz	r3, 800cae0 <_free_r+0x58>
 800cadc:	42a3      	cmp	r3, r4
 800cade:	d9fa      	bls.n	800cad6 <_free_r+0x4e>
 800cae0:	6811      	ldr	r1, [r2, #0]
 800cae2:	1855      	adds	r5, r2, r1
 800cae4:	42a5      	cmp	r5, r4
 800cae6:	d10b      	bne.n	800cb00 <_free_r+0x78>
 800cae8:	6824      	ldr	r4, [r4, #0]
 800caea:	4421      	add	r1, r4
 800caec:	1854      	adds	r4, r2, r1
 800caee:	42a3      	cmp	r3, r4
 800caf0:	6011      	str	r1, [r2, #0]
 800caf2:	d1dd      	bne.n	800cab0 <_free_r+0x28>
 800caf4:	681c      	ldr	r4, [r3, #0]
 800caf6:	685b      	ldr	r3, [r3, #4]
 800caf8:	6053      	str	r3, [r2, #4]
 800cafa:	4421      	add	r1, r4
 800cafc:	6011      	str	r1, [r2, #0]
 800cafe:	e7d7      	b.n	800cab0 <_free_r+0x28>
 800cb00:	d902      	bls.n	800cb08 <_free_r+0x80>
 800cb02:	230c      	movs	r3, #12
 800cb04:	6003      	str	r3, [r0, #0]
 800cb06:	e7d3      	b.n	800cab0 <_free_r+0x28>
 800cb08:	6825      	ldr	r5, [r4, #0]
 800cb0a:	1961      	adds	r1, r4, r5
 800cb0c:	428b      	cmp	r3, r1
 800cb0e:	bf04      	itt	eq
 800cb10:	6819      	ldreq	r1, [r3, #0]
 800cb12:	685b      	ldreq	r3, [r3, #4]
 800cb14:	6063      	str	r3, [r4, #4]
 800cb16:	bf04      	itt	eq
 800cb18:	1949      	addeq	r1, r1, r5
 800cb1a:	6021      	streq	r1, [r4, #0]
 800cb1c:	6054      	str	r4, [r2, #4]
 800cb1e:	e7c7      	b.n	800cab0 <_free_r+0x28>
 800cb20:	b003      	add	sp, #12
 800cb22:	bd30      	pop	{r4, r5, pc}
 800cb24:	20000288 	.word	0x20000288

0800cb28 <_malloc_r>:
 800cb28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb2a:	1ccd      	adds	r5, r1, #3
 800cb2c:	f025 0503 	bic.w	r5, r5, #3
 800cb30:	3508      	adds	r5, #8
 800cb32:	2d0c      	cmp	r5, #12
 800cb34:	bf38      	it	cc
 800cb36:	250c      	movcc	r5, #12
 800cb38:	2d00      	cmp	r5, #0
 800cb3a:	4606      	mov	r6, r0
 800cb3c:	db01      	blt.n	800cb42 <_malloc_r+0x1a>
 800cb3e:	42a9      	cmp	r1, r5
 800cb40:	d903      	bls.n	800cb4a <_malloc_r+0x22>
 800cb42:	230c      	movs	r3, #12
 800cb44:	6033      	str	r3, [r6, #0]
 800cb46:	2000      	movs	r0, #0
 800cb48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb4a:	f000 fa27 	bl	800cf9c <__malloc_lock>
 800cb4e:	4921      	ldr	r1, [pc, #132]	; (800cbd4 <_malloc_r+0xac>)
 800cb50:	680a      	ldr	r2, [r1, #0]
 800cb52:	4614      	mov	r4, r2
 800cb54:	b99c      	cbnz	r4, 800cb7e <_malloc_r+0x56>
 800cb56:	4f20      	ldr	r7, [pc, #128]	; (800cbd8 <_malloc_r+0xb0>)
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	b923      	cbnz	r3, 800cb66 <_malloc_r+0x3e>
 800cb5c:	4621      	mov	r1, r4
 800cb5e:	4630      	mov	r0, r6
 800cb60:	f000 f9a2 	bl	800cea8 <_sbrk_r>
 800cb64:	6038      	str	r0, [r7, #0]
 800cb66:	4629      	mov	r1, r5
 800cb68:	4630      	mov	r0, r6
 800cb6a:	f000 f99d 	bl	800cea8 <_sbrk_r>
 800cb6e:	1c43      	adds	r3, r0, #1
 800cb70:	d123      	bne.n	800cbba <_malloc_r+0x92>
 800cb72:	230c      	movs	r3, #12
 800cb74:	6033      	str	r3, [r6, #0]
 800cb76:	4630      	mov	r0, r6
 800cb78:	f000 fa16 	bl	800cfa8 <__malloc_unlock>
 800cb7c:	e7e3      	b.n	800cb46 <_malloc_r+0x1e>
 800cb7e:	6823      	ldr	r3, [r4, #0]
 800cb80:	1b5b      	subs	r3, r3, r5
 800cb82:	d417      	bmi.n	800cbb4 <_malloc_r+0x8c>
 800cb84:	2b0b      	cmp	r3, #11
 800cb86:	d903      	bls.n	800cb90 <_malloc_r+0x68>
 800cb88:	6023      	str	r3, [r4, #0]
 800cb8a:	441c      	add	r4, r3
 800cb8c:	6025      	str	r5, [r4, #0]
 800cb8e:	e004      	b.n	800cb9a <_malloc_r+0x72>
 800cb90:	6863      	ldr	r3, [r4, #4]
 800cb92:	42a2      	cmp	r2, r4
 800cb94:	bf0c      	ite	eq
 800cb96:	600b      	streq	r3, [r1, #0]
 800cb98:	6053      	strne	r3, [r2, #4]
 800cb9a:	4630      	mov	r0, r6
 800cb9c:	f000 fa04 	bl	800cfa8 <__malloc_unlock>
 800cba0:	f104 000b 	add.w	r0, r4, #11
 800cba4:	1d23      	adds	r3, r4, #4
 800cba6:	f020 0007 	bic.w	r0, r0, #7
 800cbaa:	1ac2      	subs	r2, r0, r3
 800cbac:	d0cc      	beq.n	800cb48 <_malloc_r+0x20>
 800cbae:	1a1b      	subs	r3, r3, r0
 800cbb0:	50a3      	str	r3, [r4, r2]
 800cbb2:	e7c9      	b.n	800cb48 <_malloc_r+0x20>
 800cbb4:	4622      	mov	r2, r4
 800cbb6:	6864      	ldr	r4, [r4, #4]
 800cbb8:	e7cc      	b.n	800cb54 <_malloc_r+0x2c>
 800cbba:	1cc4      	adds	r4, r0, #3
 800cbbc:	f024 0403 	bic.w	r4, r4, #3
 800cbc0:	42a0      	cmp	r0, r4
 800cbc2:	d0e3      	beq.n	800cb8c <_malloc_r+0x64>
 800cbc4:	1a21      	subs	r1, r4, r0
 800cbc6:	4630      	mov	r0, r6
 800cbc8:	f000 f96e 	bl	800cea8 <_sbrk_r>
 800cbcc:	3001      	adds	r0, #1
 800cbce:	d1dd      	bne.n	800cb8c <_malloc_r+0x64>
 800cbd0:	e7cf      	b.n	800cb72 <_malloc_r+0x4a>
 800cbd2:	bf00      	nop
 800cbd4:	20000288 	.word	0x20000288
 800cbd8:	2000028c 	.word	0x2000028c

0800cbdc <__ssputs_r>:
 800cbdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbe0:	688e      	ldr	r6, [r1, #8]
 800cbe2:	429e      	cmp	r6, r3
 800cbe4:	4682      	mov	sl, r0
 800cbe6:	460c      	mov	r4, r1
 800cbe8:	4690      	mov	r8, r2
 800cbea:	461f      	mov	r7, r3
 800cbec:	d838      	bhi.n	800cc60 <__ssputs_r+0x84>
 800cbee:	898a      	ldrh	r2, [r1, #12]
 800cbf0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cbf4:	d032      	beq.n	800cc5c <__ssputs_r+0x80>
 800cbf6:	6825      	ldr	r5, [r4, #0]
 800cbf8:	6909      	ldr	r1, [r1, #16]
 800cbfa:	eba5 0901 	sub.w	r9, r5, r1
 800cbfe:	6965      	ldr	r5, [r4, #20]
 800cc00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cc04:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cc08:	3301      	adds	r3, #1
 800cc0a:	444b      	add	r3, r9
 800cc0c:	106d      	asrs	r5, r5, #1
 800cc0e:	429d      	cmp	r5, r3
 800cc10:	bf38      	it	cc
 800cc12:	461d      	movcc	r5, r3
 800cc14:	0553      	lsls	r3, r2, #21
 800cc16:	d531      	bpl.n	800cc7c <__ssputs_r+0xa0>
 800cc18:	4629      	mov	r1, r5
 800cc1a:	f7ff ff85 	bl	800cb28 <_malloc_r>
 800cc1e:	4606      	mov	r6, r0
 800cc20:	b950      	cbnz	r0, 800cc38 <__ssputs_r+0x5c>
 800cc22:	230c      	movs	r3, #12
 800cc24:	f8ca 3000 	str.w	r3, [sl]
 800cc28:	89a3      	ldrh	r3, [r4, #12]
 800cc2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc2e:	81a3      	strh	r3, [r4, #12]
 800cc30:	f04f 30ff 	mov.w	r0, #4294967295
 800cc34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc38:	6921      	ldr	r1, [r4, #16]
 800cc3a:	464a      	mov	r2, r9
 800cc3c:	f7fc faea 	bl	8009214 <memcpy>
 800cc40:	89a3      	ldrh	r3, [r4, #12]
 800cc42:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cc46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cc4a:	81a3      	strh	r3, [r4, #12]
 800cc4c:	6126      	str	r6, [r4, #16]
 800cc4e:	6165      	str	r5, [r4, #20]
 800cc50:	444e      	add	r6, r9
 800cc52:	eba5 0509 	sub.w	r5, r5, r9
 800cc56:	6026      	str	r6, [r4, #0]
 800cc58:	60a5      	str	r5, [r4, #8]
 800cc5a:	463e      	mov	r6, r7
 800cc5c:	42be      	cmp	r6, r7
 800cc5e:	d900      	bls.n	800cc62 <__ssputs_r+0x86>
 800cc60:	463e      	mov	r6, r7
 800cc62:	4632      	mov	r2, r6
 800cc64:	6820      	ldr	r0, [r4, #0]
 800cc66:	4641      	mov	r1, r8
 800cc68:	f000 f97e 	bl	800cf68 <memmove>
 800cc6c:	68a3      	ldr	r3, [r4, #8]
 800cc6e:	6822      	ldr	r2, [r4, #0]
 800cc70:	1b9b      	subs	r3, r3, r6
 800cc72:	4432      	add	r2, r6
 800cc74:	60a3      	str	r3, [r4, #8]
 800cc76:	6022      	str	r2, [r4, #0]
 800cc78:	2000      	movs	r0, #0
 800cc7a:	e7db      	b.n	800cc34 <__ssputs_r+0x58>
 800cc7c:	462a      	mov	r2, r5
 800cc7e:	f000 f999 	bl	800cfb4 <_realloc_r>
 800cc82:	4606      	mov	r6, r0
 800cc84:	2800      	cmp	r0, #0
 800cc86:	d1e1      	bne.n	800cc4c <__ssputs_r+0x70>
 800cc88:	6921      	ldr	r1, [r4, #16]
 800cc8a:	4650      	mov	r0, sl
 800cc8c:	f7ff fefc 	bl	800ca88 <_free_r>
 800cc90:	e7c7      	b.n	800cc22 <__ssputs_r+0x46>
	...

0800cc94 <_svfiprintf_r>:
 800cc94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc98:	4698      	mov	r8, r3
 800cc9a:	898b      	ldrh	r3, [r1, #12]
 800cc9c:	061b      	lsls	r3, r3, #24
 800cc9e:	b09d      	sub	sp, #116	; 0x74
 800cca0:	4607      	mov	r7, r0
 800cca2:	460d      	mov	r5, r1
 800cca4:	4614      	mov	r4, r2
 800cca6:	d50e      	bpl.n	800ccc6 <_svfiprintf_r+0x32>
 800cca8:	690b      	ldr	r3, [r1, #16]
 800ccaa:	b963      	cbnz	r3, 800ccc6 <_svfiprintf_r+0x32>
 800ccac:	2140      	movs	r1, #64	; 0x40
 800ccae:	f7ff ff3b 	bl	800cb28 <_malloc_r>
 800ccb2:	6028      	str	r0, [r5, #0]
 800ccb4:	6128      	str	r0, [r5, #16]
 800ccb6:	b920      	cbnz	r0, 800ccc2 <_svfiprintf_r+0x2e>
 800ccb8:	230c      	movs	r3, #12
 800ccba:	603b      	str	r3, [r7, #0]
 800ccbc:	f04f 30ff 	mov.w	r0, #4294967295
 800ccc0:	e0d1      	b.n	800ce66 <_svfiprintf_r+0x1d2>
 800ccc2:	2340      	movs	r3, #64	; 0x40
 800ccc4:	616b      	str	r3, [r5, #20]
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	9309      	str	r3, [sp, #36]	; 0x24
 800ccca:	2320      	movs	r3, #32
 800cccc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ccd0:	f8cd 800c 	str.w	r8, [sp, #12]
 800ccd4:	2330      	movs	r3, #48	; 0x30
 800ccd6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ce80 <_svfiprintf_r+0x1ec>
 800ccda:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ccde:	f04f 0901 	mov.w	r9, #1
 800cce2:	4623      	mov	r3, r4
 800cce4:	469a      	mov	sl, r3
 800cce6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccea:	b10a      	cbz	r2, 800ccf0 <_svfiprintf_r+0x5c>
 800ccec:	2a25      	cmp	r2, #37	; 0x25
 800ccee:	d1f9      	bne.n	800cce4 <_svfiprintf_r+0x50>
 800ccf0:	ebba 0b04 	subs.w	fp, sl, r4
 800ccf4:	d00b      	beq.n	800cd0e <_svfiprintf_r+0x7a>
 800ccf6:	465b      	mov	r3, fp
 800ccf8:	4622      	mov	r2, r4
 800ccfa:	4629      	mov	r1, r5
 800ccfc:	4638      	mov	r0, r7
 800ccfe:	f7ff ff6d 	bl	800cbdc <__ssputs_r>
 800cd02:	3001      	adds	r0, #1
 800cd04:	f000 80aa 	beq.w	800ce5c <_svfiprintf_r+0x1c8>
 800cd08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd0a:	445a      	add	r2, fp
 800cd0c:	9209      	str	r2, [sp, #36]	; 0x24
 800cd0e:	f89a 3000 	ldrb.w	r3, [sl]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	f000 80a2 	beq.w	800ce5c <_svfiprintf_r+0x1c8>
 800cd18:	2300      	movs	r3, #0
 800cd1a:	f04f 32ff 	mov.w	r2, #4294967295
 800cd1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd22:	f10a 0a01 	add.w	sl, sl, #1
 800cd26:	9304      	str	r3, [sp, #16]
 800cd28:	9307      	str	r3, [sp, #28]
 800cd2a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cd2e:	931a      	str	r3, [sp, #104]	; 0x68
 800cd30:	4654      	mov	r4, sl
 800cd32:	2205      	movs	r2, #5
 800cd34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd38:	4851      	ldr	r0, [pc, #324]	; (800ce80 <_svfiprintf_r+0x1ec>)
 800cd3a:	f7f3 fab1 	bl	80002a0 <memchr>
 800cd3e:	9a04      	ldr	r2, [sp, #16]
 800cd40:	b9d8      	cbnz	r0, 800cd7a <_svfiprintf_r+0xe6>
 800cd42:	06d0      	lsls	r0, r2, #27
 800cd44:	bf44      	itt	mi
 800cd46:	2320      	movmi	r3, #32
 800cd48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cd4c:	0711      	lsls	r1, r2, #28
 800cd4e:	bf44      	itt	mi
 800cd50:	232b      	movmi	r3, #43	; 0x2b
 800cd52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cd56:	f89a 3000 	ldrb.w	r3, [sl]
 800cd5a:	2b2a      	cmp	r3, #42	; 0x2a
 800cd5c:	d015      	beq.n	800cd8a <_svfiprintf_r+0xf6>
 800cd5e:	9a07      	ldr	r2, [sp, #28]
 800cd60:	4654      	mov	r4, sl
 800cd62:	2000      	movs	r0, #0
 800cd64:	f04f 0c0a 	mov.w	ip, #10
 800cd68:	4621      	mov	r1, r4
 800cd6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd6e:	3b30      	subs	r3, #48	; 0x30
 800cd70:	2b09      	cmp	r3, #9
 800cd72:	d94e      	bls.n	800ce12 <_svfiprintf_r+0x17e>
 800cd74:	b1b0      	cbz	r0, 800cda4 <_svfiprintf_r+0x110>
 800cd76:	9207      	str	r2, [sp, #28]
 800cd78:	e014      	b.n	800cda4 <_svfiprintf_r+0x110>
 800cd7a:	eba0 0308 	sub.w	r3, r0, r8
 800cd7e:	fa09 f303 	lsl.w	r3, r9, r3
 800cd82:	4313      	orrs	r3, r2
 800cd84:	9304      	str	r3, [sp, #16]
 800cd86:	46a2      	mov	sl, r4
 800cd88:	e7d2      	b.n	800cd30 <_svfiprintf_r+0x9c>
 800cd8a:	9b03      	ldr	r3, [sp, #12]
 800cd8c:	1d19      	adds	r1, r3, #4
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	9103      	str	r1, [sp, #12]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	bfbb      	ittet	lt
 800cd96:	425b      	neglt	r3, r3
 800cd98:	f042 0202 	orrlt.w	r2, r2, #2
 800cd9c:	9307      	strge	r3, [sp, #28]
 800cd9e:	9307      	strlt	r3, [sp, #28]
 800cda0:	bfb8      	it	lt
 800cda2:	9204      	strlt	r2, [sp, #16]
 800cda4:	7823      	ldrb	r3, [r4, #0]
 800cda6:	2b2e      	cmp	r3, #46	; 0x2e
 800cda8:	d10c      	bne.n	800cdc4 <_svfiprintf_r+0x130>
 800cdaa:	7863      	ldrb	r3, [r4, #1]
 800cdac:	2b2a      	cmp	r3, #42	; 0x2a
 800cdae:	d135      	bne.n	800ce1c <_svfiprintf_r+0x188>
 800cdb0:	9b03      	ldr	r3, [sp, #12]
 800cdb2:	1d1a      	adds	r2, r3, #4
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	9203      	str	r2, [sp, #12]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	bfb8      	it	lt
 800cdbc:	f04f 33ff 	movlt.w	r3, #4294967295
 800cdc0:	3402      	adds	r4, #2
 800cdc2:	9305      	str	r3, [sp, #20]
 800cdc4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ce90 <_svfiprintf_r+0x1fc>
 800cdc8:	7821      	ldrb	r1, [r4, #0]
 800cdca:	2203      	movs	r2, #3
 800cdcc:	4650      	mov	r0, sl
 800cdce:	f7f3 fa67 	bl	80002a0 <memchr>
 800cdd2:	b140      	cbz	r0, 800cde6 <_svfiprintf_r+0x152>
 800cdd4:	2340      	movs	r3, #64	; 0x40
 800cdd6:	eba0 000a 	sub.w	r0, r0, sl
 800cdda:	fa03 f000 	lsl.w	r0, r3, r0
 800cdde:	9b04      	ldr	r3, [sp, #16]
 800cde0:	4303      	orrs	r3, r0
 800cde2:	3401      	adds	r4, #1
 800cde4:	9304      	str	r3, [sp, #16]
 800cde6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdea:	4826      	ldr	r0, [pc, #152]	; (800ce84 <_svfiprintf_r+0x1f0>)
 800cdec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cdf0:	2206      	movs	r2, #6
 800cdf2:	f7f3 fa55 	bl	80002a0 <memchr>
 800cdf6:	2800      	cmp	r0, #0
 800cdf8:	d038      	beq.n	800ce6c <_svfiprintf_r+0x1d8>
 800cdfa:	4b23      	ldr	r3, [pc, #140]	; (800ce88 <_svfiprintf_r+0x1f4>)
 800cdfc:	bb1b      	cbnz	r3, 800ce46 <_svfiprintf_r+0x1b2>
 800cdfe:	9b03      	ldr	r3, [sp, #12]
 800ce00:	3307      	adds	r3, #7
 800ce02:	f023 0307 	bic.w	r3, r3, #7
 800ce06:	3308      	adds	r3, #8
 800ce08:	9303      	str	r3, [sp, #12]
 800ce0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce0c:	4433      	add	r3, r6
 800ce0e:	9309      	str	r3, [sp, #36]	; 0x24
 800ce10:	e767      	b.n	800cce2 <_svfiprintf_r+0x4e>
 800ce12:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce16:	460c      	mov	r4, r1
 800ce18:	2001      	movs	r0, #1
 800ce1a:	e7a5      	b.n	800cd68 <_svfiprintf_r+0xd4>
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	3401      	adds	r4, #1
 800ce20:	9305      	str	r3, [sp, #20]
 800ce22:	4619      	mov	r1, r3
 800ce24:	f04f 0c0a 	mov.w	ip, #10
 800ce28:	4620      	mov	r0, r4
 800ce2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce2e:	3a30      	subs	r2, #48	; 0x30
 800ce30:	2a09      	cmp	r2, #9
 800ce32:	d903      	bls.n	800ce3c <_svfiprintf_r+0x1a8>
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d0c5      	beq.n	800cdc4 <_svfiprintf_r+0x130>
 800ce38:	9105      	str	r1, [sp, #20]
 800ce3a:	e7c3      	b.n	800cdc4 <_svfiprintf_r+0x130>
 800ce3c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce40:	4604      	mov	r4, r0
 800ce42:	2301      	movs	r3, #1
 800ce44:	e7f0      	b.n	800ce28 <_svfiprintf_r+0x194>
 800ce46:	ab03      	add	r3, sp, #12
 800ce48:	9300      	str	r3, [sp, #0]
 800ce4a:	462a      	mov	r2, r5
 800ce4c:	4b0f      	ldr	r3, [pc, #60]	; (800ce8c <_svfiprintf_r+0x1f8>)
 800ce4e:	a904      	add	r1, sp, #16
 800ce50:	4638      	mov	r0, r7
 800ce52:	f7fc fa95 	bl	8009380 <_printf_float>
 800ce56:	1c42      	adds	r2, r0, #1
 800ce58:	4606      	mov	r6, r0
 800ce5a:	d1d6      	bne.n	800ce0a <_svfiprintf_r+0x176>
 800ce5c:	89ab      	ldrh	r3, [r5, #12]
 800ce5e:	065b      	lsls	r3, r3, #25
 800ce60:	f53f af2c 	bmi.w	800ccbc <_svfiprintf_r+0x28>
 800ce64:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ce66:	b01d      	add	sp, #116	; 0x74
 800ce68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce6c:	ab03      	add	r3, sp, #12
 800ce6e:	9300      	str	r3, [sp, #0]
 800ce70:	462a      	mov	r2, r5
 800ce72:	4b06      	ldr	r3, [pc, #24]	; (800ce8c <_svfiprintf_r+0x1f8>)
 800ce74:	a904      	add	r1, sp, #16
 800ce76:	4638      	mov	r0, r7
 800ce78:	f7fc fd26 	bl	80098c8 <_printf_i>
 800ce7c:	e7eb      	b.n	800ce56 <_svfiprintf_r+0x1c2>
 800ce7e:	bf00      	nop
 800ce80:	08021b34 	.word	0x08021b34
 800ce84:	08021b3e 	.word	0x08021b3e
 800ce88:	08009381 	.word	0x08009381
 800ce8c:	0800cbdd 	.word	0x0800cbdd
 800ce90:	08021b3a 	.word	0x08021b3a
 800ce94:	00000000 	.word	0x00000000

0800ce98 <nan>:
 800ce98:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cea0 <nan+0x8>
 800ce9c:	4770      	bx	lr
 800ce9e:	bf00      	nop
 800cea0:	00000000 	.word	0x00000000
 800cea4:	7ff80000 	.word	0x7ff80000

0800cea8 <_sbrk_r>:
 800cea8:	b538      	push	{r3, r4, r5, lr}
 800ceaa:	4d06      	ldr	r5, [pc, #24]	; (800cec4 <_sbrk_r+0x1c>)
 800ceac:	2300      	movs	r3, #0
 800ceae:	4604      	mov	r4, r0
 800ceb0:	4608      	mov	r0, r1
 800ceb2:	602b      	str	r3, [r5, #0]
 800ceb4:	f7f5 ff0c 	bl	8002cd0 <_sbrk>
 800ceb8:	1c43      	adds	r3, r0, #1
 800ceba:	d102      	bne.n	800cec2 <_sbrk_r+0x1a>
 800cebc:	682b      	ldr	r3, [r5, #0]
 800cebe:	b103      	cbz	r3, 800cec2 <_sbrk_r+0x1a>
 800cec0:	6023      	str	r3, [r4, #0]
 800cec2:	bd38      	pop	{r3, r4, r5, pc}
 800cec4:	2000d8ec 	.word	0x2000d8ec

0800cec8 <strncmp>:
 800cec8:	b510      	push	{r4, lr}
 800ceca:	b16a      	cbz	r2, 800cee8 <strncmp+0x20>
 800cecc:	3901      	subs	r1, #1
 800cece:	1884      	adds	r4, r0, r2
 800ced0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ced4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ced8:	4293      	cmp	r3, r2
 800ceda:	d103      	bne.n	800cee4 <strncmp+0x1c>
 800cedc:	42a0      	cmp	r0, r4
 800cede:	d001      	beq.n	800cee4 <strncmp+0x1c>
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d1f5      	bne.n	800ced0 <strncmp+0x8>
 800cee4:	1a98      	subs	r0, r3, r2
 800cee6:	bd10      	pop	{r4, pc}
 800cee8:	4610      	mov	r0, r2
 800ceea:	e7fc      	b.n	800cee6 <strncmp+0x1e>

0800ceec <__ascii_wctomb>:
 800ceec:	b149      	cbz	r1, 800cf02 <__ascii_wctomb+0x16>
 800ceee:	2aff      	cmp	r2, #255	; 0xff
 800cef0:	bf85      	ittet	hi
 800cef2:	238a      	movhi	r3, #138	; 0x8a
 800cef4:	6003      	strhi	r3, [r0, #0]
 800cef6:	700a      	strbls	r2, [r1, #0]
 800cef8:	f04f 30ff 	movhi.w	r0, #4294967295
 800cefc:	bf98      	it	ls
 800cefe:	2001      	movls	r0, #1
 800cf00:	4770      	bx	lr
 800cf02:	4608      	mov	r0, r1
 800cf04:	4770      	bx	lr
	...

0800cf08 <__assert_func>:
 800cf08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cf0a:	4614      	mov	r4, r2
 800cf0c:	461a      	mov	r2, r3
 800cf0e:	4b09      	ldr	r3, [pc, #36]	; (800cf34 <__assert_func+0x2c>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	4605      	mov	r5, r0
 800cf14:	68d8      	ldr	r0, [r3, #12]
 800cf16:	b14c      	cbz	r4, 800cf2c <__assert_func+0x24>
 800cf18:	4b07      	ldr	r3, [pc, #28]	; (800cf38 <__assert_func+0x30>)
 800cf1a:	9100      	str	r1, [sp, #0]
 800cf1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cf20:	4906      	ldr	r1, [pc, #24]	; (800cf3c <__assert_func+0x34>)
 800cf22:	462b      	mov	r3, r5
 800cf24:	f000 f80e 	bl	800cf44 <fiprintf>
 800cf28:	f000 fa84 	bl	800d434 <abort>
 800cf2c:	4b04      	ldr	r3, [pc, #16]	; (800cf40 <__assert_func+0x38>)
 800cf2e:	461c      	mov	r4, r3
 800cf30:	e7f3      	b.n	800cf1a <__assert_func+0x12>
 800cf32:	bf00      	nop
 800cf34:	20000080 	.word	0x20000080
 800cf38:	08021b45 	.word	0x08021b45
 800cf3c:	08021b52 	.word	0x08021b52
 800cf40:	08021b80 	.word	0x08021b80

0800cf44 <fiprintf>:
 800cf44:	b40e      	push	{r1, r2, r3}
 800cf46:	b503      	push	{r0, r1, lr}
 800cf48:	4601      	mov	r1, r0
 800cf4a:	ab03      	add	r3, sp, #12
 800cf4c:	4805      	ldr	r0, [pc, #20]	; (800cf64 <fiprintf+0x20>)
 800cf4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf52:	6800      	ldr	r0, [r0, #0]
 800cf54:	9301      	str	r3, [sp, #4]
 800cf56:	f000 f87d 	bl	800d054 <_vfiprintf_r>
 800cf5a:	b002      	add	sp, #8
 800cf5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf60:	b003      	add	sp, #12
 800cf62:	4770      	bx	lr
 800cf64:	20000080 	.word	0x20000080

0800cf68 <memmove>:
 800cf68:	4288      	cmp	r0, r1
 800cf6a:	b510      	push	{r4, lr}
 800cf6c:	eb01 0402 	add.w	r4, r1, r2
 800cf70:	d902      	bls.n	800cf78 <memmove+0x10>
 800cf72:	4284      	cmp	r4, r0
 800cf74:	4623      	mov	r3, r4
 800cf76:	d807      	bhi.n	800cf88 <memmove+0x20>
 800cf78:	1e43      	subs	r3, r0, #1
 800cf7a:	42a1      	cmp	r1, r4
 800cf7c:	d008      	beq.n	800cf90 <memmove+0x28>
 800cf7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cf82:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cf86:	e7f8      	b.n	800cf7a <memmove+0x12>
 800cf88:	4402      	add	r2, r0
 800cf8a:	4601      	mov	r1, r0
 800cf8c:	428a      	cmp	r2, r1
 800cf8e:	d100      	bne.n	800cf92 <memmove+0x2a>
 800cf90:	bd10      	pop	{r4, pc}
 800cf92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cf96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cf9a:	e7f7      	b.n	800cf8c <memmove+0x24>

0800cf9c <__malloc_lock>:
 800cf9c:	4801      	ldr	r0, [pc, #4]	; (800cfa4 <__malloc_lock+0x8>)
 800cf9e:	f000 bc09 	b.w	800d7b4 <__retarget_lock_acquire_recursive>
 800cfa2:	bf00      	nop
 800cfa4:	2000d8f4 	.word	0x2000d8f4

0800cfa8 <__malloc_unlock>:
 800cfa8:	4801      	ldr	r0, [pc, #4]	; (800cfb0 <__malloc_unlock+0x8>)
 800cfaa:	f000 bc04 	b.w	800d7b6 <__retarget_lock_release_recursive>
 800cfae:	bf00      	nop
 800cfb0:	2000d8f4 	.word	0x2000d8f4

0800cfb4 <_realloc_r>:
 800cfb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfb6:	4607      	mov	r7, r0
 800cfb8:	4614      	mov	r4, r2
 800cfba:	460e      	mov	r6, r1
 800cfbc:	b921      	cbnz	r1, 800cfc8 <_realloc_r+0x14>
 800cfbe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cfc2:	4611      	mov	r1, r2
 800cfc4:	f7ff bdb0 	b.w	800cb28 <_malloc_r>
 800cfc8:	b922      	cbnz	r2, 800cfd4 <_realloc_r+0x20>
 800cfca:	f7ff fd5d 	bl	800ca88 <_free_r>
 800cfce:	4625      	mov	r5, r4
 800cfd0:	4628      	mov	r0, r5
 800cfd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfd4:	f000 fc54 	bl	800d880 <_malloc_usable_size_r>
 800cfd8:	42a0      	cmp	r0, r4
 800cfda:	d20f      	bcs.n	800cffc <_realloc_r+0x48>
 800cfdc:	4621      	mov	r1, r4
 800cfde:	4638      	mov	r0, r7
 800cfe0:	f7ff fda2 	bl	800cb28 <_malloc_r>
 800cfe4:	4605      	mov	r5, r0
 800cfe6:	2800      	cmp	r0, #0
 800cfe8:	d0f2      	beq.n	800cfd0 <_realloc_r+0x1c>
 800cfea:	4631      	mov	r1, r6
 800cfec:	4622      	mov	r2, r4
 800cfee:	f7fc f911 	bl	8009214 <memcpy>
 800cff2:	4631      	mov	r1, r6
 800cff4:	4638      	mov	r0, r7
 800cff6:	f7ff fd47 	bl	800ca88 <_free_r>
 800cffa:	e7e9      	b.n	800cfd0 <_realloc_r+0x1c>
 800cffc:	4635      	mov	r5, r6
 800cffe:	e7e7      	b.n	800cfd0 <_realloc_r+0x1c>

0800d000 <__sfputc_r>:
 800d000:	6893      	ldr	r3, [r2, #8]
 800d002:	3b01      	subs	r3, #1
 800d004:	2b00      	cmp	r3, #0
 800d006:	b410      	push	{r4}
 800d008:	6093      	str	r3, [r2, #8]
 800d00a:	da08      	bge.n	800d01e <__sfputc_r+0x1e>
 800d00c:	6994      	ldr	r4, [r2, #24]
 800d00e:	42a3      	cmp	r3, r4
 800d010:	db01      	blt.n	800d016 <__sfputc_r+0x16>
 800d012:	290a      	cmp	r1, #10
 800d014:	d103      	bne.n	800d01e <__sfputc_r+0x1e>
 800d016:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d01a:	f000 b94b 	b.w	800d2b4 <__swbuf_r>
 800d01e:	6813      	ldr	r3, [r2, #0]
 800d020:	1c58      	adds	r0, r3, #1
 800d022:	6010      	str	r0, [r2, #0]
 800d024:	7019      	strb	r1, [r3, #0]
 800d026:	4608      	mov	r0, r1
 800d028:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d02c:	4770      	bx	lr

0800d02e <__sfputs_r>:
 800d02e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d030:	4606      	mov	r6, r0
 800d032:	460f      	mov	r7, r1
 800d034:	4614      	mov	r4, r2
 800d036:	18d5      	adds	r5, r2, r3
 800d038:	42ac      	cmp	r4, r5
 800d03a:	d101      	bne.n	800d040 <__sfputs_r+0x12>
 800d03c:	2000      	movs	r0, #0
 800d03e:	e007      	b.n	800d050 <__sfputs_r+0x22>
 800d040:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d044:	463a      	mov	r2, r7
 800d046:	4630      	mov	r0, r6
 800d048:	f7ff ffda 	bl	800d000 <__sfputc_r>
 800d04c:	1c43      	adds	r3, r0, #1
 800d04e:	d1f3      	bne.n	800d038 <__sfputs_r+0xa>
 800d050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d054 <_vfiprintf_r>:
 800d054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d058:	460d      	mov	r5, r1
 800d05a:	b09d      	sub	sp, #116	; 0x74
 800d05c:	4614      	mov	r4, r2
 800d05e:	4698      	mov	r8, r3
 800d060:	4606      	mov	r6, r0
 800d062:	b118      	cbz	r0, 800d06c <_vfiprintf_r+0x18>
 800d064:	6983      	ldr	r3, [r0, #24]
 800d066:	b90b      	cbnz	r3, 800d06c <_vfiprintf_r+0x18>
 800d068:	f000 fb06 	bl	800d678 <__sinit>
 800d06c:	4b89      	ldr	r3, [pc, #548]	; (800d294 <_vfiprintf_r+0x240>)
 800d06e:	429d      	cmp	r5, r3
 800d070:	d11b      	bne.n	800d0aa <_vfiprintf_r+0x56>
 800d072:	6875      	ldr	r5, [r6, #4]
 800d074:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d076:	07d9      	lsls	r1, r3, #31
 800d078:	d405      	bmi.n	800d086 <_vfiprintf_r+0x32>
 800d07a:	89ab      	ldrh	r3, [r5, #12]
 800d07c:	059a      	lsls	r2, r3, #22
 800d07e:	d402      	bmi.n	800d086 <_vfiprintf_r+0x32>
 800d080:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d082:	f000 fb97 	bl	800d7b4 <__retarget_lock_acquire_recursive>
 800d086:	89ab      	ldrh	r3, [r5, #12]
 800d088:	071b      	lsls	r3, r3, #28
 800d08a:	d501      	bpl.n	800d090 <_vfiprintf_r+0x3c>
 800d08c:	692b      	ldr	r3, [r5, #16]
 800d08e:	b9eb      	cbnz	r3, 800d0cc <_vfiprintf_r+0x78>
 800d090:	4629      	mov	r1, r5
 800d092:	4630      	mov	r0, r6
 800d094:	f000 f960 	bl	800d358 <__swsetup_r>
 800d098:	b1c0      	cbz	r0, 800d0cc <_vfiprintf_r+0x78>
 800d09a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d09c:	07dc      	lsls	r4, r3, #31
 800d09e:	d50e      	bpl.n	800d0be <_vfiprintf_r+0x6a>
 800d0a0:	f04f 30ff 	mov.w	r0, #4294967295
 800d0a4:	b01d      	add	sp, #116	; 0x74
 800d0a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0aa:	4b7b      	ldr	r3, [pc, #492]	; (800d298 <_vfiprintf_r+0x244>)
 800d0ac:	429d      	cmp	r5, r3
 800d0ae:	d101      	bne.n	800d0b4 <_vfiprintf_r+0x60>
 800d0b0:	68b5      	ldr	r5, [r6, #8]
 800d0b2:	e7df      	b.n	800d074 <_vfiprintf_r+0x20>
 800d0b4:	4b79      	ldr	r3, [pc, #484]	; (800d29c <_vfiprintf_r+0x248>)
 800d0b6:	429d      	cmp	r5, r3
 800d0b8:	bf08      	it	eq
 800d0ba:	68f5      	ldreq	r5, [r6, #12]
 800d0bc:	e7da      	b.n	800d074 <_vfiprintf_r+0x20>
 800d0be:	89ab      	ldrh	r3, [r5, #12]
 800d0c0:	0598      	lsls	r0, r3, #22
 800d0c2:	d4ed      	bmi.n	800d0a0 <_vfiprintf_r+0x4c>
 800d0c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d0c6:	f000 fb76 	bl	800d7b6 <__retarget_lock_release_recursive>
 800d0ca:	e7e9      	b.n	800d0a0 <_vfiprintf_r+0x4c>
 800d0cc:	2300      	movs	r3, #0
 800d0ce:	9309      	str	r3, [sp, #36]	; 0x24
 800d0d0:	2320      	movs	r3, #32
 800d0d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d0d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0da:	2330      	movs	r3, #48	; 0x30
 800d0dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d2a0 <_vfiprintf_r+0x24c>
 800d0e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d0e4:	f04f 0901 	mov.w	r9, #1
 800d0e8:	4623      	mov	r3, r4
 800d0ea:	469a      	mov	sl, r3
 800d0ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0f0:	b10a      	cbz	r2, 800d0f6 <_vfiprintf_r+0xa2>
 800d0f2:	2a25      	cmp	r2, #37	; 0x25
 800d0f4:	d1f9      	bne.n	800d0ea <_vfiprintf_r+0x96>
 800d0f6:	ebba 0b04 	subs.w	fp, sl, r4
 800d0fa:	d00b      	beq.n	800d114 <_vfiprintf_r+0xc0>
 800d0fc:	465b      	mov	r3, fp
 800d0fe:	4622      	mov	r2, r4
 800d100:	4629      	mov	r1, r5
 800d102:	4630      	mov	r0, r6
 800d104:	f7ff ff93 	bl	800d02e <__sfputs_r>
 800d108:	3001      	adds	r0, #1
 800d10a:	f000 80aa 	beq.w	800d262 <_vfiprintf_r+0x20e>
 800d10e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d110:	445a      	add	r2, fp
 800d112:	9209      	str	r2, [sp, #36]	; 0x24
 800d114:	f89a 3000 	ldrb.w	r3, [sl]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	f000 80a2 	beq.w	800d262 <_vfiprintf_r+0x20e>
 800d11e:	2300      	movs	r3, #0
 800d120:	f04f 32ff 	mov.w	r2, #4294967295
 800d124:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d128:	f10a 0a01 	add.w	sl, sl, #1
 800d12c:	9304      	str	r3, [sp, #16]
 800d12e:	9307      	str	r3, [sp, #28]
 800d130:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d134:	931a      	str	r3, [sp, #104]	; 0x68
 800d136:	4654      	mov	r4, sl
 800d138:	2205      	movs	r2, #5
 800d13a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d13e:	4858      	ldr	r0, [pc, #352]	; (800d2a0 <_vfiprintf_r+0x24c>)
 800d140:	f7f3 f8ae 	bl	80002a0 <memchr>
 800d144:	9a04      	ldr	r2, [sp, #16]
 800d146:	b9d8      	cbnz	r0, 800d180 <_vfiprintf_r+0x12c>
 800d148:	06d1      	lsls	r1, r2, #27
 800d14a:	bf44      	itt	mi
 800d14c:	2320      	movmi	r3, #32
 800d14e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d152:	0713      	lsls	r3, r2, #28
 800d154:	bf44      	itt	mi
 800d156:	232b      	movmi	r3, #43	; 0x2b
 800d158:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d15c:	f89a 3000 	ldrb.w	r3, [sl]
 800d160:	2b2a      	cmp	r3, #42	; 0x2a
 800d162:	d015      	beq.n	800d190 <_vfiprintf_r+0x13c>
 800d164:	9a07      	ldr	r2, [sp, #28]
 800d166:	4654      	mov	r4, sl
 800d168:	2000      	movs	r0, #0
 800d16a:	f04f 0c0a 	mov.w	ip, #10
 800d16e:	4621      	mov	r1, r4
 800d170:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d174:	3b30      	subs	r3, #48	; 0x30
 800d176:	2b09      	cmp	r3, #9
 800d178:	d94e      	bls.n	800d218 <_vfiprintf_r+0x1c4>
 800d17a:	b1b0      	cbz	r0, 800d1aa <_vfiprintf_r+0x156>
 800d17c:	9207      	str	r2, [sp, #28]
 800d17e:	e014      	b.n	800d1aa <_vfiprintf_r+0x156>
 800d180:	eba0 0308 	sub.w	r3, r0, r8
 800d184:	fa09 f303 	lsl.w	r3, r9, r3
 800d188:	4313      	orrs	r3, r2
 800d18a:	9304      	str	r3, [sp, #16]
 800d18c:	46a2      	mov	sl, r4
 800d18e:	e7d2      	b.n	800d136 <_vfiprintf_r+0xe2>
 800d190:	9b03      	ldr	r3, [sp, #12]
 800d192:	1d19      	adds	r1, r3, #4
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	9103      	str	r1, [sp, #12]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	bfbb      	ittet	lt
 800d19c:	425b      	neglt	r3, r3
 800d19e:	f042 0202 	orrlt.w	r2, r2, #2
 800d1a2:	9307      	strge	r3, [sp, #28]
 800d1a4:	9307      	strlt	r3, [sp, #28]
 800d1a6:	bfb8      	it	lt
 800d1a8:	9204      	strlt	r2, [sp, #16]
 800d1aa:	7823      	ldrb	r3, [r4, #0]
 800d1ac:	2b2e      	cmp	r3, #46	; 0x2e
 800d1ae:	d10c      	bne.n	800d1ca <_vfiprintf_r+0x176>
 800d1b0:	7863      	ldrb	r3, [r4, #1]
 800d1b2:	2b2a      	cmp	r3, #42	; 0x2a
 800d1b4:	d135      	bne.n	800d222 <_vfiprintf_r+0x1ce>
 800d1b6:	9b03      	ldr	r3, [sp, #12]
 800d1b8:	1d1a      	adds	r2, r3, #4
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	9203      	str	r2, [sp, #12]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	bfb8      	it	lt
 800d1c2:	f04f 33ff 	movlt.w	r3, #4294967295
 800d1c6:	3402      	adds	r4, #2
 800d1c8:	9305      	str	r3, [sp, #20]
 800d1ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d2b0 <_vfiprintf_r+0x25c>
 800d1ce:	7821      	ldrb	r1, [r4, #0]
 800d1d0:	2203      	movs	r2, #3
 800d1d2:	4650      	mov	r0, sl
 800d1d4:	f7f3 f864 	bl	80002a0 <memchr>
 800d1d8:	b140      	cbz	r0, 800d1ec <_vfiprintf_r+0x198>
 800d1da:	2340      	movs	r3, #64	; 0x40
 800d1dc:	eba0 000a 	sub.w	r0, r0, sl
 800d1e0:	fa03 f000 	lsl.w	r0, r3, r0
 800d1e4:	9b04      	ldr	r3, [sp, #16]
 800d1e6:	4303      	orrs	r3, r0
 800d1e8:	3401      	adds	r4, #1
 800d1ea:	9304      	str	r3, [sp, #16]
 800d1ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1f0:	482c      	ldr	r0, [pc, #176]	; (800d2a4 <_vfiprintf_r+0x250>)
 800d1f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d1f6:	2206      	movs	r2, #6
 800d1f8:	f7f3 f852 	bl	80002a0 <memchr>
 800d1fc:	2800      	cmp	r0, #0
 800d1fe:	d03f      	beq.n	800d280 <_vfiprintf_r+0x22c>
 800d200:	4b29      	ldr	r3, [pc, #164]	; (800d2a8 <_vfiprintf_r+0x254>)
 800d202:	bb1b      	cbnz	r3, 800d24c <_vfiprintf_r+0x1f8>
 800d204:	9b03      	ldr	r3, [sp, #12]
 800d206:	3307      	adds	r3, #7
 800d208:	f023 0307 	bic.w	r3, r3, #7
 800d20c:	3308      	adds	r3, #8
 800d20e:	9303      	str	r3, [sp, #12]
 800d210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d212:	443b      	add	r3, r7
 800d214:	9309      	str	r3, [sp, #36]	; 0x24
 800d216:	e767      	b.n	800d0e8 <_vfiprintf_r+0x94>
 800d218:	fb0c 3202 	mla	r2, ip, r2, r3
 800d21c:	460c      	mov	r4, r1
 800d21e:	2001      	movs	r0, #1
 800d220:	e7a5      	b.n	800d16e <_vfiprintf_r+0x11a>
 800d222:	2300      	movs	r3, #0
 800d224:	3401      	adds	r4, #1
 800d226:	9305      	str	r3, [sp, #20]
 800d228:	4619      	mov	r1, r3
 800d22a:	f04f 0c0a 	mov.w	ip, #10
 800d22e:	4620      	mov	r0, r4
 800d230:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d234:	3a30      	subs	r2, #48	; 0x30
 800d236:	2a09      	cmp	r2, #9
 800d238:	d903      	bls.n	800d242 <_vfiprintf_r+0x1ee>
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d0c5      	beq.n	800d1ca <_vfiprintf_r+0x176>
 800d23e:	9105      	str	r1, [sp, #20]
 800d240:	e7c3      	b.n	800d1ca <_vfiprintf_r+0x176>
 800d242:	fb0c 2101 	mla	r1, ip, r1, r2
 800d246:	4604      	mov	r4, r0
 800d248:	2301      	movs	r3, #1
 800d24a:	e7f0      	b.n	800d22e <_vfiprintf_r+0x1da>
 800d24c:	ab03      	add	r3, sp, #12
 800d24e:	9300      	str	r3, [sp, #0]
 800d250:	462a      	mov	r2, r5
 800d252:	4b16      	ldr	r3, [pc, #88]	; (800d2ac <_vfiprintf_r+0x258>)
 800d254:	a904      	add	r1, sp, #16
 800d256:	4630      	mov	r0, r6
 800d258:	f7fc f892 	bl	8009380 <_printf_float>
 800d25c:	4607      	mov	r7, r0
 800d25e:	1c78      	adds	r0, r7, #1
 800d260:	d1d6      	bne.n	800d210 <_vfiprintf_r+0x1bc>
 800d262:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d264:	07d9      	lsls	r1, r3, #31
 800d266:	d405      	bmi.n	800d274 <_vfiprintf_r+0x220>
 800d268:	89ab      	ldrh	r3, [r5, #12]
 800d26a:	059a      	lsls	r2, r3, #22
 800d26c:	d402      	bmi.n	800d274 <_vfiprintf_r+0x220>
 800d26e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d270:	f000 faa1 	bl	800d7b6 <__retarget_lock_release_recursive>
 800d274:	89ab      	ldrh	r3, [r5, #12]
 800d276:	065b      	lsls	r3, r3, #25
 800d278:	f53f af12 	bmi.w	800d0a0 <_vfiprintf_r+0x4c>
 800d27c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d27e:	e711      	b.n	800d0a4 <_vfiprintf_r+0x50>
 800d280:	ab03      	add	r3, sp, #12
 800d282:	9300      	str	r3, [sp, #0]
 800d284:	462a      	mov	r2, r5
 800d286:	4b09      	ldr	r3, [pc, #36]	; (800d2ac <_vfiprintf_r+0x258>)
 800d288:	a904      	add	r1, sp, #16
 800d28a:	4630      	mov	r0, r6
 800d28c:	f7fc fb1c 	bl	80098c8 <_printf_i>
 800d290:	e7e4      	b.n	800d25c <_vfiprintf_r+0x208>
 800d292:	bf00      	nop
 800d294:	08021ba4 	.word	0x08021ba4
 800d298:	08021bc4 	.word	0x08021bc4
 800d29c:	08021b84 	.word	0x08021b84
 800d2a0:	08021b34 	.word	0x08021b34
 800d2a4:	08021b3e 	.word	0x08021b3e
 800d2a8:	08009381 	.word	0x08009381
 800d2ac:	0800d02f 	.word	0x0800d02f
 800d2b0:	08021b3a 	.word	0x08021b3a

0800d2b4 <__swbuf_r>:
 800d2b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2b6:	460e      	mov	r6, r1
 800d2b8:	4614      	mov	r4, r2
 800d2ba:	4605      	mov	r5, r0
 800d2bc:	b118      	cbz	r0, 800d2c6 <__swbuf_r+0x12>
 800d2be:	6983      	ldr	r3, [r0, #24]
 800d2c0:	b90b      	cbnz	r3, 800d2c6 <__swbuf_r+0x12>
 800d2c2:	f000 f9d9 	bl	800d678 <__sinit>
 800d2c6:	4b21      	ldr	r3, [pc, #132]	; (800d34c <__swbuf_r+0x98>)
 800d2c8:	429c      	cmp	r4, r3
 800d2ca:	d12b      	bne.n	800d324 <__swbuf_r+0x70>
 800d2cc:	686c      	ldr	r4, [r5, #4]
 800d2ce:	69a3      	ldr	r3, [r4, #24]
 800d2d0:	60a3      	str	r3, [r4, #8]
 800d2d2:	89a3      	ldrh	r3, [r4, #12]
 800d2d4:	071a      	lsls	r2, r3, #28
 800d2d6:	d52f      	bpl.n	800d338 <__swbuf_r+0x84>
 800d2d8:	6923      	ldr	r3, [r4, #16]
 800d2da:	b36b      	cbz	r3, 800d338 <__swbuf_r+0x84>
 800d2dc:	6923      	ldr	r3, [r4, #16]
 800d2de:	6820      	ldr	r0, [r4, #0]
 800d2e0:	1ac0      	subs	r0, r0, r3
 800d2e2:	6963      	ldr	r3, [r4, #20]
 800d2e4:	b2f6      	uxtb	r6, r6
 800d2e6:	4283      	cmp	r3, r0
 800d2e8:	4637      	mov	r7, r6
 800d2ea:	dc04      	bgt.n	800d2f6 <__swbuf_r+0x42>
 800d2ec:	4621      	mov	r1, r4
 800d2ee:	4628      	mov	r0, r5
 800d2f0:	f000 f92e 	bl	800d550 <_fflush_r>
 800d2f4:	bb30      	cbnz	r0, 800d344 <__swbuf_r+0x90>
 800d2f6:	68a3      	ldr	r3, [r4, #8]
 800d2f8:	3b01      	subs	r3, #1
 800d2fa:	60a3      	str	r3, [r4, #8]
 800d2fc:	6823      	ldr	r3, [r4, #0]
 800d2fe:	1c5a      	adds	r2, r3, #1
 800d300:	6022      	str	r2, [r4, #0]
 800d302:	701e      	strb	r6, [r3, #0]
 800d304:	6963      	ldr	r3, [r4, #20]
 800d306:	3001      	adds	r0, #1
 800d308:	4283      	cmp	r3, r0
 800d30a:	d004      	beq.n	800d316 <__swbuf_r+0x62>
 800d30c:	89a3      	ldrh	r3, [r4, #12]
 800d30e:	07db      	lsls	r3, r3, #31
 800d310:	d506      	bpl.n	800d320 <__swbuf_r+0x6c>
 800d312:	2e0a      	cmp	r6, #10
 800d314:	d104      	bne.n	800d320 <__swbuf_r+0x6c>
 800d316:	4621      	mov	r1, r4
 800d318:	4628      	mov	r0, r5
 800d31a:	f000 f919 	bl	800d550 <_fflush_r>
 800d31e:	b988      	cbnz	r0, 800d344 <__swbuf_r+0x90>
 800d320:	4638      	mov	r0, r7
 800d322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d324:	4b0a      	ldr	r3, [pc, #40]	; (800d350 <__swbuf_r+0x9c>)
 800d326:	429c      	cmp	r4, r3
 800d328:	d101      	bne.n	800d32e <__swbuf_r+0x7a>
 800d32a:	68ac      	ldr	r4, [r5, #8]
 800d32c:	e7cf      	b.n	800d2ce <__swbuf_r+0x1a>
 800d32e:	4b09      	ldr	r3, [pc, #36]	; (800d354 <__swbuf_r+0xa0>)
 800d330:	429c      	cmp	r4, r3
 800d332:	bf08      	it	eq
 800d334:	68ec      	ldreq	r4, [r5, #12]
 800d336:	e7ca      	b.n	800d2ce <__swbuf_r+0x1a>
 800d338:	4621      	mov	r1, r4
 800d33a:	4628      	mov	r0, r5
 800d33c:	f000 f80c 	bl	800d358 <__swsetup_r>
 800d340:	2800      	cmp	r0, #0
 800d342:	d0cb      	beq.n	800d2dc <__swbuf_r+0x28>
 800d344:	f04f 37ff 	mov.w	r7, #4294967295
 800d348:	e7ea      	b.n	800d320 <__swbuf_r+0x6c>
 800d34a:	bf00      	nop
 800d34c:	08021ba4 	.word	0x08021ba4
 800d350:	08021bc4 	.word	0x08021bc4
 800d354:	08021b84 	.word	0x08021b84

0800d358 <__swsetup_r>:
 800d358:	4b32      	ldr	r3, [pc, #200]	; (800d424 <__swsetup_r+0xcc>)
 800d35a:	b570      	push	{r4, r5, r6, lr}
 800d35c:	681d      	ldr	r5, [r3, #0]
 800d35e:	4606      	mov	r6, r0
 800d360:	460c      	mov	r4, r1
 800d362:	b125      	cbz	r5, 800d36e <__swsetup_r+0x16>
 800d364:	69ab      	ldr	r3, [r5, #24]
 800d366:	b913      	cbnz	r3, 800d36e <__swsetup_r+0x16>
 800d368:	4628      	mov	r0, r5
 800d36a:	f000 f985 	bl	800d678 <__sinit>
 800d36e:	4b2e      	ldr	r3, [pc, #184]	; (800d428 <__swsetup_r+0xd0>)
 800d370:	429c      	cmp	r4, r3
 800d372:	d10f      	bne.n	800d394 <__swsetup_r+0x3c>
 800d374:	686c      	ldr	r4, [r5, #4]
 800d376:	89a3      	ldrh	r3, [r4, #12]
 800d378:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d37c:	0719      	lsls	r1, r3, #28
 800d37e:	d42c      	bmi.n	800d3da <__swsetup_r+0x82>
 800d380:	06dd      	lsls	r5, r3, #27
 800d382:	d411      	bmi.n	800d3a8 <__swsetup_r+0x50>
 800d384:	2309      	movs	r3, #9
 800d386:	6033      	str	r3, [r6, #0]
 800d388:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d38c:	81a3      	strh	r3, [r4, #12]
 800d38e:	f04f 30ff 	mov.w	r0, #4294967295
 800d392:	e03e      	b.n	800d412 <__swsetup_r+0xba>
 800d394:	4b25      	ldr	r3, [pc, #148]	; (800d42c <__swsetup_r+0xd4>)
 800d396:	429c      	cmp	r4, r3
 800d398:	d101      	bne.n	800d39e <__swsetup_r+0x46>
 800d39a:	68ac      	ldr	r4, [r5, #8]
 800d39c:	e7eb      	b.n	800d376 <__swsetup_r+0x1e>
 800d39e:	4b24      	ldr	r3, [pc, #144]	; (800d430 <__swsetup_r+0xd8>)
 800d3a0:	429c      	cmp	r4, r3
 800d3a2:	bf08      	it	eq
 800d3a4:	68ec      	ldreq	r4, [r5, #12]
 800d3a6:	e7e6      	b.n	800d376 <__swsetup_r+0x1e>
 800d3a8:	0758      	lsls	r0, r3, #29
 800d3aa:	d512      	bpl.n	800d3d2 <__swsetup_r+0x7a>
 800d3ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d3ae:	b141      	cbz	r1, 800d3c2 <__swsetup_r+0x6a>
 800d3b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d3b4:	4299      	cmp	r1, r3
 800d3b6:	d002      	beq.n	800d3be <__swsetup_r+0x66>
 800d3b8:	4630      	mov	r0, r6
 800d3ba:	f7ff fb65 	bl	800ca88 <_free_r>
 800d3be:	2300      	movs	r3, #0
 800d3c0:	6363      	str	r3, [r4, #52]	; 0x34
 800d3c2:	89a3      	ldrh	r3, [r4, #12]
 800d3c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d3c8:	81a3      	strh	r3, [r4, #12]
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	6063      	str	r3, [r4, #4]
 800d3ce:	6923      	ldr	r3, [r4, #16]
 800d3d0:	6023      	str	r3, [r4, #0]
 800d3d2:	89a3      	ldrh	r3, [r4, #12]
 800d3d4:	f043 0308 	orr.w	r3, r3, #8
 800d3d8:	81a3      	strh	r3, [r4, #12]
 800d3da:	6923      	ldr	r3, [r4, #16]
 800d3dc:	b94b      	cbnz	r3, 800d3f2 <__swsetup_r+0x9a>
 800d3de:	89a3      	ldrh	r3, [r4, #12]
 800d3e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d3e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d3e8:	d003      	beq.n	800d3f2 <__swsetup_r+0x9a>
 800d3ea:	4621      	mov	r1, r4
 800d3ec:	4630      	mov	r0, r6
 800d3ee:	f000 fa07 	bl	800d800 <__smakebuf_r>
 800d3f2:	89a0      	ldrh	r0, [r4, #12]
 800d3f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d3f8:	f010 0301 	ands.w	r3, r0, #1
 800d3fc:	d00a      	beq.n	800d414 <__swsetup_r+0xbc>
 800d3fe:	2300      	movs	r3, #0
 800d400:	60a3      	str	r3, [r4, #8]
 800d402:	6963      	ldr	r3, [r4, #20]
 800d404:	425b      	negs	r3, r3
 800d406:	61a3      	str	r3, [r4, #24]
 800d408:	6923      	ldr	r3, [r4, #16]
 800d40a:	b943      	cbnz	r3, 800d41e <__swsetup_r+0xc6>
 800d40c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d410:	d1ba      	bne.n	800d388 <__swsetup_r+0x30>
 800d412:	bd70      	pop	{r4, r5, r6, pc}
 800d414:	0781      	lsls	r1, r0, #30
 800d416:	bf58      	it	pl
 800d418:	6963      	ldrpl	r3, [r4, #20]
 800d41a:	60a3      	str	r3, [r4, #8]
 800d41c:	e7f4      	b.n	800d408 <__swsetup_r+0xb0>
 800d41e:	2000      	movs	r0, #0
 800d420:	e7f7      	b.n	800d412 <__swsetup_r+0xba>
 800d422:	bf00      	nop
 800d424:	20000080 	.word	0x20000080
 800d428:	08021ba4 	.word	0x08021ba4
 800d42c:	08021bc4 	.word	0x08021bc4
 800d430:	08021b84 	.word	0x08021b84

0800d434 <abort>:
 800d434:	b508      	push	{r3, lr}
 800d436:	2006      	movs	r0, #6
 800d438:	f000 fa52 	bl	800d8e0 <raise>
 800d43c:	2001      	movs	r0, #1
 800d43e:	f7f5 fbcf 	bl	8002be0 <_exit>
	...

0800d444 <__sflush_r>:
 800d444:	898a      	ldrh	r2, [r1, #12]
 800d446:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d44a:	4605      	mov	r5, r0
 800d44c:	0710      	lsls	r0, r2, #28
 800d44e:	460c      	mov	r4, r1
 800d450:	d458      	bmi.n	800d504 <__sflush_r+0xc0>
 800d452:	684b      	ldr	r3, [r1, #4]
 800d454:	2b00      	cmp	r3, #0
 800d456:	dc05      	bgt.n	800d464 <__sflush_r+0x20>
 800d458:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	dc02      	bgt.n	800d464 <__sflush_r+0x20>
 800d45e:	2000      	movs	r0, #0
 800d460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d464:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d466:	2e00      	cmp	r6, #0
 800d468:	d0f9      	beq.n	800d45e <__sflush_r+0x1a>
 800d46a:	2300      	movs	r3, #0
 800d46c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d470:	682f      	ldr	r7, [r5, #0]
 800d472:	602b      	str	r3, [r5, #0]
 800d474:	d032      	beq.n	800d4dc <__sflush_r+0x98>
 800d476:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d478:	89a3      	ldrh	r3, [r4, #12]
 800d47a:	075a      	lsls	r2, r3, #29
 800d47c:	d505      	bpl.n	800d48a <__sflush_r+0x46>
 800d47e:	6863      	ldr	r3, [r4, #4]
 800d480:	1ac0      	subs	r0, r0, r3
 800d482:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d484:	b10b      	cbz	r3, 800d48a <__sflush_r+0x46>
 800d486:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d488:	1ac0      	subs	r0, r0, r3
 800d48a:	2300      	movs	r3, #0
 800d48c:	4602      	mov	r2, r0
 800d48e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d490:	6a21      	ldr	r1, [r4, #32]
 800d492:	4628      	mov	r0, r5
 800d494:	47b0      	blx	r6
 800d496:	1c43      	adds	r3, r0, #1
 800d498:	89a3      	ldrh	r3, [r4, #12]
 800d49a:	d106      	bne.n	800d4aa <__sflush_r+0x66>
 800d49c:	6829      	ldr	r1, [r5, #0]
 800d49e:	291d      	cmp	r1, #29
 800d4a0:	d82c      	bhi.n	800d4fc <__sflush_r+0xb8>
 800d4a2:	4a2a      	ldr	r2, [pc, #168]	; (800d54c <__sflush_r+0x108>)
 800d4a4:	40ca      	lsrs	r2, r1
 800d4a6:	07d6      	lsls	r6, r2, #31
 800d4a8:	d528      	bpl.n	800d4fc <__sflush_r+0xb8>
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	6062      	str	r2, [r4, #4]
 800d4ae:	04d9      	lsls	r1, r3, #19
 800d4b0:	6922      	ldr	r2, [r4, #16]
 800d4b2:	6022      	str	r2, [r4, #0]
 800d4b4:	d504      	bpl.n	800d4c0 <__sflush_r+0x7c>
 800d4b6:	1c42      	adds	r2, r0, #1
 800d4b8:	d101      	bne.n	800d4be <__sflush_r+0x7a>
 800d4ba:	682b      	ldr	r3, [r5, #0]
 800d4bc:	b903      	cbnz	r3, 800d4c0 <__sflush_r+0x7c>
 800d4be:	6560      	str	r0, [r4, #84]	; 0x54
 800d4c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d4c2:	602f      	str	r7, [r5, #0]
 800d4c4:	2900      	cmp	r1, #0
 800d4c6:	d0ca      	beq.n	800d45e <__sflush_r+0x1a>
 800d4c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d4cc:	4299      	cmp	r1, r3
 800d4ce:	d002      	beq.n	800d4d6 <__sflush_r+0x92>
 800d4d0:	4628      	mov	r0, r5
 800d4d2:	f7ff fad9 	bl	800ca88 <_free_r>
 800d4d6:	2000      	movs	r0, #0
 800d4d8:	6360      	str	r0, [r4, #52]	; 0x34
 800d4da:	e7c1      	b.n	800d460 <__sflush_r+0x1c>
 800d4dc:	6a21      	ldr	r1, [r4, #32]
 800d4de:	2301      	movs	r3, #1
 800d4e0:	4628      	mov	r0, r5
 800d4e2:	47b0      	blx	r6
 800d4e4:	1c41      	adds	r1, r0, #1
 800d4e6:	d1c7      	bne.n	800d478 <__sflush_r+0x34>
 800d4e8:	682b      	ldr	r3, [r5, #0]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d0c4      	beq.n	800d478 <__sflush_r+0x34>
 800d4ee:	2b1d      	cmp	r3, #29
 800d4f0:	d001      	beq.n	800d4f6 <__sflush_r+0xb2>
 800d4f2:	2b16      	cmp	r3, #22
 800d4f4:	d101      	bne.n	800d4fa <__sflush_r+0xb6>
 800d4f6:	602f      	str	r7, [r5, #0]
 800d4f8:	e7b1      	b.n	800d45e <__sflush_r+0x1a>
 800d4fa:	89a3      	ldrh	r3, [r4, #12]
 800d4fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d500:	81a3      	strh	r3, [r4, #12]
 800d502:	e7ad      	b.n	800d460 <__sflush_r+0x1c>
 800d504:	690f      	ldr	r7, [r1, #16]
 800d506:	2f00      	cmp	r7, #0
 800d508:	d0a9      	beq.n	800d45e <__sflush_r+0x1a>
 800d50a:	0793      	lsls	r3, r2, #30
 800d50c:	680e      	ldr	r6, [r1, #0]
 800d50e:	bf08      	it	eq
 800d510:	694b      	ldreq	r3, [r1, #20]
 800d512:	600f      	str	r7, [r1, #0]
 800d514:	bf18      	it	ne
 800d516:	2300      	movne	r3, #0
 800d518:	eba6 0807 	sub.w	r8, r6, r7
 800d51c:	608b      	str	r3, [r1, #8]
 800d51e:	f1b8 0f00 	cmp.w	r8, #0
 800d522:	dd9c      	ble.n	800d45e <__sflush_r+0x1a>
 800d524:	6a21      	ldr	r1, [r4, #32]
 800d526:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d528:	4643      	mov	r3, r8
 800d52a:	463a      	mov	r2, r7
 800d52c:	4628      	mov	r0, r5
 800d52e:	47b0      	blx	r6
 800d530:	2800      	cmp	r0, #0
 800d532:	dc06      	bgt.n	800d542 <__sflush_r+0xfe>
 800d534:	89a3      	ldrh	r3, [r4, #12]
 800d536:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d53a:	81a3      	strh	r3, [r4, #12]
 800d53c:	f04f 30ff 	mov.w	r0, #4294967295
 800d540:	e78e      	b.n	800d460 <__sflush_r+0x1c>
 800d542:	4407      	add	r7, r0
 800d544:	eba8 0800 	sub.w	r8, r8, r0
 800d548:	e7e9      	b.n	800d51e <__sflush_r+0xda>
 800d54a:	bf00      	nop
 800d54c:	20400001 	.word	0x20400001

0800d550 <_fflush_r>:
 800d550:	b538      	push	{r3, r4, r5, lr}
 800d552:	690b      	ldr	r3, [r1, #16]
 800d554:	4605      	mov	r5, r0
 800d556:	460c      	mov	r4, r1
 800d558:	b913      	cbnz	r3, 800d560 <_fflush_r+0x10>
 800d55a:	2500      	movs	r5, #0
 800d55c:	4628      	mov	r0, r5
 800d55e:	bd38      	pop	{r3, r4, r5, pc}
 800d560:	b118      	cbz	r0, 800d56a <_fflush_r+0x1a>
 800d562:	6983      	ldr	r3, [r0, #24]
 800d564:	b90b      	cbnz	r3, 800d56a <_fflush_r+0x1a>
 800d566:	f000 f887 	bl	800d678 <__sinit>
 800d56a:	4b14      	ldr	r3, [pc, #80]	; (800d5bc <_fflush_r+0x6c>)
 800d56c:	429c      	cmp	r4, r3
 800d56e:	d11b      	bne.n	800d5a8 <_fflush_r+0x58>
 800d570:	686c      	ldr	r4, [r5, #4]
 800d572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d576:	2b00      	cmp	r3, #0
 800d578:	d0ef      	beq.n	800d55a <_fflush_r+0xa>
 800d57a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d57c:	07d0      	lsls	r0, r2, #31
 800d57e:	d404      	bmi.n	800d58a <_fflush_r+0x3a>
 800d580:	0599      	lsls	r1, r3, #22
 800d582:	d402      	bmi.n	800d58a <_fflush_r+0x3a>
 800d584:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d586:	f000 f915 	bl	800d7b4 <__retarget_lock_acquire_recursive>
 800d58a:	4628      	mov	r0, r5
 800d58c:	4621      	mov	r1, r4
 800d58e:	f7ff ff59 	bl	800d444 <__sflush_r>
 800d592:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d594:	07da      	lsls	r2, r3, #31
 800d596:	4605      	mov	r5, r0
 800d598:	d4e0      	bmi.n	800d55c <_fflush_r+0xc>
 800d59a:	89a3      	ldrh	r3, [r4, #12]
 800d59c:	059b      	lsls	r3, r3, #22
 800d59e:	d4dd      	bmi.n	800d55c <_fflush_r+0xc>
 800d5a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d5a2:	f000 f908 	bl	800d7b6 <__retarget_lock_release_recursive>
 800d5a6:	e7d9      	b.n	800d55c <_fflush_r+0xc>
 800d5a8:	4b05      	ldr	r3, [pc, #20]	; (800d5c0 <_fflush_r+0x70>)
 800d5aa:	429c      	cmp	r4, r3
 800d5ac:	d101      	bne.n	800d5b2 <_fflush_r+0x62>
 800d5ae:	68ac      	ldr	r4, [r5, #8]
 800d5b0:	e7df      	b.n	800d572 <_fflush_r+0x22>
 800d5b2:	4b04      	ldr	r3, [pc, #16]	; (800d5c4 <_fflush_r+0x74>)
 800d5b4:	429c      	cmp	r4, r3
 800d5b6:	bf08      	it	eq
 800d5b8:	68ec      	ldreq	r4, [r5, #12]
 800d5ba:	e7da      	b.n	800d572 <_fflush_r+0x22>
 800d5bc:	08021ba4 	.word	0x08021ba4
 800d5c0:	08021bc4 	.word	0x08021bc4
 800d5c4:	08021b84 	.word	0x08021b84

0800d5c8 <std>:
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	b510      	push	{r4, lr}
 800d5cc:	4604      	mov	r4, r0
 800d5ce:	e9c0 3300 	strd	r3, r3, [r0]
 800d5d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d5d6:	6083      	str	r3, [r0, #8]
 800d5d8:	8181      	strh	r1, [r0, #12]
 800d5da:	6643      	str	r3, [r0, #100]	; 0x64
 800d5dc:	81c2      	strh	r2, [r0, #14]
 800d5de:	6183      	str	r3, [r0, #24]
 800d5e0:	4619      	mov	r1, r3
 800d5e2:	2208      	movs	r2, #8
 800d5e4:	305c      	adds	r0, #92	; 0x5c
 800d5e6:	f7fb fe23 	bl	8009230 <memset>
 800d5ea:	4b05      	ldr	r3, [pc, #20]	; (800d600 <std+0x38>)
 800d5ec:	6263      	str	r3, [r4, #36]	; 0x24
 800d5ee:	4b05      	ldr	r3, [pc, #20]	; (800d604 <std+0x3c>)
 800d5f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800d5f2:	4b05      	ldr	r3, [pc, #20]	; (800d608 <std+0x40>)
 800d5f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d5f6:	4b05      	ldr	r3, [pc, #20]	; (800d60c <std+0x44>)
 800d5f8:	6224      	str	r4, [r4, #32]
 800d5fa:	6323      	str	r3, [r4, #48]	; 0x30
 800d5fc:	bd10      	pop	{r4, pc}
 800d5fe:	bf00      	nop
 800d600:	0800d919 	.word	0x0800d919
 800d604:	0800d93b 	.word	0x0800d93b
 800d608:	0800d973 	.word	0x0800d973
 800d60c:	0800d997 	.word	0x0800d997

0800d610 <_cleanup_r>:
 800d610:	4901      	ldr	r1, [pc, #4]	; (800d618 <_cleanup_r+0x8>)
 800d612:	f000 b8af 	b.w	800d774 <_fwalk_reent>
 800d616:	bf00      	nop
 800d618:	0800d551 	.word	0x0800d551

0800d61c <__sfmoreglue>:
 800d61c:	b570      	push	{r4, r5, r6, lr}
 800d61e:	1e4a      	subs	r2, r1, #1
 800d620:	2568      	movs	r5, #104	; 0x68
 800d622:	4355      	muls	r5, r2
 800d624:	460e      	mov	r6, r1
 800d626:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d62a:	f7ff fa7d 	bl	800cb28 <_malloc_r>
 800d62e:	4604      	mov	r4, r0
 800d630:	b140      	cbz	r0, 800d644 <__sfmoreglue+0x28>
 800d632:	2100      	movs	r1, #0
 800d634:	e9c0 1600 	strd	r1, r6, [r0]
 800d638:	300c      	adds	r0, #12
 800d63a:	60a0      	str	r0, [r4, #8]
 800d63c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d640:	f7fb fdf6 	bl	8009230 <memset>
 800d644:	4620      	mov	r0, r4
 800d646:	bd70      	pop	{r4, r5, r6, pc}

0800d648 <__sfp_lock_acquire>:
 800d648:	4801      	ldr	r0, [pc, #4]	; (800d650 <__sfp_lock_acquire+0x8>)
 800d64a:	f000 b8b3 	b.w	800d7b4 <__retarget_lock_acquire_recursive>
 800d64e:	bf00      	nop
 800d650:	2000d8f8 	.word	0x2000d8f8

0800d654 <__sfp_lock_release>:
 800d654:	4801      	ldr	r0, [pc, #4]	; (800d65c <__sfp_lock_release+0x8>)
 800d656:	f000 b8ae 	b.w	800d7b6 <__retarget_lock_release_recursive>
 800d65a:	bf00      	nop
 800d65c:	2000d8f8 	.word	0x2000d8f8

0800d660 <__sinit_lock_acquire>:
 800d660:	4801      	ldr	r0, [pc, #4]	; (800d668 <__sinit_lock_acquire+0x8>)
 800d662:	f000 b8a7 	b.w	800d7b4 <__retarget_lock_acquire_recursive>
 800d666:	bf00      	nop
 800d668:	2000d8f3 	.word	0x2000d8f3

0800d66c <__sinit_lock_release>:
 800d66c:	4801      	ldr	r0, [pc, #4]	; (800d674 <__sinit_lock_release+0x8>)
 800d66e:	f000 b8a2 	b.w	800d7b6 <__retarget_lock_release_recursive>
 800d672:	bf00      	nop
 800d674:	2000d8f3 	.word	0x2000d8f3

0800d678 <__sinit>:
 800d678:	b510      	push	{r4, lr}
 800d67a:	4604      	mov	r4, r0
 800d67c:	f7ff fff0 	bl	800d660 <__sinit_lock_acquire>
 800d680:	69a3      	ldr	r3, [r4, #24]
 800d682:	b11b      	cbz	r3, 800d68c <__sinit+0x14>
 800d684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d688:	f7ff bff0 	b.w	800d66c <__sinit_lock_release>
 800d68c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d690:	6523      	str	r3, [r4, #80]	; 0x50
 800d692:	4b13      	ldr	r3, [pc, #76]	; (800d6e0 <__sinit+0x68>)
 800d694:	4a13      	ldr	r2, [pc, #76]	; (800d6e4 <__sinit+0x6c>)
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	62a2      	str	r2, [r4, #40]	; 0x28
 800d69a:	42a3      	cmp	r3, r4
 800d69c:	bf04      	itt	eq
 800d69e:	2301      	moveq	r3, #1
 800d6a0:	61a3      	streq	r3, [r4, #24]
 800d6a2:	4620      	mov	r0, r4
 800d6a4:	f000 f820 	bl	800d6e8 <__sfp>
 800d6a8:	6060      	str	r0, [r4, #4]
 800d6aa:	4620      	mov	r0, r4
 800d6ac:	f000 f81c 	bl	800d6e8 <__sfp>
 800d6b0:	60a0      	str	r0, [r4, #8]
 800d6b2:	4620      	mov	r0, r4
 800d6b4:	f000 f818 	bl	800d6e8 <__sfp>
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	60e0      	str	r0, [r4, #12]
 800d6bc:	2104      	movs	r1, #4
 800d6be:	6860      	ldr	r0, [r4, #4]
 800d6c0:	f7ff ff82 	bl	800d5c8 <std>
 800d6c4:	68a0      	ldr	r0, [r4, #8]
 800d6c6:	2201      	movs	r2, #1
 800d6c8:	2109      	movs	r1, #9
 800d6ca:	f7ff ff7d 	bl	800d5c8 <std>
 800d6ce:	68e0      	ldr	r0, [r4, #12]
 800d6d0:	2202      	movs	r2, #2
 800d6d2:	2112      	movs	r1, #18
 800d6d4:	f7ff ff78 	bl	800d5c8 <std>
 800d6d8:	2301      	movs	r3, #1
 800d6da:	61a3      	str	r3, [r4, #24]
 800d6dc:	e7d2      	b.n	800d684 <__sinit+0xc>
 800d6de:	bf00      	nop
 800d6e0:	08021730 	.word	0x08021730
 800d6e4:	0800d611 	.word	0x0800d611

0800d6e8 <__sfp>:
 800d6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6ea:	4607      	mov	r7, r0
 800d6ec:	f7ff ffac 	bl	800d648 <__sfp_lock_acquire>
 800d6f0:	4b1e      	ldr	r3, [pc, #120]	; (800d76c <__sfp+0x84>)
 800d6f2:	681e      	ldr	r6, [r3, #0]
 800d6f4:	69b3      	ldr	r3, [r6, #24]
 800d6f6:	b913      	cbnz	r3, 800d6fe <__sfp+0x16>
 800d6f8:	4630      	mov	r0, r6
 800d6fa:	f7ff ffbd 	bl	800d678 <__sinit>
 800d6fe:	3648      	adds	r6, #72	; 0x48
 800d700:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d704:	3b01      	subs	r3, #1
 800d706:	d503      	bpl.n	800d710 <__sfp+0x28>
 800d708:	6833      	ldr	r3, [r6, #0]
 800d70a:	b30b      	cbz	r3, 800d750 <__sfp+0x68>
 800d70c:	6836      	ldr	r6, [r6, #0]
 800d70e:	e7f7      	b.n	800d700 <__sfp+0x18>
 800d710:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d714:	b9d5      	cbnz	r5, 800d74c <__sfp+0x64>
 800d716:	4b16      	ldr	r3, [pc, #88]	; (800d770 <__sfp+0x88>)
 800d718:	60e3      	str	r3, [r4, #12]
 800d71a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d71e:	6665      	str	r5, [r4, #100]	; 0x64
 800d720:	f000 f847 	bl	800d7b2 <__retarget_lock_init_recursive>
 800d724:	f7ff ff96 	bl	800d654 <__sfp_lock_release>
 800d728:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d72c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d730:	6025      	str	r5, [r4, #0]
 800d732:	61a5      	str	r5, [r4, #24]
 800d734:	2208      	movs	r2, #8
 800d736:	4629      	mov	r1, r5
 800d738:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d73c:	f7fb fd78 	bl	8009230 <memset>
 800d740:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d744:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d748:	4620      	mov	r0, r4
 800d74a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d74c:	3468      	adds	r4, #104	; 0x68
 800d74e:	e7d9      	b.n	800d704 <__sfp+0x1c>
 800d750:	2104      	movs	r1, #4
 800d752:	4638      	mov	r0, r7
 800d754:	f7ff ff62 	bl	800d61c <__sfmoreglue>
 800d758:	4604      	mov	r4, r0
 800d75a:	6030      	str	r0, [r6, #0]
 800d75c:	2800      	cmp	r0, #0
 800d75e:	d1d5      	bne.n	800d70c <__sfp+0x24>
 800d760:	f7ff ff78 	bl	800d654 <__sfp_lock_release>
 800d764:	230c      	movs	r3, #12
 800d766:	603b      	str	r3, [r7, #0]
 800d768:	e7ee      	b.n	800d748 <__sfp+0x60>
 800d76a:	bf00      	nop
 800d76c:	08021730 	.word	0x08021730
 800d770:	ffff0001 	.word	0xffff0001

0800d774 <_fwalk_reent>:
 800d774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d778:	4606      	mov	r6, r0
 800d77a:	4688      	mov	r8, r1
 800d77c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d780:	2700      	movs	r7, #0
 800d782:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d786:	f1b9 0901 	subs.w	r9, r9, #1
 800d78a:	d505      	bpl.n	800d798 <_fwalk_reent+0x24>
 800d78c:	6824      	ldr	r4, [r4, #0]
 800d78e:	2c00      	cmp	r4, #0
 800d790:	d1f7      	bne.n	800d782 <_fwalk_reent+0xe>
 800d792:	4638      	mov	r0, r7
 800d794:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d798:	89ab      	ldrh	r3, [r5, #12]
 800d79a:	2b01      	cmp	r3, #1
 800d79c:	d907      	bls.n	800d7ae <_fwalk_reent+0x3a>
 800d79e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d7a2:	3301      	adds	r3, #1
 800d7a4:	d003      	beq.n	800d7ae <_fwalk_reent+0x3a>
 800d7a6:	4629      	mov	r1, r5
 800d7a8:	4630      	mov	r0, r6
 800d7aa:	47c0      	blx	r8
 800d7ac:	4307      	orrs	r7, r0
 800d7ae:	3568      	adds	r5, #104	; 0x68
 800d7b0:	e7e9      	b.n	800d786 <_fwalk_reent+0x12>

0800d7b2 <__retarget_lock_init_recursive>:
 800d7b2:	4770      	bx	lr

0800d7b4 <__retarget_lock_acquire_recursive>:
 800d7b4:	4770      	bx	lr

0800d7b6 <__retarget_lock_release_recursive>:
 800d7b6:	4770      	bx	lr

0800d7b8 <__swhatbuf_r>:
 800d7b8:	b570      	push	{r4, r5, r6, lr}
 800d7ba:	460e      	mov	r6, r1
 800d7bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7c0:	2900      	cmp	r1, #0
 800d7c2:	b096      	sub	sp, #88	; 0x58
 800d7c4:	4614      	mov	r4, r2
 800d7c6:	461d      	mov	r5, r3
 800d7c8:	da07      	bge.n	800d7da <__swhatbuf_r+0x22>
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	602b      	str	r3, [r5, #0]
 800d7ce:	89b3      	ldrh	r3, [r6, #12]
 800d7d0:	061a      	lsls	r2, r3, #24
 800d7d2:	d410      	bmi.n	800d7f6 <__swhatbuf_r+0x3e>
 800d7d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d7d8:	e00e      	b.n	800d7f8 <__swhatbuf_r+0x40>
 800d7da:	466a      	mov	r2, sp
 800d7dc:	f000 f902 	bl	800d9e4 <_fstat_r>
 800d7e0:	2800      	cmp	r0, #0
 800d7e2:	dbf2      	blt.n	800d7ca <__swhatbuf_r+0x12>
 800d7e4:	9a01      	ldr	r2, [sp, #4]
 800d7e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d7ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d7ee:	425a      	negs	r2, r3
 800d7f0:	415a      	adcs	r2, r3
 800d7f2:	602a      	str	r2, [r5, #0]
 800d7f4:	e7ee      	b.n	800d7d4 <__swhatbuf_r+0x1c>
 800d7f6:	2340      	movs	r3, #64	; 0x40
 800d7f8:	2000      	movs	r0, #0
 800d7fa:	6023      	str	r3, [r4, #0]
 800d7fc:	b016      	add	sp, #88	; 0x58
 800d7fe:	bd70      	pop	{r4, r5, r6, pc}

0800d800 <__smakebuf_r>:
 800d800:	898b      	ldrh	r3, [r1, #12]
 800d802:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d804:	079d      	lsls	r5, r3, #30
 800d806:	4606      	mov	r6, r0
 800d808:	460c      	mov	r4, r1
 800d80a:	d507      	bpl.n	800d81c <__smakebuf_r+0x1c>
 800d80c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d810:	6023      	str	r3, [r4, #0]
 800d812:	6123      	str	r3, [r4, #16]
 800d814:	2301      	movs	r3, #1
 800d816:	6163      	str	r3, [r4, #20]
 800d818:	b002      	add	sp, #8
 800d81a:	bd70      	pop	{r4, r5, r6, pc}
 800d81c:	ab01      	add	r3, sp, #4
 800d81e:	466a      	mov	r2, sp
 800d820:	f7ff ffca 	bl	800d7b8 <__swhatbuf_r>
 800d824:	9900      	ldr	r1, [sp, #0]
 800d826:	4605      	mov	r5, r0
 800d828:	4630      	mov	r0, r6
 800d82a:	f7ff f97d 	bl	800cb28 <_malloc_r>
 800d82e:	b948      	cbnz	r0, 800d844 <__smakebuf_r+0x44>
 800d830:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d834:	059a      	lsls	r2, r3, #22
 800d836:	d4ef      	bmi.n	800d818 <__smakebuf_r+0x18>
 800d838:	f023 0303 	bic.w	r3, r3, #3
 800d83c:	f043 0302 	orr.w	r3, r3, #2
 800d840:	81a3      	strh	r3, [r4, #12]
 800d842:	e7e3      	b.n	800d80c <__smakebuf_r+0xc>
 800d844:	4b0d      	ldr	r3, [pc, #52]	; (800d87c <__smakebuf_r+0x7c>)
 800d846:	62b3      	str	r3, [r6, #40]	; 0x28
 800d848:	89a3      	ldrh	r3, [r4, #12]
 800d84a:	6020      	str	r0, [r4, #0]
 800d84c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d850:	81a3      	strh	r3, [r4, #12]
 800d852:	9b00      	ldr	r3, [sp, #0]
 800d854:	6163      	str	r3, [r4, #20]
 800d856:	9b01      	ldr	r3, [sp, #4]
 800d858:	6120      	str	r0, [r4, #16]
 800d85a:	b15b      	cbz	r3, 800d874 <__smakebuf_r+0x74>
 800d85c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d860:	4630      	mov	r0, r6
 800d862:	f000 f8d1 	bl	800da08 <_isatty_r>
 800d866:	b128      	cbz	r0, 800d874 <__smakebuf_r+0x74>
 800d868:	89a3      	ldrh	r3, [r4, #12]
 800d86a:	f023 0303 	bic.w	r3, r3, #3
 800d86e:	f043 0301 	orr.w	r3, r3, #1
 800d872:	81a3      	strh	r3, [r4, #12]
 800d874:	89a0      	ldrh	r0, [r4, #12]
 800d876:	4305      	orrs	r5, r0
 800d878:	81a5      	strh	r5, [r4, #12]
 800d87a:	e7cd      	b.n	800d818 <__smakebuf_r+0x18>
 800d87c:	0800d611 	.word	0x0800d611

0800d880 <_malloc_usable_size_r>:
 800d880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d884:	1f18      	subs	r0, r3, #4
 800d886:	2b00      	cmp	r3, #0
 800d888:	bfbc      	itt	lt
 800d88a:	580b      	ldrlt	r3, [r1, r0]
 800d88c:	18c0      	addlt	r0, r0, r3
 800d88e:	4770      	bx	lr

0800d890 <_raise_r>:
 800d890:	291f      	cmp	r1, #31
 800d892:	b538      	push	{r3, r4, r5, lr}
 800d894:	4604      	mov	r4, r0
 800d896:	460d      	mov	r5, r1
 800d898:	d904      	bls.n	800d8a4 <_raise_r+0x14>
 800d89a:	2316      	movs	r3, #22
 800d89c:	6003      	str	r3, [r0, #0]
 800d89e:	f04f 30ff 	mov.w	r0, #4294967295
 800d8a2:	bd38      	pop	{r3, r4, r5, pc}
 800d8a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d8a6:	b112      	cbz	r2, 800d8ae <_raise_r+0x1e>
 800d8a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d8ac:	b94b      	cbnz	r3, 800d8c2 <_raise_r+0x32>
 800d8ae:	4620      	mov	r0, r4
 800d8b0:	f000 f830 	bl	800d914 <_getpid_r>
 800d8b4:	462a      	mov	r2, r5
 800d8b6:	4601      	mov	r1, r0
 800d8b8:	4620      	mov	r0, r4
 800d8ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d8be:	f000 b817 	b.w	800d8f0 <_kill_r>
 800d8c2:	2b01      	cmp	r3, #1
 800d8c4:	d00a      	beq.n	800d8dc <_raise_r+0x4c>
 800d8c6:	1c59      	adds	r1, r3, #1
 800d8c8:	d103      	bne.n	800d8d2 <_raise_r+0x42>
 800d8ca:	2316      	movs	r3, #22
 800d8cc:	6003      	str	r3, [r0, #0]
 800d8ce:	2001      	movs	r0, #1
 800d8d0:	e7e7      	b.n	800d8a2 <_raise_r+0x12>
 800d8d2:	2400      	movs	r4, #0
 800d8d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d8d8:	4628      	mov	r0, r5
 800d8da:	4798      	blx	r3
 800d8dc:	2000      	movs	r0, #0
 800d8de:	e7e0      	b.n	800d8a2 <_raise_r+0x12>

0800d8e0 <raise>:
 800d8e0:	4b02      	ldr	r3, [pc, #8]	; (800d8ec <raise+0xc>)
 800d8e2:	4601      	mov	r1, r0
 800d8e4:	6818      	ldr	r0, [r3, #0]
 800d8e6:	f7ff bfd3 	b.w	800d890 <_raise_r>
 800d8ea:	bf00      	nop
 800d8ec:	20000080 	.word	0x20000080

0800d8f0 <_kill_r>:
 800d8f0:	b538      	push	{r3, r4, r5, lr}
 800d8f2:	4d07      	ldr	r5, [pc, #28]	; (800d910 <_kill_r+0x20>)
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	4604      	mov	r4, r0
 800d8f8:	4608      	mov	r0, r1
 800d8fa:	4611      	mov	r1, r2
 800d8fc:	602b      	str	r3, [r5, #0]
 800d8fe:	f7f5 f95f 	bl	8002bc0 <_kill>
 800d902:	1c43      	adds	r3, r0, #1
 800d904:	d102      	bne.n	800d90c <_kill_r+0x1c>
 800d906:	682b      	ldr	r3, [r5, #0]
 800d908:	b103      	cbz	r3, 800d90c <_kill_r+0x1c>
 800d90a:	6023      	str	r3, [r4, #0]
 800d90c:	bd38      	pop	{r3, r4, r5, pc}
 800d90e:	bf00      	nop
 800d910:	2000d8ec 	.word	0x2000d8ec

0800d914 <_getpid_r>:
 800d914:	f7f5 b94c 	b.w	8002bb0 <_getpid>

0800d918 <__sread>:
 800d918:	b510      	push	{r4, lr}
 800d91a:	460c      	mov	r4, r1
 800d91c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d920:	f000 f894 	bl	800da4c <_read_r>
 800d924:	2800      	cmp	r0, #0
 800d926:	bfab      	itete	ge
 800d928:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d92a:	89a3      	ldrhlt	r3, [r4, #12]
 800d92c:	181b      	addge	r3, r3, r0
 800d92e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d932:	bfac      	ite	ge
 800d934:	6563      	strge	r3, [r4, #84]	; 0x54
 800d936:	81a3      	strhlt	r3, [r4, #12]
 800d938:	bd10      	pop	{r4, pc}

0800d93a <__swrite>:
 800d93a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d93e:	461f      	mov	r7, r3
 800d940:	898b      	ldrh	r3, [r1, #12]
 800d942:	05db      	lsls	r3, r3, #23
 800d944:	4605      	mov	r5, r0
 800d946:	460c      	mov	r4, r1
 800d948:	4616      	mov	r6, r2
 800d94a:	d505      	bpl.n	800d958 <__swrite+0x1e>
 800d94c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d950:	2302      	movs	r3, #2
 800d952:	2200      	movs	r2, #0
 800d954:	f000 f868 	bl	800da28 <_lseek_r>
 800d958:	89a3      	ldrh	r3, [r4, #12]
 800d95a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d95e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d962:	81a3      	strh	r3, [r4, #12]
 800d964:	4632      	mov	r2, r6
 800d966:	463b      	mov	r3, r7
 800d968:	4628      	mov	r0, r5
 800d96a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d96e:	f000 b817 	b.w	800d9a0 <_write_r>

0800d972 <__sseek>:
 800d972:	b510      	push	{r4, lr}
 800d974:	460c      	mov	r4, r1
 800d976:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d97a:	f000 f855 	bl	800da28 <_lseek_r>
 800d97e:	1c43      	adds	r3, r0, #1
 800d980:	89a3      	ldrh	r3, [r4, #12]
 800d982:	bf15      	itete	ne
 800d984:	6560      	strne	r0, [r4, #84]	; 0x54
 800d986:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d98a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d98e:	81a3      	strheq	r3, [r4, #12]
 800d990:	bf18      	it	ne
 800d992:	81a3      	strhne	r3, [r4, #12]
 800d994:	bd10      	pop	{r4, pc}

0800d996 <__sclose>:
 800d996:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d99a:	f000 b813 	b.w	800d9c4 <_close_r>
	...

0800d9a0 <_write_r>:
 800d9a0:	b538      	push	{r3, r4, r5, lr}
 800d9a2:	4d07      	ldr	r5, [pc, #28]	; (800d9c0 <_write_r+0x20>)
 800d9a4:	4604      	mov	r4, r0
 800d9a6:	4608      	mov	r0, r1
 800d9a8:	4611      	mov	r1, r2
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	602a      	str	r2, [r5, #0]
 800d9ae:	461a      	mov	r2, r3
 800d9b0:	f7f5 f93d 	bl	8002c2e <_write>
 800d9b4:	1c43      	adds	r3, r0, #1
 800d9b6:	d102      	bne.n	800d9be <_write_r+0x1e>
 800d9b8:	682b      	ldr	r3, [r5, #0]
 800d9ba:	b103      	cbz	r3, 800d9be <_write_r+0x1e>
 800d9bc:	6023      	str	r3, [r4, #0]
 800d9be:	bd38      	pop	{r3, r4, r5, pc}
 800d9c0:	2000d8ec 	.word	0x2000d8ec

0800d9c4 <_close_r>:
 800d9c4:	b538      	push	{r3, r4, r5, lr}
 800d9c6:	4d06      	ldr	r5, [pc, #24]	; (800d9e0 <_close_r+0x1c>)
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	4604      	mov	r4, r0
 800d9cc:	4608      	mov	r0, r1
 800d9ce:	602b      	str	r3, [r5, #0]
 800d9d0:	f7f5 f949 	bl	8002c66 <_close>
 800d9d4:	1c43      	adds	r3, r0, #1
 800d9d6:	d102      	bne.n	800d9de <_close_r+0x1a>
 800d9d8:	682b      	ldr	r3, [r5, #0]
 800d9da:	b103      	cbz	r3, 800d9de <_close_r+0x1a>
 800d9dc:	6023      	str	r3, [r4, #0]
 800d9de:	bd38      	pop	{r3, r4, r5, pc}
 800d9e0:	2000d8ec 	.word	0x2000d8ec

0800d9e4 <_fstat_r>:
 800d9e4:	b538      	push	{r3, r4, r5, lr}
 800d9e6:	4d07      	ldr	r5, [pc, #28]	; (800da04 <_fstat_r+0x20>)
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	4604      	mov	r4, r0
 800d9ec:	4608      	mov	r0, r1
 800d9ee:	4611      	mov	r1, r2
 800d9f0:	602b      	str	r3, [r5, #0]
 800d9f2:	f7f5 f944 	bl	8002c7e <_fstat>
 800d9f6:	1c43      	adds	r3, r0, #1
 800d9f8:	d102      	bne.n	800da00 <_fstat_r+0x1c>
 800d9fa:	682b      	ldr	r3, [r5, #0]
 800d9fc:	b103      	cbz	r3, 800da00 <_fstat_r+0x1c>
 800d9fe:	6023      	str	r3, [r4, #0]
 800da00:	bd38      	pop	{r3, r4, r5, pc}
 800da02:	bf00      	nop
 800da04:	2000d8ec 	.word	0x2000d8ec

0800da08 <_isatty_r>:
 800da08:	b538      	push	{r3, r4, r5, lr}
 800da0a:	4d06      	ldr	r5, [pc, #24]	; (800da24 <_isatty_r+0x1c>)
 800da0c:	2300      	movs	r3, #0
 800da0e:	4604      	mov	r4, r0
 800da10:	4608      	mov	r0, r1
 800da12:	602b      	str	r3, [r5, #0]
 800da14:	f7f5 f943 	bl	8002c9e <_isatty>
 800da18:	1c43      	adds	r3, r0, #1
 800da1a:	d102      	bne.n	800da22 <_isatty_r+0x1a>
 800da1c:	682b      	ldr	r3, [r5, #0]
 800da1e:	b103      	cbz	r3, 800da22 <_isatty_r+0x1a>
 800da20:	6023      	str	r3, [r4, #0]
 800da22:	bd38      	pop	{r3, r4, r5, pc}
 800da24:	2000d8ec 	.word	0x2000d8ec

0800da28 <_lseek_r>:
 800da28:	b538      	push	{r3, r4, r5, lr}
 800da2a:	4d07      	ldr	r5, [pc, #28]	; (800da48 <_lseek_r+0x20>)
 800da2c:	4604      	mov	r4, r0
 800da2e:	4608      	mov	r0, r1
 800da30:	4611      	mov	r1, r2
 800da32:	2200      	movs	r2, #0
 800da34:	602a      	str	r2, [r5, #0]
 800da36:	461a      	mov	r2, r3
 800da38:	f7f5 f93c 	bl	8002cb4 <_lseek>
 800da3c:	1c43      	adds	r3, r0, #1
 800da3e:	d102      	bne.n	800da46 <_lseek_r+0x1e>
 800da40:	682b      	ldr	r3, [r5, #0]
 800da42:	b103      	cbz	r3, 800da46 <_lseek_r+0x1e>
 800da44:	6023      	str	r3, [r4, #0]
 800da46:	bd38      	pop	{r3, r4, r5, pc}
 800da48:	2000d8ec 	.word	0x2000d8ec

0800da4c <_read_r>:
 800da4c:	b538      	push	{r3, r4, r5, lr}
 800da4e:	4d07      	ldr	r5, [pc, #28]	; (800da6c <_read_r+0x20>)
 800da50:	4604      	mov	r4, r0
 800da52:	4608      	mov	r0, r1
 800da54:	4611      	mov	r1, r2
 800da56:	2200      	movs	r2, #0
 800da58:	602a      	str	r2, [r5, #0]
 800da5a:	461a      	mov	r2, r3
 800da5c:	f7f5 f8ca 	bl	8002bf4 <_read>
 800da60:	1c43      	adds	r3, r0, #1
 800da62:	d102      	bne.n	800da6a <_read_r+0x1e>
 800da64:	682b      	ldr	r3, [r5, #0]
 800da66:	b103      	cbz	r3, 800da6a <_read_r+0x1e>
 800da68:	6023      	str	r3, [r4, #0]
 800da6a:	bd38      	pop	{r3, r4, r5, pc}
 800da6c:	2000d8ec 	.word	0x2000d8ec

0800da70 <atan2>:
 800da70:	f000 b826 	b.w	800dac0 <__ieee754_atan2>

0800da74 <sqrtf>:
 800da74:	b508      	push	{r3, lr}
 800da76:	ed2d 8b02 	vpush	{d8}
 800da7a:	eeb0 8a40 	vmov.f32	s16, s0
 800da7e:	f000 f8e9 	bl	800dc54 <__ieee754_sqrtf>
 800da82:	4b0d      	ldr	r3, [pc, #52]	; (800dab8 <sqrtf+0x44>)
 800da84:	f993 3000 	ldrsb.w	r3, [r3]
 800da88:	3301      	adds	r3, #1
 800da8a:	d011      	beq.n	800dab0 <sqrtf+0x3c>
 800da8c:	eeb4 8a48 	vcmp.f32	s16, s16
 800da90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da94:	d60c      	bvs.n	800dab0 <sqrtf+0x3c>
 800da96:	eddf 8a09 	vldr	s17, [pc, #36]	; 800dabc <sqrtf+0x48>
 800da9a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800da9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daa2:	d505      	bpl.n	800dab0 <sqrtf+0x3c>
 800daa4:	f7fb fb8c 	bl	80091c0 <__errno>
 800daa8:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800daac:	2321      	movs	r3, #33	; 0x21
 800daae:	6003      	str	r3, [r0, #0]
 800dab0:	ecbd 8b02 	vpop	{d8}
 800dab4:	bd08      	pop	{r3, pc}
 800dab6:	bf00      	nop
 800dab8:	20000254 	.word	0x20000254
 800dabc:	00000000 	.word	0x00000000

0800dac0 <__ieee754_atan2>:
 800dac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dac4:	ec57 6b11 	vmov	r6, r7, d1
 800dac8:	4273      	negs	r3, r6
 800daca:	f8df e184 	ldr.w	lr, [pc, #388]	; 800dc50 <__ieee754_atan2+0x190>
 800dace:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800dad2:	4333      	orrs	r3, r6
 800dad4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800dad8:	4573      	cmp	r3, lr
 800dada:	ec51 0b10 	vmov	r0, r1, d0
 800dade:	ee11 8a10 	vmov	r8, s2
 800dae2:	d80a      	bhi.n	800dafa <__ieee754_atan2+0x3a>
 800dae4:	4244      	negs	r4, r0
 800dae6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800daea:	4304      	orrs	r4, r0
 800daec:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800daf0:	4574      	cmp	r4, lr
 800daf2:	ee10 9a10 	vmov	r9, s0
 800daf6:	468c      	mov	ip, r1
 800daf8:	d907      	bls.n	800db0a <__ieee754_atan2+0x4a>
 800dafa:	4632      	mov	r2, r6
 800dafc:	463b      	mov	r3, r7
 800dafe:	f7f2 fc25 	bl	800034c <__adddf3>
 800db02:	ec41 0b10 	vmov	d0, r0, r1
 800db06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db0a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800db0e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800db12:	4334      	orrs	r4, r6
 800db14:	d103      	bne.n	800db1e <__ieee754_atan2+0x5e>
 800db16:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db1a:	f000 b8a1 	b.w	800dc60 <atan>
 800db1e:	17bc      	asrs	r4, r7, #30
 800db20:	f004 0402 	and.w	r4, r4, #2
 800db24:	ea53 0909 	orrs.w	r9, r3, r9
 800db28:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800db2c:	d107      	bne.n	800db3e <__ieee754_atan2+0x7e>
 800db2e:	2c02      	cmp	r4, #2
 800db30:	d060      	beq.n	800dbf4 <__ieee754_atan2+0x134>
 800db32:	2c03      	cmp	r4, #3
 800db34:	d1e5      	bne.n	800db02 <__ieee754_atan2+0x42>
 800db36:	a142      	add	r1, pc, #264	; (adr r1, 800dc40 <__ieee754_atan2+0x180>)
 800db38:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db3c:	e7e1      	b.n	800db02 <__ieee754_atan2+0x42>
 800db3e:	ea52 0808 	orrs.w	r8, r2, r8
 800db42:	d106      	bne.n	800db52 <__ieee754_atan2+0x92>
 800db44:	f1bc 0f00 	cmp.w	ip, #0
 800db48:	da5f      	bge.n	800dc0a <__ieee754_atan2+0x14a>
 800db4a:	a13f      	add	r1, pc, #252	; (adr r1, 800dc48 <__ieee754_atan2+0x188>)
 800db4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db50:	e7d7      	b.n	800db02 <__ieee754_atan2+0x42>
 800db52:	4572      	cmp	r2, lr
 800db54:	d10f      	bne.n	800db76 <__ieee754_atan2+0xb6>
 800db56:	4293      	cmp	r3, r2
 800db58:	f104 34ff 	add.w	r4, r4, #4294967295
 800db5c:	d107      	bne.n	800db6e <__ieee754_atan2+0xae>
 800db5e:	2c02      	cmp	r4, #2
 800db60:	d84c      	bhi.n	800dbfc <__ieee754_atan2+0x13c>
 800db62:	4b35      	ldr	r3, [pc, #212]	; (800dc38 <__ieee754_atan2+0x178>)
 800db64:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800db68:	e9d4 0100 	ldrd	r0, r1, [r4]
 800db6c:	e7c9      	b.n	800db02 <__ieee754_atan2+0x42>
 800db6e:	2c02      	cmp	r4, #2
 800db70:	d848      	bhi.n	800dc04 <__ieee754_atan2+0x144>
 800db72:	4b32      	ldr	r3, [pc, #200]	; (800dc3c <__ieee754_atan2+0x17c>)
 800db74:	e7f6      	b.n	800db64 <__ieee754_atan2+0xa4>
 800db76:	4573      	cmp	r3, lr
 800db78:	d0e4      	beq.n	800db44 <__ieee754_atan2+0x84>
 800db7a:	1a9b      	subs	r3, r3, r2
 800db7c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800db80:	ea4f 5223 	mov.w	r2, r3, asr #20
 800db84:	da1e      	bge.n	800dbc4 <__ieee754_atan2+0x104>
 800db86:	2f00      	cmp	r7, #0
 800db88:	da01      	bge.n	800db8e <__ieee754_atan2+0xce>
 800db8a:	323c      	adds	r2, #60	; 0x3c
 800db8c:	db1e      	blt.n	800dbcc <__ieee754_atan2+0x10c>
 800db8e:	4632      	mov	r2, r6
 800db90:	463b      	mov	r3, r7
 800db92:	f7f2 febb 	bl	800090c <__aeabi_ddiv>
 800db96:	ec41 0b10 	vmov	d0, r0, r1
 800db9a:	f000 fa01 	bl	800dfa0 <fabs>
 800db9e:	f000 f85f 	bl	800dc60 <atan>
 800dba2:	ec51 0b10 	vmov	r0, r1, d0
 800dba6:	2c01      	cmp	r4, #1
 800dba8:	d013      	beq.n	800dbd2 <__ieee754_atan2+0x112>
 800dbaa:	2c02      	cmp	r4, #2
 800dbac:	d015      	beq.n	800dbda <__ieee754_atan2+0x11a>
 800dbae:	2c00      	cmp	r4, #0
 800dbb0:	d0a7      	beq.n	800db02 <__ieee754_atan2+0x42>
 800dbb2:	a319      	add	r3, pc, #100	; (adr r3, 800dc18 <__ieee754_atan2+0x158>)
 800dbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbb8:	f7f2 fbc6 	bl	8000348 <__aeabi_dsub>
 800dbbc:	a318      	add	r3, pc, #96	; (adr r3, 800dc20 <__ieee754_atan2+0x160>)
 800dbbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbc2:	e014      	b.n	800dbee <__ieee754_atan2+0x12e>
 800dbc4:	a118      	add	r1, pc, #96	; (adr r1, 800dc28 <__ieee754_atan2+0x168>)
 800dbc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbca:	e7ec      	b.n	800dba6 <__ieee754_atan2+0xe6>
 800dbcc:	2000      	movs	r0, #0
 800dbce:	2100      	movs	r1, #0
 800dbd0:	e7e9      	b.n	800dba6 <__ieee754_atan2+0xe6>
 800dbd2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dbd6:	4619      	mov	r1, r3
 800dbd8:	e793      	b.n	800db02 <__ieee754_atan2+0x42>
 800dbda:	a30f      	add	r3, pc, #60	; (adr r3, 800dc18 <__ieee754_atan2+0x158>)
 800dbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbe0:	f7f2 fbb2 	bl	8000348 <__aeabi_dsub>
 800dbe4:	4602      	mov	r2, r0
 800dbe6:	460b      	mov	r3, r1
 800dbe8:	a10d      	add	r1, pc, #52	; (adr r1, 800dc20 <__ieee754_atan2+0x160>)
 800dbea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbee:	f7f2 fbab 	bl	8000348 <__aeabi_dsub>
 800dbf2:	e786      	b.n	800db02 <__ieee754_atan2+0x42>
 800dbf4:	a10a      	add	r1, pc, #40	; (adr r1, 800dc20 <__ieee754_atan2+0x160>)
 800dbf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbfa:	e782      	b.n	800db02 <__ieee754_atan2+0x42>
 800dbfc:	a10c      	add	r1, pc, #48	; (adr r1, 800dc30 <__ieee754_atan2+0x170>)
 800dbfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc02:	e77e      	b.n	800db02 <__ieee754_atan2+0x42>
 800dc04:	2000      	movs	r0, #0
 800dc06:	2100      	movs	r1, #0
 800dc08:	e77b      	b.n	800db02 <__ieee754_atan2+0x42>
 800dc0a:	a107      	add	r1, pc, #28	; (adr r1, 800dc28 <__ieee754_atan2+0x168>)
 800dc0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc10:	e777      	b.n	800db02 <__ieee754_atan2+0x42>
 800dc12:	bf00      	nop
 800dc14:	f3af 8000 	nop.w
 800dc18:	33145c07 	.word	0x33145c07
 800dc1c:	3ca1a626 	.word	0x3ca1a626
 800dc20:	54442d18 	.word	0x54442d18
 800dc24:	400921fb 	.word	0x400921fb
 800dc28:	54442d18 	.word	0x54442d18
 800dc2c:	3ff921fb 	.word	0x3ff921fb
 800dc30:	54442d18 	.word	0x54442d18
 800dc34:	3fe921fb 	.word	0x3fe921fb
 800dc38:	08021be8 	.word	0x08021be8
 800dc3c:	08021c00 	.word	0x08021c00
 800dc40:	54442d18 	.word	0x54442d18
 800dc44:	c00921fb 	.word	0xc00921fb
 800dc48:	54442d18 	.word	0x54442d18
 800dc4c:	bff921fb 	.word	0xbff921fb
 800dc50:	7ff00000 	.word	0x7ff00000

0800dc54 <__ieee754_sqrtf>:
 800dc54:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800dc58:	4770      	bx	lr
 800dc5a:	0000      	movs	r0, r0
 800dc5c:	0000      	movs	r0, r0
	...

0800dc60 <atan>:
 800dc60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc64:	ec55 4b10 	vmov	r4, r5, d0
 800dc68:	4bc3      	ldr	r3, [pc, #780]	; (800df78 <atan+0x318>)
 800dc6a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800dc6e:	429e      	cmp	r6, r3
 800dc70:	46ab      	mov	fp, r5
 800dc72:	dd18      	ble.n	800dca6 <atan+0x46>
 800dc74:	4bc1      	ldr	r3, [pc, #772]	; (800df7c <atan+0x31c>)
 800dc76:	429e      	cmp	r6, r3
 800dc78:	dc01      	bgt.n	800dc7e <atan+0x1e>
 800dc7a:	d109      	bne.n	800dc90 <atan+0x30>
 800dc7c:	b144      	cbz	r4, 800dc90 <atan+0x30>
 800dc7e:	4622      	mov	r2, r4
 800dc80:	462b      	mov	r3, r5
 800dc82:	4620      	mov	r0, r4
 800dc84:	4629      	mov	r1, r5
 800dc86:	f7f2 fb61 	bl	800034c <__adddf3>
 800dc8a:	4604      	mov	r4, r0
 800dc8c:	460d      	mov	r5, r1
 800dc8e:	e006      	b.n	800dc9e <atan+0x3e>
 800dc90:	f1bb 0f00 	cmp.w	fp, #0
 800dc94:	f300 8131 	bgt.w	800defa <atan+0x29a>
 800dc98:	a59b      	add	r5, pc, #620	; (adr r5, 800df08 <atan+0x2a8>)
 800dc9a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800dc9e:	ec45 4b10 	vmov	d0, r4, r5
 800dca2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dca6:	4bb6      	ldr	r3, [pc, #728]	; (800df80 <atan+0x320>)
 800dca8:	429e      	cmp	r6, r3
 800dcaa:	dc14      	bgt.n	800dcd6 <atan+0x76>
 800dcac:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800dcb0:	429e      	cmp	r6, r3
 800dcb2:	dc0d      	bgt.n	800dcd0 <atan+0x70>
 800dcb4:	a396      	add	r3, pc, #600	; (adr r3, 800df10 <atan+0x2b0>)
 800dcb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcba:	ee10 0a10 	vmov	r0, s0
 800dcbe:	4629      	mov	r1, r5
 800dcc0:	f7f2 fb44 	bl	800034c <__adddf3>
 800dcc4:	4baf      	ldr	r3, [pc, #700]	; (800df84 <atan+0x324>)
 800dcc6:	2200      	movs	r2, #0
 800dcc8:	f7f2 ff86 	bl	8000bd8 <__aeabi_dcmpgt>
 800dccc:	2800      	cmp	r0, #0
 800dcce:	d1e6      	bne.n	800dc9e <atan+0x3e>
 800dcd0:	f04f 3aff 	mov.w	sl, #4294967295
 800dcd4:	e02b      	b.n	800dd2e <atan+0xce>
 800dcd6:	f000 f963 	bl	800dfa0 <fabs>
 800dcda:	4bab      	ldr	r3, [pc, #684]	; (800df88 <atan+0x328>)
 800dcdc:	429e      	cmp	r6, r3
 800dcde:	ec55 4b10 	vmov	r4, r5, d0
 800dce2:	f300 80bf 	bgt.w	800de64 <atan+0x204>
 800dce6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800dcea:	429e      	cmp	r6, r3
 800dcec:	f300 80a0 	bgt.w	800de30 <atan+0x1d0>
 800dcf0:	ee10 2a10 	vmov	r2, s0
 800dcf4:	ee10 0a10 	vmov	r0, s0
 800dcf8:	462b      	mov	r3, r5
 800dcfa:	4629      	mov	r1, r5
 800dcfc:	f7f2 fb26 	bl	800034c <__adddf3>
 800dd00:	4ba0      	ldr	r3, [pc, #640]	; (800df84 <atan+0x324>)
 800dd02:	2200      	movs	r2, #0
 800dd04:	f7f2 fb20 	bl	8000348 <__aeabi_dsub>
 800dd08:	2200      	movs	r2, #0
 800dd0a:	4606      	mov	r6, r0
 800dd0c:	460f      	mov	r7, r1
 800dd0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dd12:	4620      	mov	r0, r4
 800dd14:	4629      	mov	r1, r5
 800dd16:	f7f2 fb19 	bl	800034c <__adddf3>
 800dd1a:	4602      	mov	r2, r0
 800dd1c:	460b      	mov	r3, r1
 800dd1e:	4630      	mov	r0, r6
 800dd20:	4639      	mov	r1, r7
 800dd22:	f7f2 fdf3 	bl	800090c <__aeabi_ddiv>
 800dd26:	f04f 0a00 	mov.w	sl, #0
 800dd2a:	4604      	mov	r4, r0
 800dd2c:	460d      	mov	r5, r1
 800dd2e:	4622      	mov	r2, r4
 800dd30:	462b      	mov	r3, r5
 800dd32:	4620      	mov	r0, r4
 800dd34:	4629      	mov	r1, r5
 800dd36:	f7f2 fcbf 	bl	80006b8 <__aeabi_dmul>
 800dd3a:	4602      	mov	r2, r0
 800dd3c:	460b      	mov	r3, r1
 800dd3e:	4680      	mov	r8, r0
 800dd40:	4689      	mov	r9, r1
 800dd42:	f7f2 fcb9 	bl	80006b8 <__aeabi_dmul>
 800dd46:	a374      	add	r3, pc, #464	; (adr r3, 800df18 <atan+0x2b8>)
 800dd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd4c:	4606      	mov	r6, r0
 800dd4e:	460f      	mov	r7, r1
 800dd50:	f7f2 fcb2 	bl	80006b8 <__aeabi_dmul>
 800dd54:	a372      	add	r3, pc, #456	; (adr r3, 800df20 <atan+0x2c0>)
 800dd56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd5a:	f7f2 faf7 	bl	800034c <__adddf3>
 800dd5e:	4632      	mov	r2, r6
 800dd60:	463b      	mov	r3, r7
 800dd62:	f7f2 fca9 	bl	80006b8 <__aeabi_dmul>
 800dd66:	a370      	add	r3, pc, #448	; (adr r3, 800df28 <atan+0x2c8>)
 800dd68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd6c:	f7f2 faee 	bl	800034c <__adddf3>
 800dd70:	4632      	mov	r2, r6
 800dd72:	463b      	mov	r3, r7
 800dd74:	f7f2 fca0 	bl	80006b8 <__aeabi_dmul>
 800dd78:	a36d      	add	r3, pc, #436	; (adr r3, 800df30 <atan+0x2d0>)
 800dd7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd7e:	f7f2 fae5 	bl	800034c <__adddf3>
 800dd82:	4632      	mov	r2, r6
 800dd84:	463b      	mov	r3, r7
 800dd86:	f7f2 fc97 	bl	80006b8 <__aeabi_dmul>
 800dd8a:	a36b      	add	r3, pc, #428	; (adr r3, 800df38 <atan+0x2d8>)
 800dd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd90:	f7f2 fadc 	bl	800034c <__adddf3>
 800dd94:	4632      	mov	r2, r6
 800dd96:	463b      	mov	r3, r7
 800dd98:	f7f2 fc8e 	bl	80006b8 <__aeabi_dmul>
 800dd9c:	a368      	add	r3, pc, #416	; (adr r3, 800df40 <atan+0x2e0>)
 800dd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda2:	f7f2 fad3 	bl	800034c <__adddf3>
 800dda6:	4642      	mov	r2, r8
 800dda8:	464b      	mov	r3, r9
 800ddaa:	f7f2 fc85 	bl	80006b8 <__aeabi_dmul>
 800ddae:	a366      	add	r3, pc, #408	; (adr r3, 800df48 <atan+0x2e8>)
 800ddb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddb4:	4680      	mov	r8, r0
 800ddb6:	4689      	mov	r9, r1
 800ddb8:	4630      	mov	r0, r6
 800ddba:	4639      	mov	r1, r7
 800ddbc:	f7f2 fc7c 	bl	80006b8 <__aeabi_dmul>
 800ddc0:	a363      	add	r3, pc, #396	; (adr r3, 800df50 <atan+0x2f0>)
 800ddc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc6:	f7f2 fabf 	bl	8000348 <__aeabi_dsub>
 800ddca:	4632      	mov	r2, r6
 800ddcc:	463b      	mov	r3, r7
 800ddce:	f7f2 fc73 	bl	80006b8 <__aeabi_dmul>
 800ddd2:	a361      	add	r3, pc, #388	; (adr r3, 800df58 <atan+0x2f8>)
 800ddd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddd8:	f7f2 fab6 	bl	8000348 <__aeabi_dsub>
 800dddc:	4632      	mov	r2, r6
 800ddde:	463b      	mov	r3, r7
 800dde0:	f7f2 fc6a 	bl	80006b8 <__aeabi_dmul>
 800dde4:	a35e      	add	r3, pc, #376	; (adr r3, 800df60 <atan+0x300>)
 800dde6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddea:	f7f2 faad 	bl	8000348 <__aeabi_dsub>
 800ddee:	4632      	mov	r2, r6
 800ddf0:	463b      	mov	r3, r7
 800ddf2:	f7f2 fc61 	bl	80006b8 <__aeabi_dmul>
 800ddf6:	a35c      	add	r3, pc, #368	; (adr r3, 800df68 <atan+0x308>)
 800ddf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddfc:	f7f2 faa4 	bl	8000348 <__aeabi_dsub>
 800de00:	4632      	mov	r2, r6
 800de02:	463b      	mov	r3, r7
 800de04:	f7f2 fc58 	bl	80006b8 <__aeabi_dmul>
 800de08:	4602      	mov	r2, r0
 800de0a:	460b      	mov	r3, r1
 800de0c:	4640      	mov	r0, r8
 800de0e:	4649      	mov	r1, r9
 800de10:	f7f2 fa9c 	bl	800034c <__adddf3>
 800de14:	4622      	mov	r2, r4
 800de16:	462b      	mov	r3, r5
 800de18:	f7f2 fc4e 	bl	80006b8 <__aeabi_dmul>
 800de1c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800de20:	4602      	mov	r2, r0
 800de22:	460b      	mov	r3, r1
 800de24:	d14b      	bne.n	800debe <atan+0x25e>
 800de26:	4620      	mov	r0, r4
 800de28:	4629      	mov	r1, r5
 800de2a:	f7f2 fa8d 	bl	8000348 <__aeabi_dsub>
 800de2e:	e72c      	b.n	800dc8a <atan+0x2a>
 800de30:	ee10 0a10 	vmov	r0, s0
 800de34:	4b53      	ldr	r3, [pc, #332]	; (800df84 <atan+0x324>)
 800de36:	2200      	movs	r2, #0
 800de38:	4629      	mov	r1, r5
 800de3a:	f7f2 fa85 	bl	8000348 <__aeabi_dsub>
 800de3e:	4b51      	ldr	r3, [pc, #324]	; (800df84 <atan+0x324>)
 800de40:	4606      	mov	r6, r0
 800de42:	460f      	mov	r7, r1
 800de44:	2200      	movs	r2, #0
 800de46:	4620      	mov	r0, r4
 800de48:	4629      	mov	r1, r5
 800de4a:	f7f2 fa7f 	bl	800034c <__adddf3>
 800de4e:	4602      	mov	r2, r0
 800de50:	460b      	mov	r3, r1
 800de52:	4630      	mov	r0, r6
 800de54:	4639      	mov	r1, r7
 800de56:	f7f2 fd59 	bl	800090c <__aeabi_ddiv>
 800de5a:	f04f 0a01 	mov.w	sl, #1
 800de5e:	4604      	mov	r4, r0
 800de60:	460d      	mov	r5, r1
 800de62:	e764      	b.n	800dd2e <atan+0xce>
 800de64:	4b49      	ldr	r3, [pc, #292]	; (800df8c <atan+0x32c>)
 800de66:	429e      	cmp	r6, r3
 800de68:	da1d      	bge.n	800dea6 <atan+0x246>
 800de6a:	ee10 0a10 	vmov	r0, s0
 800de6e:	4b48      	ldr	r3, [pc, #288]	; (800df90 <atan+0x330>)
 800de70:	2200      	movs	r2, #0
 800de72:	4629      	mov	r1, r5
 800de74:	f7f2 fa68 	bl	8000348 <__aeabi_dsub>
 800de78:	4b45      	ldr	r3, [pc, #276]	; (800df90 <atan+0x330>)
 800de7a:	4606      	mov	r6, r0
 800de7c:	460f      	mov	r7, r1
 800de7e:	2200      	movs	r2, #0
 800de80:	4620      	mov	r0, r4
 800de82:	4629      	mov	r1, r5
 800de84:	f7f2 fc18 	bl	80006b8 <__aeabi_dmul>
 800de88:	4b3e      	ldr	r3, [pc, #248]	; (800df84 <atan+0x324>)
 800de8a:	2200      	movs	r2, #0
 800de8c:	f7f2 fa5e 	bl	800034c <__adddf3>
 800de90:	4602      	mov	r2, r0
 800de92:	460b      	mov	r3, r1
 800de94:	4630      	mov	r0, r6
 800de96:	4639      	mov	r1, r7
 800de98:	f7f2 fd38 	bl	800090c <__aeabi_ddiv>
 800de9c:	f04f 0a02 	mov.w	sl, #2
 800dea0:	4604      	mov	r4, r0
 800dea2:	460d      	mov	r5, r1
 800dea4:	e743      	b.n	800dd2e <atan+0xce>
 800dea6:	462b      	mov	r3, r5
 800dea8:	ee10 2a10 	vmov	r2, s0
 800deac:	4939      	ldr	r1, [pc, #228]	; (800df94 <atan+0x334>)
 800deae:	2000      	movs	r0, #0
 800deb0:	f7f2 fd2c 	bl	800090c <__aeabi_ddiv>
 800deb4:	f04f 0a03 	mov.w	sl, #3
 800deb8:	4604      	mov	r4, r0
 800deba:	460d      	mov	r5, r1
 800debc:	e737      	b.n	800dd2e <atan+0xce>
 800debe:	4b36      	ldr	r3, [pc, #216]	; (800df98 <atan+0x338>)
 800dec0:	4e36      	ldr	r6, [pc, #216]	; (800df9c <atan+0x33c>)
 800dec2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800dec6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800deca:	e9da 2300 	ldrd	r2, r3, [sl]
 800dece:	f7f2 fa3b 	bl	8000348 <__aeabi_dsub>
 800ded2:	4622      	mov	r2, r4
 800ded4:	462b      	mov	r3, r5
 800ded6:	f7f2 fa37 	bl	8000348 <__aeabi_dsub>
 800deda:	4602      	mov	r2, r0
 800dedc:	460b      	mov	r3, r1
 800dede:	e9d6 0100 	ldrd	r0, r1, [r6]
 800dee2:	f7f2 fa31 	bl	8000348 <__aeabi_dsub>
 800dee6:	f1bb 0f00 	cmp.w	fp, #0
 800deea:	4604      	mov	r4, r0
 800deec:	460d      	mov	r5, r1
 800deee:	f6bf aed6 	bge.w	800dc9e <atan+0x3e>
 800def2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800def6:	461d      	mov	r5, r3
 800def8:	e6d1      	b.n	800dc9e <atan+0x3e>
 800defa:	a51d      	add	r5, pc, #116	; (adr r5, 800df70 <atan+0x310>)
 800defc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800df00:	e6cd      	b.n	800dc9e <atan+0x3e>
 800df02:	bf00      	nop
 800df04:	f3af 8000 	nop.w
 800df08:	54442d18 	.word	0x54442d18
 800df0c:	bff921fb 	.word	0xbff921fb
 800df10:	8800759c 	.word	0x8800759c
 800df14:	7e37e43c 	.word	0x7e37e43c
 800df18:	e322da11 	.word	0xe322da11
 800df1c:	3f90ad3a 	.word	0x3f90ad3a
 800df20:	24760deb 	.word	0x24760deb
 800df24:	3fa97b4b 	.word	0x3fa97b4b
 800df28:	a0d03d51 	.word	0xa0d03d51
 800df2c:	3fb10d66 	.word	0x3fb10d66
 800df30:	c54c206e 	.word	0xc54c206e
 800df34:	3fb745cd 	.word	0x3fb745cd
 800df38:	920083ff 	.word	0x920083ff
 800df3c:	3fc24924 	.word	0x3fc24924
 800df40:	5555550d 	.word	0x5555550d
 800df44:	3fd55555 	.word	0x3fd55555
 800df48:	2c6a6c2f 	.word	0x2c6a6c2f
 800df4c:	bfa2b444 	.word	0xbfa2b444
 800df50:	52defd9a 	.word	0x52defd9a
 800df54:	3fadde2d 	.word	0x3fadde2d
 800df58:	af749a6d 	.word	0xaf749a6d
 800df5c:	3fb3b0f2 	.word	0x3fb3b0f2
 800df60:	fe231671 	.word	0xfe231671
 800df64:	3fbc71c6 	.word	0x3fbc71c6
 800df68:	9998ebc4 	.word	0x9998ebc4
 800df6c:	3fc99999 	.word	0x3fc99999
 800df70:	54442d18 	.word	0x54442d18
 800df74:	3ff921fb 	.word	0x3ff921fb
 800df78:	440fffff 	.word	0x440fffff
 800df7c:	7ff00000 	.word	0x7ff00000
 800df80:	3fdbffff 	.word	0x3fdbffff
 800df84:	3ff00000 	.word	0x3ff00000
 800df88:	3ff2ffff 	.word	0x3ff2ffff
 800df8c:	40038000 	.word	0x40038000
 800df90:	3ff80000 	.word	0x3ff80000
 800df94:	bff00000 	.word	0xbff00000
 800df98:	08021c38 	.word	0x08021c38
 800df9c:	08021c18 	.word	0x08021c18

0800dfa0 <fabs>:
 800dfa0:	ec51 0b10 	vmov	r0, r1, d0
 800dfa4:	ee10 2a10 	vmov	r2, s0
 800dfa8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dfac:	ec43 2b10 	vmov	d0, r2, r3
 800dfb0:	4770      	bx	lr
	...

0800dfb4 <_init>:
 800dfb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfb6:	bf00      	nop
 800dfb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfba:	bc08      	pop	{r3}
 800dfbc:	469e      	mov	lr, r3
 800dfbe:	4770      	bx	lr

0800dfc0 <_fini>:
 800dfc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfc2:	bf00      	nop
 800dfc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfc6:	bc08      	pop	{r3}
 800dfc8:	469e      	mov	lr, r3
 800dfca:	4770      	bx	lr
