#Timing report of worst 83 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[1].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
ss_pad_o[1].in[0] (.names)                                       0.586     1.079
ss_pad_o[1].out[0] (.names)                                      0.261     1.340
out:ss_pad_o[1].outpad[0] (.output)                              0.702     2.042
data arrival time                                                          2.042

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.042


#Path 2
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[5].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
ss_pad_o[5].in[0] (.names)                                       0.410     0.902
ss_pad_o[5].out[0] (.names)                                      0.261     1.163
out:ss_pad_o[5].outpad[0] (.output)                              0.855     2.018
data arrival time                                                          2.018

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.018
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.018


#Path 3
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[0].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
ss_pad_o[0].in[0] (.names)                                       0.586     1.079
ss_pad_o[0].out[0] (.names)                                      0.261     1.340
out:ss_pad_o[0].outpad[0] (.output)                              0.658     1.998
data arrival time                                                          1.998

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.998
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.998


#Path 4
Startpoint: wb_dat_o[9].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[9].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[9].clk[0] (.latch)                                      0.383     0.383
wb_dat_o[9].Q[0] (.latch) [clock-to-output]                      0.124     0.507
out:wb_dat_o[9].outpad[0] (.output)                              1.486     1.993
data arrival time                                                          1.993

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.993
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.993


#Path 5
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[7].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
ss_pad_o[7].in[0] (.names)                                       0.586     1.079
ss_pad_o[7].out[0] (.names)                                      0.261     1.340
out:ss_pad_o[7].outpad[0] (.output)                              0.602     1.942
data arrival time                                                          1.942

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.942
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.942


#Path 6
Startpoint: ass.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[3].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ass.clk[0] (.latch)                                              0.368     0.368
ass.Q[0] (.latch) [clock-to-output]                              0.124     0.492
ss_pad_o[3].in[1] (.names)                                       0.527     1.019
ss_pad_o[3].out[0] (.names)                                      0.261     1.280
out:ss_pad_o[3].outpad[0] (.output)                              0.575     1.855
data arrival time                                                          1.855

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.855
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.855


#Path 7
Startpoint: ass.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[6].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ass.clk[0] (.latch)                                              0.368     0.368
ass.Q[0] (.latch) [clock-to-output]                              0.124     0.492
ss_pad_o[6].in[1] (.names)                                       0.527     1.019
ss_pad_o[6].out[0] (.names)                                      0.261     1.280
out:ss_pad_o[6].outpad[0] (.output)                              0.528     1.808
data arrival time                                                          1.808

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.808
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.808


#Path 8
Startpoint: ss[2].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[2].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[2].clk[0] (.latch)                                            0.368     0.368
ss[2].Q[0] (.latch) [clock-to-output]                            0.124     0.492
ss_pad_o[2].in[2] (.names)                                       0.671     1.164
ss_pad_o[2].out[0] (.names)                                      0.261     1.425
out:ss_pad_o[2].outpad[0] (.output)                              0.308     1.733
data arrival time                                                          1.733

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.733
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.733


#Path 9
Startpoint: ass.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:ss_pad_o[4].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ass.clk[0] (.latch)                                              0.368     0.368
ass.Q[0] (.latch) [clock-to-output]                              0.124     0.492
ss_pad_o[4].in[1] (.names)                                       0.335     0.827
ss_pad_o[4].out[0] (.names)                                      0.261     1.088
out:ss_pad_o[4].outpad[0] (.output)                              0.636     1.724
data arrival time                                                          1.724

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.724
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.724


#Path 10
Startpoint: SC.cnt[1].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SC.cnt[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.cnt[1].clk[0] (.latch)                                        0.383     0.383
SC.cnt[1].Q[0] (.latch) [clock-to-output]                        0.124     0.507
$abc$1117$new_n193_.in[3] (.names)                               0.362     0.869
$abc$1117$new_n193_.out[0] (.names)                              0.261     1.130
n317.in[2] (.names)                                              0.645     1.775
n317.out[0] (.names)                                             0.261     2.036
SC.cnt[1].D[0] (.latch)                                          0.000     2.036
data arrival time                                                          2.036

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.cnt[1].clk[0] (.latch)                                        0.383     0.383
clock uncertainty                                                0.000     0.383
cell setup time                                                 -0.066     0.317
data required time                                                         0.317
--------------------------------------------------------------------------------
data required time                                                         0.317
data arrival time                                                         -2.036
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.720


#Path 11
Startpoint: wb_adr_in[0].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : SC.divider[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[0].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n162_.in[1] (.names)                               0.882     0.882
$abc$1117$new_n162_.out[0] (.names)                              0.261     1.143
n299.in[0] (.names)                                              0.766     1.910
n299.out[0] (.names)                                             0.261     2.171
SC.divider[1].D[0] (.latch)                                      0.000     2.171
data arrival time                                                          2.171

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.divider[1].clk[0] (.latch)                                    0.552     0.552
clock uncertainty                                                0.000     0.552
cell setup time                                                 -0.066     0.486
data required time                                                         0.486
--------------------------------------------------------------------------------
data required time                                                         0.486
data arrival time                                                         -2.171
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.685


#Path 12
Startpoint: wb_dat_o[13].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[13].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[13].clk[0] (.latch)                                     0.541     0.541
wb_dat_o[13].Q[0] (.latch) [clock-to-output]                     0.124     0.665
out:wb_dat_o[13].outpad[0] (.output)                             0.991     1.656
data arrival time                                                          1.656

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.656


#Path 13
Startpoint: wb_dat_o[1].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[1].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[1].clk[0] (.latch)                                      0.373     0.373
wb_dat_o[1].Q[0] (.latch) [clock-to-output]                      0.124     0.497
out:wb_dat_o[1].outpad[0] (.output)                              1.136     1.633
data arrival time                                                          1.633

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.633
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.633


#Path 14
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.tx_negedge.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n155_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n155_.out[0] (.names)                              0.261     0.873
n274.in[3] (.names)                                              0.809     1.682
n274.out[0] (.names)                                             0.261     1.943
SR.tx_negedge.D[0] (.latch)                                      0.000     1.943
data arrival time                                                          1.943

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.tx_negedge.clk[0] (.latch)                                    0.383     0.383
clock uncertainty                                                0.000     0.383
cell setup time                                                 -0.066     0.317
data required time                                                         0.317
--------------------------------------------------------------------------------
data required time                                                         0.317
data arrival time                                                         -1.943
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.626


#Path 15
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ie.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n155_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n155_.out[0] (.names)                              0.261     0.873
n284.in[3] (.names)                                              0.809     1.682
n284.out[0] (.names)                                             0.261     1.943
ie.D[0] (.latch)                                                 0.000     1.943
data arrival time                                                          1.943

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ie.clk[0] (.latch)                                               0.383     0.383
clock uncertainty                                                0.000     0.383
cell setup time                                                 -0.066     0.317
data required time                                                         0.317
--------------------------------------------------------------------------------
data required time                                                         0.317
data arrival time                                                         -1.943
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.626


#Path 16
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.lsb.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n155_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n155_.out[0] (.names)                              0.261     0.873
n279.in[3] (.names)                                              0.809     1.682
n279.out[0] (.names)                                             0.261     1.943
SR.lsb.D[0] (.latch)                                             0.000     1.943
data arrival time                                                          1.943

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.lsb.clk[0] (.latch)                                           0.383     0.383
clock uncertainty                                                0.000     0.383
cell setup time                                                 -0.066     0.317
data required time                                                         0.317
--------------------------------------------------------------------------------
data required time                                                         0.317
data arrival time                                                         -1.943
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.626


#Path 17
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.rx_negedge.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n155_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n155_.out[0] (.names)                              0.261     0.873
n269.in[3] (.names)                                              0.809     1.682
n269.out[0] (.names)                                             0.261     1.943
SR.rx_negedge.D[0] (.latch)                                      0.000     1.943
data arrival time                                                          1.943

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.rx_negedge.clk[0] (.latch)                                    0.383     0.383
clock uncertainty                                                0.000     0.383
cell setup time                                                 -0.066     0.317
data required time                                                         0.317
--------------------------------------------------------------------------------
data required time                                                         0.317
data arrival time                                                         -1.943
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.626


#Path 18
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[4].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n431.in[3] (.names)                                              0.731     1.605
n431.out[0] (.names)                                             0.261     1.866
SR.master_data[4].D[0] (.latch)                                  0.000     1.866
data arrival time                                                          1.866

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[4].clk[0] (.latch)                                0.347     0.347
clock uncertainty                                                0.000     0.347
cell setup time                                                 -0.066     0.281
data required time                                                         0.281
--------------------------------------------------------------------------------
data required time                                                         0.281
data arrival time                                                         -1.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.585


#Path 19
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n184.in[2] (.names)                                              0.731     1.605
n184.out[0] (.names)                                             0.261     1.866
ss[0].D[0] (.latch)                                              0.000     1.866
data arrival time                                                          1.866

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[0].clk[0] (.latch)                                            0.347     0.347
clock uncertainty                                                0.000     0.347
cell setup time                                                 -0.066     0.281
data required time                                                         0.281
--------------------------------------------------------------------------------
data required time                                                         0.281
data arrival time                                                         -1.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.585


#Path 20
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[4].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n204.in[2] (.names)                                              0.731     1.605
n204.out[0] (.names)                                             0.261     1.866
ss[4].D[0] (.latch)                                              0.000     1.866
data arrival time                                                          1.866

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[4].clk[0] (.latch)                                            0.347     0.347
clock uncertainty                                                0.000     0.347
cell setup time                                                 -0.066     0.281
data required time                                                         0.281
--------------------------------------------------------------------------------
data required time                                                         0.281
data arrival time                                                         -1.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.585


#Path 21
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SC.divider[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n294.in[0] (.names)                                              0.731     1.605
n294.out[0] (.names)                                             0.261     1.866
SC.divider[0].D[0] (.latch)                                      0.000     1.866
data arrival time                                                          1.866

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.divider[0].clk[0] (.latch)                                    0.347     0.347
clock uncertainty                                                0.000     0.347
cell setup time                                                 -0.066     0.281
data required time                                                         0.281
--------------------------------------------------------------------------------
data required time                                                         0.281
data arrival time                                                         -1.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.585


#Path 22
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ctrl[4].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n244.in[3] (.names)                                              0.731     1.605
n244.out[0] (.names)                                             0.261     1.866
ctrl[4].D[0] (.latch)                                            0.000     1.866
data arrival time                                                          1.866

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ctrl[4].clk[0] (.latch)                                          0.347     0.347
clock uncertainty                                                0.000     0.347
cell setup time                                                 -0.066     0.281
data required time                                                         0.281
--------------------------------------------------------------------------------
data required time                                                         0.281
data arrival time                                                         -1.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.585


#Path 23
Startpoint: wb_int_o.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_int_o.outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_int_o.clk[0] (.latch)                                         0.561     0.561
wb_int_o.Q[0] (.latch) [clock-to-output]                         0.124     0.685
out:wb_int_o.outpad[0] (.output)                                 0.898     1.584
data arrival time                                                          1.584

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.584


#Path 24
Startpoint: wb_dat_o[0].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[0].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[0].clk[0] (.latch)                                      0.433     0.433
wb_dat_o[0].Q[0] (.latch) [clock-to-output]                      0.124     0.557
out:wb_dat_o[0].outpad[0] (.output)                              1.025     1.583
data arrival time                                                          1.583

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.583


#Path 25
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ctrl[6].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n254.in[3] (.names)                                              0.731     1.605
n254.out[0] (.names)                                             0.261     1.866
ctrl[6].D[0] (.latch)                                            0.000     1.866
data arrival time                                                          1.866

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ctrl[6].clk[0] (.latch)                                          0.373     0.373
clock uncertainty                                                0.000     0.373
cell setup time                                                 -0.066     0.307
data required time                                                         0.307
--------------------------------------------------------------------------------
data required time                                                         0.307
data arrival time                                                         -1.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.559


#Path 26
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n416.in[3] (.names)                                              0.731     1.605
n416.out[0] (.names)                                             0.261     1.866
SR.master_data[1].D[0] (.latch)                                  0.000     1.866
data arrival time                                                          1.866

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[1].clk[0] (.latch)                                0.373     0.373
clock uncertainty                                                0.000     0.373
cell setup time                                                 -0.066     0.307
data required time                                                         0.307
--------------------------------------------------------------------------------
data required time                                                         0.307
data arrival time                                                         -1.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.559


#Path 27
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[6].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n441.in[3] (.names)                                              0.731     1.605
n441.out[0] (.names)                                             0.261     1.866
SR.master_data[6].D[0] (.latch)                                  0.000     1.866
data arrival time                                                          1.866

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[6].clk[0] (.latch)                                0.373     0.373
clock uncertainty                                                0.000     0.373
cell setup time                                                 -0.066     0.307
data required time                                                         0.307
--------------------------------------------------------------------------------
data required time                                                         0.307
data arrival time                                                         -1.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.559


#Path 28
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[6].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n214.in[2] (.names)                                              0.731     1.605
n214.out[0] (.names)                                             0.261     1.866
ss[6].D[0] (.latch)                                              0.000     1.866
data arrival time                                                          1.866

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[6].clk[0] (.latch)                                            0.373     0.373
clock uncertainty                                                0.000     0.373
cell setup time                                                 -0.066     0.307
data required time                                                         0.307
--------------------------------------------------------------------------------
data required time                                                         0.307
data arrival time                                                         -1.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.559


#Path 29
Startpoint: wb_adr_in[4].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[4].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n167_.in[3] (.names)                               1.244     1.244
$abc$1117$new_n167_.out[0] (.names)                              0.261     1.505
n326.in[3] (.names)                                              0.100     1.605
n326.out[0] (.names)                                             0.261     1.866
wb_dat_o[0].D[0] (.latch)                                        0.000     1.866
data arrival time                                                          1.866

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[0].clk[0] (.latch)                                      0.433     0.433
clock uncertainty                                                0.000     0.433
cell setup time                                                 -0.066     0.367
data required time                                                         0.367
--------------------------------------------------------------------------------
data required time                                                         0.367
data arrival time                                                         -1.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.498


#Path 30
Startpoint: SR.len[1].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_dat_o[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[1].clk[0] (.latch)                                        0.433     0.433
SR.len[1].Q[0] (.latch) [clock-to-output]                        0.124     0.557
$abc$1117$new_n222_.in[0] (.names)                               0.598     1.155
$abc$1117$new_n222_.out[0] (.names)                              0.261     1.416
n330.in[1] (.names)                                              0.100     1.516
n330.out[0] (.names)                                             0.261     1.777
wb_dat_o[1].D[0] (.latch)                                        0.000     1.777
data arrival time                                                          1.777

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[1].clk[0] (.latch)                                      0.373     0.373
clock uncertainty                                                0.000     0.373
cell setup time                                                 -0.066     0.307
data required time                                                         0.307
--------------------------------------------------------------------------------
data required time                                                         0.307
data arrival time                                                         -1.777
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.470


#Path 31
Startpoint: wb_dat_o[12].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[12].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[12].clk[0] (.latch)                                     0.383     0.383
wb_dat_o[12].Q[0] (.latch) [clock-to-output]                     0.124     0.507
out:wb_dat_o[12].outpad[0] (.output)                             0.930     1.436
data arrival time                                                          1.436

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.436
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.436


#Path 32
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.len[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n224.in[2] (.names)                                              0.633     1.506
n224.out[0] (.names)                                             0.261     1.767
SR.len[0].D[0] (.latch)                                          0.000     1.767
data arrival time                                                          1.767

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[0].clk[0] (.latch)                                        0.433     0.433
clock uncertainty                                                0.000     0.433
cell setup time                                                 -0.066     0.367
data required time                                                         0.367
--------------------------------------------------------------------------------
data required time                                                         0.367
data arrival time                                                         -1.767
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.399


#Path 33
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n411.in[3] (.names)                                              0.633     1.506
n411.out[0] (.names)                                             0.261     1.767
SR.master_data[0].D[0] (.latch)                                  0.000     1.767
data arrival time                                                          1.767

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[0].clk[0] (.latch)                                0.433     0.433
clock uncertainty                                                0.000     0.433
cell setup time                                                 -0.066     0.367
data required time                                                         0.367
--------------------------------------------------------------------------------
data required time                                                         0.367
data arrival time                                                         -1.767
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.399


#Path 34
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.len[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n229.in[3] (.names)                                              0.633     1.506
n229.out[0] (.names)                                             0.261     1.767
SR.len[1].D[0] (.latch)                                          0.000     1.767
data arrival time                                                          1.767

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[1].clk[0] (.latch)                                        0.433     0.433
clock uncertainty                                                0.000     0.433
cell setup time                                                 -0.066     0.367
data required time                                                         0.367
--------------------------------------------------------------------------------
data required time                                                         0.367
data arrival time                                                         -1.767
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.399


#Path 35
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[4].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[3] (.names)                               0.332     0.332
$abc$1117$new_n146_.out[0] (.names)                              0.261     0.593
n342.in[0] (.names)                                              0.777     1.370
n342.out[0] (.names)                                             0.261     1.631
wb_dat_o[4].D[0] (.latch)                                        0.000     1.631
data arrival time                                                          1.631

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[4].clk[0] (.latch)                                      0.347     0.347
clock uncertainty                                                0.000     0.347
cell setup time                                                 -0.066     0.281
data required time                                                         0.281
--------------------------------------------------------------------------------
data required time                                                         0.281
data arrival time                                                         -1.631
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.350


#Path 36
Startpoint: wb_dat_o[11].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[11].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[11].clk[0] (.latch)                                     0.383     0.383
wb_dat_o[11].Q[0] (.latch) [clock-to-output]                     0.124     0.507
out:wb_dat_o[11].outpad[0] (.output)                             0.843     1.350
data arrival time                                                          1.350

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.350
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.350


#Path 37
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[7].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n136_.in[2] (.names)                               0.332     0.332
$abc$1117$new_n136_.out[0] (.names)                              0.261     0.593
n354.in[2] (.names)                                              0.896     1.489
n354.out[0] (.names)                                             0.261     1.750
wb_dat_o[7].D[0] (.latch)                                        0.000     1.750
data arrival time                                                          1.750

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[7].clk[0] (.latch)                                      0.505     0.505
clock uncertainty                                                0.000     0.505
cell setup time                                                 -0.066     0.439
data required time                                                         0.439
--------------------------------------------------------------------------------
data required time                                                         0.439
data arrival time                                                         -1.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.311


#Path 38
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[5].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n136_.in[2] (.names)                               0.332     0.332
$abc$1117$new_n136_.out[0] (.names)                              0.261     0.593
n346.in[2] (.names)                                              0.896     1.489
n346.out[0] (.names)                                             0.261     1.750
wb_dat_o[5].D[0] (.latch)                                        0.000     1.750
data arrival time                                                          1.750

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[5].clk[0] (.latch)                                      0.505     0.505
clock uncertainty                                                0.000     0.505
cell setup time                                                 -0.066     0.439
data required time                                                         0.439
--------------------------------------------------------------------------------
data required time                                                         0.439
data arrival time                                                         -1.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.311


#Path 39
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : ss[7].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n136_.in[2] (.names)                               0.332     0.332
$abc$1117$new_n136_.out[0] (.names)                              0.261     0.593
n219.in[3] (.names)                                              0.896     1.489
n219.out[0] (.names)                                             0.261     1.750
ss[7].D[0] (.latch)                                              0.000     1.750
data arrival time                                                          1.750

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[7].clk[0] (.latch)                                            0.505     0.505
clock uncertainty                                                0.000     0.505
cell setup time                                                 -0.066     0.439
data required time                                                         0.439
--------------------------------------------------------------------------------
data required time                                                         0.439
data arrival time                                                         -1.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.311


#Path 40
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : ss[5].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n136_.in[2] (.names)                               0.332     0.332
$abc$1117$new_n136_.out[0] (.names)                              0.261     0.593
n209.in[3] (.names)                                              0.896     1.489
n209.out[0] (.names)                                             0.261     1.750
ss[5].D[0] (.latch)                                              0.000     1.750
data arrival time                                                          1.750

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[5].clk[0] (.latch)                                            0.505     0.505
clock uncertainty                                                0.000     0.505
cell setup time                                                 -0.066     0.439
data required time                                                         0.439
--------------------------------------------------------------------------------
data required time                                                         0.439
data arrival time                                                         -1.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.311


#Path 41
Startpoint: wb_dat_o[3].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[3].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[3].clk[0] (.latch)                                      0.541     0.541
wb_dat_o[3].Q[0] (.latch) [clock-to-output]                      0.124     0.665
out:wb_dat_o[3].outpad[0] (.output)                              0.626     1.291
data arrival time                                                          1.291

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.291
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.291


#Path 42
Startpoint: wb_dat_o[6].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[6].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[6].clk[0] (.latch)                                      0.373     0.373
wb_dat_o[6].Q[0] (.latch) [clock-to-output]                      0.124     0.497
out:wb_dat_o[6].outpad[0] (.output)                              0.692     1.189
data arrival time                                                          1.189

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.189


#Path 43
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : SR.master_data[7].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n198_.in[3] (.names)                               0.332     0.332
$abc$1117$new_n198_.out[0] (.names)                              0.261     0.593
n446.in[2] (.names)                                              0.756     1.349
n446.out[0] (.names)                                             0.261     1.610
SR.master_data[7].D[0] (.latch)                                  0.000     1.610
data arrival time                                                          1.610

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[7].clk[0] (.latch)                                0.505     0.505
clock uncertainty                                                0.000     0.505
cell setup time                                                 -0.066     0.439
data required time                                                         0.439
--------------------------------------------------------------------------------
data required time                                                         0.439
data arrival time                                                         -1.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.171


#Path 44
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : SR.master_data[5].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n198_.in[3] (.names)                               0.332     0.332
$abc$1117$new_n198_.out[0] (.names)                              0.261     0.593
n436.in[2] (.names)                                              0.756     1.349
n436.out[0] (.names)                                             0.261     1.610
SR.master_data[5].D[0] (.latch)                                  0.000     1.610
data arrival time                                                          1.610

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[5].clk[0] (.latch)                                0.505     0.505
clock uncertainty                                                0.000     0.505
cell setup time                                                 -0.066     0.439
data required time                                                         0.439
--------------------------------------------------------------------------------
data required time                                                         0.439
data arrival time                                                         -1.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.171


#Path 45
Startpoint: wb_dat_o[7].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[7].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[7].clk[0] (.latch)                                      0.505     0.505
wb_dat_o[7].Q[0] (.latch) [clock-to-output]                      0.124     0.629
out:wb_dat_o[7].outpad[0] (.output)                              0.536     1.165
data arrival time                                                          1.165

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.165
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.165


#Path 46
Startpoint: mosi.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:mosi.outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
mosi.clk[0] (.latch)                                             0.561     0.561
mosi.Q[0] (.latch) [clock-to-output]                             0.124     0.685
out:mosi.outpad[0] (.output)                                     0.473     1.159
data arrival time                                                          1.159

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.159
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.159


#Path 47
Startpoint: wb_dat_o[8].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[8].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[8].clk[0] (.latch)                                      0.383     0.383
wb_dat_o[8].Q[0] (.latch) [clock-to-output]                      0.124     0.507
out:wb_dat_o[8].outpad[0] (.output)                              0.583     1.090
data arrival time                                                          1.090

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.090
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.090


#Path 48
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[2].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n175_.in[2] (.names)                               0.765     0.765
$abc$1117$new_n175_.out[0] (.names)                              0.261     1.026
n334.in[4] (.names)                                              0.100     1.126
n334.out[0] (.names)                                             0.261     1.387
wb_dat_o[2].D[0] (.latch)                                        0.000     1.387
data arrival time                                                          1.387

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[2].clk[0] (.latch)                                      0.368     0.368
clock uncertainty                                                0.000     0.368
cell setup time                                                 -0.066     0.302
data required time                                                         0.302
--------------------------------------------------------------------------------
data required time                                                         0.302
data arrival time                                                         -1.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.084


#Path 49
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : ss[2].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n136_.in[2] (.names)                               0.332     0.332
$abc$1117$new_n136_.out[0] (.names)                              0.261     0.593
n194.in[3] (.names)                                              0.531     1.125
n194.out[0] (.names)                                             0.261     1.386
ss[2].D[0] (.latch)                                              0.000     1.386
data arrival time                                                          1.386

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[2].clk[0] (.latch)                                            0.368     0.368
clock uncertainty                                                0.000     0.368
cell setup time                                                 -0.066     0.302
data required time                                                         0.302
--------------------------------------------------------------------------------
data required time                                                         0.302
data arrival time                                                         -1.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.083


#Path 50
Startpoint: wb_dat_o[4].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[4].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[4].clk[0] (.latch)                                      0.347     0.347
wb_dat_o[4].Q[0] (.latch) [clock-to-output]                      0.124     0.471
out:wb_dat_o[4].outpad[0] (.output)                              0.609     1.080
data arrival time                                                          1.080

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.080


#Path 51
Startpoint: SR.char_count[3].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : sclk_out.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.char_count[3].clk[0] (.latch)                                 0.433     0.433
SR.char_count[3].Q[0] (.latch) [clock-to-output]                 0.124     0.557
$abc$1117$new_n196_.in[0] (.names)                               0.120     0.677
$abc$1117$new_n196_.out[0] (.names)                              0.261     0.938
n322.in[0] (.names)                                              0.315     1.253
n322.out[0] (.names)                                             0.261     1.514
sclk_out.D[0] (.latch)                                           0.000     1.514
data arrival time                                                          1.514

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
sclk_out.clk[0] (.latch)                                         0.552     0.552
clock uncertainty                                                0.000     0.552
cell setup time                                                 -0.066     0.486
data required time                                                         0.486
--------------------------------------------------------------------------------
data required time                                                         0.486
data arrival time                                                         -1.514
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.028


#Path 52
Startpoint: SR.len[2].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.char_count[2].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[2].clk[0] (.latch)                                        0.368     0.368
SR.len[2].Q[0] (.latch) [clock-to-output]                        0.124     0.492
n392.in[0] (.names)                                              0.630     1.123
n392.out[0] (.names)                                             0.261     1.384
SR.char_count[2].D[0] (.latch)                                   0.000     1.384
data arrival time                                                          1.384

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.char_count[2].clk[0] (.latch)                                 0.433     0.433
clock uncertainty                                                0.000     0.433
cell setup time                                                 -0.066     0.367
data required time                                                         0.367
--------------------------------------------------------------------------------
data required time                                                         0.367
data arrival time                                                         -1.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.016


#Path 53
Startpoint: SC.cnt[1].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SC.cnt[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.cnt[1].clk[0] (.latch)                                        0.383     0.383
SC.cnt[1].Q[0] (.latch) [clock-to-output]                        0.124     0.507
$abc$1117$new_n193_.in[3] (.names)                               0.362     0.869
$abc$1117$new_n193_.out[0] (.names)                              0.261     1.130
n312.in[2] (.names)                                              0.100     1.230
n312.out[0] (.names)                                             0.261     1.491
SC.cnt[0].D[0] (.latch)                                          0.000     1.491
data arrival time                                                          1.491

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.cnt[0].clk[0] (.latch)                                        0.552     0.552
clock uncertainty                                                0.000     0.552
cell setup time                                                 -0.066     0.486
data required time                                                         0.486
--------------------------------------------------------------------------------
data required time                                                         0.486
data arrival time                                                         -1.491
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.005


#Path 54
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ctrl[5].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n249.in[3] (.names)                                              0.291     1.164
n249.out[0] (.names)                                             0.261     1.425
ctrl[5].D[0] (.latch)                                            0.000     1.425
data arrival time                                                          1.425

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ctrl[5].clk[0] (.latch)                                          0.505     0.505
clock uncertainty                                                0.000     0.505
cell setup time                                                 -0.066     0.439
data required time                                                         0.439
--------------------------------------------------------------------------------
data required time                                                         0.439
data arrival time                                                         -1.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.986


#Path 55
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[3].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n426.in[3] (.names)                                              0.291     1.164
n426.out[0] (.names)                                             0.261     1.425
SR.master_data[3].D[0] (.latch)                                  0.000     1.425
data arrival time                                                          1.425

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[3].clk[0] (.latch)                                0.541     0.541
clock uncertainty                                                0.000     0.541
cell setup time                                                 -0.066     0.475
data required time                                                         0.475
--------------------------------------------------------------------------------
data required time                                                         0.475
data arrival time                                                         -1.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.950


#Path 56
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ctrl[3].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n239.in[3] (.names)                                              0.291     1.164
n239.out[0] (.names)                                             0.261     1.425
ctrl[3].D[0] (.latch)                                            0.000     1.425
data arrival time                                                          1.425

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ctrl[3].clk[0] (.latch)                                          0.541     0.541
clock uncertainty                                                0.000     0.541
cell setup time                                                 -0.066     0.475
data required time                                                         0.475
--------------------------------------------------------------------------------
data required time                                                         0.475
data arrival time                                                         -1.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.950


#Path 57
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[3].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n199.in[2] (.names)                                              0.291     1.164
n199.out[0] (.names)                                             0.261     1.425
ss[3].D[0] (.latch)                                              0.000     1.425
data arrival time                                                          1.425

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[3].clk[0] (.latch)                                            0.541     0.541
clock uncertainty                                                0.000     0.541
cell setup time                                                 -0.066     0.475
data required time                                                         0.475
--------------------------------------------------------------------------------
data required time                                                         0.475
data arrival time                                                         -1.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.950


#Path 58
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : SR.len[2].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[3] (.names)                               0.332     0.332
$abc$1117$new_n146_.out[0] (.names)                              0.261     0.593
n234.in[2] (.names)                                              0.393     0.986
n234.out[0] (.names)                                             0.261     1.247
SR.len[2].D[0] (.latch)                                          0.000     1.247
data arrival time                                                          1.247

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.len[2].clk[0] (.latch)                                        0.368     0.368
clock uncertainty                                                0.000     0.368
cell setup time                                                 -0.066     0.302
data required time                                                         0.302
--------------------------------------------------------------------------------
data required time                                                         0.302
data arrival time                                                         -1.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.944


#Path 59
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : ass.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[3] (.names)                               0.332     0.332
$abc$1117$new_n146_.out[0] (.names)                              0.261     0.593
n289.in[2] (.names)                                              0.393     0.986
n289.out[0] (.names)                                             0.261     1.247
ass.D[0] (.latch)                                                0.000     1.247
data arrival time                                                          1.247

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ass.clk[0] (.latch)                                              0.368     0.368
clock uncertainty                                                0.000     0.368
cell setup time                                                 -0.066     0.302
data required time                                                         0.302
--------------------------------------------------------------------------------
data required time                                                         0.302
data arrival time                                                         -1.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.944


#Path 60
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : SC.tip.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[3] (.names)                               0.332     0.332
$abc$1117$new_n146_.out[0] (.names)                              0.261     0.593
n264.in[2] (.names)                                              0.393     0.986
n264.out[0] (.names)                                             0.261     1.247
SC.tip.D[0] (.latch)                                             0.000     1.247
data arrival time                                                          1.247

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.tip.clk[0] (.latch)                                           0.368     0.368
clock uncertainty                                                0.000     0.368
cell setup time                                                 -0.066     0.302
data required time                                                         0.302
--------------------------------------------------------------------------------
data required time                                                         0.302
data arrival time                                                         -1.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.944


#Path 61
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[6].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[3] (.names)                               0.332     0.332
$abc$1117$new_n146_.out[0] (.names)                              0.261     0.593
n350.in[0] (.names)                                              0.393     0.986
n350.out[0] (.names)                                             0.261     1.247
wb_dat_o[6].D[0] (.latch)                                        0.000     1.247
data arrival time                                                          1.247

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[6].clk[0] (.latch)                                      0.373     0.373
clock uncertainty                                                0.000     0.373
cell setup time                                                 -0.066     0.307
data required time                                                         0.307
--------------------------------------------------------------------------------
data required time                                                         0.307
data arrival time                                                         -1.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.940


#Path 62
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ctrl[7].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n259.in[3] (.names)                                              0.291     1.164
n259.out[0] (.names)                                             0.261     1.425
ctrl[7].D[0] (.latch)                                            0.000     1.425
data arrival time                                                          1.425

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ctrl[7].clk[0] (.latch)                                          0.552     0.552
clock uncertainty                                                0.000     0.552
cell setup time                                                 -0.066     0.486
data required time                                                         0.486
--------------------------------------------------------------------------------
data required time                                                         0.486
data arrival time                                                         -1.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.940


#Path 63
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : ss[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n189.in[2] (.names)                                              0.291     1.164
n189.out[0] (.names)                                             0.261     1.425
ss[1].D[0] (.latch)                                              0.000     1.425
data arrival time                                                          1.425

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ss[1].clk[0] (.latch)                                            0.552     0.552
clock uncertainty                                                0.000     0.552
cell setup time                                                 -0.066     0.486
data required time                                                         0.486
--------------------------------------------------------------------------------
data required time                                                         0.486
data arrival time                                                         -1.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.940


#Path 64
Startpoint: wb_ack_out.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_ack_out.outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_ack_out.clk[0] (.latch)                                       0.561     0.561
wb_ack_out.Q[0] (.latch) [clock-to-output]                       0.124     0.685
out:wb_ack_out.outpad[0] (.output)                               0.252     0.937
data arrival time                                                          0.937

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.937
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.937


#Path 65
Startpoint: wb_dat_o[5].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[5].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[5].clk[0] (.latch)                                      0.505     0.505
wb_dat_o[5].Q[0] (.latch) [clock-to-output]                      0.124     0.629
out:wb_dat_o[5].outpad[0] (.output)                              0.305     0.935
data arrival time                                                          0.935

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.935


#Path 66
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.master_data[2].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
$abc$1117$new_n137_.in[0] (.names)                               0.120     0.612
$abc$1117$new_n137_.out[0] (.names)                              0.261     0.873
n421.in[3] (.names)                                              0.100     0.973
n421.out[0] (.names)                                             0.261     1.234
SR.master_data[2].D[0] (.latch)                                  0.000     1.234
data arrival time                                                          1.234

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[2].clk[0] (.latch)                                0.368     0.368
clock uncertainty                                                0.000     0.368
cell setup time                                                 -0.066     0.302
data required time                                                         0.302
--------------------------------------------------------------------------------
data required time                                                         0.302
data arrival time                                                         -1.234
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.932


#Path 67
Startpoint: SR.master_data[3].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_dat_o[3].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.master_data[3].clk[0] (.latch)                                0.541     0.541
SR.master_data[3].Q[0] (.latch) [clock-to-output]                0.124     0.665
$abc$1117$new_n177_.in[5] (.names)                               0.120     0.785
$abc$1117$new_n177_.out[0] (.names)                              0.261     1.046
n338.in[4] (.names)                                              0.100     1.146
n338.out[0] (.names)                                             0.261     1.407
wb_dat_o[3].D[0] (.latch)                                        0.000     1.407
data arrival time                                                          1.407

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[3].clk[0] (.latch)                                      0.541     0.541
clock uncertainty                                                0.000     0.541
cell setup time                                                 -0.066     0.475
data required time                                                         0.475
--------------------------------------------------------------------------------
data required time                                                         0.475
data arrival time                                                         -1.407
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.932


#Path 68
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[8].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[3] (.names)                               0.332     0.332
$abc$1117$new_n146_.out[0] (.names)                              0.261     0.593
n358.in[2] (.names)                                              0.393     0.986
n358.out[0] (.names)                                             0.261     1.247
wb_dat_o[8].D[0] (.latch)                                        0.000     1.247
data arrival time                                                          1.247

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[8].clk[0] (.latch)                                      0.383     0.383
clock uncertainty                                                0.000     0.383
cell setup time                                                 -0.066     0.317
data required time                                                         0.317
--------------------------------------------------------------------------------
data required time                                                         0.317
data arrival time                                                         -1.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.930


#Path 69
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[9].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[3] (.names)                               0.332     0.332
$abc$1117$new_n146_.out[0] (.names)                              0.261     0.593
n362.in[2] (.names)                                              0.393     0.986
n362.out[0] (.names)                                             0.261     1.247
wb_dat_o[9].D[0] (.latch)                                        0.000     1.247
data arrival time                                                          1.247

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[9].clk[0] (.latch)                                      0.383     0.383
clock uncertainty                                                0.000     0.383
cell setup time                                                 -0.066     0.317
data required time                                                         0.317
--------------------------------------------------------------------------------
data required time                                                         0.317
data arrival time                                                         -1.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.930


#Path 70
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[10].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[3] (.names)                               0.332     0.332
$abc$1117$new_n146_.out[0] (.names)                              0.261     0.593
n366.in[2] (.names)                                              0.393     0.986
n366.out[0] (.names)                                             0.261     1.247
wb_dat_o[10].D[0] (.latch)                                       0.000     1.247
data arrival time                                                          1.247

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[10].clk[0] (.latch)                                     0.383     0.383
clock uncertainty                                                0.000     0.383
cell setup time                                                 -0.066     0.317
data required time                                                         0.317
--------------------------------------------------------------------------------
data required time                                                         0.317
data arrival time                                                         -1.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.930


#Path 71
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[11].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[3] (.names)                               0.332     0.332
$abc$1117$new_n146_.out[0] (.names)                              0.261     0.593
n370.in[2] (.names)                                              0.393     0.986
n370.out[0] (.names)                                             0.261     1.247
wb_dat_o[11].D[0] (.latch)                                       0.000     1.247
data arrival time                                                          1.247

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[11].clk[0] (.latch)                                     0.383     0.383
clock uncertainty                                                0.000     0.383
cell setup time                                                 -0.066     0.317
data required time                                                         0.317
--------------------------------------------------------------------------------
data required time                                                         0.317
data arrival time                                                         -1.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.930


#Path 72
Startpoint: wb_adr_in[2].inpad[0] (.input clocked by wb_clk_in)
Endpoint  : wb_dat_o[12].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_in[2].inpad[0] (.input)                                   0.000     0.000
$abc$1117$new_n146_.in[3] (.names)                               0.332     0.332
$abc$1117$new_n146_.out[0] (.names)                              0.261     0.593
n374.in[2] (.names)                                              0.393     0.986
n374.out[0] (.names)                                             0.261     1.247
wb_dat_o[12].D[0] (.latch)                                       0.000     1.247
data arrival time                                                          1.247

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[12].clk[0] (.latch)                                     0.383     0.383
clock uncertainty                                                0.000     0.383
cell setup time                                                 -0.066     0.317
data required time                                                         0.317
--------------------------------------------------------------------------------
data required time                                                         0.317
data arrival time                                                         -1.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.930


#Path 73
Startpoint: sclk_out.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:sclk_out.outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
sclk_out.clk[0] (.latch)                                         0.552     0.552
sclk_out.Q[0] (.latch) [clock-to-output]                         0.124     0.676
out:sclk_out.outpad[0] (.output)                                 0.230     0.906
data arrival time                                                          0.906

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.906


#Path 74
Startpoint: ass.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_dat_o[13].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
ass.clk[0] (.latch)                                              0.368     0.368
ass.Q[0] (.latch) [clock-to-output]                              0.124     0.492
n378.in[1] (.names)                                              0.527     1.019
n378.out[0] (.names)                                             0.261     1.280
wb_dat_o[13].D[0] (.latch)                                       0.000     1.280
data arrival time                                                          1.280

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[13].clk[0] (.latch)                                     0.541     0.541
clock uncertainty                                                0.000     0.541
cell setup time                                                 -0.066     0.475
data required time                                                         0.475
--------------------------------------------------------------------------------
data required time                                                         0.475
data arrival time                                                         -1.280
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.805


#Path 75
Startpoint: wb_dat_o[2].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[2].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[2].clk[0] (.latch)                                      0.368     0.368
wb_dat_o[2].Q[0] (.latch) [clock-to-output]                      0.124     0.492
out:wb_dat_o[2].outpad[0] (.output)                              0.299     0.792
data arrival time                                                          0.792

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.792
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.792


#Path 76
Startpoint: wb_dat_o[10].Q[0] (.latch clocked by wb_clk_in)
Endpoint  : out:wb_dat_o[10].outpad[0] (.output clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_dat_o[10].clk[0] (.latch)                                     0.383     0.383
wb_dat_o[10].Q[0] (.latch) [clock-to-output]                     0.124     0.507
out:wb_dat_o[10].outpad[0] (.output)                             0.209     0.716
data arrival time                                                          0.716

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.716


#Path 77
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.char_count[0].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
n382.in[3] (.names)                                              0.311     0.803
n382.out[0] (.names)                                             0.261     1.064
SR.char_count[0].D[0] (.latch)                                   0.000     1.064
data arrival time                                                          1.064

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.char_count[0].clk[0] (.latch)                                 0.433     0.433
clock uncertainty                                                0.000     0.433
cell setup time                                                 -0.066     0.367
data required time                                                         0.367
--------------------------------------------------------------------------------
data required time                                                         0.367
data arrival time                                                         -1.064
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.697


#Path 78
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.char_count[1].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
n387.in[3] (.names)                                              0.311     0.803
n387.out[0] (.names)                                             0.261     1.064
SR.char_count[1].D[0] (.latch)                                   0.000     1.064
data arrival time                                                          1.064

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.char_count[1].clk[0] (.latch)                                 0.433     0.433
clock uncertainty                                                0.000     0.433
cell setup time                                                 -0.066     0.367
data required time                                                         0.367
--------------------------------------------------------------------------------
data required time                                                         0.367
data arrival time                                                         -1.064
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.697


#Path 79
Startpoint: SC.go.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SR.char_count[3].D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
SC.go.Q[0] (.latch) [clock-to-output]                            0.124     0.492
n397.in[1] (.names)                                              0.311     0.803
n397.out[0] (.names)                                             0.261     1.064
SR.char_count[3].D[0] (.latch)                                   0.000     1.064
data arrival time                                                          1.064

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SR.char_count[3].clk[0] (.latch)                                 0.433     0.433
clock uncertainty                                                0.000     0.433
cell setup time                                                 -0.066     0.367
data required time                                                         0.367
--------------------------------------------------------------------------------
data required time                                                         0.367
data arrival time                                                         -1.064
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.697


#Path 80
Startpoint: wb_ack_out.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_int_o.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_ack_out.clk[0] (.latch)                                       0.561     0.561
wb_ack_out.Q[0] (.latch) [clock-to-output]                       0.124     0.685
n304.in[1] (.names)                                              0.120     0.805
n304.out[0] (.names)                                             0.261     1.066
wb_int_o.D[0] (.latch)                                           0.000     1.066
data arrival time                                                          1.066

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_int_o.clk[0] (.latch)                                         0.561     0.561
clock uncertainty                                                0.000     0.561
cell setup time                                                 -0.066     0.495
data required time                                                         0.495
--------------------------------------------------------------------------------
data required time                                                         0.495
data arrival time                                                         -1.066
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 81
Startpoint: wb_ack_out.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : wb_ack_out.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_ack_out.clk[0] (.latch)                                       0.561     0.561
wb_ack_out.Q[0] (.latch) [clock-to-output]                       0.124     0.685
n308.in[1] (.names)                                              0.120     0.805
n308.out[0] (.names)                                             0.261     1.066
wb_ack_out.D[0] (.latch)                                         0.000     1.066
data arrival time                                                          1.066

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
wb_ack_out.clk[0] (.latch)                                       0.561     0.561
clock uncertainty                                                0.000     0.561
cell setup time                                                 -0.066     0.495
data required time                                                         0.495
--------------------------------------------------------------------------------
data required time                                                         0.495
data arrival time                                                         -1.066
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 82
Startpoint: SC.tip.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : SC.go.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.tip.clk[0] (.latch)                                           0.368     0.368
SC.tip.Q[0] (.latch) [clock-to-output]                           0.124     0.492
n402.in[0] (.names)                                              0.120     0.612
n402.out[0] (.names)                                             0.261     0.873
SC.go.D[0] (.latch)                                              0.000     0.873
data arrival time                                                          0.873

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
SC.go.clk[0] (.latch)                                            0.368     0.368
clock uncertainty                                                0.000     0.368
cell setup time                                                 -0.066     0.302
data required time                                                         0.302
--------------------------------------------------------------------------------
data required time                                                         0.302
data arrival time                                                         -0.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 83
Startpoint: mosi.Q[0] (.latch clocked by wb_clk_in)
Endpoint  : mosi.D[0] (.latch clocked by wb_clk_in)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
mosi.clk[0] (.latch)                                             0.561     0.561
mosi.Q[0] (.latch) [clock-to-output]                             0.124     0.685
n407.in[1] (.names)                                              0.120     0.805
n407.out[0] (.names)                                             0.261     1.066
mosi.D[0] (.latch)                                               0.000     1.066
data arrival time                                                          1.066

clock wb_clk_in (rise edge)                                      0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_in.inpad[0] (.input)                                      0.000     0.000
mosi.clk[0] (.latch)                                             0.561     0.561
clock uncertainty                                                0.000     0.561
cell setup time                                                 -0.066     0.495
data required time                                                         0.495
--------------------------------------------------------------------------------
data required time                                                         0.495
data arrival time                                                         -1.066
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#End of timing report
