// Seed: 1508966929
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd12,
    parameter id_16 = 32'd4
) (
    output wor id_0,
    input uwire _id_1,
    output tri id_2,
    output wand id_3,
    output wire id_4,
    output tri1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input wor id_8,
    input supply0 id_9,
    output tri0 id_10,
    output wire id_11,
    input tri1 id_12,
    output tri0 id_13,
    output supply0 id_14,
    input supply0 id_15,
    input supply0 _id_16,
    output supply1 id_17,
    input supply0 id_18,
    output wand id_19,
    input tri1 id_20,
    input tri0 id_21,
    output tri id_22,
    output tri id_23
    , id_33,
    input supply0 id_24,
    input supply1 id_25,
    input tri0 id_26,
    output wire id_27,
    output uwire id_28,
    input tri1 id_29,
    output tri0 id_30,
    output tri0 id_31
);
  logic id_34;
  ;
  wire [id_16 : id_1] id_35;
  module_0 modCall_1 (
      id_33,
      id_34,
      id_34,
      id_35
  );
endmodule
