# ğŸš€ Week 0: Introduction and Foundational Concepts

<div align="center">

![VLSI](https://img.shields.io/badge/VLSI-System%20Design-blue?style=for-the-badge&logo=chip)
![Week](https://img.shields.io/badge/Week-0-orange?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Complete-success?style=for-the-badge)

</div>

This week provided a comprehensive **introduction to the RISC-V tapeout program**, establishing the core principles and objectives that will guide the course.

---

## ğŸ’¡ Key Learnings & Takeaways

### ğŸ”‘ The Modern Imperative of Chip Design
Chip design, fabrication, and testing skills are increasingly important in todayâ€™s tech-driven world. Mastery of these ensures competitiveness and innovation.

### ğŸŒ The Power of Open-Source Hardware
The **RISC-V ISA** and open-source EDA tools:
- Lower the financial barrier to entry.  
- Foster a global collaborative community.  
- Empower new designers with accessible standards.  

### ğŸ¤– The Role of Automation and AI
Automation + AI tools reduce repetitive tasks, streamline workflows, and boost productivity.

### ğŸ­ ChipFoundry's Design Philosophy
Focus on **porting validated designs** â†’ reduces complexity for engineers â†’ more time for innovation.

---

## âš™ï¸ Tools Installed & Verified

<div align="center">

ğŸ§  Yosys â†’ ğŸ“Ÿ Iverilog â†’ ğŸ“Š GTKWave â†’ ğŸ¨ Magic VLSI


</div>

### ğŸ§  Yosys â€“ RTL Synthesis Tool
âœ… Converts RTL into gate-level designs.

<p align="center">
  <img src="./yosys.png" alt="Yosys Installed" width="600"/>
</p>

---

### ğŸ“Ÿ Iverilog â€“ Verilog Simulator
âœ… Compiles and simulates Verilog code.

<p align="center">
  <img src="./Iverilog.png" alt="Iverilog Installed" width="600"/>
</p>

---

### ğŸ“Š GTKWave â€“ Waveform Viewer
âœ… Debugs & visualizes simulation waveforms.

<p align="center">
  <img src="./GTKWAVE.png" alt="GTKWave Installed" width="600"/>
</p>

---

### ğŸ¨ Magic VLSI â€“ Layout Tool
âœ… Layout creation, editing, and DRC analysis.

<p align="center">
  <img src="./magic.png" alt="Magic Installed" width="600"/>
</p>

---


### ğŸ“Ÿ Iverilog â€“ Verilog Simulator
**Purpose:** IC layout editor with DRC.

**Installation:**  
```bash
    git clone https://github.com/The-OpenROAD-Project/OpenLane
    cd OpenLane
    make
    make test
```
**Verification:**  
<p align="center">
  <img src="./OpenLane.png" alt="Magic Installed" width="600"/>
</p>

---

## ğŸ‰ Installation Summary

<div align="center">

| Tool          | Status | Primary Use          |
|---------------|--------|----------------------|
| ğŸ§  **Yosys**  | âœ…     | RTL Synthesis        |
| ğŸ“Ÿ **Iverilog** | âœ…   | Verilog Simulation   |
| ğŸ“Š **GTKWave** | âœ…   | Waveform Analysis    |
| ğŸ¨ **Magic**   | âœ…   | Layout Design        |
|  **OpenLane**   | âœ…   | RTL to GDC        |


</div>

---

<div align="center">

âœ¨ **Environment ready for the VLSI Design Journey!** âœ¨

</div>
