 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
        -sort_by slack
Design : MultiplierOperator
Version: U-2022.12-SP7
Date   : Sun Dec 24 14:16:30 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: A[0] (input port clocked by vsysclk)
  Endpoint: P[53] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[0] (in)                                               0.00       0.20 r
  mult_8/A[0] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U634/Z (DELLN1X2)                                0.75       0.95 r
  mult_8/U138/Q (AND2X1)                                  0.66       1.61 r
  mult_8/U121/Q (AND2X2)                                  0.48       2.08 r
  mult_8/S2_2_25/CO (FADDX1)                              2.05       4.13 r
  mult_8/S2_3_25/S (FADDX1)                               2.04       6.17 r
  mult_8/U400/QN (NAND2X0)                                0.45       6.61 f
  mult_8/U402/QN (NAND3X1)                                0.44       7.06 r
  mult_8/U911/QN (NAND2X0)                                0.44       7.50 f
  mult_8/U1142/QN (NAND3X1)                               0.49       7.99 r
  mult_8/S2_6_24/S (FADDX2)                               2.33      10.32 f
  mult_8/S2_7_23/S (FADDX2)                               1.59      11.91 f
  mult_8/S2_8_22/S (FADDX2)                               1.59      13.50 f
  mult_8/S2_9_21/S (FADDX2)                               1.59      15.09 f
  mult_8/S2_10_20/S (FADDX1)                              1.52      16.61 r
  mult_8/S2_11_19/CO (FADDX2)                             1.59      18.20 r
  mult_8/S2_12_19/CO (FADDX2)                             2.04      20.24 r
  mult_8/U4/Q (XOR3X2)                                    0.92      21.15 r
  mult_8/U1736/QN (NAND2X0)                               0.41      21.57 f
  mult_8/U1737/QN (NAND3X1)                               0.45      22.02 r
  mult_8/S2_15_18/CO (FADDX1)                             2.04      24.06 r
  mult_8/S2_16_18/CO (FADDX2)                             1.59      25.65 r
  mult_8/S2_17_18/S (FADDX1)                              2.04      27.69 r
  mult_8/S2_18_17/S (FADDX1)                              2.04      29.73 r
  mult_8/S2_19_16/CO (FADDX1)                             2.05      31.78 r
  mult_8/S2_20_16/S (FADDX1)                              2.04      33.82 r
  mult_8/S2_21_15/CO (FADDX2)                             1.59      35.41 r
  mult_8/S2_22_15/CO (FADDX2)                             2.25      37.67 r
  mult_8/S2_23_15/S (FADDX2)                              2.33      40.00 f
  mult_8/S2_24_14/S (FADDX1)                              1.52      41.51 r
  mult_8/S2_25_13/CO (FADDX1)                             1.61      43.12 r
  mult_8/S2_26_13/S (FADDX1)                              2.32      45.44 f
  mult_8/S2_27_12/S (FADDX2)                              1.50      46.95 r
  mult_8/S2_28_11/CO (FADDX2)                             1.59      48.53 r
  mult_8/S2_29_11/CO (FADDX1)                             2.05      50.58 r
  mult_8/S2_30_11/CO (FADDX2)                             2.05      52.63 r
  mult_8/S4_11/CO (FADDX1)                                2.24      54.88 r
  mult_8/U557/Q (XOR2X2)                                  0.89      55.77 f
  mult_8/FS_1/A[41] (MultiplierOperator_DW01_add_2)       0.00      55.77 f
  mult_8/FS_1/U511/ZN (INVX0)                             0.44      56.21 r
  mult_8/FS_1/U407/QN (NAND2X0)                           0.10      56.30 f
  mult_8/FS_1/U533/QN (NAND2X0)                           0.10      56.41 r
  mult_8/FS_1/U341/QN (NAND2X0)                           0.09      56.50 f
  mult_8/FS_1/U301/QN (NAND2X0)                           0.10      56.60 r
  mult_8/FS_1/U217/QN (NAND2X0)                           0.09      56.69 f
  mult_8/FS_1/U52/QN (NOR2X0)                             0.12      56.81 r
  mult_8/FS_1/U54/QN (NAND2X0)                            0.11      56.91 f
  mult_8/FS_1/U84/QN (NAND2X0)                            0.10      57.02 r
  mult_8/FS_1/U85/Q (AND2X1)                              0.15      57.17 r
  mult_8/FS_1/U547/QN (NAND2X0)                           0.12      57.28 f
  mult_8/FS_1/U545/QN (NAND2X0)                           0.11      57.40 r
  mult_8/FS_1/U265/QN (NAND2X0)                           0.09      57.49 f
  mult_8/FS_1/U264/Q (XNOR2X1)                            0.24      57.73 f
  mult_8/FS_1/SUM[51] (MultiplierOperator_DW01_add_2)     0.00      57.73 f
  mult_8/PRODUCT[53] (MultiplierOperator_DW02_mult_0)     0.00      57.73 f
  P[53] (out)                                             1.84      59.58 f
  data arrival time                                                 59.58

  clock vsysclk (rise edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -0.50       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                -59.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -58.08


  Startpoint: A[0] (input port clocked by vsysclk)
  Endpoint: P[54] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[0] (in)                                               0.00       0.20 r
  mult_8/A[0] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U634/Z (DELLN1X2)                                0.75       0.95 r
  mult_8/U138/Q (AND2X1)                                  0.66       1.61 r
  mult_8/U121/Q (AND2X2)                                  0.48       2.08 r
  mult_8/S2_2_25/CO (FADDX1)                              2.05       4.13 r
  mult_8/S2_3_25/S (FADDX1)                               2.04       6.17 r
  mult_8/U400/QN (NAND2X0)                                0.45       6.61 f
  mult_8/U402/QN (NAND3X1)                                0.44       7.06 r
  mult_8/U911/QN (NAND2X0)                                0.44       7.50 f
  mult_8/U1142/QN (NAND3X1)                               0.49       7.99 r
  mult_8/S2_6_24/S (FADDX2)                               2.33      10.32 f
  mult_8/S2_7_23/S (FADDX2)                               1.59      11.91 f
  mult_8/S2_8_22/S (FADDX2)                               1.59      13.50 f
  mult_8/S2_9_21/S (FADDX2)                               1.59      15.09 f
  mult_8/S2_10_20/S (FADDX1)                              1.52      16.61 r
  mult_8/S2_11_19/CO (FADDX2)                             1.59      18.20 r
  mult_8/S2_12_19/CO (FADDX2)                             2.04      20.24 r
  mult_8/U4/Q (XOR3X2)                                    0.92      21.15 r
  mult_8/U1736/QN (NAND2X0)                               0.41      21.57 f
  mult_8/U1737/QN (NAND3X1)                               0.45      22.02 r
  mult_8/S2_15_18/CO (FADDX1)                             2.04      24.06 r
  mult_8/S2_16_18/CO (FADDX2)                             1.59      25.65 r
  mult_8/S2_17_18/S (FADDX1)                              2.04      27.69 r
  mult_8/S2_18_17/S (FADDX1)                              2.04      29.73 r
  mult_8/S2_19_16/CO (FADDX1)                             2.05      31.78 r
  mult_8/S2_20_16/S (FADDX1)                              2.04      33.82 r
  mult_8/S2_21_15/CO (FADDX2)                             1.59      35.41 r
  mult_8/S2_22_15/CO (FADDX2)                             2.25      37.67 r
  mult_8/S2_23_15/S (FADDX2)                              2.33      40.00 f
  mult_8/S2_24_14/S (FADDX1)                              1.52      41.51 r
  mult_8/S2_25_13/CO (FADDX1)                             1.61      43.12 r
  mult_8/S2_26_13/S (FADDX1)                              2.32      45.44 f
  mult_8/S2_27_12/S (FADDX2)                              1.50      46.95 r
  mult_8/S2_28_11/CO (FADDX2)                             1.59      48.53 r
  mult_8/S2_29_11/CO (FADDX1)                             2.05      50.58 r
  mult_8/S2_30_11/CO (FADDX2)                             2.05      52.63 r
  mult_8/S4_11/CO (FADDX1)                                2.24      54.88 r
  mult_8/U557/Q (XOR2X2)                                  0.89      55.77 f
  mult_8/FS_1/A[41] (MultiplierOperator_DW01_add_2)       0.00      55.77 f
  mult_8/FS_1/U511/ZN (INVX0)                             0.44      56.21 r
  mult_8/FS_1/U407/QN (NAND2X0)                           0.10      56.30 f
  mult_8/FS_1/U533/QN (NAND2X0)                           0.10      56.41 r
  mult_8/FS_1/U341/QN (NAND2X0)                           0.09      56.50 f
  mult_8/FS_1/U301/QN (NAND2X0)                           0.10      56.60 r
  mult_8/FS_1/U217/QN (NAND2X0)                           0.09      56.69 f
  mult_8/FS_1/U52/QN (NOR2X0)                             0.12      56.81 r
  mult_8/FS_1/U54/QN (NAND2X0)                            0.11      56.91 f
  mult_8/FS_1/U84/QN (NAND2X0)                            0.10      57.02 r
  mult_8/FS_1/U85/Q (AND2X1)                              0.15      57.17 r
  mult_8/FS_1/U547/QN (NAND2X0)                           0.12      57.28 f
  mult_8/FS_1/U269/QN (NAND2X0)                           0.11      57.40 r
  mult_8/FS_1/U263/QN (NAND2X0)                           0.09      57.49 f
  mult_8/FS_1/U262/Q (XNOR2X1)                            0.24      57.73 f
  mult_8/FS_1/SUM[52] (MultiplierOperator_DW01_add_2)     0.00      57.73 f
  mult_8/PRODUCT[54] (MultiplierOperator_DW02_mult_0)     0.00      57.73 f
  P[54] (out)                                             1.84      59.57 f
  data arrival time                                                 59.57

  clock vsysclk (rise edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -0.50       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                -59.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -58.07


  Startpoint: A[0] (input port clocked by vsysclk)
  Endpoint: P[56] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[0] (in)                                               0.00       0.20 r
  mult_8/A[0] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U634/Z (DELLN1X2)                                0.75       0.95 r
  mult_8/U3303/QN (NOR2X0)                                0.86       1.80 f
  mult_8/U612/Q (AND2X1)                                  0.47       2.28 f
  mult_8/U1650/QN (NAND2X0)                               0.45       2.72 r
  mult_8/U1144/QN (NAND3X1)                               0.46       3.19 f
  mult_8/U1658/QN (NAND2X0)                               0.37       3.55 r
  mult_8/U1659/QN (NAND3X1)                               0.43       3.99 f
  mult_8/S3_4_30/S (FADDX2)                               1.50       5.49 r
  mult_8/U1637/QN (NAND2X0)                               0.44       5.92 f
  mult_8/U1638/QN (NAND3X1)                               0.45       6.38 r
  mult_8/S2_6_29/CO (FADDX2)                              2.25       8.63 r
  mult_8/S2_7_29/CO (FADDX2)                              2.24      10.87 r
  mult_8/U979/Q (XOR3X2)                                  1.18      12.05 r
  mult_8/U1459/QN (NAND2X0)                               0.42      12.47 f
  mult_8/U31/QN (NAND3X1)                                 0.50      12.97 r
  mult_8/S2_10_28/CO (FADDX2)                             2.25      15.22 r
  mult_8/S2_11_28/CO (FADDX2)                             2.25      17.47 r
  mult_8/S2_12_28/S (FADDX1)                              2.31      19.79 f
  mult_8/U1384/Q (XOR2X1)                                 0.89      20.67 r
  mult_8/U1385/Q (XOR2X2)                                 0.77      21.45 r
  mult_8/S2_14_26/CO (FADDX2)                             2.25      23.70 r
  mult_8/S2_15_26/CO (FADDX1)                             2.25      25.95 r
  mult_8/S2_16_26/S (FADDX1)                              1.63      27.58 f
  mult_8/U82/Q (XNOR2X1)                                  0.84      28.42 f
  mult_8/U81/Q (XNOR2X2)                                  0.67      29.09 r
  mult_8/S2_18_24/S (FADDX1)                              2.32      31.41 r
  mult_8/U1476/QN (NAND2X0)                               0.38      31.79 f
  mult_8/U1477/QN (NAND3X1)                               0.45      32.23 r
  mult_8/S2_20_23/S (FADDX1)                              2.04      34.27 r
  mult_8/U109/Q (XOR3X1)                                  1.00      35.27 r
  mult_8/U1223/Q (XOR2X1)                                 0.74      36.01 r
  mult_8/U1224/Q (XOR2X2)                                 0.76      36.77 r
  mult_8/U1589/Q (XOR3X2)                                 0.93      37.71 r
  mult_8/S2_24_19/CO (FADDX1)                             2.05      39.76 r
  mult_8/S2_25_19/CO (FADDX2)                             2.05      41.81 r
  mult_8/S2_26_19/CO (FADDX2)                             2.25      44.06 r
  mult_8/S2_27_19/CO (FADDX2)                             2.25      46.31 r
  mult_8/S2_28_19/CO (FADDX2)                             2.25      48.57 r
  mult_8/S2_29_19/CO (FADDX2)                             2.25      50.82 r
  mult_8/S2_30_19/CO (FADDX2)                             2.25      53.07 r
  mult_8/S4_19/S (FADDX1)                                 2.08      55.15 f
  mult_8/U3098/Q (XOR2X1)                                 0.82      55.97 r
  mult_8/FS_1/A[48] (MultiplierOperator_DW01_add_2)       0.00      55.97 r
  mult_8/FS_1/U438/ZN (INVX0)                             0.45      56.41 f
  mult_8/FS_1/U413/QN (NAND2X0)                           0.09      56.51 r
  mult_8/FS_1/U354/Q (AND2X1)                             0.14      56.65 r
  mult_8/FS_1/U351/ZN (INVX0)                             0.08      56.73 f
  mult_8/FS_1/U350/Q (OR2X1)                              0.14      56.87 f
  mult_8/FS_1/U86/Q (AND2X1)                              0.14      57.01 f
  mult_8/FS_1/U85/Q (AND2X1)                              0.14      57.16 f
  mult_8/FS_1/U187/QN (NAND2X0)                           0.11      57.27 r
  mult_8/FS_1/U124/QN (NAND2X0)                           0.10      57.37 f
  mult_8/FS_1/U42/QN (NAND2X0)                            0.11      57.48 r
  mult_8/FS_1/U41/Q (XOR2X2)                              0.25      57.73 f
  mult_8/FS_1/SUM[54] (MultiplierOperator_DW01_add_2)     0.00      57.73 f
  mult_8/PRODUCT[56] (MultiplierOperator_DW02_mult_0)     0.00      57.73 f
  P[56] (out)                                             1.84      59.57 f
  data arrival time                                                 59.57

  clock vsysclk (rise edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -0.50       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                -59.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -58.07


  Startpoint: A[0] (input port clocked by vsysclk)
  Endpoint: P[58] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[0] (in)                                               0.00       0.20 r
  mult_8/A[0] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U634/Z (DELLN1X2)                                0.75       0.95 r
  mult_8/U138/Q (AND2X1)                                  0.66       1.61 r
  mult_8/U121/Q (AND2X2)                                  0.48       2.08 r
  mult_8/S2_2_25/CO (FADDX1)                              2.05       4.13 r
  mult_8/S2_3_25/S (FADDX1)                               2.04       6.17 r
  mult_8/U400/QN (NAND2X0)                                0.45       6.61 f
  mult_8/U402/QN (NAND3X1)                                0.44       7.06 r
  mult_8/U911/QN (NAND2X0)                                0.44       7.50 f
  mult_8/U1142/QN (NAND3X1)                               0.49       7.99 r
  mult_8/S2_6_24/S (FADDX2)                               2.33      10.32 f
  mult_8/S2_7_23/S (FADDX2)                               1.59      11.91 f
  mult_8/S2_8_22/S (FADDX2)                               1.59      13.50 f
  mult_8/S2_9_21/S (FADDX2)                               1.59      15.09 f
  mult_8/S2_10_20/S (FADDX1)                              1.52      16.61 r
  mult_8/S2_11_19/CO (FADDX2)                             1.59      18.20 r
  mult_8/S2_12_19/CO (FADDX2)                             2.04      20.24 r
  mult_8/U4/Q (XOR3X2)                                    0.92      21.15 r
  mult_8/U1736/QN (NAND2X0)                               0.41      21.57 f
  mult_8/U1737/QN (NAND3X1)                               0.45      22.02 r
  mult_8/S2_15_18/CO (FADDX1)                             2.04      24.06 r
  mult_8/S2_16_18/CO (FADDX2)                             1.59      25.65 r
  mult_8/S2_17_18/S (FADDX1)                              2.04      27.69 r
  mult_8/S2_18_17/S (FADDX1)                              2.04      29.73 r
  mult_8/S2_19_16/CO (FADDX1)                             2.05      31.78 r
  mult_8/S2_20_16/S (FADDX1)                              2.04      33.82 r
  mult_8/S2_21_15/CO (FADDX2)                             1.59      35.41 r
  mult_8/S2_22_15/CO (FADDX2)                             2.25      37.67 r
  mult_8/S2_23_15/S (FADDX2)                              2.33      40.00 f
  mult_8/S2_24_14/S (FADDX1)                              1.52      41.51 r
  mult_8/S2_25_13/CO (FADDX1)                             1.61      43.12 r
  mult_8/S2_26_13/S (FADDX1)                              2.32      45.44 f
  mult_8/S2_27_12/S (FADDX2)                              1.50      46.95 r
  mult_8/S2_28_11/CO (FADDX2)                             1.59      48.53 r
  mult_8/S2_29_11/CO (FADDX1)                             2.05      50.58 r
  mult_8/S2_30_11/CO (FADDX2)                             2.05      52.63 r
  mult_8/S4_11/CO (FADDX1)                                2.24      54.88 r
  mult_8/U557/Q (XOR2X2)                                  0.89      55.77 f
  mult_8/FS_1/A[41] (MultiplierOperator_DW01_add_2)       0.00      55.77 f
  mult_8/FS_1/U511/ZN (INVX0)                             0.44      56.21 r
  mult_8/FS_1/U132/Q (AND2X1)                             0.15      56.36 r
  mult_8/FS_1/U89/QN (NOR2X0)                             0.12      56.47 f
  mult_8/FS_1/U33/QN (NAND2X0)                            0.10      56.58 r
  mult_8/FS_1/U31/QN (NOR2X0)                             0.12      56.70 f
  mult_8/FS_1/U40/QN (NAND2X0)                            0.13      56.83 r
  mult_8/FS_1/U340/QN (NAND2X0)                           0.11      56.93 f
  mult_8/FS_1/U349/QN (NAND2X0)                           0.10      57.03 r
  mult_8/FS_1/U98/QN (NAND2X0)                            0.10      57.13 f
  mult_8/FS_1/U138/QN (NOR2X0)                            0.12      57.26 r
  mult_8/FS_1/U11/QN (NAND2X0)                            0.10      57.36 f
  mult_8/FS_1/U12/Q (AND2X1)                              0.13      57.49 f
  mult_8/FS_1/U48/Q (XNOR2X1)                             0.24      57.73 f
  mult_8/FS_1/SUM[56] (MultiplierOperator_DW01_add_2)     0.00      57.73 f
  mult_8/PRODUCT[58] (MultiplierOperator_DW02_mult_0)     0.00      57.73 f
  P[58] (out)                                             1.84      59.57 f
  data arrival time                                                 59.57

  clock vsysclk (rise edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -0.50       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                -59.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -58.07


  Startpoint: A[0] (input port clocked by vsysclk)
  Endpoint: P[60] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[0] (in)                                               0.00       0.20 r
  mult_8/A[0] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U634/Z (DELLN1X2)                                0.75       0.95 r
  mult_8/U138/Q (AND2X1)                                  0.66       1.61 r
  mult_8/U121/Q (AND2X2)                                  0.48       2.08 r
  mult_8/S2_2_25/CO (FADDX1)                              2.05       4.13 r
  mult_8/S2_3_25/S (FADDX1)                               2.04       6.17 r
  mult_8/U400/QN (NAND2X0)                                0.45       6.61 f
  mult_8/U402/QN (NAND3X1)                                0.44       7.06 r
  mult_8/U911/QN (NAND2X0)                                0.44       7.50 f
  mult_8/U1142/QN (NAND3X1)                               0.49       7.99 r
  mult_8/S2_6_24/S (FADDX2)                               2.33      10.32 f
  mult_8/S2_7_23/S (FADDX2)                               1.59      11.91 f
  mult_8/S2_8_22/S (FADDX2)                               1.59      13.50 f
  mult_8/S2_9_21/S (FADDX2)                               1.59      15.09 f
  mult_8/S2_10_20/S (FADDX1)                              1.52      16.61 r
  mult_8/S2_11_19/CO (FADDX2)                             1.59      18.20 r
  mult_8/S2_12_19/CO (FADDX2)                             2.04      20.24 r
  mult_8/U4/Q (XOR3X2)                                    0.92      21.15 r
  mult_8/U1736/QN (NAND2X0)                               0.41      21.57 f
  mult_8/U1737/QN (NAND3X1)                               0.45      22.02 r
  mult_8/S2_15_18/CO (FADDX1)                             2.04      24.06 r
  mult_8/S2_16_18/CO (FADDX2)                             1.59      25.65 r
  mult_8/S2_17_18/S (FADDX1)                              2.04      27.69 r
  mult_8/S2_18_17/S (FADDX1)                              2.04      29.73 r
  mult_8/S2_19_16/CO (FADDX1)                             2.05      31.78 r
  mult_8/S2_20_16/S (FADDX1)                              2.04      33.82 r
  mult_8/S2_21_15/CO (FADDX2)                             1.59      35.41 r
  mult_8/S2_22_15/CO (FADDX2)                             2.25      37.67 r
  mult_8/S2_23_15/S (FADDX2)                              2.33      40.00 f
  mult_8/S2_24_14/S (FADDX1)                              1.52      41.51 r
  mult_8/S2_25_13/CO (FADDX1)                             1.61      43.12 r
  mult_8/S2_26_13/S (FADDX1)                              2.32      45.44 f
  mult_8/S2_27_12/S (FADDX2)                              1.50      46.95 r
  mult_8/S2_28_11/CO (FADDX2)                             1.59      48.53 r
  mult_8/S2_29_11/CO (FADDX1)                             2.05      50.58 r
  mult_8/S2_30_11/CO (FADDX2)                             2.05      52.63 r
  mult_8/S4_11/CO (FADDX1)                                2.24      54.88 r
  mult_8/U557/Q (XOR2X2)                                  0.89      55.77 f
  mult_8/FS_1/A[41] (MultiplierOperator_DW01_add_2)       0.00      55.77 f
  mult_8/FS_1/U511/ZN (INVX0)                             0.44      56.21 r
  mult_8/FS_1/U132/Q (AND2X1)                             0.15      56.36 r
  mult_8/FS_1/U89/QN (NOR2X0)                             0.12      56.47 f
  mult_8/FS_1/U33/QN (NAND2X0)                            0.10      56.58 r
  mult_8/FS_1/U31/QN (NOR2X0)                             0.12      56.70 f
  mult_8/FS_1/U40/QN (NAND2X0)                            0.13      56.83 r
  mult_8/FS_1/U340/QN (NAND2X0)                           0.11      56.93 f
  mult_8/FS_1/U349/QN (NAND2X0)                           0.10      57.03 r
  mult_8/FS_1/U98/QN (NAND2X0)                            0.10      57.13 f
  mult_8/FS_1/U10/Q (OR2X1)                               0.16      57.29 f
  mult_8/FS_1/U185/QN (NAND2X0)                           0.09      57.39 r
  mult_8/FS_1/U475/QN (NAND2X0)                           0.10      57.49 f
  mult_8/FS_1/U274/Q (XNOR2X1)                            0.24      57.73 f
  mult_8/FS_1/SUM[58] (MultiplierOperator_DW01_add_2)     0.00      57.73 f
  mult_8/PRODUCT[60] (MultiplierOperator_DW02_mult_0)     0.00      57.73 f
  P[60] (out)                                             1.84      59.57 f
  data arrival time                                                 59.57

  clock vsysclk (rise edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -0.50       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                -59.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -58.07


  Startpoint: A[0] (input port clocked by vsysclk)
  Endpoint: P[59] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[0] (in)                                               0.00       0.20 r
  mult_8/A[0] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U634/Z (DELLN1X2)                                0.75       0.95 r
  mult_8/U138/Q (AND2X1)                                  0.66       1.61 r
  mult_8/U121/Q (AND2X2)                                  0.48       2.08 r
  mult_8/S2_2_25/CO (FADDX1)                              2.05       4.13 r
  mult_8/S2_3_25/S (FADDX1)                               2.04       6.17 r
  mult_8/U400/QN (NAND2X0)                                0.45       6.61 f
  mult_8/U402/QN (NAND3X1)                                0.44       7.06 r
  mult_8/U911/QN (NAND2X0)                                0.44       7.50 f
  mult_8/U1142/QN (NAND3X1)                               0.49       7.99 r
  mult_8/S2_6_24/S (FADDX2)                               2.33      10.32 f
  mult_8/S2_7_23/S (FADDX2)                               1.59      11.91 f
  mult_8/S2_8_22/S (FADDX2)                               1.59      13.50 f
  mult_8/S2_9_21/S (FADDX2)                               1.59      15.09 f
  mult_8/S2_10_20/S (FADDX1)                              1.52      16.61 r
  mult_8/S2_11_19/CO (FADDX2)                             1.59      18.20 r
  mult_8/S2_12_19/CO (FADDX2)                             2.04      20.24 r
  mult_8/U4/Q (XOR3X2)                                    0.92      21.15 r
  mult_8/U1736/QN (NAND2X0)                               0.41      21.57 f
  mult_8/U1737/QN (NAND3X1)                               0.45      22.02 r
  mult_8/S2_15_18/CO (FADDX1)                             2.04      24.06 r
  mult_8/S2_16_18/CO (FADDX2)                             1.59      25.65 r
  mult_8/S2_17_18/S (FADDX1)                              2.04      27.69 r
  mult_8/S2_18_17/S (FADDX1)                              2.04      29.73 r
  mult_8/S2_19_16/CO (FADDX1)                             2.05      31.78 r
  mult_8/S2_20_16/S (FADDX1)                              2.04      33.82 r
  mult_8/S2_21_15/CO (FADDX2)                             1.59      35.41 r
  mult_8/S2_22_15/CO (FADDX2)                             2.25      37.67 r
  mult_8/S2_23_15/S (FADDX2)                              2.33      40.00 f
  mult_8/S2_24_14/S (FADDX1)                              1.52      41.51 r
  mult_8/S2_25_13/CO (FADDX1)                             1.61      43.12 r
  mult_8/S2_26_13/S (FADDX1)                              2.32      45.44 f
  mult_8/S2_27_12/S (FADDX2)                              1.50      46.95 r
  mult_8/S2_28_11/CO (FADDX2)                             1.59      48.53 r
  mult_8/S2_29_11/CO (FADDX1)                             2.05      50.58 r
  mult_8/S2_30_11/CO (FADDX2)                             2.05      52.63 r
  mult_8/S4_11/CO (FADDX1)                                2.24      54.88 r
  mult_8/U557/Q (XOR2X2)                                  0.89      55.77 f
  mult_8/FS_1/A[41] (MultiplierOperator_DW01_add_2)       0.00      55.77 f
  mult_8/FS_1/U511/ZN (INVX0)                             0.44      56.21 r
  mult_8/FS_1/U407/QN (NAND2X0)                           0.10      56.30 f
  mult_8/FS_1/U533/QN (NAND2X0)                           0.10      56.41 r
  mult_8/FS_1/U341/QN (NAND2X0)                           0.09      56.50 f
  mult_8/FS_1/U301/QN (NAND2X0)                           0.10      56.60 r
  mult_8/FS_1/U217/QN (NAND2X0)                           0.09      56.69 f
  mult_8/FS_1/U52/QN (NOR2X0)                             0.12      56.81 r
  mult_8/FS_1/U54/QN (NAND2X0)                            0.11      56.91 f
  mult_8/FS_1/U84/QN (NAND2X0)                            0.10      57.02 r
  mult_8/FS_1/U85/Q (AND2X1)                              0.15      57.17 r
  mult_8/FS_1/U44/QN (NAND2X0)                            0.09      57.26 f
  mult_8/FS_1/U3/QN (NAND2X0)                             0.09      57.36 r
  mult_8/FS_1/U2/Q (AND2X1)                               0.14      57.49 r
  mult_8/FS_1/U184/Q (XOR2X1)                             0.23      57.73 f
  mult_8/FS_1/SUM[57] (MultiplierOperator_DW01_add_2)     0.00      57.73 f
  mult_8/PRODUCT[59] (MultiplierOperator_DW02_mult_0)     0.00      57.73 f
  P[59] (out)                                             1.84      59.57 f
  data arrival time                                                 59.57

  clock vsysclk (rise edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -0.50       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                -59.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -58.07


  Startpoint: A[0] (input port clocked by vsysclk)
  Endpoint: P[61] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[0] (in)                                               0.00       0.20 r
  mult_8/A[0] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U634/Z (DELLN1X2)                                0.75       0.95 r
  mult_8/U138/Q (AND2X1)                                  0.66       1.61 r
  mult_8/U121/Q (AND2X2)                                  0.48       2.08 r
  mult_8/S2_2_25/CO (FADDX1)                              2.05       4.13 r
  mult_8/S2_3_25/S (FADDX1)                               2.04       6.17 r
  mult_8/U400/QN (NAND2X0)                                0.45       6.61 f
  mult_8/U402/QN (NAND3X1)                                0.44       7.06 r
  mult_8/U911/QN (NAND2X0)                                0.44       7.50 f
  mult_8/U1142/QN (NAND3X1)                               0.49       7.99 r
  mult_8/S2_6_24/S (FADDX2)                               2.33      10.32 f
  mult_8/S2_7_23/S (FADDX2)                               1.59      11.91 f
  mult_8/S2_8_22/S (FADDX2)                               1.59      13.50 f
  mult_8/S2_9_21/S (FADDX2)                               1.59      15.09 f
  mult_8/S2_10_20/S (FADDX1)                              1.52      16.61 r
  mult_8/S2_11_19/CO (FADDX2)                             1.59      18.20 r
  mult_8/S2_12_19/CO (FADDX2)                             2.04      20.24 r
  mult_8/U4/Q (XOR3X2)                                    0.92      21.15 r
  mult_8/U1736/QN (NAND2X0)                               0.41      21.57 f
  mult_8/U1737/QN (NAND3X1)                               0.45      22.02 r
  mult_8/S2_15_18/CO (FADDX1)                             2.04      24.06 r
  mult_8/S2_16_18/CO (FADDX2)                             1.59      25.65 r
  mult_8/S2_17_18/S (FADDX1)                              2.04      27.69 r
  mult_8/S2_18_17/S (FADDX1)                              2.04      29.73 r
  mult_8/S2_19_16/CO (FADDX1)                             2.05      31.78 r
  mult_8/S2_20_16/S (FADDX1)                              2.04      33.82 r
  mult_8/S2_21_15/CO (FADDX2)                             1.59      35.41 r
  mult_8/S2_22_15/CO (FADDX2)                             2.25      37.67 r
  mult_8/S2_23_15/S (FADDX2)                              2.33      40.00 f
  mult_8/S2_24_14/S (FADDX1)                              1.52      41.51 r
  mult_8/S2_25_13/CO (FADDX1)                             1.61      43.12 r
  mult_8/S2_26_13/S (FADDX1)                              2.32      45.44 f
  mult_8/S2_27_12/S (FADDX2)                              1.50      46.95 r
  mult_8/S2_28_11/CO (FADDX2)                             1.59      48.53 r
  mult_8/S2_29_11/CO (FADDX1)                             2.05      50.58 r
  mult_8/S2_30_11/CO (FADDX2)                             2.05      52.63 r
  mult_8/S4_11/CO (FADDX1)                                2.24      54.88 r
  mult_8/U557/Q (XOR2X2)                                  0.89      55.77 f
  mult_8/FS_1/A[41] (MultiplierOperator_DW01_add_2)       0.00      55.77 f
  mult_8/FS_1/U511/ZN (INVX0)                             0.44      56.21 r
  mult_8/FS_1/U132/Q (AND2X1)                             0.15      56.36 r
  mult_8/FS_1/U89/QN (NOR2X0)                             0.12      56.47 f
  mult_8/FS_1/U33/QN (NAND2X0)                            0.10      56.58 r
  mult_8/FS_1/U31/QN (NOR2X0)                             0.12      56.70 f
  mult_8/FS_1/U40/QN (NAND2X0)                            0.13      56.83 r
  mult_8/FS_1/U340/QN (NAND2X0)                           0.11      56.93 f
  mult_8/FS_1/U349/QN (NAND2X0)                           0.10      57.03 r
  mult_8/FS_1/U98/QN (NAND2X0)                            0.10      57.13 f
  mult_8/FS_1/U10/Q (OR2X1)                               0.16      57.29 f
  mult_8/FS_1/U94/QN (NAND2X0)                            0.09      57.38 r
  mult_8/FS_1/U47/QN (NAND2X0)                            0.10      57.49 f
  mult_8/FS_1/U46/Q (XOR2X2)                              0.24      57.72 f
  mult_8/FS_1/SUM[59] (MultiplierOperator_DW01_add_2)     0.00      57.72 f
  mult_8/PRODUCT[61] (MultiplierOperator_DW02_mult_0)     0.00      57.72 f
  P[61] (out)                                             1.84      59.57 f
  data arrival time                                                 59.57

  clock vsysclk (rise edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -0.50       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                -59.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -58.07


  Startpoint: A[0] (input port clocked by vsysclk)
  Endpoint: P[51] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[0] (in)                                               0.00       0.20 r
  mult_8/A[0] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U634/Z (DELLN1X2)                                0.75       0.95 r
  mult_8/U138/Q (AND2X1)                                  0.66       1.61 r
  mult_8/U121/Q (AND2X2)                                  0.48       2.08 r
  mult_8/S2_2_25/CO (FADDX1)                              2.05       4.13 r
  mult_8/S2_3_25/S (FADDX1)                               2.04       6.17 r
  mult_8/U400/QN (NAND2X0)                                0.45       6.61 f
  mult_8/U402/QN (NAND3X1)                                0.44       7.06 r
  mult_8/U911/QN (NAND2X0)                                0.44       7.50 f
  mult_8/U1142/QN (NAND3X1)                               0.49       7.99 r
  mult_8/S2_6_24/S (FADDX2)                               2.33      10.32 f
  mult_8/S2_7_23/S (FADDX2)                               1.59      11.91 f
  mult_8/S2_8_22/S (FADDX2)                               1.59      13.50 f
  mult_8/S2_9_21/S (FADDX2)                               1.59      15.09 f
  mult_8/S2_10_20/S (FADDX1)                              1.52      16.61 r
  mult_8/S2_11_19/CO (FADDX2)                             1.59      18.20 r
  mult_8/S2_12_19/CO (FADDX2)                             2.04      20.24 r
  mult_8/U4/Q (XOR3X2)                                    0.92      21.15 r
  mult_8/U1736/QN (NAND2X0)                               0.41      21.57 f
  mult_8/U1737/QN (NAND3X1)                               0.45      22.02 r
  mult_8/S2_15_18/CO (FADDX1)                             2.04      24.06 r
  mult_8/S2_16_18/CO (FADDX2)                             1.59      25.65 r
  mult_8/S2_17_18/S (FADDX1)                              2.04      27.69 r
  mult_8/S2_18_17/S (FADDX1)                              2.04      29.73 r
  mult_8/S2_19_16/CO (FADDX1)                             2.05      31.78 r
  mult_8/S2_20_16/S (FADDX1)                              2.04      33.82 r
  mult_8/S2_21_15/CO (FADDX2)                             1.59      35.41 r
  mult_8/S2_22_15/CO (FADDX2)                             2.25      37.67 r
  mult_8/S2_23_15/S (FADDX2)                              2.33      40.00 f
  mult_8/S2_24_14/S (FADDX1)                              1.52      41.51 r
  mult_8/S2_25_13/CO (FADDX1)                             1.61      43.12 r
  mult_8/S2_26_13/S (FADDX1)                              2.32      45.44 f
  mult_8/S2_27_12/S (FADDX2)                              1.50      46.95 r
  mult_8/S2_28_11/CO (FADDX2)                             1.59      48.53 r
  mult_8/S2_29_11/CO (FADDX1)                             2.05      50.58 r
  mult_8/S2_30_11/CO (FADDX2)                             2.05      52.63 r
  mult_8/S4_11/CO (FADDX1)                                2.24      54.88 r
  mult_8/U557/Q (XOR2X2)                                  0.86      55.74 r
  mult_8/FS_1/A[41] (MultiplierOperator_DW01_add_2)       0.00      55.74 r
  mult_8/FS_1/U511/ZN (INVX0)                             0.45      56.19 f
  mult_8/FS_1/U407/QN (NAND2X0)                           0.11      56.30 r
  mult_8/FS_1/U533/QN (NAND2X0)                           0.09      56.39 f
  mult_8/FS_1/U341/QN (NAND2X0)                           0.11      56.49 r
  mult_8/FS_1/U301/QN (NAND2X0)                           0.09      56.58 f
  mult_8/FS_1/U217/QN (NAND2X0)                           0.10      56.69 r
  mult_8/FS_1/U52/QN (NOR2X0)                             0.12      56.80 f
  mult_8/FS_1/U65/Z (DELLN1X2)                            0.45      57.25 f
  mult_8/FS_1/U19/QN (NAND2X0)                            0.10      57.35 r
  mult_8/FS_1/U20/Q (AND2X1)                              0.13      57.48 r
  mult_8/FS_1/U260/Q (XNOR2X1)                            0.23      57.72 f
  mult_8/FS_1/SUM[49] (MultiplierOperator_DW01_add_2)     0.00      57.72 f
  mult_8/PRODUCT[51] (MultiplierOperator_DW02_mult_0)     0.00      57.72 f
  P[51] (out)                                             1.84      59.56 f
  data arrival time                                                 59.56

  clock vsysclk (rise edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -0.50       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                -59.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -58.06


  Startpoint: A[0] (input port clocked by vsysclk)
  Endpoint: P[50] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[0] (in)                                               0.00       0.20 r
  mult_8/A[0] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U634/Z (DELLN1X2)                                0.75       0.95 r
  mult_8/U138/Q (AND2X1)                                  0.66       1.61 r
  mult_8/U121/Q (AND2X2)                                  0.48       2.08 r
  mult_8/S2_2_25/CO (FADDX1)                              2.05       4.13 r
  mult_8/S2_3_25/S (FADDX1)                               2.04       6.17 r
  mult_8/U400/QN (NAND2X0)                                0.45       6.61 f
  mult_8/U402/QN (NAND3X1)                                0.44       7.06 r
  mult_8/U911/QN (NAND2X0)                                0.44       7.50 f
  mult_8/U1142/QN (NAND3X1)                               0.49       7.99 r
  mult_8/S2_6_24/S (FADDX2)                               2.33      10.32 f
  mult_8/S2_7_23/S (FADDX2)                               1.59      11.91 f
  mult_8/S2_8_22/S (FADDX2)                               1.59      13.50 f
  mult_8/S2_9_21/S (FADDX2)                               1.59      15.09 f
  mult_8/S2_10_20/S (FADDX1)                              1.52      16.61 r
  mult_8/S2_11_19/CO (FADDX2)                             1.59      18.20 r
  mult_8/S2_12_19/CO (FADDX2)                             2.04      20.24 r
  mult_8/U4/Q (XOR3X2)                                    0.92      21.15 r
  mult_8/U1736/QN (NAND2X0)                               0.41      21.57 f
  mult_8/U1737/QN (NAND3X1)                               0.45      22.02 r
  mult_8/S2_15_18/CO (FADDX1)                             2.04      24.06 r
  mult_8/S2_16_18/CO (FADDX2)                             1.59      25.65 r
  mult_8/S2_17_18/S (FADDX1)                              2.04      27.69 r
  mult_8/S2_18_17/S (FADDX1)                              2.04      29.73 r
  mult_8/S2_19_16/CO (FADDX1)                             2.05      31.78 r
  mult_8/S2_20_16/S (FADDX1)                              2.04      33.82 r
  mult_8/S2_21_15/CO (FADDX2)                             1.59      35.41 r
  mult_8/S2_22_15/CO (FADDX2)                             2.25      37.67 r
  mult_8/S2_23_15/S (FADDX2)                              2.33      40.00 f
  mult_8/S2_24_14/S (FADDX1)                              1.52      41.51 r
  mult_8/S2_25_13/CO (FADDX1)                             1.61      43.12 r
  mult_8/S2_26_13/S (FADDX1)                              2.32      45.44 f
  mult_8/S2_27_12/S (FADDX2)                              1.50      46.95 r
  mult_8/S2_28_11/CO (FADDX2)                             1.59      48.53 r
  mult_8/S2_29_11/CO (FADDX1)                             2.05      50.58 r
  mult_8/S2_30_11/CO (FADDX2)                             2.05      52.63 r
  mult_8/S4_11/CO (FADDX1)                                2.24      54.88 r
  mult_8/U557/Q (XOR2X2)                                  0.86      55.74 r
  mult_8/FS_1/A[41] (MultiplierOperator_DW01_add_2)       0.00      55.74 r
  mult_8/FS_1/U511/ZN (INVX0)                             0.45      56.19 f
  mult_8/FS_1/U407/QN (NAND2X0)                           0.11      56.30 r
  mult_8/FS_1/U533/QN (NAND2X0)                           0.09      56.39 f
  mult_8/FS_1/U341/QN (NAND2X0)                           0.11      56.49 r
  mult_8/FS_1/U301/QN (NAND2X0)                           0.09      56.58 f
  mult_8/FS_1/U217/QN (NAND2X0)                           0.10      56.69 r
  mult_8/FS_1/U52/QN (NOR2X0)                             0.12      56.80 f
  mult_8/FS_1/U65/Z (DELLN1X2)                            0.45      57.25 f
  mult_8/FS_1/U24/QN (NAND2X0)                            0.10      57.35 r
  mult_8/FS_1/U25/Q (AND2X1)                              0.13      57.48 r
  mult_8/FS_1/U243/Q (XNOR2X1)                            0.23      57.72 f
  mult_8/FS_1/SUM[48] (MultiplierOperator_DW01_add_2)     0.00      57.72 f
  mult_8/PRODUCT[50] (MultiplierOperator_DW02_mult_0)     0.00      57.72 f
  P[50] (out)                                             1.84      59.56 f
  data arrival time                                                 59.56

  clock vsysclk (rise edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -0.50       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                -59.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -58.06


  Startpoint: A[0] (input port clocked by vsysclk)
  Endpoint: P[55] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MultiplierOperator 70000                 saed90nm_typ_ht
  MultiplierOperator_DW02_mult_0
                     70000                 saed90nm_typ_ht
  MultiplierOperator_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  A[0] (in)                                               0.00       0.20 r
  mult_8/A[0] (MultiplierOperator_DW02_mult_0)            0.00       0.20 r
  mult_8/U634/Z (DELLN1X2)                                0.75       0.95 r
  mult_8/U138/Q (AND2X1)                                  0.66       1.61 r
  mult_8/U121/Q (AND2X2)                                  0.48       2.08 r
  mult_8/S2_2_25/CO (FADDX1)                              2.05       4.13 r
  mult_8/S2_3_25/S (FADDX1)                               2.04       6.17 r
  mult_8/U400/QN (NAND2X0)                                0.45       6.61 f
  mult_8/U402/QN (NAND3X1)                                0.44       7.06 r
  mult_8/U911/QN (NAND2X0)                                0.44       7.50 f
  mult_8/U1142/QN (NAND3X1)                               0.49       7.99 r
  mult_8/S2_6_24/S (FADDX2)                               2.33      10.32 f
  mult_8/S2_7_23/S (FADDX2)                               1.59      11.91 f
  mult_8/S2_8_22/S (FADDX2)                               1.59      13.50 f
  mult_8/S2_9_21/S (FADDX2)                               1.59      15.09 f
  mult_8/S2_10_20/S (FADDX1)                              1.52      16.61 r
  mult_8/S2_11_19/CO (FADDX2)                             1.59      18.20 r
  mult_8/S2_12_19/CO (FADDX2)                             2.04      20.24 r
  mult_8/U4/Q (XOR3X2)                                    0.92      21.15 r
  mult_8/U1736/QN (NAND2X0)                               0.41      21.57 f
  mult_8/U1737/QN (NAND3X1)                               0.45      22.02 r
  mult_8/S2_15_18/CO (FADDX1)                             2.04      24.06 r
  mult_8/S2_16_18/CO (FADDX2)                             1.59      25.65 r
  mult_8/S2_17_18/S (FADDX1)                              2.04      27.69 r
  mult_8/S2_18_17/S (FADDX1)                              2.04      29.73 r
  mult_8/S2_19_16/CO (FADDX1)                             2.05      31.78 r
  mult_8/S2_20_16/S (FADDX1)                              2.04      33.82 r
  mult_8/S2_21_15/CO (FADDX2)                             1.59      35.41 r
  mult_8/S2_22_15/CO (FADDX2)                             2.25      37.67 r
  mult_8/S2_23_15/S (FADDX2)                              2.33      40.00 f
  mult_8/S2_24_14/S (FADDX1)                              1.52      41.51 r
  mult_8/S2_25_13/CO (FADDX1)                             1.61      43.12 r
  mult_8/S2_26_13/S (FADDX1)                              2.32      45.44 f
  mult_8/S2_27_12/S (FADDX2)                              1.50      46.95 r
  mult_8/S2_28_11/CO (FADDX2)                             1.59      48.53 r
  mult_8/S2_29_11/CO (FADDX1)                             2.05      50.58 r
  mult_8/S2_30_11/CO (FADDX2)                             2.05      52.63 r
  mult_8/S4_11/CO (FADDX1)                                2.24      54.88 r
  mult_8/U557/Q (XOR2X2)                                  0.89      55.77 f
  mult_8/FS_1/A[41] (MultiplierOperator_DW01_add_2)       0.00      55.77 f
  mult_8/FS_1/U511/ZN (INVX0)                             0.44      56.21 r
  mult_8/FS_1/U407/QN (NAND2X0)                           0.10      56.30 f
  mult_8/FS_1/U533/QN (NAND2X0)                           0.10      56.41 r
  mult_8/FS_1/U341/QN (NAND2X0)                           0.09      56.50 f
  mult_8/FS_1/U301/QN (NAND2X0)                           0.10      56.60 r
  mult_8/FS_1/U217/QN (NAND2X0)                           0.09      56.69 f
  mult_8/FS_1/U52/QN (NOR2X0)                             0.12      56.81 r
  mult_8/FS_1/U54/QN (NAND2X0)                            0.11      56.91 f
  mult_8/FS_1/U84/QN (NAND2X0)                            0.10      57.02 r
  mult_8/FS_1/U85/Q (AND2X1)                              0.15      57.17 r
  mult_8/FS_1/U187/QN (NAND2X0)                           0.10      57.27 f
  mult_8/FS_1/U188/QN (NAND2X0)                           0.10      57.38 r
  mult_8/FS_1/U544/QN (NAND2X0)                           0.09      57.47 f
  mult_8/FS_1/U276/Q (XNOR2X1)                            0.24      57.71 f
  mult_8/FS_1/SUM[53] (MultiplierOperator_DW01_add_2)     0.00      57.71 f
  mult_8/PRODUCT[55] (MultiplierOperator_DW02_mult_0)     0.00      57.71 f
  P[55] (out)                                             1.84      59.56 f
  data arrival time                                                 59.56

  clock vsysclk (rise edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -0.50       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                -59.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -58.06


1
