
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d6a0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bdc  0800d7b0  0800d7b0  0001d7b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e38c  0800e38c  0001e38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800e394  0800e394  0001e394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e39c  0800e39c  0001e39c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009d8  20000000  0800e3a0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000007ac  200009d8  0800ed78  000209d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20001184  0800ed78  00021184  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000197d2  00000000  00000000  00020a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004474  00000000  00000000  0003a1d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001520  00000000  00000000  0003e648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001380  00000000  00000000  0003fb68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001a834  00000000  00000000  00040ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000187f2  00000000  00000000  0005b71c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00082d44  00000000  00000000  00073f0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000f6c52  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006d4c  00000000  00000000  000f6ca8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009d8 	.word	0x200009d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d798 	.word	0x0800d798

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009dc 	.word	0x200009dc
 800014c:	0800d798 	.word	0x0800d798

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af02      	add	r7, sp, #8
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	603b      	str	r3, [r7, #0]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8000e30:	2301      	movs	r3, #1
 8000e32:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000e34:	2300      	movs	r3, #0
 8000e36:	75bb      	strb	r3, [r7, #22]
 8000e38:	e04c      	b.n	8000ed4 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8000e3a:	7dbb      	ldrb	r3, [r7, #22]
 8000e3c:	4a29      	ldr	r2, [pc, #164]	; (8000ee4 <HCSR04_add+0xc4>)
 8000e3e:	015b      	lsls	r3, r3, #5
 8000e40:	4413      	add	r3, r2
 8000e42:	330e      	adds	r3, #14
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d141      	bne.n	8000ece <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	7dba      	ldrb	r2, [r7, #22]
 8000e4e:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8000e50:	7dbb      	ldrb	r3, [r7, #22]
 8000e52:	4a24      	ldr	r2, [pc, #144]	; (8000ee4 <HCSR04_add+0xc4>)
 8000e54:	015b      	lsls	r3, r3, #5
 8000e56:	4413      	add	r3, r2
 8000e58:	330e      	adds	r3, #14
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8000e5e:	7dbb      	ldrb	r3, [r7, #22]
 8000e60:	4a20      	ldr	r2, [pc, #128]	; (8000ee4 <HCSR04_add+0xc4>)
 8000e62:	015b      	lsls	r3, r3, #5
 8000e64:	4413      	add	r3, r2
 8000e66:	68ba      	ldr	r2, [r7, #8]
 8000e68:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8000e6a:	7dbb      	ldrb	r3, [r7, #22]
 8000e6c:	4a1d      	ldr	r2, [pc, #116]	; (8000ee4 <HCSR04_add+0xc4>)
 8000e6e:	015b      	lsls	r3, r3, #5
 8000e70:	4413      	add	r3, r2
 8000e72:	3304      	adds	r3, #4
 8000e74:	88fa      	ldrh	r2, [r7, #6]
 8000e76:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8000e78:	7dbb      	ldrb	r3, [r7, #22]
 8000e7a:	4a1a      	ldr	r2, [pc, #104]	; (8000ee4 <HCSR04_add+0xc4>)
 8000e7c:	015b      	lsls	r3, r3, #5
 8000e7e:	4413      	add	r3, r2
 8000e80:	3308      	adds	r3, #8
 8000e82:	683a      	ldr	r2, [r7, #0]
 8000e84:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8000e86:	7dbb      	ldrb	r3, [r7, #22]
 8000e88:	4a16      	ldr	r2, [pc, #88]	; (8000ee4 <HCSR04_add+0xc4>)
 8000e8a:	015b      	lsls	r3, r3, #5
 8000e8c:	4413      	add	r3, r2
 8000e8e:	330c      	adds	r3, #12
 8000e90:	8c3a      	ldrh	r2, [r7, #32]
 8000e92:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8000e94:	8c39      	ldrh	r1, [r7, #32]
 8000e96:	2303      	movs	r3, #3
 8000e98:	9300      	str	r3, [sp, #0]
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	4a12      	ldr	r2, [pc, #72]	; (8000ee8 <HCSR04_add+0xc8>)
 8000e9e:	6838      	ldr	r0, [r7, #0]
 8000ea0:	f000 ff64 	bl	8001d6c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8000ea4:	88f9      	ldrh	r1, [r7, #6]
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	9300      	str	r3, [sp, #0]
 8000eaa:	2300      	movs	r3, #0
 8000eac:	2201      	movs	r2, #1
 8000eae:	68b8      	ldr	r0, [r7, #8]
 8000eb0:	f000 ff5c 	bl	8001d6c <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8000eb4:	8c3b      	ldrh	r3, [r7, #32]
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f000 fdba 	bl	8001a30 <EXTI_gpiopin_to_pin_number>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	480a      	ldr	r0, [pc, #40]	; (8000eec <HCSR04_add+0xcc>)
 8000ec4:	f000 fd4c 	bl	8001960 <EXTIT_set_callback>
			ret = HAL_OK;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	75fb      	strb	r3, [r7, #23]
			break;
 8000ecc:	e005      	b.n	8000eda <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000ece:	7dbb      	ldrb	r3, [r7, #22]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	75bb      	strb	r3, [r7, #22]
 8000ed4:	7dbb      	ldrb	r3, [r7, #22]
 8000ed6:	2b04      	cmp	r3, #4
 8000ed8:	d9af      	bls.n	8000e3a <HCSR04_add+0x1a>
		}
	}

	return ret;
 8000eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3718      	adds	r7, #24
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	200009f4 	.word	0x200009f4
 8000ee8:	10310000 	.word	0x10310000
 8000eec:	08000f31 	.word	0x08000f31

08000ef0 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	4a0a      	ldr	r2, [pc, #40]	; (8000f28 <HCSR04_run_measure+0x38>)
 8000efe:	015b      	lsls	r3, r3, #5
 8000f00:	4413      	add	r3, r2
 8000f02:	330e      	adds	r3, #14
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d009      	beq.n	8000f1e <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 8000f0a:	4b08      	ldr	r3, [pc, #32]	; (8000f2c <HCSR04_run_measure+0x3c>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d101      	bne.n	8000f16 <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 8000f12:	f000 f8e1 	bl	80010d8 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f000 f881 	bl	8001020 <HCSR04_trig>
	}
}
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200009f4 	.word	0x200009f4
 8000f2c:	20000a94 	.word	0x20000a94

08000f30 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8000f30:	b590      	push	{r4, r7, lr}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	73fb      	strb	r3, [r7, #15]
 8000f3e:	e063      	b.n	8001008 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 8000f40:	7bfb      	ldrb	r3, [r7, #15]
 8000f42:	4a36      	ldr	r2, [pc, #216]	; (800101c <HCSR04_callback+0xec>)
 8000f44:	015b      	lsls	r3, r3, #5
 8000f46:	4413      	add	r3, r2
 8000f48:	330c      	adds	r3, #12
 8000f4a:	881b      	ldrh	r3, [r3, #0]
 8000f4c:	88fa      	ldrh	r2, [r7, #6]
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	d157      	bne.n	8001002 <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 8000f52:	7bfb      	ldrb	r3, [r7, #15]
 8000f54:	4a31      	ldr	r2, [pc, #196]	; (800101c <HCSR04_callback+0xec>)
 8000f56:	015b      	lsls	r3, r3, #5
 8000f58:	4413      	add	r3, r2
 8000f5a:	330e      	adds	r3, #14
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	2b03      	cmp	r3, #3
 8000f60:	d123      	bne.n	8000faa <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
 8000f64:	4a2d      	ldr	r2, [pc, #180]	; (800101c <HCSR04_callback+0xec>)
 8000f66:	015b      	lsls	r3, r3, #5
 8000f68:	4413      	add	r3, r2
 8000f6a:	3308      	adds	r3, #8
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	7bfb      	ldrb	r3, [r7, #15]
 8000f70:	492a      	ldr	r1, [pc, #168]	; (800101c <HCSR04_callback+0xec>)
 8000f72:	015b      	lsls	r3, r3, #5
 8000f74:	440b      	add	r3, r1
 8000f76:	330c      	adds	r3, #12
 8000f78:	881b      	ldrh	r3, [r3, #0]
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4610      	mov	r0, r2
 8000f7e:	f004 fbb7 	bl	80056f0 <HAL_GPIO_ReadPin>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d143      	bne.n	8001010 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8000f88:	7bfc      	ldrb	r4, [r7, #15]
 8000f8a:	f000 f89d 	bl	80010c8 <HCSR04_ReadTimerUs>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	4922      	ldr	r1, [pc, #136]	; (800101c <HCSR04_callback+0xec>)
 8000f92:	0163      	lsls	r3, r4, #5
 8000f94:	440b      	add	r3, r1
 8000f96:	3318      	adds	r3, #24
 8000f98:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	4a1f      	ldr	r2, [pc, #124]	; (800101c <HCSR04_callback+0xec>)
 8000f9e:	015b      	lsls	r3, r3, #5
 8000fa0:	4413      	add	r3, r2
 8000fa2:	330e      	adds	r3, #14
 8000fa4:	2204      	movs	r2, #4
 8000fa6:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8000fa8:	e032      	b.n	8001010 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8000faa:	7bfb      	ldrb	r3, [r7, #15]
 8000fac:	4a1b      	ldr	r2, [pc, #108]	; (800101c <HCSR04_callback+0xec>)
 8000fae:	015b      	lsls	r3, r3, #5
 8000fb0:	4413      	add	r3, r2
 8000fb2:	330e      	adds	r3, #14
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b04      	cmp	r3, #4
 8000fb8:	d12a      	bne.n	8001010 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	4a17      	ldr	r2, [pc, #92]	; (800101c <HCSR04_callback+0xec>)
 8000fbe:	015b      	lsls	r3, r3, #5
 8000fc0:	4413      	add	r3, r2
 8000fc2:	3308      	adds	r3, #8
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	7bfb      	ldrb	r3, [r7, #15]
 8000fc8:	4914      	ldr	r1, [pc, #80]	; (800101c <HCSR04_callback+0xec>)
 8000fca:	015b      	lsls	r3, r3, #5
 8000fcc:	440b      	add	r3, r1
 8000fce:	330c      	adds	r3, #12
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4610      	mov	r0, r2
 8000fd6:	f004 fb8b 	bl	80056f0 <HAL_GPIO_ReadPin>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d117      	bne.n	8001010 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 8000fe0:	7bfc      	ldrb	r4, [r7, #15]
 8000fe2:	f000 f871 	bl	80010c8 <HCSR04_ReadTimerUs>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	490c      	ldr	r1, [pc, #48]	; (800101c <HCSR04_callback+0xec>)
 8000fea:	0163      	lsls	r3, r4, #5
 8000fec:	440b      	add	r3, r1
 8000fee:	3314      	adds	r3, #20
 8000ff0:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8000ff2:	7bfb      	ldrb	r3, [r7, #15]
 8000ff4:	4a09      	ldr	r2, [pc, #36]	; (800101c <HCSR04_callback+0xec>)
 8000ff6:	015b      	lsls	r3, r3, #5
 8000ff8:	4413      	add	r3, r2
 8000ffa:	330e      	adds	r3, #14
 8000ffc:	2205      	movs	r2, #5
 8000ffe:	701a      	strb	r2, [r3, #0]
			break;
 8001000:	e006      	b.n	8001010 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	3301      	adds	r3, #1
 8001006:	73fb      	strb	r3, [r7, #15]
 8001008:	7bfb      	ldrb	r3, [r7, #15]
 800100a:	2b04      	cmp	r3, #4
 800100c:	d998      	bls.n	8000f40 <HCSR04_callback+0x10>
		}
	}
}
 800100e:	e000      	b.n	8001012 <HCSR04_callback+0xe2>
			break;
 8001010:	bf00      	nop
}
 8001012:	bf00      	nop
 8001014:	3714      	adds	r7, #20
 8001016:	46bd      	mov	sp, r7
 8001018:	bd90      	pop	{r4, r7, pc}
 800101a:	bf00      	nop
 800101c:	200009f4 	.word	0x200009f4

08001020 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	4a25      	ldr	r2, [pc, #148]	; (80010c4 <HCSR04_trig+0xa4>)
 800102e:	015b      	lsls	r3, r3, #5
 8001030:	4413      	add	r3, r2
 8001032:	330e      	adds	r3, #14
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d03f      	beq.n	80010ba <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	4a21      	ldr	r2, [pc, #132]	; (80010c4 <HCSR04_trig+0xa4>)
 800103e:	015b      	lsls	r3, r3, #5
 8001040:	4413      	add	r3, r2
 8001042:	330e      	adds	r3, #14
 8001044:	2202      	movs	r2, #2
 8001046:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	4a1e      	ldr	r2, [pc, #120]	; (80010c4 <HCSR04_trig+0xa4>)
 800104c:	015b      	lsls	r3, r3, #5
 800104e:	4413      	add	r3, r2
 8001050:	6818      	ldr	r0, [r3, #0]
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	4a1b      	ldr	r2, [pc, #108]	; (80010c4 <HCSR04_trig+0xa4>)
 8001056:	015b      	lsls	r3, r3, #5
 8001058:	4413      	add	r3, r2
 800105a:	3304      	adds	r3, #4
 800105c:	881b      	ldrh	r3, [r3, #0]
 800105e:	2201      	movs	r2, #1
 8001060:	4619      	mov	r1, r3
 8001062:	f004 fb5c 	bl	800571e <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 8001066:	f000 f82f 	bl	80010c8 <HCSR04_ReadTimerUs>
 800106a:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 800106c:	bf00      	nop
 800106e:	f000 f82b 	bl	80010c8 <HCSR04_ReadTimerUs>
 8001072:	4602      	mov	r2, r0
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	2b09      	cmp	r3, #9
 800107a:	d9f8      	bls.n	800106e <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	4a11      	ldr	r2, [pc, #68]	; (80010c4 <HCSR04_trig+0xa4>)
 8001080:	015b      	lsls	r3, r3, #5
 8001082:	4413      	add	r3, r2
 8001084:	6818      	ldr	r0, [r3, #0]
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	4a0e      	ldr	r2, [pc, #56]	; (80010c4 <HCSR04_trig+0xa4>)
 800108a:	015b      	lsls	r3, r3, #5
 800108c:	4413      	add	r3, r2
 800108e:	3304      	adds	r3, #4
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	2200      	movs	r2, #0
 8001094:	4619      	mov	r1, r3
 8001096:	f004 fb42 	bl	800571e <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	4a09      	ldr	r2, [pc, #36]	; (80010c4 <HCSR04_trig+0xa4>)
 800109e:	015b      	lsls	r3, r3, #5
 80010a0:	4413      	add	r3, r2
 80010a2:	330e      	adds	r3, #14
 80010a4:	2203      	movs	r2, #3
 80010a6:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 80010a8:	79fc      	ldrb	r4, [r7, #7]
 80010aa:	f003 ffdf 	bl	800506c <HAL_GetTick>
 80010ae:	4602      	mov	r2, r0
 80010b0:	4904      	ldr	r1, [pc, #16]	; (80010c4 <HCSR04_trig+0xa4>)
 80010b2:	0163      	lsls	r3, r4, #5
 80010b4:	440b      	add	r3, r1
 80010b6:	3310      	adds	r3, #16
 80010b8:	601a      	str	r2, [r3, #0]
	}
}
 80010ba:	bf00      	nop
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd90      	pop	{r4, r7, pc}
 80010c2:	bf00      	nop
 80010c4:	200009f4 	.word	0x200009f4

080010c8 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 80010cc:	2001      	movs	r0, #1
 80010ce:	f002 f89f 	bl	8003210 <TIMER_read>
 80010d2:	4603      	mov	r3, r0
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 80010dc:	2200      	movs	r2, #0
 80010de:	f242 7110 	movw	r1, #10000	; 0x2710
 80010e2:	2001      	movs	r0, #1
 80010e4:	f001 ff4c 	bl	8002f80 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 80010e8:	21a0      	movs	r1, #160	; 0xa0
 80010ea:	2001      	movs	r0, #1
 80010ec:	f002 f8c6 	bl	800327c <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 80010f0:	f649 4140 	movw	r1, #40000	; 0x9c40
 80010f4:	2001      	movs	r0, #1
 80010f6:	f002 f89f 	bl	8003238 <TIMER_set_period>
	timer_is_running = TRUE;
 80010fa:	4b02      	ldr	r3, [pc, #8]	; (8001104 <HCSR04_RunTimerUs+0x2c>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	601a      	str	r2, [r3, #0]
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000a94 	.word	0x20000a94

08001108 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800110e:	2300      	movs	r3, #0
 8001110:	71fb      	strb	r3, [r7, #7]
 8001112:	e04e      	b.n	80011b2 <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	4a2b      	ldr	r2, [pc, #172]	; (80011c4 <HCSR04_process_main+0xbc>)
 8001118:	015b      	lsls	r3, r3, #5
 800111a:	4413      	add	r3, r2
 800111c:	330e      	adds	r3, #14
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b08      	cmp	r3, #8
 8001122:	d840      	bhi.n	80011a6 <HCSR04_process_main+0x9e>
 8001124:	a201      	add	r2, pc, #4	; (adr r2, 800112c <HCSR04_process_main+0x24>)
 8001126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800112a:	bf00      	nop
 800112c:	080011a7 	.word	0x080011a7
 8001130:	080011a7 	.word	0x080011a7
 8001134:	080011a7 	.word	0x080011a7
 8001138:	08001151 	.word	0x08001151
 800113c:	08001151 	.word	0x08001151
 8001140:	08001179 	.word	0x08001179
 8001144:	080011a7 	.word	0x080011a7
 8001148:	080011a7 	.word	0x080011a7
 800114c:	080011a7 	.word	0x080011a7
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8001150:	f003 ff8c 	bl	800506c <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	491a      	ldr	r1, [pc, #104]	; (80011c4 <HCSR04_process_main+0xbc>)
 800115a:	015b      	lsls	r3, r3, #5
 800115c:	440b      	add	r3, r1
 800115e:	3310      	adds	r3, #16
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	2b96      	cmp	r3, #150	; 0x96
 8001166:	d920      	bls.n	80011aa <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	4a16      	ldr	r2, [pc, #88]	; (80011c4 <HCSR04_process_main+0xbc>)
 800116c:	015b      	lsls	r3, r3, #5
 800116e:	4413      	add	r3, r2
 8001170:	330e      	adds	r3, #14
 8001172:	2206      	movs	r2, #6
 8001174:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001176:	e018      	b.n	80011aa <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	4618      	mov	r0, r3
 800117c:	f000 f824 	bl	80011c8 <HCSR04_compute_distance>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d107      	bne.n	8001196 <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	4a0e      	ldr	r2, [pc, #56]	; (80011c4 <HCSR04_process_main+0xbc>)
 800118a:	015b      	lsls	r3, r3, #5
 800118c:	4413      	add	r3, r2
 800118e:	330e      	adds	r3, #14
 8001190:	2208      	movs	r2, #8
 8001192:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8001194:	e00a      	b.n	80011ac <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	4a0a      	ldr	r2, [pc, #40]	; (80011c4 <HCSR04_process_main+0xbc>)
 800119a:	015b      	lsls	r3, r3, #5
 800119c:	4413      	add	r3, r2
 800119e:	330e      	adds	r3, #14
 80011a0:	2207      	movs	r2, #7
 80011a2:	701a      	strb	r2, [r3, #0]
				break;
 80011a4:	e002      	b.n	80011ac <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 80011a6:	bf00      	nop
 80011a8:	e000      	b.n	80011ac <HCSR04_process_main+0xa4>
				break;
 80011aa:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80011ac:	79fb      	ldrb	r3, [r7, #7]
 80011ae:	3301      	adds	r3, #1
 80011b0:	71fb      	strb	r3, [r7, #7]
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	2b04      	cmp	r3, #4
 80011b6:	d9ad      	bls.n	8001114 <HCSR04_process_main+0xc>
		}
	}
}
 80011b8:	bf00      	nop
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	200009f4 	.word	0x200009f4

080011c8 <HCSR04_compute_distance>:
}



static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	4a48      	ldr	r2, [pc, #288]	; (80012f8 <HCSR04_compute_distance+0x130>)
 80011d6:	015b      	lsls	r3, r3, #5
 80011d8:	4413      	add	r3, r2
 80011da:	331c      	adds	r3, #28
 80011dc:	2200      	movs	r2, #0
 80011de:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	4a45      	ldr	r2, [pc, #276]	; (80012f8 <HCSR04_compute_distance+0x130>)
 80011e4:	015b      	lsls	r3, r3, #5
 80011e6:	4413      	add	r3, r2
 80011e8:	330e      	adds	r3, #14
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b05      	cmp	r3, #5
 80011ee:	d001      	beq.n	80011f4 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e07d      	b.n	80012f0 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	4a40      	ldr	r2, [pc, #256]	; (80012f8 <HCSR04_compute_distance+0x130>)
 80011f8:	015b      	lsls	r3, r3, #5
 80011fa:	4413      	add	r3, r2
 80011fc:	3314      	adds	r3, #20
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	493d      	ldr	r1, [pc, #244]	; (80012f8 <HCSR04_compute_distance+0x130>)
 8001204:	015b      	lsls	r3, r3, #5
 8001206:	440b      	add	r3, r1
 8001208:	3318      	adds	r3, #24
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	429a      	cmp	r2, r3
 800120e:	d20e      	bcs.n	800122e <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	4a39      	ldr	r2, [pc, #228]	; (80012f8 <HCSR04_compute_distance+0x130>)
 8001214:	015b      	lsls	r3, r3, #5
 8001216:	4413      	add	r3, r2
 8001218:	3314      	adds	r3, #20
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	79fa      	ldrb	r2, [r7, #7]
 800121e:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8001222:	3340      	adds	r3, #64	; 0x40
 8001224:	4934      	ldr	r1, [pc, #208]	; (80012f8 <HCSR04_compute_distance+0x130>)
 8001226:	0152      	lsls	r2, r2, #5
 8001228:	440a      	add	r2, r1
 800122a:	3214      	adds	r2, #20
 800122c:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	4a31      	ldr	r2, [pc, #196]	; (80012f8 <HCSR04_compute_distance+0x130>)
 8001232:	015b      	lsls	r3, r3, #5
 8001234:	4413      	add	r3, r2
 8001236:	3314      	adds	r3, #20
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	492e      	ldr	r1, [pc, #184]	; (80012f8 <HCSR04_compute_distance+0x130>)
 800123e:	015b      	lsls	r3, r3, #5
 8001240:	440b      	add	r3, r1
 8001242:	3318      	adds	r3, #24
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	429a      	cmp	r2, r3
 8001248:	d201      	bcs.n	800124e <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e050      	b.n	80012f0 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	4a29      	ldr	r2, [pc, #164]	; (80012f8 <HCSR04_compute_distance+0x130>)
 8001252:	015b      	lsls	r3, r3, #5
 8001254:	4413      	add	r3, r2
 8001256:	3314      	adds	r3, #20
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	4926      	ldr	r1, [pc, #152]	; (80012f8 <HCSR04_compute_distance+0x130>)
 800125e:	015b      	lsls	r3, r3, #5
 8001260:	440b      	add	r3, r1
 8001262:	3318      	adds	r3, #24
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	4613      	mov	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	4413      	add	r3, r2
 8001272:	015b      	lsls	r3, r3, #5
 8001274:	60fb      	str	r3, [r7, #12]
			freq *= 2;
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8001276:	f004 fe3f 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>
 800127a:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 800127c:	4b1f      	ldr	r3, [pc, #124]	; (80012fc <HCSR04_compute_distance+0x134>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	0a1b      	lsrs	r3, r3, #8
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	2b00      	cmp	r3, #0
 8001288:	d002      	beq.n	8001290 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	60bb      	str	r3, [r7, #8]
	}
	freq /= 1000000;	//frquence exprime en MHz
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	4a1b      	ldr	r2, [pc, #108]	; (8001300 <HCSR04_compute_distance+0x138>)
 8001294:	fba2 2303 	umull	r2, r3, r2, r3
 8001298:	0c9b      	lsrs	r3, r3, #18
 800129a:	60bb      	str	r3, [r7, #8]
	if(!freq)
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d101      	bne.n	80012a6 <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e024      	b.n	80012f0 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 80012a6:	68fa      	ldr	r2, [r7, #12]
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ae:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80012b6:	fb02 f303 	mul.w	r3, r2, r3
 80012ba:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	4a11      	ldr	r2, [pc, #68]	; (8001304 <HCSR04_compute_distance+0x13c>)
 80012c0:	fba2 2303 	umull	r2, r3, r2, r3
 80012c4:	099b      	lsrs	r3, r3, #6
 80012c6:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	085b      	lsrs	r3, r3, #1
 80012cc:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d901      	bls.n	80012dc <HCSR04_compute_distance+0x114>
		distance = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	b291      	uxth	r1, r2
 80012e2:	4a05      	ldr	r2, [pc, #20]	; (80012f8 <HCSR04_compute_distance+0x130>)
 80012e4:	015b      	lsls	r3, r3, #5
 80012e6:	4413      	add	r3, r2
 80012e8:	331c      	adds	r3, #28
 80012ea:	460a      	mov	r2, r1
 80012ec:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	200009f4 	.word	0x200009f4
 80012fc:	40021000 	.word	0x40021000
 8001300:	431bde83 	.word	0x431bde83
 8001304:	10624dd3 	.word	0x10624dd3

08001308 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	6039      	str	r1, [r7, #0]
 8001312:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8001314:	2302      	movs	r3, #2
 8001316:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	4a1b      	ldr	r2, [pc, #108]	; (8001388 <HCSR04_get_value+0x80>)
 800131c:	015b      	lsls	r3, r3, #5
 800131e:	4413      	add	r3, r2
 8001320:	330e      	adds	r3, #14
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b08      	cmp	r3, #8
 8001326:	d826      	bhi.n	8001376 <HCSR04_get_value+0x6e>
 8001328:	a201      	add	r2, pc, #4	; (adr r2, 8001330 <HCSR04_get_value+0x28>)
 800132a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800132e:	bf00      	nop
 8001330:	08001371 	.word	0x08001371
 8001334:	08001371 	.word	0x08001371
 8001338:	08001377 	.word	0x08001377
 800133c:	08001377 	.word	0x08001377
 8001340:	08001377 	.word	0x08001377
 8001344:	08001377 	.word	0x08001377
 8001348:	0800136b 	.word	0x0800136b
 800134c:	08001371 	.word	0x08001371
 8001350:	08001355 	.word	0x08001355
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	4a0c      	ldr	r2, [pc, #48]	; (8001388 <HCSR04_get_value+0x80>)
 8001358:	015b      	lsls	r3, r3, #5
 800135a:	4413      	add	r3, r2
 800135c:	331c      	adds	r3, #28
 800135e:	881a      	ldrh	r2, [r3, #0]
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 8001364:	2300      	movs	r3, #0
 8001366:	73fb      	strb	r3, [r7, #15]
			break;
 8001368:	e008      	b.n	800137c <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	73fb      	strb	r3, [r7, #15]
			break;
 800136e:	e005      	b.n	800137c <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	73fb      	strb	r3, [r7, #15]
			break;
 8001374:	e002      	b.n	800137c <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 8001376:	2302      	movs	r3, #2
 8001378:	73fb      	strb	r3, [r7, #15]
			break;
 800137a:	bf00      	nop
	}
	return ret;
 800137c:	7bfb      	ldrb	r3, [r7, #15]
}
 800137e:	4618      	mov	r0, r3
 8001380:	3714      	adds	r7, #20
 8001382:	46bd      	mov	sp, r7
 8001384:	bc80      	pop	{r7}
 8001386:	4770      	bx	lr
 8001388:	200009f4 	.word	0x200009f4

0800138c <BuzzerOn>:


/**
 * @brief Fais sonner le buzzer
 */
void BuzzerOn(void){
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN, GPIO_PIN_SET);
 8001390:	2201      	movs	r2, #1
 8001392:	2102      	movs	r1, #2
 8001394:	4804      	ldr	r0, [pc, #16]	; (80013a8 <BuzzerOn+0x1c>)
 8001396:	f004 f9c2 	bl	800571e <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800139a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800139e:	f003 fe6f 	bl	8005080 <HAL_Delay>
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40010800 	.word	0x40010800

080013ac <BuzzerOff>:

/**
 * @brief Arrete de faire sonner le buzzer
 */
void BuzzerOff(void){
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZZER_GPIO, BUZZER_PIN, GPIO_PIN_RESET);
 80013b0:	2200      	movs	r2, #0
 80013b2:	2102      	movs	r1, #2
 80013b4:	4804      	ldr	r0, [pc, #16]	; (80013c8 <BuzzerOff+0x1c>)
 80013b6:	f004 f9b2 	bl	800571e <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80013ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013be:	f003 fe5f 	bl	8005080 <HAL_Delay>
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40010800 	.word	0x40010800

080013cc <HCSR04_init>:

/**
 * @brief Initialisation du capteur HC-SR04
 */

void HCSR04_init(void){
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af02      	add	r7, sp, #8
	if(HCSR04_add(&id_sensor, CAPTEUR_ULTRA_TRIG_GPIO, CAPTEUR_ULTRA_TRIG_PIN, CAPTEUR_ULTRA_ECHO_GPIO, CAPTEUR_ULTRA_ECHO_PIN) != HAL_OK)
 80013d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013d6:	9300      	str	r3, [sp, #0]
 80013d8:	4b09      	ldr	r3, [pc, #36]	; (8001400 <HCSR04_init+0x34>)
 80013da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013de:	4908      	ldr	r1, [pc, #32]	; (8001400 <HCSR04_init+0x34>)
 80013e0:	4808      	ldr	r0, [pc, #32]	; (8001404 <HCSR04_init+0x38>)
 80013e2:	f7ff fd1d 	bl	8000e20 <HCSR04_add>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d003      	beq.n	80013f4 <HCSR04_init+0x28>
		{
			printf("HCSR04 non ajout - erreur gnante\n");
 80013ec:	4806      	ldr	r0, [pc, #24]	; (8001408 <HCSR04_init+0x3c>)
 80013ee:	f006 fb5b 	bl	8007aa8 <puts>
		}
		else
		{
			printf("HCSR04 ajout\n");
		}
}
 80013f2:	e002      	b.n	80013fa <HCSR04_init+0x2e>
			printf("HCSR04 ajout\n");
 80013f4:	4805      	ldr	r0, [pc, #20]	; (800140c <HCSR04_init+0x40>)
 80013f6:	f006 fb57 	bl	8007aa8 <puts>
}
 80013fa:	bf00      	nop
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40010800 	.word	0x40010800
 8001404:	20000a98 	.word	0x20000a98
 8001408:	0800d7b0 	.word	0x0800d7b0
 800140c:	0800d7d4 	.word	0x0800d7d4

08001410 <HCSR04_ChercherDistance>:
 * @brief Calcul de la distance mesure par le capteur de distance
 * @pre Initialisation du capteur HC-SR04
 * @retval valeur en 16 bits de la distance mesuree par le capteur de distance
 */

uint16_t HCSR04_ChercherDistance(void){
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
		static state_e state = INIT;
		static uint32_t tlocal;
		HAL_StatusTypeDef ret;

		//ne pas oublier d'appeler en tache de fond cette fonction.
		HCSR04_process_main();
 8001416:	f7ff fe77 	bl	8001108 <HCSR04_process_main>


		switch(state)
 800141a:	4b3b      	ldr	r3, [pc, #236]	; (8001508 <HCSR04_ChercherDistance+0xf8>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b05      	cmp	r3, #5
 8001420:	d866      	bhi.n	80014f0 <HCSR04_ChercherDistance+0xe0>
 8001422:	a201      	add	r2, pc, #4	; (adr r2, 8001428 <HCSR04_ChercherDistance+0x18>)
 8001424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001428:	08001441 	.word	0x08001441
 800142c:	080014f1 	.word	0x080014f1
 8001430:	0800144f 	.word	0x0800144f
 8001434:	080014f1 	.word	0x080014f1
 8001438:	0800146b 	.word	0x0800146b
 800143c:	080014d9 	.word	0x080014d9
		{
			case INIT:
				printf("HCSR04 ajoute\n");
 8001440:	4832      	ldr	r0, [pc, #200]	; (800150c <HCSR04_ChercherDistance+0xfc>)
 8001442:	f006 fb31 	bl	8007aa8 <puts>
				state = LAUNCH_MEASURE;
 8001446:	4b30      	ldr	r3, [pc, #192]	; (8001508 <HCSR04_ChercherDistance+0xf8>)
 8001448:	2202      	movs	r2, #2
 800144a:	701a      	strb	r2, [r3, #0]
				break;
 800144c:	e055      	b.n	80014fa <HCSR04_ChercherDistance+0xea>
			case LAUNCH_MEASURE:
				HCSR04_run_measure(id_sensor);
 800144e:	4b30      	ldr	r3, [pc, #192]	; (8001510 <HCSR04_ChercherDistance+0x100>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff fd4c 	bl	8000ef0 <HCSR04_run_measure>
				tlocal = HAL_GetTick();
 8001458:	f003 fe08 	bl	800506c <HAL_GetTick>
 800145c:	4603      	mov	r3, r0
 800145e:	4a2d      	ldr	r2, [pc, #180]	; (8001514 <HCSR04_ChercherDistance+0x104>)
 8001460:	6013      	str	r3, [r2, #0]
				state = WAIT_DURING_MEASURE;
 8001462:	4b29      	ldr	r3, [pc, #164]	; (8001508 <HCSR04_ChercherDistance+0xf8>)
 8001464:	2204      	movs	r2, #4
 8001466:	701a      	strb	r2, [r3, #0]
				break;
 8001468:	e047      	b.n	80014fa <HCSR04_ChercherDistance+0xea>
			case WAIT_DURING_MEASURE:
				ret = HCSR04_get_value(id_sensor, &distance);
 800146a:	4b29      	ldr	r3, [pc, #164]	; (8001510 <HCSR04_ChercherDistance+0x100>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	492a      	ldr	r1, [pc, #168]	; (8001518 <HCSR04_ChercherDistance+0x108>)
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff ff49 	bl	8001308 <HCSR04_get_value>
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
				switch(ret)
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	2b03      	cmp	r3, #3
 800147e:	d839      	bhi.n	80014f4 <HCSR04_ChercherDistance+0xe4>
 8001480:	a201      	add	r2, pc, #4	; (adr r2, 8001488 <HCSR04_ChercherDistance+0x78>)
 8001482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001486:	bf00      	nop
 8001488:	08001499 	.word	0x08001499
 800148c:	080014ad 	.word	0x080014ad
 8001490:	080014d5 	.word	0x080014d5
 8001494:	080014c1 	.word	0x080014c1
				{
					case HAL_BUSY:
						//rien a faire... on attend...
						break;
					case HAL_OK:
						printf("distance : %d\n", distance);
 8001498:	4b1f      	ldr	r3, [pc, #124]	; (8001518 <HCSR04_ChercherDistance+0x108>)
 800149a:	881b      	ldrh	r3, [r3, #0]
 800149c:	4619      	mov	r1, r3
 800149e:	481f      	ldr	r0, [pc, #124]	; (800151c <HCSR04_ChercherDistance+0x10c>)
 80014a0:	f006 faaa 	bl	80079f8 <printf>
						state = WAIT_BEFORE_NEXT_MEASURE;
 80014a4:	4b18      	ldr	r3, [pc, #96]	; (8001508 <HCSR04_ChercherDistance+0xf8>)
 80014a6:	2205      	movs	r2, #5
 80014a8:	701a      	strb	r2, [r3, #0]
						break;
 80014aa:	e014      	b.n	80014d6 <HCSR04_ChercherDistance+0xc6>
					case HAL_ERROR:
						printf("sensor %d - erreur ou mesure non lancee\n", id_sensor);
 80014ac:	4b18      	ldr	r3, [pc, #96]	; (8001510 <HCSR04_ChercherDistance+0x100>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	4619      	mov	r1, r3
 80014b2:	481b      	ldr	r0, [pc, #108]	; (8001520 <HCSR04_ChercherDistance+0x110>)
 80014b4:	f006 faa0 	bl	80079f8 <printf>
						state = WAIT_BEFORE_NEXT_MEASURE;
 80014b8:	4b13      	ldr	r3, [pc, #76]	; (8001508 <HCSR04_ChercherDistance+0xf8>)
 80014ba:	2205      	movs	r2, #5
 80014bc:	701a      	strb	r2, [r3, #0]
						break;
 80014be:	e00a      	b.n	80014d6 <HCSR04_ChercherDistance+0xc6>

					case HAL_TIMEOUT:
						printf("sensor %d - timeout\n", id_sensor);
 80014c0:	4b13      	ldr	r3, [pc, #76]	; (8001510 <HCSR04_ChercherDistance+0x100>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	4817      	ldr	r0, [pc, #92]	; (8001524 <HCSR04_ChercherDistance+0x114>)
 80014c8:	f006 fa96 	bl	80079f8 <printf>
						state = WAIT_BEFORE_NEXT_MEASURE;
 80014cc:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <HCSR04_ChercherDistance+0xf8>)
 80014ce:	2205      	movs	r2, #5
 80014d0:	701a      	strb	r2, [r3, #0]
						break;
 80014d2:	e000      	b.n	80014d6 <HCSR04_ChercherDistance+0xc6>
						break;
 80014d4:	bf00      	nop
				}
				break;
 80014d6:	e00d      	b.n	80014f4 <HCSR04_ChercherDistance+0xe4>
			case WAIT_BEFORE_NEXT_MEASURE:
				if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 80014d8:	f003 fdc8 	bl	800506c <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	4b0d      	ldr	r3, [pc, #52]	; (8001514 <HCSR04_ChercherDistance+0x104>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	3364      	adds	r3, #100	; 0x64
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d907      	bls.n	80014f8 <HCSR04_ChercherDistance+0xe8>
					state = LAUNCH_MEASURE;
 80014e8:	4b07      	ldr	r3, [pc, #28]	; (8001508 <HCSR04_ChercherDistance+0xf8>)
 80014ea:	2202      	movs	r2, #2
 80014ec:	701a      	strb	r2, [r3, #0]
				break;
 80014ee:	e003      	b.n	80014f8 <HCSR04_ChercherDistance+0xe8>
			default:
				break;
 80014f0:	bf00      	nop
 80014f2:	e002      	b.n	80014fa <HCSR04_ChercherDistance+0xea>
				break;
 80014f4:	bf00      	nop
 80014f6:	e000      	b.n	80014fa <HCSR04_ChercherDistance+0xea>
				break;
 80014f8:	bf00      	nop
		}
		return distance;
 80014fa:	4b07      	ldr	r3, [pc, #28]	; (8001518 <HCSR04_ChercherDistance+0x108>)
 80014fc:	881b      	ldrh	r3, [r3, #0]
	}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000a9c 	.word	0x20000a9c
 800150c:	0800d7e4 	.word	0x0800d7e4
 8001510:	20000a98 	.word	0x20000a98
 8001514:	20000aa0 	.word	0x20000aa0
 8001518:	20000a9a 	.word	0x20000a9a
 800151c:	0800d7f4 	.word	0x0800d7f4
 8001520:	0800d804 	.word	0x0800d804
 8001524:	0800d830 	.word	0x0800d830

08001528 <HCSR04_mode_auto>:
/**
 * @brief mode automatique de la detection d objet
 * @pre Initialisation du capteur HC-SR04
 */

 void HCSR04_mode_auto(void){
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
	}state_e;

	static state_e state = START;
	static state_e previous_state = START;
	bool_e entrance;
	entrance = (state != previous_state)?TRUE:FALSE;
 800152e:	4b22      	ldr	r3, [pc, #136]	; (80015b8 <HCSR04_mode_auto+0x90>)
 8001530:	781a      	ldrb	r2, [r3, #0]
 8001532:	4b22      	ldr	r3, [pc, #136]	; (80015bc <HCSR04_mode_auto+0x94>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	429a      	cmp	r2, r3
 8001538:	bf14      	ite	ne
 800153a:	2301      	movne	r3, #1
 800153c:	2300      	moveq	r3, #0
 800153e:	b2db      	uxtb	r3, r3
 8001540:	607b      	str	r3, [r7, #4]
	previous_state = state;
 8001542:	4b1d      	ldr	r3, [pc, #116]	; (80015b8 <HCSR04_mode_auto+0x90>)
 8001544:	781a      	ldrb	r2, [r3, #0]
 8001546:	4b1d      	ldr	r3, [pc, #116]	; (80015bc <HCSR04_mode_auto+0x94>)
 8001548:	701a      	strb	r2, [r3, #0]

	switch(state){
 800154a:	4b1b      	ldr	r3, [pc, #108]	; (80015b8 <HCSR04_mode_auto+0x90>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d002      	beq.n	8001558 <HCSR04_mode_auto+0x30>
 8001552:	2b01      	cmp	r3, #1
 8001554:	d016      	beq.n	8001584 <HCSR04_mode_auto+0x5c>
				visage_yeux_rouges();
				BuzzerOn();
				BuzzerOff();
			}
	}
 }
 8001556:	e02b      	b.n	80015b0 <HCSR04_mode_auto+0x88>
			distance = HCSR04_ChercherDistance();
 8001558:	f7ff ff5a 	bl	8001410 <HCSR04_ChercherDistance>
 800155c:	4603      	mov	r3, r0
 800155e:	461a      	mov	r2, r3
 8001560:	4b17      	ldr	r3, [pc, #92]	; (80015c0 <HCSR04_mode_auto+0x98>)
 8001562:	801a      	strh	r2, [r3, #0]
			if(distance < 300){
 8001564:	4b16      	ldr	r3, [pc, #88]	; (80015c0 <HCSR04_mode_auto+0x98>)
 8001566:	881b      	ldrh	r3, [r3, #0]
 8001568:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800156c:	d202      	bcs.n	8001574 <HCSR04_mode_auto+0x4c>
				state = DETECTE;
 800156e:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <HCSR04_mode_auto+0x90>)
 8001570:	2201      	movs	r2, #1
 8001572:	701a      	strb	r2, [r3, #0]
			MOTOR_move_forward();
 8001574:	f000 f978 	bl	8001868 <MOTOR_move_forward>
			if(entrance){
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d017      	beq.n	80015ae <HCSR04_mode_auto+0x86>
				visage_yeux_bleu();
 800157e:	f000 f848 	bl	8001612 <visage_yeux_bleu>
			break;
 8001582:	e014      	b.n	80015ae <HCSR04_mode_auto+0x86>
			if(HCSR04_ChercherDistance() > 300){
 8001584:	f7ff ff44 	bl	8001410 <HCSR04_ChercherDistance>
 8001588:	4603      	mov	r3, r0
 800158a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800158e:	d902      	bls.n	8001596 <HCSR04_mode_auto+0x6e>
				state = START;
 8001590:	4b09      	ldr	r3, [pc, #36]	; (80015b8 <HCSR04_mode_auto+0x90>)
 8001592:	2200      	movs	r2, #0
 8001594:	701a      	strb	r2, [r3, #0]
			MOTOR_turn_right();
 8001596:	f000 f94d 	bl	8001834 <MOTOR_turn_right>
			if(entrance){
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d007      	beq.n	80015b0 <HCSR04_mode_auto+0x88>
				visage_yeux_rouges();
 80015a0:	f000 f819 	bl	80015d6 <visage_yeux_rouges>
				BuzzerOn();
 80015a4:	f7ff fef2 	bl	800138c <BuzzerOn>
				BuzzerOff();
 80015a8:	f7ff ff00 	bl	80013ac <BuzzerOff>
 }
 80015ac:	e000      	b.n	80015b0 <HCSR04_mode_auto+0x88>
			break;
 80015ae:	bf00      	nop
 }
 80015b0:	bf00      	nop
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000aa4 	.word	0x20000aa4
 80015bc:	20000aa5 	.word	0x20000aa5
 80015c0:	20000a9a 	.word	0x20000a9a

080015c4 <ECRAN_init>:

/**
 * @brief Initialise l'ecran
 */

void ECRAN_init(void){
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
	ILI9341_Init();
 80015c8:	f003 f820 	bl	800460c <ILI9341_Init>
	ILI9341_Fill(ILI9341_COLOR_BLACK);
 80015cc:	2000      	movs	r0, #0
 80015ce:	f003 fa4b 	bl	8004a68 <ILI9341_Fill>
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <visage_yeux_rouges>:
/**
 * @brief Affiche les yeux rouges et la bouche du robot
 * @pre Initialise l'ecran
 */

void visage_yeux_rouges(void){
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b082      	sub	sp, #8
 80015da:	af02      	add	r7, sp, #8
	ILI9341_DrawFilledCircle(70,70,50, ILI9341_COLOR_RED);
 80015dc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80015e0:	2232      	movs	r2, #50	; 0x32
 80015e2:	2146      	movs	r1, #70	; 0x46
 80015e4:	2046      	movs	r0, #70	; 0x46
 80015e6:	f003 fc0e 	bl	8004e06 <ILI9341_DrawFilledCircle>
	ILI9341_DrawFilledCircle(70, 250,50, ILI9341_COLOR_RED);
 80015ea:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80015ee:	2232      	movs	r2, #50	; 0x32
 80015f0:	21fa      	movs	r1, #250	; 0xfa
 80015f2:	2046      	movs	r0, #70	; 0x46
 80015f4:	f003 fc07 	bl	8004e06 <ILI9341_DrawFilledCircle>
    ILI9341_DrawRectangle(180,60,200,260,ILI9341_COLOR_RED);
 80015f8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80015fc:	9300      	str	r3, [sp, #0]
 80015fe:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001602:	22c8      	movs	r2, #200	; 0xc8
 8001604:	213c      	movs	r1, #60	; 0x3c
 8001606:	20b4      	movs	r0, #180	; 0xb4
 8001608:	f003 fbc6 	bl	8004d98 <ILI9341_DrawRectangle>
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <visage_yeux_bleu>:
/**
 * @brief Affiche les yeux bleux et la bouche du robot
 * @pre Initialise l'ecran
 */

void visage_yeux_bleu(void){
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af02      	add	r7, sp, #8
	ILI9341_DrawFilledCircle(70,70,50, ILI9341_COLOR_BLUE);
 8001618:	231f      	movs	r3, #31
 800161a:	2232      	movs	r2, #50	; 0x32
 800161c:	2146      	movs	r1, #70	; 0x46
 800161e:	2046      	movs	r0, #70	; 0x46
 8001620:	f003 fbf1 	bl	8004e06 <ILI9341_DrawFilledCircle>
	ILI9341_DrawFilledCircle(70, 250,50, ILI9341_COLOR_BLUE);
 8001624:	231f      	movs	r3, #31
 8001626:	2232      	movs	r2, #50	; 0x32
 8001628:	21fa      	movs	r1, #250	; 0xfa
 800162a:	2046      	movs	r0, #70	; 0x46
 800162c:	f003 fbeb 	bl	8004e06 <ILI9341_DrawFilledCircle>
    ILI9341_DrawRectangle(180,60,200,260,ILI9341_COLOR_RED);
 8001630:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	f44f 7382 	mov.w	r3, #260	; 0x104
 800163a:	22c8      	movs	r2, #200	; 0xc8
 800163c:	213c      	movs	r1, #60	; 0x3c
 800163e:	20b4      	movs	r0, #180	; 0xb4
 8001640:	f003 fbaa 	bl	8004d98 <ILI9341_DrawRectangle>
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN)	;
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
	if(t)
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <process_ms+0x20>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d004      	beq.n	8001662 <process_ms+0x16>
		t--;
 8001658:	4b04      	ldr	r3, [pc, #16]	; (800166c <process_ms+0x20>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	3b01      	subs	r3, #1
 800165e:	4a03      	ldr	r2, [pc, #12]	; (800166c <process_ms+0x20>)
 8001660:	6013      	str	r3, [r2, #0]
}
 8001662:	bf00      	nop
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	20000aa8 	.word	0x20000aa8

08001670 <state_machine>:

void state_machine(void){
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
			}state_e;

			static state_e state = INIT;
			static state_e previous_state = INIT;
			bool_e entrance;
			entrance = (state != previous_state)?TRUE:FALSE;
 8001676:	4b3c      	ldr	r3, [pc, #240]	; (8001768 <state_machine+0xf8>)
 8001678:	781a      	ldrb	r2, [r3, #0]
 800167a:	4b3c      	ldr	r3, [pc, #240]	; (800176c <state_machine+0xfc>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	429a      	cmp	r2, r3
 8001680:	bf14      	ite	ne
 8001682:	2301      	movne	r3, #1
 8001684:	2300      	moveq	r3, #0
 8001686:	b2db      	uxtb	r3, r3
 8001688:	607b      	str	r3, [r7, #4]
			char c;
			previous_state = state;
 800168a:	4b37      	ldr	r3, [pc, #220]	; (8001768 <state_machine+0xf8>)
 800168c:	781a      	ldrb	r2, [r3, #0]
 800168e:	4b37      	ldr	r3, [pc, #220]	; (800176c <state_machine+0xfc>)
 8001690:	701a      	strb	r2, [r3, #0]

			c = UART_getc(UART2_ID);
 8001692:	2001      	movs	r0, #1
 8001694:	f002 fb28 	bl	8003ce8 <UART_getc>
 8001698:	4603      	mov	r3, r0
 800169a:	70fb      	strb	r3, [r7, #3]
			switch(state){
 800169c:	4b32      	ldr	r3, [pc, #200]	; (8001768 <state_machine+0xf8>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	2b03      	cmp	r3, #3
 80016a2:	d857      	bhi.n	8001754 <state_machine+0xe4>
 80016a4:	a201      	add	r2, pc, #4	; (adr r2, 80016ac <state_machine+0x3c>)
 80016a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016aa:	bf00      	nop
 80016ac:	080016bd 	.word	0x080016bd
 80016b0:	080016dd 	.word	0x080016dd
 80016b4:	080016fb 	.word	0x080016fb
 80016b8:	08001755 	.word	0x08001755

			case INIT:
				printf("Mode initialisation\n");
 80016bc:	482c      	ldr	r0, [pc, #176]	; (8001770 <state_machine+0x100>)
 80016be:	f006 f9f3 	bl	8007aa8 <puts>
				MOTOR_init();
 80016c2:	f000 f893 	bl	80017ec <MOTOR_init>
				ECRAN_init();
 80016c6:	f7ff ff7d 	bl	80015c4 <ECRAN_init>
				HCSR04_init();
 80016ca:	f7ff fe7f 	bl	80013cc <HCSR04_init>

				Systick_add_callback_function(&process_ms);
 80016ce:	4829      	ldr	r0, [pc, #164]	; (8001774 <state_machine+0x104>)
 80016d0:	f002 ff72 	bl	80045b8 <Systick_add_callback_function>

				state = MODE_AUTO;
 80016d4:	4b24      	ldr	r3, [pc, #144]	; (8001768 <state_machine+0xf8>)
 80016d6:	2201      	movs	r2, #1
 80016d8:	701a      	strb	r2, [r3, #0]
				break;
 80016da:	e040      	b.n	800175e <state_machine+0xee>

			case MODE_AUTO:
				if(entrance){
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d002      	beq.n	80016e8 <state_machine+0x78>
					printf("Mode auto active\n");
 80016e2:	4825      	ldr	r0, [pc, #148]	; (8001778 <state_machine+0x108>)
 80016e4:	f006 f9e0 	bl	8007aa8 <puts>
					//Affichage de quelque chose sur l'cran
				}
				//Activation du mode auto
				HCSR04_mode_auto();
 80016e8:	f7ff ff1e 	bl	8001528 <HCSR04_mode_auto>

				if(c == 'A')
 80016ec:	78fb      	ldrb	r3, [r7, #3]
 80016ee:	2b41      	cmp	r3, #65	; 0x41
 80016f0:	d132      	bne.n	8001758 <state_machine+0xe8>
					state = MODE_MANU;
 80016f2:	4b1d      	ldr	r3, [pc, #116]	; (8001768 <state_machine+0xf8>)
 80016f4:	2202      	movs	r2, #2
 80016f6:	701a      	strb	r2, [r3, #0]
				break;
 80016f8:	e02e      	b.n	8001758 <state_machine+0xe8>

			case MODE_MANU:
				if(entrance){
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d004      	beq.n	800170a <state_machine+0x9a>
					printf("Mode manuel");
 8001700:	481e      	ldr	r0, [pc, #120]	; (800177c <state_machine+0x10c>)
 8001702:	f006 f979 	bl	80079f8 <printf>
					//Affichage de quelque chose sur l'cran
					MOTOR_stop();
 8001706:	f000 f8e1 	bl	80018cc <MOTOR_stop>
				}

				if(c == 'F')
 800170a:	78fb      	ldrb	r3, [r7, #3]
 800170c:	2b46      	cmp	r3, #70	; 0x46
 800170e:	d102      	bne.n	8001716 <state_machine+0xa6>
					MOTOR_move_forward();
 8001710:	f000 f8aa 	bl	8001868 <MOTOR_move_forward>
					MOTOR_turn_right();
				else if(c == 'S')
					MOTOR_stop();
				else if(c == 'E')
					state = MODE_AUTO;
				break;
 8001714:	e022      	b.n	800175c <state_machine+0xec>
				else if(c == 'B')
 8001716:	78fb      	ldrb	r3, [r7, #3]
 8001718:	2b42      	cmp	r3, #66	; 0x42
 800171a:	d102      	bne.n	8001722 <state_machine+0xb2>
					MOTOR_move_backward();
 800171c:	f000 f8ec 	bl	80018f8 <MOTOR_move_backward>
				break;
 8001720:	e01c      	b.n	800175c <state_machine+0xec>
				else if(c == 'L')
 8001722:	78fb      	ldrb	r3, [r7, #3]
 8001724:	2b4c      	cmp	r3, #76	; 0x4c
 8001726:	d102      	bne.n	800172e <state_machine+0xbe>
					MOTOR_turn_left();
 8001728:	f000 f8b6 	bl	8001898 <MOTOR_turn_left>
				break;
 800172c:	e016      	b.n	800175c <state_machine+0xec>
				else if(c == 'R')
 800172e:	78fb      	ldrb	r3, [r7, #3]
 8001730:	2b52      	cmp	r3, #82	; 0x52
 8001732:	d102      	bne.n	800173a <state_machine+0xca>
					MOTOR_turn_right();
 8001734:	f000 f87e 	bl	8001834 <MOTOR_turn_right>
				break;
 8001738:	e010      	b.n	800175c <state_machine+0xec>
				else if(c == 'S')
 800173a:	78fb      	ldrb	r3, [r7, #3]
 800173c:	2b53      	cmp	r3, #83	; 0x53
 800173e:	d102      	bne.n	8001746 <state_machine+0xd6>
					MOTOR_stop();
 8001740:	f000 f8c4 	bl	80018cc <MOTOR_stop>
				break;
 8001744:	e00a      	b.n	800175c <state_machine+0xec>
				else if(c == 'E')
 8001746:	78fb      	ldrb	r3, [r7, #3]
 8001748:	2b45      	cmp	r3, #69	; 0x45
 800174a:	d107      	bne.n	800175c <state_machine+0xec>
					state = MODE_AUTO;
 800174c:	4b06      	ldr	r3, [pc, #24]	; (8001768 <state_machine+0xf8>)
 800174e:	2201      	movs	r2, #1
 8001750:	701a      	strb	r2, [r3, #0]
				break;
 8001752:	e003      	b.n	800175c <state_machine+0xec>
			case ERROR:
				break;
			default: break;
 8001754:	bf00      	nop
 8001756:	e002      	b.n	800175e <state_machine+0xee>
				break;
 8001758:	bf00      	nop
 800175a:	e000      	b.n	800175e <state_machine+0xee>
				break;
 800175c:	bf00      	nop

			}
	}
 800175e:	bf00      	nop
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000aac 	.word	0x20000aac
 800176c:	20000aad 	.word	0x20000aad
 8001770:	0800d848 	.word	0x0800d848
 8001774:	0800164d 	.word	0x0800164d
 8001778:	0800d85c 	.word	0x0800d85c
 800177c:	0800d870 	.word	0x0800d870

08001780 <main>:


int main(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
  	HAL_Init();
 8001786:	f003 fc19 	bl	8004fbc <HAL_Init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 800178a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800178e:	2001      	movs	r0, #1
 8001790:	f002 f960 	bl	8003a54 <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8001794:	2201      	movs	r2, #1
 8001796:	2101      	movs	r1, #1
 8001798:	2001      	movs	r0, #1
 800179a:	f001 fa1f 	bl	8002bdc <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 800179e:	2303      	movs	r3, #3
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	2300      	movs	r3, #0
 80017a4:	2201      	movs	r2, #1
 80017a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017aa:	480d      	ldr	r0, [pc, #52]	; (80017e0 <main+0x60>)
 80017ac:	f000 fade 	bl	8001d6c <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80017b0:	2303      	movs	r3, #3
 80017b2:	9300      	str	r3, [sp, #0]
 80017b4:	2301      	movs	r3, #1
 80017b6:	2200      	movs	r2, #0
 80017b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017bc:	4809      	ldr	r0, [pc, #36]	; (80017e4 <main+0x64>)
 80017be:	f000 fad5 	bl	8001d6c <BSP_GPIO_PinCfg>

	//Initialisation du port du buzzer
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_OUTPUT_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_LOW);
 80017c2:	2302      	movs	r3, #2
 80017c4:	9300      	str	r3, [sp, #0]
 80017c6:	2301      	movs	r3, #1
 80017c8:	2201      	movs	r2, #1
 80017ca:	2102      	movs	r1, #2
 80017cc:	4805      	ldr	r0, [pc, #20]	; (80017e4 <main+0x64>)
 80017ce:	f000 facd 	bl	8001d6c <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 80017d2:	4805      	ldr	r0, [pc, #20]	; (80017e8 <main+0x68>)
 80017d4:	f002 fef0 	bl	80045b8 <Systick_add_callback_function>
	//Ajouter dans la fonction main(), juste avant la boucle while(1) de tache de fond


	while(1)	//boucle de tche de fond
	{
		state_machine();
 80017d8:	f7ff ff4a 	bl	8001670 <state_machine>
 80017dc:	e7fc      	b.n	80017d8 <main+0x58>
 80017de:	bf00      	nop
 80017e0:	40011000 	.word	0x40011000
 80017e4:	40010800 	.word	0x40010800
 80017e8:	0800164d 	.word	0x0800164d

080017ec <MOTOR_init>:

/**
 * @brief Intialisation des ports du JGA25-370 du robot
 */

void MOTOR_init(void){
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0

	left_motor_id = MOTOR_add(LEFT_MOTOR_R0_GPIO, LEFT_MOTOR_R0_PIN, LEFT_MOTOR_F0_GPIO, LEFT_MOTOR_F0_PIN);	//le choix des broches est stratgiques : elles doivent correspondre  des TIMERS !
 80017f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017f4:	4a0b      	ldr	r2, [pc, #44]	; (8001824 <MOTOR_init+0x38>)
 80017f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017fa:	480a      	ldr	r0, [pc, #40]	; (8001824 <MOTOR_init+0x38>)
 80017fc:	f000 fad0 	bl	8001da0 <MOTOR_add>
 8001800:	4603      	mov	r3, r0
 8001802:	461a      	mov	r2, r3
 8001804:	4b08      	ldr	r3, [pc, #32]	; (8001828 <MOTOR_init+0x3c>)
 8001806:	701a      	strb	r2, [r3, #0]
	right_motor_id = MOTOR_add(RIGHT_MOTOR_R1_GPIO, RIGHT_MOTOR_R1_PIN, RIGHT_MOTOR_F1_GPIO, RIGHT_MOTOR_F1_PIN);
 8001808:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800180c:	4a07      	ldr	r2, [pc, #28]	; (800182c <MOTOR_init+0x40>)
 800180e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001812:	4806      	ldr	r0, [pc, #24]	; (800182c <MOTOR_init+0x40>)
 8001814:	f000 fac4 	bl	8001da0 <MOTOR_add>
 8001818:	4603      	mov	r3, r0
 800181a:	461a      	mov	r2, r3
 800181c:	4b04      	ldr	r3, [pc, #16]	; (8001830 <MOTOR_init+0x44>)
 800181e:	701a      	strb	r2, [r3, #0]
}
 8001820:	bf00      	nop
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40010800 	.word	0x40010800
 8001828:	20000aae 	.word	0x20000aae
 800182c:	40010c00 	.word	0x40010c00
 8001830:	20000aaf 	.word	0x20000aaf

08001834 <MOTOR_turn_right>:
/**
 * @brief Fais tourner le robot a droite
 * @pre Initialisation des moteurs
 */

void MOTOR_turn_right(void){
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0

	MOTOR_set_duty(left_motor_id, VITESSE_TOURNER);
 8001838:	4b08      	ldr	r3, [pc, #32]	; (800185c <MOTOR_turn_right+0x28>)
 800183a:	f993 3000 	ldrsb.w	r3, [r3]
 800183e:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8001842:	4618      	mov	r0, r3
 8001844:	f000 fdd6 	bl	80023f4 <MOTOR_set_duty>
	MOTOR_set_duty(right_motor_id, -VITESSE_TOURNER);
 8001848:	4b05      	ldr	r3, [pc, #20]	; (8001860 <MOTOR_turn_right+0x2c>)
 800184a:	f993 3000 	ldrsb.w	r3, [r3]
 800184e:	4905      	ldr	r1, [pc, #20]	; (8001864 <MOTOR_turn_right+0x30>)
 8001850:	4618      	mov	r0, r3
 8001852:	f000 fdcf 	bl	80023f4 <MOTOR_set_duty>


}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	20000aae 	.word	0x20000aae
 8001860:	20000aaf 	.word	0x20000aaf
 8001864:	fffffd44 	.word	0xfffffd44

08001868 <MOTOR_move_forward>:

/**
 * @brief Fais avancer le robot
 * @pre Initialisation des moteurs
 */
void MOTOR_move_forward(void){
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0

	MOTOR_set_duty(left_motor_id, VITESSE_AVANCER);
 800186c:	4b08      	ldr	r3, [pc, #32]	; (8001890 <MOTOR_move_forward+0x28>)
 800186e:	f993 3000 	ldrsb.w	r3, [r3]
 8001872:	f44f 7161 	mov.w	r1, #900	; 0x384
 8001876:	4618      	mov	r0, r3
 8001878:	f000 fdbc 	bl	80023f4 <MOTOR_set_duty>
	MOTOR_set_duty(right_motor_id, VITESSE_AVANCER);
 800187c:	4b05      	ldr	r3, [pc, #20]	; (8001894 <MOTOR_move_forward+0x2c>)
 800187e:	f993 3000 	ldrsb.w	r3, [r3]
 8001882:	f44f 7161 	mov.w	r1, #900	; 0x384
 8001886:	4618      	mov	r0, r3
 8001888:	f000 fdb4 	bl	80023f4 <MOTOR_set_duty>


}
 800188c:	bf00      	nop
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000aae 	.word	0x20000aae
 8001894:	20000aaf 	.word	0x20000aaf

08001898 <MOTOR_turn_left>:
/**
 * @brief Fais tourner le robot a gauche
 * @pre Initialisation des moteurs
 */

void MOTOR_turn_left(void){
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0

	MOTOR_set_duty(left_motor_id, -VITESSE_TOURNER);
 800189c:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <MOTOR_turn_left+0x28>)
 800189e:	f993 3000 	ldrsb.w	r3, [r3]
 80018a2:	4908      	ldr	r1, [pc, #32]	; (80018c4 <MOTOR_turn_left+0x2c>)
 80018a4:	4618      	mov	r0, r3
 80018a6:	f000 fda5 	bl	80023f4 <MOTOR_set_duty>
	MOTOR_set_duty(right_motor_id, VITESSE_TOURNER);
 80018aa:	4b07      	ldr	r3, [pc, #28]	; (80018c8 <MOTOR_turn_left+0x30>)
 80018ac:	f993 3000 	ldrsb.w	r3, [r3]
 80018b0:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 80018b4:	4618      	mov	r0, r3
 80018b6:	f000 fd9d 	bl	80023f4 <MOTOR_set_duty>


}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	20000aae 	.word	0x20000aae
 80018c4:	fffffd44 	.word	0xfffffd44
 80018c8:	20000aaf 	.word	0x20000aaf

080018cc <MOTOR_stop>:
/**
 * @brief Arrete le mouvement du robot
 * @pre Initialisation des moteurs
 */

void MOTOR_stop(void){
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0

	MOTOR_set_duty(left_motor_id, VITESSE_STOP);
 80018d0:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <MOTOR_stop+0x24>)
 80018d2:	f993 3000 	ldrsb.w	r3, [r3]
 80018d6:	2100      	movs	r1, #0
 80018d8:	4618      	mov	r0, r3
 80018da:	f000 fd8b 	bl	80023f4 <MOTOR_set_duty>
	MOTOR_set_duty(right_motor_id, VITESSE_STOP);
 80018de:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <MOTOR_stop+0x28>)
 80018e0:	f993 3000 	ldrsb.w	r3, [r3]
 80018e4:	2100      	movs	r1, #0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f000 fd84 	bl	80023f4 <MOTOR_set_duty>


}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000aae 	.word	0x20000aae
 80018f4:	20000aaf 	.word	0x20000aaf

080018f8 <MOTOR_move_backward>:

/**
 * @brief Fais reculer le robot
 * @pre Initialisation des moteurs
 */
void MOTOR_move_backward(void){
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0

	MOTOR_set_duty(left_motor_id, -VITESSE_AVANCER);
 80018fc:	4b07      	ldr	r3, [pc, #28]	; (800191c <MOTOR_move_backward+0x24>)
 80018fe:	f993 3000 	ldrsb.w	r3, [r3]
 8001902:	4907      	ldr	r1, [pc, #28]	; (8001920 <MOTOR_move_backward+0x28>)
 8001904:	4618      	mov	r0, r3
 8001906:	f000 fd75 	bl	80023f4 <MOTOR_set_duty>
	MOTOR_set_duty(right_motor_id, -VITESSE_AVANCER);
 800190a:	4b06      	ldr	r3, [pc, #24]	; (8001924 <MOTOR_move_backward+0x2c>)
 800190c:	f993 3000 	ldrsb.w	r3, [r3]
 8001910:	4903      	ldr	r1, [pc, #12]	; (8001920 <MOTOR_move_backward+0x28>)
 8001912:	4618      	mov	r0, r3
 8001914:	f000 fd6e 	bl	80023f4 <MOTOR_set_duty>


}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20000aae 	.word	0x20000aae
 8001920:	fffffc7c 	.word	0xfffffc7c
 8001924:	20000aaf 	.word	0x20000aaf

08001928 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001936:	2b00      	cmp	r3, #0
 8001938:	db0b      	blt.n	8001952 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	f003 021f 	and.w	r2, r3, #31
 8001940:	4906      	ldr	r1, [pc, #24]	; (800195c <__NVIC_EnableIRQ+0x34>)
 8001942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001946:	095b      	lsrs	r3, r3, #5
 8001948:	2001      	movs	r0, #1
 800194a:	fa00 f202 	lsl.w	r2, r0, r2
 800194e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001952:	bf00      	nop
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr
 800195c:	e000e100 	.word	0xe000e100

08001960 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	460b      	mov	r3, r1
 800196a:	607a      	str	r2, [r7, #4]
 800196c:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 800196e:	7afb      	ldrb	r3, [r7, #11]
 8001970:	4907      	ldr	r1, [pc, #28]	; (8001990 <EXTIT_set_callback+0x30>)
 8001972:	68fa      	ldr	r2, [r7, #12]
 8001974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d003      	beq.n	8001986 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 800197e:	7afb      	ldrb	r3, [r7, #11]
 8001980:	4618      	mov	r0, r3
 8001982:	f000 f807 	bl	8001994 <EXTIT_enable>
}
 8001986:	bf00      	nop
 8001988:	3710      	adds	r7, #16
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000ab0 	.word	0x20000ab0

08001994 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	2b0f      	cmp	r3, #15
 80019a2:	d80c      	bhi.n	80019be <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	2201      	movs	r2, #1
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ac:	b21a      	sxth	r2, r3
 80019ae:	4b1f      	ldr	r3, [pc, #124]	; (8001a2c <EXTIT_enable+0x98>)
 80019b0:	881b      	ldrh	r3, [r3, #0]
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	4313      	orrs	r3, r2
 80019b6:	b21b      	sxth	r3, r3
 80019b8:	b29a      	uxth	r2, r3
 80019ba:	4b1c      	ldr	r3, [pc, #112]	; (8001a2c <EXTIT_enable+0x98>)
 80019bc:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	2b04      	cmp	r3, #4
 80019c2:	d821      	bhi.n	8001a08 <EXTIT_enable+0x74>
 80019c4:	a201      	add	r2, pc, #4	; (adr r2, 80019cc <EXTIT_enable+0x38>)
 80019c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ca:	bf00      	nop
 80019cc:	080019e1 	.word	0x080019e1
 80019d0:	080019e9 	.word	0x080019e9
 80019d4:	080019f1 	.word	0x080019f1
 80019d8:	080019f9 	.word	0x080019f9
 80019dc:	08001a01 	.word	0x08001a01
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 80019e0:	2006      	movs	r0, #6
 80019e2:	f7ff ffa1 	bl	8001928 <__NVIC_EnableIRQ>
 80019e6:	e01d      	b.n	8001a24 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 80019e8:	2007      	movs	r0, #7
 80019ea:	f7ff ff9d 	bl	8001928 <__NVIC_EnableIRQ>
 80019ee:	e019      	b.n	8001a24 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 80019f0:	2008      	movs	r0, #8
 80019f2:	f7ff ff99 	bl	8001928 <__NVIC_EnableIRQ>
 80019f6:	e015      	b.n	8001a24 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 80019f8:	2009      	movs	r0, #9
 80019fa:	f7ff ff95 	bl	8001928 <__NVIC_EnableIRQ>
 80019fe:	e011      	b.n	8001a24 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 8001a00:	200a      	movs	r0, #10
 8001a02:	f7ff ff91 	bl	8001928 <__NVIC_EnableIRQ>
 8001a06:	e00d      	b.n	8001a24 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	2b09      	cmp	r3, #9
 8001a0c:	d803      	bhi.n	8001a16 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a0e:	2017      	movs	r0, #23
 8001a10:	f7ff ff8a 	bl	8001928 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8001a14:	e005      	b.n	8001a22 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	2b0f      	cmp	r3, #15
 8001a1a:	d802      	bhi.n	8001a22 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a1c:	2028      	movs	r0, #40	; 0x28
 8001a1e:	f7ff ff83 	bl	8001928 <__NVIC_EnableIRQ>
			break;
 8001a22:	bf00      	nop
	}
}
 8001a24:	bf00      	nop
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000af0 	.word	0x20000af0

08001a30 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b085      	sub	sp, #20
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 8001a3a:	23ff      	movs	r3, #255	; 0xff
 8001a3c:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 8001a3e:	88fb      	ldrh	r3, [r7, #6]
 8001a40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a44:	f000 80b8 	beq.w	8001bb8 <EXTI_gpiopin_to_pin_number+0x188>
 8001a48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a4c:	f300 80b7 	bgt.w	8001bbe <EXTI_gpiopin_to_pin_number+0x18e>
 8001a50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a54:	f000 80ad 	beq.w	8001bb2 <EXTI_gpiopin_to_pin_number+0x182>
 8001a58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a5c:	f300 80af 	bgt.w	8001bbe <EXTI_gpiopin_to_pin_number+0x18e>
 8001a60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a64:	f000 80a2 	beq.w	8001bac <EXTI_gpiopin_to_pin_number+0x17c>
 8001a68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a6c:	f300 80a7 	bgt.w	8001bbe <EXTI_gpiopin_to_pin_number+0x18e>
 8001a70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a74:	f000 8097 	beq.w	8001ba6 <EXTI_gpiopin_to_pin_number+0x176>
 8001a78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a7c:	f300 809f 	bgt.w	8001bbe <EXTI_gpiopin_to_pin_number+0x18e>
 8001a80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a84:	f000 808c 	beq.w	8001ba0 <EXTI_gpiopin_to_pin_number+0x170>
 8001a88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a8c:	f300 8097 	bgt.w	8001bbe <EXTI_gpiopin_to_pin_number+0x18e>
 8001a90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a94:	f000 8081 	beq.w	8001b9a <EXTI_gpiopin_to_pin_number+0x16a>
 8001a98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a9c:	f300 808f 	bgt.w	8001bbe <EXTI_gpiopin_to_pin_number+0x18e>
 8001aa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001aa4:	d076      	beq.n	8001b94 <EXTI_gpiopin_to_pin_number+0x164>
 8001aa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001aaa:	f300 8088 	bgt.w	8001bbe <EXTI_gpiopin_to_pin_number+0x18e>
 8001aae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ab2:	d06c      	beq.n	8001b8e <EXTI_gpiopin_to_pin_number+0x15e>
 8001ab4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ab8:	f300 8081 	bgt.w	8001bbe <EXTI_gpiopin_to_pin_number+0x18e>
 8001abc:	2b80      	cmp	r3, #128	; 0x80
 8001abe:	d063      	beq.n	8001b88 <EXTI_gpiopin_to_pin_number+0x158>
 8001ac0:	2b80      	cmp	r3, #128	; 0x80
 8001ac2:	dc7c      	bgt.n	8001bbe <EXTI_gpiopin_to_pin_number+0x18e>
 8001ac4:	2b20      	cmp	r3, #32
 8001ac6:	dc47      	bgt.n	8001b58 <EXTI_gpiopin_to_pin_number+0x128>
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	dd78      	ble.n	8001bbe <EXTI_gpiopin_to_pin_number+0x18e>
 8001acc:	3b01      	subs	r3, #1
 8001ace:	2b1f      	cmp	r3, #31
 8001ad0:	d875      	bhi.n	8001bbe <EXTI_gpiopin_to_pin_number+0x18e>
 8001ad2:	a201      	add	r2, pc, #4	; (adr r2, 8001ad8 <EXTI_gpiopin_to_pin_number+0xa8>)
 8001ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad8:	08001b5f 	.word	0x08001b5f
 8001adc:	08001b65 	.word	0x08001b65
 8001ae0:	08001bbf 	.word	0x08001bbf
 8001ae4:	08001b6b 	.word	0x08001b6b
 8001ae8:	08001bbf 	.word	0x08001bbf
 8001aec:	08001bbf 	.word	0x08001bbf
 8001af0:	08001bbf 	.word	0x08001bbf
 8001af4:	08001b71 	.word	0x08001b71
 8001af8:	08001bbf 	.word	0x08001bbf
 8001afc:	08001bbf 	.word	0x08001bbf
 8001b00:	08001bbf 	.word	0x08001bbf
 8001b04:	08001bbf 	.word	0x08001bbf
 8001b08:	08001bbf 	.word	0x08001bbf
 8001b0c:	08001bbf 	.word	0x08001bbf
 8001b10:	08001bbf 	.word	0x08001bbf
 8001b14:	08001b77 	.word	0x08001b77
 8001b18:	08001bbf 	.word	0x08001bbf
 8001b1c:	08001bbf 	.word	0x08001bbf
 8001b20:	08001bbf 	.word	0x08001bbf
 8001b24:	08001bbf 	.word	0x08001bbf
 8001b28:	08001bbf 	.word	0x08001bbf
 8001b2c:	08001bbf 	.word	0x08001bbf
 8001b30:	08001bbf 	.word	0x08001bbf
 8001b34:	08001bbf 	.word	0x08001bbf
 8001b38:	08001bbf 	.word	0x08001bbf
 8001b3c:	08001bbf 	.word	0x08001bbf
 8001b40:	08001bbf 	.word	0x08001bbf
 8001b44:	08001bbf 	.word	0x08001bbf
 8001b48:	08001bbf 	.word	0x08001bbf
 8001b4c:	08001bbf 	.word	0x08001bbf
 8001b50:	08001bbf 	.word	0x08001bbf
 8001b54:	08001b7d 	.word	0x08001b7d
 8001b58:	2b40      	cmp	r3, #64	; 0x40
 8001b5a:	d012      	beq.n	8001b82 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 8001b5c:	e02f      	b.n	8001bbe <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	73fb      	strb	r3, [r7, #15]
 8001b62:	e02d      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8001b64:	2301      	movs	r3, #1
 8001b66:	73fb      	strb	r3, [r7, #15]
 8001b68:	e02a      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	73fb      	strb	r3, [r7, #15]
 8001b6e:	e027      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8001b70:	2303      	movs	r3, #3
 8001b72:	73fb      	strb	r3, [r7, #15]
 8001b74:	e024      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 8001b76:	2304      	movs	r3, #4
 8001b78:	73fb      	strb	r3, [r7, #15]
 8001b7a:	e021      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 8001b7c:	2305      	movs	r3, #5
 8001b7e:	73fb      	strb	r3, [r7, #15]
 8001b80:	e01e      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8001b82:	2306      	movs	r3, #6
 8001b84:	73fb      	strb	r3, [r7, #15]
 8001b86:	e01b      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 8001b88:	2307      	movs	r3, #7
 8001b8a:	73fb      	strb	r3, [r7, #15]
 8001b8c:	e018      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 8001b8e:	2308      	movs	r3, #8
 8001b90:	73fb      	strb	r3, [r7, #15]
 8001b92:	e015      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8001b94:	2309      	movs	r3, #9
 8001b96:	73fb      	strb	r3, [r7, #15]
 8001b98:	e012      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 8001b9a:	230a      	movs	r3, #10
 8001b9c:	73fb      	strb	r3, [r7, #15]
 8001b9e:	e00f      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 8001ba0:	230b      	movs	r3, #11
 8001ba2:	73fb      	strb	r3, [r7, #15]
 8001ba4:	e00c      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 8001ba6:	230c      	movs	r3, #12
 8001ba8:	73fb      	strb	r3, [r7, #15]
 8001baa:	e009      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8001bac:	230d      	movs	r3, #13
 8001bae:	73fb      	strb	r3, [r7, #15]
 8001bb0:	e006      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 8001bb2:	230e      	movs	r3, #14
 8001bb4:	73fb      	strb	r3, [r7, #15]
 8001bb6:	e003      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 8001bb8:	230f      	movs	r3, #15
 8001bba:	73fb      	strb	r3, [r7, #15]
 8001bbc:	e000      	b.n	8001bc0 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 8001bbe:	bf00      	nop
	}
	return ret;
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr

08001bcc <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001be0:	4b10      	ldr	r3, [pc, #64]	; (8001c24 <EXTI_call+0x58>)
 8001be2:	695a      	ldr	r2, [r3, #20]
 8001be4:	89fb      	ldrh	r3, [r7, #14]
 8001be6:	4013      	ands	r3, r2
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d016      	beq.n	8001c1a <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001bec:	4a0d      	ldr	r2, [pc, #52]	; (8001c24 <EXTI_call+0x58>)
 8001bee:	89fb      	ldrh	r3, [r7, #14]
 8001bf0:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001bf2:	4b0d      	ldr	r3, [pc, #52]	; (8001c28 <EXTI_call+0x5c>)
 8001bf4:	881a      	ldrh	r2, [r3, #0]
 8001bf6:	89fb      	ldrh	r3, [r7, #14]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d00c      	beq.n	8001c1a <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	4a0a      	ldr	r2, [pc, #40]	; (8001c2c <EXTI_call+0x60>)
 8001c04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d006      	beq.n	8001c1a <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	4a07      	ldr	r2, [pc, #28]	; (8001c2c <EXTI_call+0x60>)
 8001c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c14:	89fa      	ldrh	r2, [r7, #14]
 8001c16:	4610      	mov	r0, r2
 8001c18:	4798      	blx	r3
		}
	}
}
 8001c1a:	bf00      	nop
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40010400 	.word	0x40010400
 8001c28:	20000af0 	.word	0x20000af0
 8001c2c:	20000ab0 	.word	0x20000ab0

08001c30 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001c34:	2000      	movs	r0, #0
 8001c36:	f7ff ffc9 	bl	8001bcc <EXTI_call>
}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001c42:	2001      	movs	r0, #1
 8001c44:	f7ff ffc2 	bl	8001bcc <EXTI_call>
}
 8001c48:	bf00      	nop
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001c50:	2002      	movs	r0, #2
 8001c52:	f7ff ffbb 	bl	8001bcc <EXTI_call>
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001c5e:	2003      	movs	r0, #3
 8001c60:	f7ff ffb4 	bl	8001bcc <EXTI_call>
}
 8001c64:	bf00      	nop
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001c6c:	2004      	movs	r0, #4
 8001c6e:	f7ff ffad 	bl	8001bcc <EXTI_call>
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001c7a:	2005      	movs	r0, #5
 8001c7c:	f7ff ffa6 	bl	8001bcc <EXTI_call>
	EXTI_call(6);
 8001c80:	2006      	movs	r0, #6
 8001c82:	f7ff ffa3 	bl	8001bcc <EXTI_call>
	EXTI_call(7);
 8001c86:	2007      	movs	r0, #7
 8001c88:	f7ff ffa0 	bl	8001bcc <EXTI_call>
	EXTI_call(8);
 8001c8c:	2008      	movs	r0, #8
 8001c8e:	f7ff ff9d 	bl	8001bcc <EXTI_call>
	EXTI_call(9);
 8001c92:	2009      	movs	r0, #9
 8001c94:	f7ff ff9a 	bl	8001bcc <EXTI_call>
}
 8001c98:	bf00      	nop
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001ca0:	200a      	movs	r0, #10
 8001ca2:	f7ff ff93 	bl	8001bcc <EXTI_call>
	EXTI_call(11);
 8001ca6:	200b      	movs	r0, #11
 8001ca8:	f7ff ff90 	bl	8001bcc <EXTI_call>
	EXTI_call(12);
 8001cac:	200c      	movs	r0, #12
 8001cae:	f7ff ff8d 	bl	8001bcc <EXTI_call>
	EXTI_call(13);
 8001cb2:	200d      	movs	r0, #13
 8001cb4:	f7ff ff8a 	bl	8001bcc <EXTI_call>
	EXTI_call(14);
 8001cb8:	200e      	movs	r0, #14
 8001cba:	f7ff ff87 	bl	8001bcc <EXTI_call>
	EXTI_call(15);
 8001cbe:	200f      	movs	r0, #15
 8001cc0:	f7ff ff84 	bl	8001bcc <EXTI_call>
}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b087      	sub	sp, #28
 8001ccc:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001cce:	4b26      	ldr	r3, [pc, #152]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001cd0:	699b      	ldr	r3, [r3, #24]
 8001cd2:	4a25      	ldr	r2, [pc, #148]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001cd4:	f043 0304 	orr.w	r3, r3, #4
 8001cd8:	6193      	str	r3, [r2, #24]
 8001cda:	4b23      	ldr	r3, [pc, #140]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001cdc:	699b      	ldr	r3, [r3, #24]
 8001cde:	f003 0304 	and.w	r3, r3, #4
 8001ce2:	617b      	str	r3, [r7, #20]
 8001ce4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce6:	4b20      	ldr	r3, [pc, #128]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	4a1f      	ldr	r2, [pc, #124]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001cec:	f043 0308 	orr.w	r3, r3, #8
 8001cf0:	6193      	str	r3, [r2, #24]
 8001cf2:	4b1d      	ldr	r3, [pc, #116]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	f003 0308 	and.w	r3, r3, #8
 8001cfa:	613b      	str	r3, [r7, #16]
 8001cfc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001cfe:	4b1a      	ldr	r3, [pc, #104]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	4a19      	ldr	r2, [pc, #100]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001d04:	f043 0310 	orr.w	r3, r3, #16
 8001d08:	6193      	str	r3, [r2, #24]
 8001d0a:	4b17      	ldr	r3, [pc, #92]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	f003 0310 	and.w	r3, r3, #16
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001d16:	4b14      	ldr	r3, [pc, #80]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001d18:	699b      	ldr	r3, [r3, #24]
 8001d1a:	4a13      	ldr	r2, [pc, #76]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001d1c:	f043 0320 	orr.w	r3, r3, #32
 8001d20:	6193      	str	r3, [r2, #24]
 8001d22:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	f003 0320 	and.w	r3, r3, #32
 8001d2a:	60bb      	str	r3, [r7, #8]
 8001d2c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001d30:	699b      	ldr	r3, [r3, #24]
 8001d32:	4a0d      	ldr	r2, [pc, #52]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d38:	6193      	str	r3, [r2, #24]
 8001d3a:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001d3c:	699b      	ldr	r3, [r3, #24]
 8001d3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d42:	607b      	str	r3, [r7, #4]
 8001d44:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001d46:	4b08      	ldr	r3, [pc, #32]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	4a07      	ldr	r2, [pc, #28]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001d4c:	f043 0301 	orr.w	r3, r3, #1
 8001d50:	6193      	str	r3, [r2, #24]
 8001d52:	4b05      	ldr	r3, [pc, #20]	; (8001d68 <BSP_GPIO_Enable+0xa0>)
 8001d54:	699b      	ldr	r3, [r3, #24]
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	603b      	str	r3, [r7, #0]
 8001d5c:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8001d5e:	bf00      	nop
 8001d60:	371c      	adds	r7, #28
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr
 8001d68:	40021000 	.word	0x40021000

08001d6c <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b088      	sub	sp, #32
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
 8001d78:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d88:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001d8a:	f107 0310 	add.w	r3, r7, #16
 8001d8e:	4619      	mov	r1, r3
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f003 fb29 	bl	80053e8 <HAL_GPIO_Init>
}
 8001d96:	bf00      	nop
 8001d98:	3720      	adds	r7, #32
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
	...

08001da0 <MOTOR_add>:
 * @param : on doit founir pour chaque moteur le GPIO et la PIN pour les commandes forward et reverse.
 * @ret : 	cette fonction retourne MOTOR_ID_NONE si les broches fournies ne sont pas acceptable.
 * 			sinon, cette fonction retourne l'ID attribu  ce moteur. Conservez cet id pour l'utiliser ultrieurement (notamment pour mettre  jour la PWM !)
 */
motor_id_e MOTOR_add(GPIO_TypeDef * gpio_forward, uint16_t pin_forward, GPIO_TypeDef * gpio_reverse, uint16_t pin_reverse)
{
 8001da0:	b5b0      	push	{r4, r5, r7, lr}
 8001da2:	b088      	sub	sp, #32
 8001da4:	af02      	add	r7, sp, #8
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	607a      	str	r2, [r7, #4]
 8001daa:	461a      	mov	r2, r3
 8001dac:	460b      	mov	r3, r1
 8001dae:	817b      	strh	r3, [r7, #10]
 8001db0:	4613      	mov	r3, r2
 8001db2:	813b      	strh	r3, [r7, #8]
	motor_id_e ret;
	ret = MOTOR_ID_NONE;
 8001db4:	23ff      	movs	r3, #255	; 0xff
 8001db6:	75fb      	strb	r3, [r7, #23]

	for(motor_id_e id = 0; id<MOTOR_NB; id++)
 8001db8:	2300      	movs	r3, #0
 8001dba:	75bb      	strb	r3, [r7, #22]
 8001dbc:	e138      	b.n	8002030 <MOTOR_add+0x290>
	{
		if(motors[id].enable == FALSE)	//si on a trouv une case vide dans le tableau des motors... on la choisit !
 8001dbe:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001dc2:	4aa1      	ldr	r2, [pc, #644]	; (8002048 <MOTOR_add+0x2a8>)
 8001dc4:	214c      	movs	r1, #76	; 0x4c
 8001dc6:	fb01 f303 	mul.w	r3, r1, r3
 8001dca:	4413      	add	r3, r2
 8001dcc:	3348      	adds	r3, #72	; 0x48
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f040 8127 	bne.w	8002024 <MOTOR_add+0x284>
		{
			debug_printf("Ajout du moteur %d\n", id);
 8001dd6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001dda:	4619      	mov	r1, r3
 8001ddc:	489b      	ldr	r0, [pc, #620]	; (800204c <MOTOR_add+0x2ac>)
 8001dde:	f005 fe0b 	bl	80079f8 <printf>
			ret = id;	//pour renvoyer l'id choisi.
 8001de2:	7dbb      	ldrb	r3, [r7, #22]
 8001de4:	75fb      	strb	r3, [r7, #23]
			if(	MOTOR_gpio_and_pin_to_pwm_channel(gpio_forward, pin_forward, &motors[id].forward) == END_OK
 8001de6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001dea:	224c      	movs	r2, #76	; 0x4c
 8001dec:	fb02 f303 	mul.w	r3, r2, r3
 8001df0:	4a95      	ldr	r2, [pc, #596]	; (8002048 <MOTOR_add+0x2a8>)
 8001df2:	441a      	add	r2, r3
 8001df4:	897b      	ldrh	r3, [r7, #10]
 8001df6:	4619      	mov	r1, r3
 8001df8:	68f8      	ldr	r0, [r7, #12]
 8001dfa:	f000 f935 	bl	8002068 <MOTOR_gpio_and_pin_to_pwm_channel>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	f040 810b 	bne.w	800201c <MOTOR_add+0x27c>
					&&
				MOTOR_gpio_and_pin_to_pwm_channel(gpio_reverse, pin_reverse, &motors[id].reverse) == END_OK)
 8001e06:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e0a:	224c      	movs	r2, #76	; 0x4c
 8001e0c:	fb02 f303 	mul.w	r3, r2, r3
 8001e10:	3320      	adds	r3, #32
 8001e12:	4a8d      	ldr	r2, [pc, #564]	; (8002048 <MOTOR_add+0x2a8>)
 8001e14:	4413      	add	r3, r2
 8001e16:	1d1a      	adds	r2, r3, #4
 8001e18:	893b      	ldrh	r3, [r7, #8]
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f000 f923 	bl	8002068 <MOTOR_gpio_and_pin_to_pwm_channel>
 8001e22:	4603      	mov	r3, r0
					&&
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	f040 80f9 	bne.w	800201c <MOTOR_add+0x27c>
			{
				motors[id].enable = TRUE;
 8001e2a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e2e:	4a86      	ldr	r2, [pc, #536]	; (8002048 <MOTOR_add+0x2a8>)
 8001e30:	214c      	movs	r1, #76	; 0x4c
 8001e32:	fb01 f303 	mul.w	r3, r1, r3
 8001e36:	4413      	add	r3, r2
 8001e38:	3348      	adds	r3, #72	; 0x48
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	601a      	str	r2, [r3, #0]
				TIMER_run_us(motors[id].forward.timer_id, PWM_PERIOD, FALSE);
 8001e3e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e42:	4a81      	ldr	r2, [pc, #516]	; (8002048 <MOTOR_add+0x2a8>)
 8001e44:	214c      	movs	r1, #76	; 0x4c
 8001e46:	fb01 f303 	mul.w	r3, r1, r3
 8001e4a:	4413      	add	r3, r2
 8001e4c:	3320      	adds	r3, #32
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2200      	movs	r2, #0
 8001e52:	2132      	movs	r1, #50	; 0x32
 8001e54:	4618      	mov	r0, r3
 8001e56:	f001 f893 	bl	8002f80 <TIMER_run_us>
				if(motors[id].forward.timer_id != motors[id].reverse.timer_id)
 8001e5a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e5e:	4a7a      	ldr	r2, [pc, #488]	; (8002048 <MOTOR_add+0x2a8>)
 8001e60:	214c      	movs	r1, #76	; 0x4c
 8001e62:	fb01 f303 	mul.w	r3, r1, r3
 8001e66:	4413      	add	r3, r2
 8001e68:	3320      	adds	r3, #32
 8001e6a:	781a      	ldrb	r2, [r3, #0]
 8001e6c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e70:	4975      	ldr	r1, [pc, #468]	; (8002048 <MOTOR_add+0x2a8>)
 8001e72:	204c      	movs	r0, #76	; 0x4c
 8001e74:	fb00 f303 	mul.w	r3, r0, r3
 8001e78:	440b      	add	r3, r1
 8001e7a:	3344      	adds	r3, #68	; 0x44
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d00d      	beq.n	8001e9e <MOTOR_add+0xfe>
					TIMER_run_us(motors[id].reverse.timer_id, PWM_PERIOD, FALSE);
 8001e82:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e86:	4a70      	ldr	r2, [pc, #448]	; (8002048 <MOTOR_add+0x2a8>)
 8001e88:	214c      	movs	r1, #76	; 0x4c
 8001e8a:	fb01 f303 	mul.w	r3, r1, r3
 8001e8e:	4413      	add	r3, r2
 8001e90:	3344      	adds	r3, #68	; 0x44
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	2200      	movs	r2, #0
 8001e96:	2132      	movs	r1, #50	; 0x32
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f001 f871 	bl	8002f80 <TIMER_run_us>
				TIMER_enable_PWM(motors[id].forward.timer_id, motors[id].forward.tim_channel, 0, motors[id].forward.remap, motors[id].forward.negative);
 8001e9e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ea2:	4a69      	ldr	r2, [pc, #420]	; (8002048 <MOTOR_add+0x2a8>)
 8001ea4:	214c      	movs	r1, #76	; 0x4c
 8001ea6:	fb01 f303 	mul.w	r3, r1, r3
 8001eaa:	4413      	add	r3, r2
 8001eac:	3320      	adds	r3, #32
 8001eae:	7818      	ldrb	r0, [r3, #0]
 8001eb0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001eb4:	4a64      	ldr	r2, [pc, #400]	; (8002048 <MOTOR_add+0x2a8>)
 8001eb6:	214c      	movs	r1, #76	; 0x4c
 8001eb8:	fb01 f303 	mul.w	r3, r1, r3
 8001ebc:	4413      	add	r3, r2
 8001ebe:	3308      	adds	r3, #8
 8001ec0:	6819      	ldr	r1, [r3, #0]
 8001ec2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ec6:	4a60      	ldr	r2, [pc, #384]	; (8002048 <MOTOR_add+0x2a8>)
 8001ec8:	244c      	movs	r4, #76	; 0x4c
 8001eca:	fb04 f303 	mul.w	r3, r4, r3
 8001ece:	4413      	add	r3, r2
 8001ed0:	3310      	adds	r3, #16
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ed8:	4c5b      	ldr	r4, [pc, #364]	; (8002048 <MOTOR_add+0x2a8>)
 8001eda:	254c      	movs	r5, #76	; 0x4c
 8001edc:	fb05 f303 	mul.w	r3, r5, r3
 8001ee0:	4423      	add	r3, r4
 8001ee2:	330c      	adds	r3, #12
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	9300      	str	r3, [sp, #0]
 8001ee8:	4613      	mov	r3, r2
 8001eea:	2200      	movs	r2, #0
 8001eec:	f001 f9de 	bl	80032ac <TIMER_enable_PWM>
				TIMER_enable_PWM(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, 0, motors[id].reverse.remap, motors[id].reverse.negative);
 8001ef0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ef4:	4a54      	ldr	r2, [pc, #336]	; (8002048 <MOTOR_add+0x2a8>)
 8001ef6:	214c      	movs	r1, #76	; 0x4c
 8001ef8:	fb01 f303 	mul.w	r3, r1, r3
 8001efc:	4413      	add	r3, r2
 8001efe:	3344      	adds	r3, #68	; 0x44
 8001f00:	7818      	ldrb	r0, [r3, #0]
 8001f02:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001f06:	4a50      	ldr	r2, [pc, #320]	; (8002048 <MOTOR_add+0x2a8>)
 8001f08:	214c      	movs	r1, #76	; 0x4c
 8001f0a:	fb01 f303 	mul.w	r3, r1, r3
 8001f0e:	4413      	add	r3, r2
 8001f10:	332c      	adds	r3, #44	; 0x2c
 8001f12:	6819      	ldr	r1, [r3, #0]
 8001f14:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001f18:	4a4b      	ldr	r2, [pc, #300]	; (8002048 <MOTOR_add+0x2a8>)
 8001f1a:	244c      	movs	r4, #76	; 0x4c
 8001f1c:	fb04 f303 	mul.w	r3, r4, r3
 8001f20:	4413      	add	r3, r2
 8001f22:	3334      	adds	r3, #52	; 0x34
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001f2a:	4c47      	ldr	r4, [pc, #284]	; (8002048 <MOTOR_add+0x2a8>)
 8001f2c:	254c      	movs	r5, #76	; 0x4c
 8001f2e:	fb05 f303 	mul.w	r3, r5, r3
 8001f32:	4423      	add	r3, r4
 8001f34:	3330      	adds	r3, #48	; 0x30
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f001 f9b5 	bl	80032ac <TIMER_enable_PWM>

				debug_printf("\tforward - sur le timer %d - channel %ld%s%s\n",  motors[id].forward.timer_id+1, motors[id].forward.tim_channel/4+1, (motors[id].forward.negative)?" negative":"", (motors[id].forward.remap)?" (remap)":"");
 8001f42:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001f46:	4a40      	ldr	r2, [pc, #256]	; (8002048 <MOTOR_add+0x2a8>)
 8001f48:	214c      	movs	r1, #76	; 0x4c
 8001f4a:	fb01 f303 	mul.w	r3, r1, r3
 8001f4e:	4413      	add	r3, r2
 8001f50:	3320      	adds	r3, #32
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	1c59      	adds	r1, r3, #1
 8001f56:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001f5a:	4a3b      	ldr	r2, [pc, #236]	; (8002048 <MOTOR_add+0x2a8>)
 8001f5c:	204c      	movs	r0, #76	; 0x4c
 8001f5e:	fb00 f303 	mul.w	r3, r0, r3
 8001f62:	4413      	add	r3, r2
 8001f64:	3308      	adds	r3, #8
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	089b      	lsrs	r3, r3, #2
 8001f6a:	1c5a      	adds	r2, r3, #1
 8001f6c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001f70:	4835      	ldr	r0, [pc, #212]	; (8002048 <MOTOR_add+0x2a8>)
 8001f72:	244c      	movs	r4, #76	; 0x4c
 8001f74:	fb04 f303 	mul.w	r3, r4, r3
 8001f78:	4403      	add	r3, r0
 8001f7a:	330c      	adds	r3, #12
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <MOTOR_add+0x1e6>
 8001f82:	4833      	ldr	r0, [pc, #204]	; (8002050 <MOTOR_add+0x2b0>)
 8001f84:	e000      	b.n	8001f88 <MOTOR_add+0x1e8>
 8001f86:	4833      	ldr	r0, [pc, #204]	; (8002054 <MOTOR_add+0x2b4>)
 8001f88:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001f8c:	4c2e      	ldr	r4, [pc, #184]	; (8002048 <MOTOR_add+0x2a8>)
 8001f8e:	254c      	movs	r5, #76	; 0x4c
 8001f90:	fb05 f303 	mul.w	r3, r5, r3
 8001f94:	4423      	add	r3, r4
 8001f96:	3310      	adds	r3, #16
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <MOTOR_add+0x202>
 8001f9e:	4b2e      	ldr	r3, [pc, #184]	; (8002058 <MOTOR_add+0x2b8>)
 8001fa0:	e000      	b.n	8001fa4 <MOTOR_add+0x204>
 8001fa2:	4b2c      	ldr	r3, [pc, #176]	; (8002054 <MOTOR_add+0x2b4>)
 8001fa4:	9300      	str	r3, [sp, #0]
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	482c      	ldr	r0, [pc, #176]	; (800205c <MOTOR_add+0x2bc>)
 8001faa:	f005 fd25 	bl	80079f8 <printf>
				debug_printf("\treverse - sur le timer %d - channel %ld%s%s\n",  motors[id].reverse.timer_id+1, motors[id].reverse.tim_channel/4+1, (motors[id].reverse.negative)?" negative":"", (motors[id].reverse.remap)?" (remap)":"");
 8001fae:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001fb2:	4a25      	ldr	r2, [pc, #148]	; (8002048 <MOTOR_add+0x2a8>)
 8001fb4:	214c      	movs	r1, #76	; 0x4c
 8001fb6:	fb01 f303 	mul.w	r3, r1, r3
 8001fba:	4413      	add	r3, r2
 8001fbc:	3344      	adds	r3, #68	; 0x44
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	1c59      	adds	r1, r3, #1
 8001fc2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001fc6:	4a20      	ldr	r2, [pc, #128]	; (8002048 <MOTOR_add+0x2a8>)
 8001fc8:	204c      	movs	r0, #76	; 0x4c
 8001fca:	fb00 f303 	mul.w	r3, r0, r3
 8001fce:	4413      	add	r3, r2
 8001fd0:	332c      	adds	r3, #44	; 0x2c
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	089b      	lsrs	r3, r3, #2
 8001fd6:	1c5a      	adds	r2, r3, #1
 8001fd8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001fdc:	481a      	ldr	r0, [pc, #104]	; (8002048 <MOTOR_add+0x2a8>)
 8001fde:	244c      	movs	r4, #76	; 0x4c
 8001fe0:	fb04 f303 	mul.w	r3, r4, r3
 8001fe4:	4403      	add	r3, r0
 8001fe6:	3330      	adds	r3, #48	; 0x30
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <MOTOR_add+0x252>
 8001fee:	4818      	ldr	r0, [pc, #96]	; (8002050 <MOTOR_add+0x2b0>)
 8001ff0:	e000      	b.n	8001ff4 <MOTOR_add+0x254>
 8001ff2:	4818      	ldr	r0, [pc, #96]	; (8002054 <MOTOR_add+0x2b4>)
 8001ff4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ff8:	4c13      	ldr	r4, [pc, #76]	; (8002048 <MOTOR_add+0x2a8>)
 8001ffa:	254c      	movs	r5, #76	; 0x4c
 8001ffc:	fb05 f303 	mul.w	r3, r5, r3
 8002000:	4423      	add	r3, r4
 8002002:	3334      	adds	r3, #52	; 0x34
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MOTOR_add+0x26e>
 800200a:	4b13      	ldr	r3, [pc, #76]	; (8002058 <MOTOR_add+0x2b8>)
 800200c:	e000      	b.n	8002010 <MOTOR_add+0x270>
 800200e:	4b11      	ldr	r3, [pc, #68]	; (8002054 <MOTOR_add+0x2b4>)
 8002010:	9300      	str	r3, [sp, #0]
 8002012:	4603      	mov	r3, r0
 8002014:	4812      	ldr	r0, [pc, #72]	; (8002060 <MOTOR_add+0x2c0>)
 8002016:	f005 fcef 	bl	80079f8 <printf>
			}
			else
			{
				debug_printf("chec d'initialisation des PWM lies au moteur demand\n");
			}
			break;
 800201a:	e00e      	b.n	800203a <MOTOR_add+0x29a>
				debug_printf("chec d'initialisation des PWM lies au moteur demand\n");
 800201c:	4811      	ldr	r0, [pc, #68]	; (8002064 <MOTOR_add+0x2c4>)
 800201e:	f005 fd43 	bl	8007aa8 <puts>
			break;
 8002022:	e00a      	b.n	800203a <MOTOR_add+0x29a>
	for(motor_id_e id = 0; id<MOTOR_NB; id++)
 8002024:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002028:	b2db      	uxtb	r3, r3
 800202a:	3301      	adds	r3, #1
 800202c:	b2db      	uxtb	r3, r3
 800202e:	75bb      	strb	r3, [r7, #22]
 8002030:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002034:	2b03      	cmp	r3, #3
 8002036:	f77f aec2 	ble.w	8001dbe <MOTOR_add+0x1e>
		}
	}

	return ret;
 800203a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3718      	adds	r7, #24
 8002042:	46bd      	mov	sp, r7
 8002044:	bdb0      	pop	{r4, r5, r7, pc}
 8002046:	bf00      	nop
 8002048:	20000af4 	.word	0x20000af4
 800204c:	0800d974 	.word	0x0800d974
 8002050:	0800d988 	.word	0x0800d988
 8002054:	0800d994 	.word	0x0800d994
 8002058:	0800d998 	.word	0x0800d998
 800205c:	0800d9a4 	.word	0x0800d9a4
 8002060:	0800d9d4 	.word	0x0800d9d4
 8002064:	0800da04 	.word	0x0800da04

08002068 <MOTOR_gpio_and_pin_to_pwm_channel>:


static running_e MOTOR_gpio_and_pin_to_pwm_channel(GPIO_TypeDef * gpio, uint16_t pin, pwm_channel_t * pwm_channel)
{
 8002068:	b5b0      	push	{r4, r5, r7, lr}
 800206a:	b08e      	sub	sp, #56	; 0x38
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	460b      	mov	r3, r1
 8002072:	607a      	str	r2, [r7, #4]
 8002074:	817b      	strh	r3, [r7, #10]
	running_e ret;
	ret = END_ERROR;
 8002076:	2302      	movs	r3, #2
 8002078:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	pwm_channel_t local_pwm_channel;
	local_pwm_channel.timer_id = TIMER_ID_NB;
 800207c:	2304      	movs	r3, #4
 800207e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	local_pwm_channel.gpio = gpio;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	613b      	str	r3, [r7, #16]
	local_pwm_channel.pin = pin;
 8002086:	897b      	ldrh	r3, [r7, #10]
 8002088:	82bb      	strh	r3, [r7, #20]
	local_pwm_channel.negative = FALSE;
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
	local_pwm_channel.remap = FALSE;
 800208e:	2300      	movs	r3, #0
 8002090:	623b      	str	r3, [r7, #32]

	if(gpio == GPIOA)
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4ac2      	ldr	r2, [pc, #776]	; (80023a0 <MOTOR_gpio_and_pin_to_pwm_channel+0x338>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d173      	bne.n	8002182 <MOTOR_gpio_and_pin_to_pwm_channel+0x11a>
	{
		switch(pin)
 800209a:	897b      	ldrh	r3, [r7, #10]
 800209c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020a0:	d069      	beq.n	8002176 <MOTOR_gpio_and_pin_to_pwm_channel+0x10e>
 80020a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020a6:	f300 8162 	bgt.w	800236e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 80020aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80020ae:	d05c      	beq.n	800216a <MOTOR_gpio_and_pin_to_pwm_channel+0x102>
 80020b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80020b4:	f300 815b 	bgt.w	800236e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 80020b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020bc:	d04f      	beq.n	800215e <MOTOR_gpio_and_pin_to_pwm_channel+0xf6>
 80020be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020c2:	f300 8154 	bgt.w	800236e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 80020c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020ca:	d042      	beq.n	8002152 <MOTOR_gpio_and_pin_to_pwm_channel+0xea>
 80020cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020d0:	f300 814d 	bgt.w	800236e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 80020d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020d8:	d035      	beq.n	8002146 <MOTOR_gpio_and_pin_to_pwm_channel+0xde>
 80020da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020de:	f300 8146 	bgt.w	800236e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 80020e2:	2b80      	cmp	r3, #128	; 0x80
 80020e4:	d029      	beq.n	800213a <MOTOR_gpio_and_pin_to_pwm_channel+0xd2>
 80020e6:	2b80      	cmp	r3, #128	; 0x80
 80020e8:	f300 8141 	bgt.w	800236e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 80020ec:	2b40      	cmp	r3, #64	; 0x40
 80020ee:	d01e      	beq.n	800212e <MOTOR_gpio_and_pin_to_pwm_channel+0xc6>
 80020f0:	2b40      	cmp	r3, #64	; 0x40
 80020f2:	f300 813c 	bgt.w	800236e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 80020f6:	2b08      	cmp	r3, #8
 80020f8:	d013      	beq.n	8002122 <MOTOR_gpio_and_pin_to_pwm_channel+0xba>
 80020fa:	2b08      	cmp	r3, #8
 80020fc:	f300 8137 	bgt.w	800236e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8002100:	2b02      	cmp	r3, #2
 8002102:	d002      	beq.n	800210a <MOTOR_gpio_and_pin_to_pwm_channel+0xa2>
 8002104:	2b04      	cmp	r3, #4
 8002106:	d006      	beq.n	8002116 <MOTOR_gpio_and_pin_to_pwm_channel+0xae>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;		break;
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;		break;
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
			default:
				break;
 8002108:	e131      	b.n	800236e <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
			case GPIO_PIN_1:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
 800210a:	2301      	movs	r3, #1
 800210c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002110:	2304      	movs	r3, #4
 8002112:	61bb      	str	r3, [r7, #24]
 8002114:	e130      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_2:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;		break;
 8002116:	2301      	movs	r3, #1
 8002118:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800211c:	2308      	movs	r3, #8
 800211e:	61bb      	str	r3, [r7, #24]
 8002120:	e12a      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_3:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;		break;
 8002122:	2301      	movs	r3, #1
 8002124:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002128:	230c      	movs	r3, #12
 800212a:	61bb      	str	r3, [r7, #24]
 800212c:	e124      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_6:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
 800212e:	2302      	movs	r3, #2
 8002130:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002134:	2300      	movs	r3, #0
 8002136:	61bb      	str	r3, [r7, #24]
 8002138:	e11e      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_7:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
 800213a:	2302      	movs	r3, #2
 800213c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002140:	2304      	movs	r3, #4
 8002142:	61bb      	str	r3, [r7, #24]
 8002144:	e118      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_8:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
 8002146:	2300      	movs	r3, #0
 8002148:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800214c:	2300      	movs	r3, #0
 800214e:	61bb      	str	r3, [r7, #24]
 8002150:	e112      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
 8002152:	2300      	movs	r3, #0
 8002154:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002158:	2304      	movs	r3, #4
 800215a:	61bb      	str	r3, [r7, #24]
 800215c:	e10c      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;		break;
 800215e:	2300      	movs	r3, #0
 8002160:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002164:	2308      	movs	r3, #8
 8002166:	61bb      	str	r3, [r7, #24]
 8002168:	e106      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;		break;
 800216a:	2300      	movs	r3, #0
 800216c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002170:	230c      	movs	r3, #12
 8002172:	61bb      	str	r3, [r7, #24]
 8002174:	e100      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
 8002176:	2301      	movs	r3, #1
 8002178:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800217c:	2300      	movs	r3, #0
 800217e:	61bb      	str	r3, [r7, #24]
 8002180:	e0fa      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
		}
	}
	else if(gpio == GPIOB)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	4a87      	ldr	r2, [pc, #540]	; (80023a4 <MOTOR_gpio_and_pin_to_pwm_channel+0x33c>)
 8002186:	4293      	cmp	r3, r2
 8002188:	f040 80f3 	bne.w	8002372 <MOTOR_gpio_and_pin_to_pwm_channel+0x30a>
	{
		switch(pin)
 800218c:	897b      	ldrh	r3, [r7, #10]
 800218e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002192:	f000 80e4 	beq.w	800235e <MOTOR_gpio_and_pin_to_pwm_channel+0x2f6>
 8002196:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800219a:	f300 80ec 	bgt.w	8002376 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 800219e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021a2:	f000 80d4 	beq.w	800234e <MOTOR_gpio_and_pin_to_pwm_channel+0x2e6>
 80021a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021aa:	f300 80e4 	bgt.w	8002376 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 80021ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021b2:	f000 80c4 	beq.w	800233e <MOTOR_gpio_and_pin_to_pwm_channel+0x2d6>
 80021b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021ba:	f300 80dc 	bgt.w	8002376 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 80021be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021c2:	f000 80b4 	beq.w	800232e <MOTOR_gpio_and_pin_to_pwm_channel+0x2c6>
 80021c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021ca:	f300 80d4 	bgt.w	8002376 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 80021ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021d2:	f000 80a4 	beq.w	800231e <MOTOR_gpio_and_pin_to_pwm_channel+0x2b6>
 80021d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021da:	f300 80cc 	bgt.w	8002376 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 80021de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021e2:	f000 8096 	beq.w	8002312 <MOTOR_gpio_and_pin_to_pwm_channel+0x2aa>
 80021e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021ea:	f300 80c4 	bgt.w	8002376 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 80021ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021f2:	f000 8088 	beq.w	8002306 <MOTOR_gpio_and_pin_to_pwm_channel+0x29e>
 80021f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021fa:	f300 80bc 	bgt.w	8002376 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 80021fe:	2b80      	cmp	r3, #128	; 0x80
 8002200:	d07b      	beq.n	80022fa <MOTOR_gpio_and_pin_to_pwm_channel+0x292>
 8002202:	2b80      	cmp	r3, #128	; 0x80
 8002204:	f300 80b7 	bgt.w	8002376 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8002208:	2b20      	cmp	r3, #32
 800220a:	dc49      	bgt.n	80022a0 <MOTOR_gpio_and_pin_to_pwm_channel+0x238>
 800220c:	2b00      	cmp	r3, #0
 800220e:	f340 80b2 	ble.w	8002376 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 8002212:	3b01      	subs	r3, #1
 8002214:	2b1f      	cmp	r3, #31
 8002216:	f200 80ae 	bhi.w	8002376 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
 800221a:	a201      	add	r2, pc, #4	; (adr r2, 8002220 <MOTOR_gpio_and_pin_to_pwm_channel+0x1b8>)
 800221c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002220:	080022a7 	.word	0x080022a7
 8002224:	080022b3 	.word	0x080022b3
 8002228:	08002377 	.word	0x08002377
 800222c:	08002377 	.word	0x08002377
 8002230:	08002377 	.word	0x08002377
 8002234:	08002377 	.word	0x08002377
 8002238:	08002377 	.word	0x08002377
 800223c:	080022bf 	.word	0x080022bf
 8002240:	08002377 	.word	0x08002377
 8002244:	08002377 	.word	0x08002377
 8002248:	08002377 	.word	0x08002377
 800224c:	08002377 	.word	0x08002377
 8002250:	08002377 	.word	0x08002377
 8002254:	08002377 	.word	0x08002377
 8002258:	08002377 	.word	0x08002377
 800225c:	080022cf 	.word	0x080022cf
 8002260:	08002377 	.word	0x08002377
 8002264:	08002377 	.word	0x08002377
 8002268:	08002377 	.word	0x08002377
 800226c:	08002377 	.word	0x08002377
 8002270:	08002377 	.word	0x08002377
 8002274:	08002377 	.word	0x08002377
 8002278:	08002377 	.word	0x08002377
 800227c:	08002377 	.word	0x08002377
 8002280:	08002377 	.word	0x08002377
 8002284:	08002377 	.word	0x08002377
 8002288:	08002377 	.word	0x08002377
 800228c:	08002377 	.word	0x08002377
 8002290:	08002377 	.word	0x08002377
 8002294:	08002377 	.word	0x08002377
 8002298:	08002377 	.word	0x08002377
 800229c:	080022df 	.word	0x080022df
 80022a0:	2b40      	cmp	r3, #64	; 0x40
 80022a2:	d024      	beq.n	80022ee <MOTOR_gpio_and_pin_to_pwm_channel+0x286>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;	local_pwm_channel.remap = TRUE;		break;
			case GPIO_PIN_13:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.negative = TRUE;	break;
			case GPIO_PIN_14:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.negative = TRUE;	break;
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;	local_pwm_channel.negative = TRUE;	break;
			default:
				break;
 80022a4:	e067      	b.n	8002376 <MOTOR_gpio_and_pin_to_pwm_channel+0x30e>
			case GPIO_PIN_0:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 80022a6:	2302      	movs	r3, #2
 80022a8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80022ac:	2308      	movs	r3, #8
 80022ae:	61bb      	str	r3, [r7, #24]
 80022b0:	e062      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_1:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;										break;
 80022b2:	2302      	movs	r3, #2
 80022b4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80022b8:	230c      	movs	r3, #12
 80022ba:	61bb      	str	r3, [r7, #24]
 80022bc:	e05c      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_3:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.remap = TRUE;		break;
 80022be:	2301      	movs	r3, #1
 80022c0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80022c4:	2304      	movs	r3, #4
 80022c6:	61bb      	str	r3, [r7, #24]
 80022c8:	2301      	movs	r3, #1
 80022ca:	623b      	str	r3, [r7, #32]
 80022cc:	e054      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_4:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.remap = TRUE;		break;
 80022ce:	2302      	movs	r3, #2
 80022d0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80022d4:	2300      	movs	r3, #0
 80022d6:	61bb      	str	r3, [r7, #24]
 80022d8:	2301      	movs	r3, #1
 80022da:	623b      	str	r3, [r7, #32]
 80022dc:	e04c      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_5:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.remap = TRUE;		break;
 80022de:	2302      	movs	r3, #2
 80022e0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80022e4:	2304      	movs	r3, #4
 80022e6:	61bb      	str	r3, [r7, #24]
 80022e8:	2301      	movs	r3, #1
 80022ea:	623b      	str	r3, [r7, #32]
 80022ec:	e044      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_6:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 80022ee:	2303      	movs	r3, #3
 80022f0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80022f4:	2300      	movs	r3, #0
 80022f6:	61bb      	str	r3, [r7, #24]
 80022f8:	e03e      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_7:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 80022fa:	2303      	movs	r3, #3
 80022fc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002300:	2304      	movs	r3, #4
 8002302:	61bb      	str	r3, [r7, #24]
 8002304:	e038      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_8:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 8002306:	2303      	movs	r3, #3
 8002308:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800230c:	2308      	movs	r3, #8
 800230e:	61bb      	str	r3, [r7, #24]
 8002310:	e032      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;										break;
 8002312:	2303      	movs	r3, #3
 8002314:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002318:	230c      	movs	r3, #12
 800231a:	61bb      	str	r3, [r7, #24]
 800231c:	e02c      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;	local_pwm_channel.remap = TRUE;		break;
 800231e:	2301      	movs	r3, #1
 8002320:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002324:	2308      	movs	r3, #8
 8002326:	61bb      	str	r3, [r7, #24]
 8002328:	2301      	movs	r3, #1
 800232a:	623b      	str	r3, [r7, #32]
 800232c:	e024      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;	local_pwm_channel.remap = TRUE;		break;
 800232e:	2301      	movs	r3, #1
 8002330:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002334:	230c      	movs	r3, #12
 8002336:	61bb      	str	r3, [r7, #24]
 8002338:	2301      	movs	r3, #1
 800233a:	623b      	str	r3, [r7, #32]
 800233c:	e01c      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_13:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.negative = TRUE;	break;
 800233e:	2300      	movs	r3, #0
 8002340:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002344:	2300      	movs	r3, #0
 8002346:	61bb      	str	r3, [r7, #24]
 8002348:	2301      	movs	r3, #1
 800234a:	61fb      	str	r3, [r7, #28]
 800234c:	e014      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_14:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.negative = TRUE;	break;
 800234e:	2300      	movs	r3, #0
 8002350:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002354:	2304      	movs	r3, #4
 8002356:	61bb      	str	r3, [r7, #24]
 8002358:	2301      	movs	r3, #1
 800235a:	61fb      	str	r3, [r7, #28]
 800235c:	e00c      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;	local_pwm_channel.negative = TRUE;	break;
 800235e:	2300      	movs	r3, #0
 8002360:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002364:	2308      	movs	r3, #8
 8002366:	61bb      	str	r3, [r7, #24]
 8002368:	2301      	movs	r3, #1
 800236a:	61fb      	str	r3, [r7, #28]
 800236c:	e004      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
				break;
 800236e:	bf00      	nop
 8002370:	e002      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
		}
	}
 8002372:	bf00      	nop
 8002374:	e000      	b.n	8002378 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>
				break;
 8002376:	bf00      	nop
				break;
		}
	}
#endif

	if(local_pwm_channel.timer_id != TIMER_ID_NB)	//on a trouv !
 8002378:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800237c:	2b04      	cmp	r3, #4
 800237e:	d029      	beq.n	80023d4 <MOTOR_gpio_and_pin_to_pwm_channel+0x36c>
	{
		local_pwm_channel.handler = TIMER_get_phandler(local_pwm_channel.timer_id);
 8002380:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002384:	4618      	mov	r0, r3
 8002386:	f001 fa5d 	bl	8003844 <TIMER_get_phandler>
 800238a:	4603      	mov	r3, r0
 800238c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if(local_pwm_channel.negative)
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d00d      	beq.n	80023b0 <MOTOR_gpio_and_pin_to_pwm_channel+0x348>
		{
			local_pwm_channel.func_start = &HAL_TIMEx_PWMN_Start;
 8002394:	4b04      	ldr	r3, [pc, #16]	; (80023a8 <MOTOR_gpio_and_pin_to_pwm_channel+0x340>)
 8002396:	627b      	str	r3, [r7, #36]	; 0x24
			local_pwm_channel.func_stop = &HAL_TIMEx_PWMN_Stop;
 8002398:	4b04      	ldr	r3, [pc, #16]	; (80023ac <MOTOR_gpio_and_pin_to_pwm_channel+0x344>)
 800239a:	62bb      	str	r3, [r7, #40]	; 0x28
 800239c:	e00c      	b.n	80023b8 <MOTOR_gpio_and_pin_to_pwm_channel+0x350>
 800239e:	bf00      	nop
 80023a0:	40010800 	.word	0x40010800
 80023a4:	40010c00 	.word	0x40010c00
 80023a8:	08006b25 	.word	0x08006b25
 80023ac:	08006b79 	.word	0x08006b79
		}
		else
		{
			local_pwm_channel.func_start = &HAL_TIM_PWM_Start;
 80023b0:	4b0d      	ldr	r3, [pc, #52]	; (80023e8 <MOTOR_gpio_and_pin_to_pwm_channel+0x380>)
 80023b2:	627b      	str	r3, [r7, #36]	; 0x24
			local_pwm_channel.func_stop = &HAL_TIM_PWM_Stop;
 80023b4:	4b0d      	ldr	r3, [pc, #52]	; (80023ec <MOTOR_gpio_and_pin_to_pwm_channel+0x384>)
 80023b6:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		*pwm_channel = local_pwm_channel;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	461d      	mov	r5, r3
 80023bc:	f107 0410 	add.w	r4, r7, #16
 80023c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023c8:	6823      	ldr	r3, [r4, #0]
 80023ca:	602b      	str	r3, [r5, #0]
		ret = END_OK;
 80023cc:	2301      	movs	r3, #1
 80023ce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80023d2:	e002      	b.n	80023da <MOTOR_gpio_and_pin_to_pwm_channel+0x372>
	}
	else
	{
		debug_printf("chec d'ajout du moteur. Avez vous renseign une broche relie  un timer ?!\n");
 80023d4:	4806      	ldr	r0, [pc, #24]	; (80023f0 <MOTOR_gpio_and_pin_to_pwm_channel+0x388>)
 80023d6:	f005 fb67 	bl	8007aa8 <puts>
	}

	return ret;
 80023da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3738      	adds	r7, #56	; 0x38
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bdb0      	pop	{r4, r5, r7, pc}
 80023e6:	bf00      	nop
 80023e8:	0800654d 	.word	0x0800654d
 80023ec:	080065b1 	.word	0x080065b1
 80023f0:	0800da3c 	.word	0x0800da3c

080023f4 <MOTOR_set_duty>:
 * @param duty : indiquer un rapport cyclique. Ce rapport peut tre ngatif pour un sens de rotation invers !
 * @pre : le moteur indiqu doit avoir t ajout pralablement !
 * @post : la PWM sera mise  jour en consquence. Attention, l'autre broche de ce moteur (reverse si duty>0 ; forward si duty <0) sera mise  0 !
 */
void MOTOR_set_duty(motor_id_e id, int16_t duty)
{
 80023f4:	b590      	push	{r4, r7, lr}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	460a      	mov	r2, r1
 80023fe:	71fb      	strb	r3, [r7, #7]
 8002400:	4613      	mov	r3, r2
 8002402:	80bb      	strh	r3, [r7, #4]
	//Ecretage... Le rapport cyclique est exprim dans la mme unit que la PWM_PERIOD, il ne peut donc pas tre plus grand !
	if(duty > 1000)
 8002404:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002408:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800240c:	dd03      	ble.n	8002416 <MOTOR_set_duty+0x22>
		duty = 1000;
 800240e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002412:	80bb      	strh	r3, [r7, #4]
 8002414:	e007      	b.n	8002426 <MOTOR_set_duty+0x32>
	else if(duty < -1000)
 8002416:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800241a:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 800241e:	da02      	bge.n	8002426 <MOTOR_set_duty+0x32>
		duty = -1000;
 8002420:	f64f 4318 	movw	r3, #64536	; 0xfc18
 8002424:	80bb      	strh	r3, [r7, #4]


	if(motors[id].enable == FALSE)
 8002426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242a:	4a5c      	ldr	r2, [pc, #368]	; (800259c <MOTOR_set_duty+0x1a8>)
 800242c:	214c      	movs	r1, #76	; 0x4c
 800242e:	fb01 f303 	mul.w	r3, r1, r3
 8002432:	4413      	add	r3, r2
 8002434:	3348      	adds	r3, #72	; 0x48
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d103      	bne.n	8002444 <MOTOR_set_duty+0x50>
	{
		debug_printf("Vous cherchez  piloter un moteur qui n'a pas t ajout !\n");
 800243c:	4858      	ldr	r0, [pc, #352]	; (80025a0 <MOTOR_set_duty+0x1ac>)
 800243e:	f005 fb33 	bl	8007aa8 <puts>
		return;
 8002442:	e0a8      	b.n	8002596 <MOTOR_set_duty+0x1a2>

	/*
	 * Pour chaque moteur, on dispose de deux signaux PWM.
	 * Selon le sens demand, dmarre et on arrte les broches correspondantes.
	 */
	if(duty < 0)
 8002444:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	da54      	bge.n	80024f6 <MOTOR_set_duty+0x102>
	{
		duty = (int16_t)(-duty);
 800244c:	88bb      	ldrh	r3, [r7, #4]
 800244e:	425b      	negs	r3, r3
 8002450:	b29b      	uxth	r3, r3
 8002452:	80bb      	strh	r3, [r7, #4]
		motors[id].forward.func_stop(motors[id].forward.handler, motors[id].forward.tim_channel);
 8002454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002458:	4a50      	ldr	r2, [pc, #320]	; (800259c <MOTOR_set_duty+0x1a8>)
 800245a:	214c      	movs	r1, #76	; 0x4c
 800245c:	fb01 f303 	mul.w	r3, r1, r3
 8002460:	4413      	add	r3, r2
 8002462:	3318      	adds	r3, #24
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800246a:	494c      	ldr	r1, [pc, #304]	; (800259c <MOTOR_set_duty+0x1a8>)
 800246c:	204c      	movs	r0, #76	; 0x4c
 800246e:	fb00 f202 	mul.w	r2, r0, r2
 8002472:	440a      	add	r2, r1
 8002474:	321c      	adds	r2, #28
 8002476:	6810      	ldr	r0, [r2, #0]
 8002478:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800247c:	4947      	ldr	r1, [pc, #284]	; (800259c <MOTOR_set_duty+0x1a8>)
 800247e:	244c      	movs	r4, #76	; 0x4c
 8002480:	fb04 f202 	mul.w	r2, r4, r2
 8002484:	440a      	add	r2, r1
 8002486:	3208      	adds	r2, #8
 8002488:	6812      	ldr	r2, [r2, #0]
 800248a:	4611      	mov	r1, r2
 800248c:	4798      	blx	r3
		TIMER_set_duty(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, (uint16_t)duty);
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	4a42      	ldr	r2, [pc, #264]	; (800259c <MOTOR_set_duty+0x1a8>)
 8002494:	214c      	movs	r1, #76	; 0x4c
 8002496:	fb01 f303 	mul.w	r3, r1, r3
 800249a:	4413      	add	r3, r2
 800249c:	3344      	adds	r3, #68	; 0x44
 800249e:	7818      	ldrb	r0, [r3, #0]
 80024a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a4:	4a3d      	ldr	r2, [pc, #244]	; (800259c <MOTOR_set_duty+0x1a8>)
 80024a6:	214c      	movs	r1, #76	; 0x4c
 80024a8:	fb01 f303 	mul.w	r3, r1, r3
 80024ac:	4413      	add	r3, r2
 80024ae:	332c      	adds	r3, #44	; 0x2c
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	88ba      	ldrh	r2, [r7, #4]
 80024b4:	4619      	mov	r1, r3
 80024b6:	f001 f975 	bl	80037a4 <TIMER_set_duty>
		motors[id].reverse.func_start(motors[id].reverse.handler, motors[id].reverse.tim_channel);
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	4a37      	ldr	r2, [pc, #220]	; (800259c <MOTOR_set_duty+0x1a8>)
 80024c0:	214c      	movs	r1, #76	; 0x4c
 80024c2:	fb01 f303 	mul.w	r3, r1, r3
 80024c6:	4413      	add	r3, r2
 80024c8:	3338      	adds	r3, #56	; 0x38
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80024d0:	4932      	ldr	r1, [pc, #200]	; (800259c <MOTOR_set_duty+0x1a8>)
 80024d2:	204c      	movs	r0, #76	; 0x4c
 80024d4:	fb00 f202 	mul.w	r2, r0, r2
 80024d8:	440a      	add	r2, r1
 80024da:	3240      	adds	r2, #64	; 0x40
 80024dc:	6810      	ldr	r0, [r2, #0]
 80024de:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80024e2:	492e      	ldr	r1, [pc, #184]	; (800259c <MOTOR_set_duty+0x1a8>)
 80024e4:	244c      	movs	r4, #76	; 0x4c
 80024e6:	fb04 f202 	mul.w	r2, r4, r2
 80024ea:	440a      	add	r2, r1
 80024ec:	322c      	adds	r2, #44	; 0x2c
 80024ee:	6812      	ldr	r2, [r2, #0]
 80024f0:	4611      	mov	r1, r2
 80024f2:	4798      	blx	r3
 80024f4:	e04f      	b.n	8002596 <MOTOR_set_duty+0x1a2>
	}
	else
	{
		motors[id].reverse.func_stop(motors[id].reverse.handler, motors[id].reverse.tim_channel);
 80024f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fa:	4a28      	ldr	r2, [pc, #160]	; (800259c <MOTOR_set_duty+0x1a8>)
 80024fc:	214c      	movs	r1, #76	; 0x4c
 80024fe:	fb01 f303 	mul.w	r3, r1, r3
 8002502:	4413      	add	r3, r2
 8002504:	333c      	adds	r3, #60	; 0x3c
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800250c:	4923      	ldr	r1, [pc, #140]	; (800259c <MOTOR_set_duty+0x1a8>)
 800250e:	204c      	movs	r0, #76	; 0x4c
 8002510:	fb00 f202 	mul.w	r2, r0, r2
 8002514:	440a      	add	r2, r1
 8002516:	3240      	adds	r2, #64	; 0x40
 8002518:	6810      	ldr	r0, [r2, #0]
 800251a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800251e:	491f      	ldr	r1, [pc, #124]	; (800259c <MOTOR_set_duty+0x1a8>)
 8002520:	244c      	movs	r4, #76	; 0x4c
 8002522:	fb04 f202 	mul.w	r2, r4, r2
 8002526:	440a      	add	r2, r1
 8002528:	322c      	adds	r2, #44	; 0x2c
 800252a:	6812      	ldr	r2, [r2, #0]
 800252c:	4611      	mov	r1, r2
 800252e:	4798      	blx	r3
		TIMER_set_duty(motors[id].forward.timer_id, motors[id].forward.tim_channel, (uint16_t)duty);
 8002530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002534:	4a19      	ldr	r2, [pc, #100]	; (800259c <MOTOR_set_duty+0x1a8>)
 8002536:	214c      	movs	r1, #76	; 0x4c
 8002538:	fb01 f303 	mul.w	r3, r1, r3
 800253c:	4413      	add	r3, r2
 800253e:	3320      	adds	r3, #32
 8002540:	7818      	ldrb	r0, [r3, #0]
 8002542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002546:	4a15      	ldr	r2, [pc, #84]	; (800259c <MOTOR_set_duty+0x1a8>)
 8002548:	214c      	movs	r1, #76	; 0x4c
 800254a:	fb01 f303 	mul.w	r3, r1, r3
 800254e:	4413      	add	r3, r2
 8002550:	3308      	adds	r3, #8
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	88ba      	ldrh	r2, [r7, #4]
 8002556:	4619      	mov	r1, r3
 8002558:	f001 f924 	bl	80037a4 <TIMER_set_duty>
		motors[id].forward.func_start(motors[id].forward.handler, motors[id].forward.tim_channel);
 800255c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002560:	4a0e      	ldr	r2, [pc, #56]	; (800259c <MOTOR_set_duty+0x1a8>)
 8002562:	214c      	movs	r1, #76	; 0x4c
 8002564:	fb01 f303 	mul.w	r3, r1, r3
 8002568:	4413      	add	r3, r2
 800256a:	3314      	adds	r3, #20
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002572:	490a      	ldr	r1, [pc, #40]	; (800259c <MOTOR_set_duty+0x1a8>)
 8002574:	204c      	movs	r0, #76	; 0x4c
 8002576:	fb00 f202 	mul.w	r2, r0, r2
 800257a:	440a      	add	r2, r1
 800257c:	321c      	adds	r2, #28
 800257e:	6810      	ldr	r0, [r2, #0]
 8002580:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002584:	4905      	ldr	r1, [pc, #20]	; (800259c <MOTOR_set_duty+0x1a8>)
 8002586:	244c      	movs	r4, #76	; 0x4c
 8002588:	fb04 f202 	mul.w	r2, r4, r2
 800258c:	440a      	add	r2, r1
 800258e:	3208      	adds	r2, #8
 8002590:	6812      	ldr	r2, [r2, #0]
 8002592:	4611      	mov	r1, r2
 8002594:	4798      	blx	r3
	}
}
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	bd90      	pop	{r4, r7, pc}
 800259c:	20000af4 	.word	0x20000af4
 80025a0:	0800da8c 	.word	0x0800da8c

080025a4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80025a8:	f3bf 8f4f 	dsb	sy
}
 80025ac:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80025ae:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <__NVIC_SystemReset+0x24>)
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80025b6:	4904      	ldr	r1, [pc, #16]	; (80025c8 <__NVIC_SystemReset+0x24>)
 80025b8:	4b04      	ldr	r3, [pc, #16]	; (80025cc <__NVIC_SystemReset+0x28>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80025be:	f3bf 8f4f 	dsb	sy
}
 80025c2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80025c4:	bf00      	nop
 80025c6:	e7fd      	b.n	80025c4 <__NVIC_SystemReset+0x20>
 80025c8:	e000ed00 	.word	0xe000ed00
 80025cc:	05fa0004 	.word	0x05fa0004

080025d0 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b08a      	sub	sp, #40	; 0x28
 80025d4:	af02      	add	r7, sp, #8
 80025d6:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a80      	ldr	r2, [pc, #512]	; (80027dc <SPI_Init+0x20c>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d00a      	beq.n	80025f6 <SPI_Init+0x26>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a7f      	ldr	r2, [pc, #508]	; (80027e0 <SPI_Init+0x210>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d006      	beq.n	80025f6 <SPI_Init+0x26>
 80025e8:	4a7e      	ldr	r2, [pc, #504]	; (80027e4 <SPI_Init+0x214>)
 80025ea:	211e      	movs	r1, #30
 80025ec:	487e      	ldr	r0, [pc, #504]	; (80027e8 <SPI_Init+0x218>)
 80025ee:	f005 fa03 	bl	80079f8 <printf>
 80025f2:	f7ff ffd7 	bl	80025a4 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a79      	ldr	r2, [pc, #484]	; (80027e0 <SPI_Init+0x210>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	bf0c      	ite	eq
 80025fe:	2301      	moveq	r3, #1
 8002600:	2300      	movne	r3, #0
 8002602:	b2db      	uxtb	r3, r3
 8002604:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8002606:	7ffb      	ldrb	r3, [r7, #31]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d130      	bne.n	800266e <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 800260c:	4b77      	ldr	r3, [pc, #476]	; (80027ec <SPI_Init+0x21c>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	4a76      	ldr	r2, [pc, #472]	; (80027ec <SPI_Init+0x21c>)
 8002612:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002616:	6193      	str	r3, [r2, #24]
 8002618:	4b74      	ldr	r3, [pc, #464]	; (80027ec <SPI_Init+0x21c>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002620:	61bb      	str	r3, [r7, #24]
 8002622:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002624:	4b71      	ldr	r3, [pc, #452]	; (80027ec <SPI_Init+0x21c>)
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	4a70      	ldr	r2, [pc, #448]	; (80027ec <SPI_Init+0x21c>)
 800262a:	f043 0304 	orr.w	r3, r3, #4
 800262e:	6193      	str	r3, [r2, #24]
 8002630:	4b6e      	ldr	r3, [pc, #440]	; (80027ec <SPI_Init+0x21c>)
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	f003 0304 	and.w	r3, r3, #4
 8002638:	617b      	str	r3, [r7, #20]
 800263a:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800263c:	2303      	movs	r3, #3
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	2301      	movs	r3, #1
 8002642:	2202      	movs	r2, #2
 8002644:	2120      	movs	r1, #32
 8002646:	486a      	ldr	r0, [pc, #424]	; (80027f0 <SPI_Init+0x220>)
 8002648:	f7ff fb90 	bl	8001d6c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800264c:	2303      	movs	r3, #3
 800264e:	9300      	str	r3, [sp, #0]
 8002650:	2301      	movs	r3, #1
 8002652:	2200      	movs	r2, #0
 8002654:	2140      	movs	r1, #64	; 0x40
 8002656:	4866      	ldr	r0, [pc, #408]	; (80027f0 <SPI_Init+0x220>)
 8002658:	f7ff fb88 	bl	8001d6c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800265c:	2303      	movs	r3, #3
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	2301      	movs	r3, #1
 8002662:	2202      	movs	r2, #2
 8002664:	2180      	movs	r1, #128	; 0x80
 8002666:	4862      	ldr	r0, [pc, #392]	; (80027f0 <SPI_Init+0x220>)
 8002668:	f7ff fb80 	bl	8001d6c <BSP_GPIO_PinCfg>
 800266c:	e032      	b.n	80026d4 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 800266e:	4b5f      	ldr	r3, [pc, #380]	; (80027ec <SPI_Init+0x21c>)
 8002670:	69db      	ldr	r3, [r3, #28]
 8002672:	4a5e      	ldr	r2, [pc, #376]	; (80027ec <SPI_Init+0x21c>)
 8002674:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002678:	61d3      	str	r3, [r2, #28]
 800267a:	4b5c      	ldr	r3, [pc, #368]	; (80027ec <SPI_Init+0x21c>)
 800267c:	69db      	ldr	r3, [r3, #28]
 800267e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002682:	613b      	str	r3, [r7, #16]
 8002684:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002686:	4b59      	ldr	r3, [pc, #356]	; (80027ec <SPI_Init+0x21c>)
 8002688:	699b      	ldr	r3, [r3, #24]
 800268a:	4a58      	ldr	r2, [pc, #352]	; (80027ec <SPI_Init+0x21c>)
 800268c:	f043 0308 	orr.w	r3, r3, #8
 8002690:	6193      	str	r3, [r2, #24]
 8002692:	4b56      	ldr	r3, [pc, #344]	; (80027ec <SPI_Init+0x21c>)
 8002694:	699b      	ldr	r3, [r3, #24]
 8002696:	f003 0308 	and.w	r3, r3, #8
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800269e:	2303      	movs	r3, #3
 80026a0:	9300      	str	r3, [sp, #0]
 80026a2:	2301      	movs	r3, #1
 80026a4:	2202      	movs	r2, #2
 80026a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026aa:	4852      	ldr	r0, [pc, #328]	; (80027f4 <SPI_Init+0x224>)
 80026ac:	f7ff fb5e 	bl	8001d6c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80026b0:	2303      	movs	r3, #3
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	2301      	movs	r3, #1
 80026b6:	2200      	movs	r2, #0
 80026b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026bc:	484d      	ldr	r0, [pc, #308]	; (80027f4 <SPI_Init+0x224>)
 80026be:	f7ff fb55 	bl	8001d6c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80026c2:	2303      	movs	r3, #3
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	2301      	movs	r3, #1
 80026c8:	2202      	movs	r2, #2
 80026ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026ce:	4849      	ldr	r0, [pc, #292]	; (80027f4 <SPI_Init+0x224>)
 80026d0:	f7ff fb4c 	bl	8001d6c <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 80026d4:	7ffb      	ldrb	r3, [r7, #31]
 80026d6:	4a48      	ldr	r2, [pc, #288]	; (80027f8 <SPI_Init+0x228>)
 80026d8:	2158      	movs	r1, #88	; 0x58
 80026da:	fb01 f303 	mul.w	r3, r1, r3
 80026de:	4413      	add	r3, r2
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80026e4:	7ffb      	ldrb	r3, [r7, #31]
 80026e6:	4a44      	ldr	r2, [pc, #272]	; (80027f8 <SPI_Init+0x228>)
 80026e8:	2158      	movs	r1, #88	; 0x58
 80026ea:	fb01 f303 	mul.w	r3, r1, r3
 80026ee:	4413      	add	r3, r2
 80026f0:	331c      	adds	r3, #28
 80026f2:	2210      	movs	r2, #16
 80026f4:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 80026f6:	7ffb      	ldrb	r3, [r7, #31]
 80026f8:	4a3f      	ldr	r2, [pc, #252]	; (80027f8 <SPI_Init+0x228>)
 80026fa:	2158      	movs	r1, #88	; 0x58
 80026fc:	fb01 f303 	mul.w	r3, r1, r3
 8002700:	4413      	add	r3, r2
 8002702:	3314      	adds	r3, #20
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8002708:	7ffb      	ldrb	r3, [r7, #31]
 800270a:	4a3b      	ldr	r2, [pc, #236]	; (80027f8 <SPI_Init+0x228>)
 800270c:	2158      	movs	r1, #88	; 0x58
 800270e:	fb01 f303 	mul.w	r3, r1, r3
 8002712:	4413      	add	r3, r2
 8002714:	3310      	adds	r3, #16
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800271a:	7ffb      	ldrb	r3, [r7, #31]
 800271c:	4a36      	ldr	r2, [pc, #216]	; (80027f8 <SPI_Init+0x228>)
 800271e:	2158      	movs	r1, #88	; 0x58
 8002720:	fb01 f303 	mul.w	r3, r1, r3
 8002724:	4413      	add	r3, r2
 8002726:	3328      	adds	r3, #40	; 0x28
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 800272c:	7ffb      	ldrb	r3, [r7, #31]
 800272e:	4a32      	ldr	r2, [pc, #200]	; (80027f8 <SPI_Init+0x228>)
 8002730:	2158      	movs	r1, #88	; 0x58
 8002732:	fb01 f303 	mul.w	r3, r1, r3
 8002736:	4413      	add	r3, r2
 8002738:	332c      	adds	r3, #44	; 0x2c
 800273a:	2200      	movs	r2, #0
 800273c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 800273e:	7ffb      	ldrb	r3, [r7, #31]
 8002740:	4a2d      	ldr	r2, [pc, #180]	; (80027f8 <SPI_Init+0x228>)
 8002742:	2158      	movs	r1, #88	; 0x58
 8002744:	fb01 f303 	mul.w	r3, r1, r3
 8002748:	4413      	add	r3, r2
 800274a:	330c      	adds	r3, #12
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8002750:	7ffb      	ldrb	r3, [r7, #31]
 8002752:	4a29      	ldr	r2, [pc, #164]	; (80027f8 <SPI_Init+0x228>)
 8002754:	2158      	movs	r1, #88	; 0x58
 8002756:	fb01 f303 	mul.w	r3, r1, r3
 800275a:	4413      	add	r3, r2
 800275c:	3308      	adds	r3, #8
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002762:	7ffb      	ldrb	r3, [r7, #31]
 8002764:	4a24      	ldr	r2, [pc, #144]	; (80027f8 <SPI_Init+0x228>)
 8002766:	2158      	movs	r1, #88	; 0x58
 8002768:	fb01 f303 	mul.w	r3, r1, r3
 800276c:	4413      	add	r3, r2
 800276e:	3320      	adds	r3, #32
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8002774:	7ffb      	ldrb	r3, [r7, #31]
 8002776:	4a20      	ldr	r2, [pc, #128]	; (80027f8 <SPI_Init+0x228>)
 8002778:	2158      	movs	r1, #88	; 0x58
 800277a:	fb01 f303 	mul.w	r3, r1, r3
 800277e:	4413      	add	r3, r2
 8002780:	3304      	adds	r3, #4
 8002782:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002786:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8002788:	7ffb      	ldrb	r3, [r7, #31]
 800278a:	4a1b      	ldr	r2, [pc, #108]	; (80027f8 <SPI_Init+0x228>)
 800278c:	2158      	movs	r1, #88	; 0x58
 800278e:	fb01 f303 	mul.w	r3, r1, r3
 8002792:	4413      	add	r3, r2
 8002794:	3318      	adds	r3, #24
 8002796:	f44f 7200 	mov.w	r2, #512	; 0x200
 800279a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 800279c:	7ffb      	ldrb	r3, [r7, #31]
 800279e:	4a16      	ldr	r2, [pc, #88]	; (80027f8 <SPI_Init+0x228>)
 80027a0:	2158      	movs	r1, #88	; 0x58
 80027a2:	fb01 f303 	mul.w	r3, r1, r3
 80027a6:	4413      	add	r3, r2
 80027a8:	3324      	adds	r3, #36	; 0x24
 80027aa:	2200      	movs	r2, #0
 80027ac:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 80027ae:	7ffb      	ldrb	r3, [r7, #31]
 80027b0:	4a11      	ldr	r2, [pc, #68]	; (80027f8 <SPI_Init+0x228>)
 80027b2:	2158      	movs	r1, #88	; 0x58
 80027b4:	fb01 f303 	mul.w	r3, r1, r3
 80027b8:	4413      	add	r3, r2
 80027ba:	3351      	adds	r3, #81	; 0x51
 80027bc:	2200      	movs	r2, #0
 80027be:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 80027c0:	7ffb      	ldrb	r3, [r7, #31]
 80027c2:	2258      	movs	r2, #88	; 0x58
 80027c4:	fb02 f303 	mul.w	r3, r2, r3
 80027c8:	4a0b      	ldr	r2, [pc, #44]	; (80027f8 <SPI_Init+0x228>)
 80027ca:	4413      	add	r3, r2
 80027cc:	4618      	mov	r0, r3
 80027ce:	f003 fdc9 	bl	8006364 <HAL_SPI_Init>
}
 80027d2:	bf00      	nop
 80027d4:	3720      	adds	r7, #32
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40013000 	.word	0x40013000
 80027e0:	40003800 	.word	0x40003800
 80027e4:	0800dac8 	.word	0x0800dac8
 80027e8:	0800dae8 	.word	0x0800dae8
 80027ec:	40021000 	.word	0x40021000
 80027f0:	40010800 	.word	0x40010800
 80027f4:	40010c00 	.word	0x40010c00
 80027f8:	20000c24 	.word	0x20000c24

080027fc <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	460b      	mov	r3, r1
 8002806:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a12      	ldr	r2, [pc, #72]	; (8002854 <SPI_WriteNoRegister+0x58>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d00a      	beq.n	8002826 <SPI_WriteNoRegister+0x2a>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a11      	ldr	r2, [pc, #68]	; (8002858 <SPI_WriteNoRegister+0x5c>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d006      	beq.n	8002826 <SPI_WriteNoRegister+0x2a>
 8002818:	4a10      	ldr	r2, [pc, #64]	; (800285c <SPI_WriteNoRegister+0x60>)
 800281a:	217f      	movs	r1, #127	; 0x7f
 800281c:	4810      	ldr	r0, [pc, #64]	; (8002860 <SPI_WriteNoRegister+0x64>)
 800281e:	f005 f8eb 	bl	80079f8 <printf>
 8002822:	f7ff febf 	bl	80025a4 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a0b      	ldr	r2, [pc, #44]	; (8002858 <SPI_WriteNoRegister+0x5c>)
 800282a:	4293      	cmp	r3, r2
 800282c:	bf0c      	ite	eq
 800282e:	2301      	moveq	r3, #1
 8002830:	2300      	movne	r3, #0
 8002832:	b2db      	uxtb	r3, r3
 8002834:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8002836:	7bfb      	ldrb	r3, [r7, #15]
 8002838:	2258      	movs	r2, #88	; 0x58
 800283a:	fb02 f303 	mul.w	r3, r2, r3
 800283e:	4a09      	ldr	r2, [pc, #36]	; (8002864 <SPI_WriteNoRegister+0x68>)
 8002840:	1898      	adds	r0, r3, r2
 8002842:	1cf9      	adds	r1, r7, #3
 8002844:	2364      	movs	r3, #100	; 0x64
 8002846:	2201      	movs	r2, #1
 8002848:	f003 fba5 	bl	8005f96 <HAL_SPI_Transmit>
}
 800284c:	bf00      	nop
 800284e:	3710      	adds	r7, #16
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40013000 	.word	0x40013000
 8002858:	40003800 	.word	0x40003800
 800285c:	0800dac8 	.word	0x0800dac8
 8002860:	0800dae8 	.word	0x0800dae8
 8002864:	20000c24 	.word	0x20000c24

08002868 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	4613      	mov	r3, r2
 8002874:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	4a12      	ldr	r2, [pc, #72]	; (80028c4 <SPI_WriteMultiNoRegister+0x5c>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d00a      	beq.n	8002894 <SPI_WriteMultiNoRegister+0x2c>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	4a11      	ldr	r2, [pc, #68]	; (80028c8 <SPI_WriteMultiNoRegister+0x60>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d006      	beq.n	8002894 <SPI_WriteMultiNoRegister+0x2c>
 8002886:	4a11      	ldr	r2, [pc, #68]	; (80028cc <SPI_WriteMultiNoRegister+0x64>)
 8002888:	218c      	movs	r1, #140	; 0x8c
 800288a:	4811      	ldr	r0, [pc, #68]	; (80028d0 <SPI_WriteMultiNoRegister+0x68>)
 800288c:	f005 f8b4 	bl	80079f8 <printf>
 8002890:	f7ff fe88 	bl	80025a4 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4a0c      	ldr	r2, [pc, #48]	; (80028c8 <SPI_WriteMultiNoRegister+0x60>)
 8002898:	4293      	cmp	r3, r2
 800289a:	bf0c      	ite	eq
 800289c:	2301      	moveq	r3, #1
 800289e:	2300      	movne	r3, #0
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 80028a4:	7dfb      	ldrb	r3, [r7, #23]
 80028a6:	2258      	movs	r2, #88	; 0x58
 80028a8:	fb02 f303 	mul.w	r3, r2, r3
 80028ac:	4a09      	ldr	r2, [pc, #36]	; (80028d4 <SPI_WriteMultiNoRegister+0x6c>)
 80028ae:	1898      	adds	r0, r3, r2
 80028b0:	88fa      	ldrh	r2, [r7, #6]
 80028b2:	2364      	movs	r3, #100	; 0x64
 80028b4:	68b9      	ldr	r1, [r7, #8]
 80028b6:	f003 fb6e 	bl	8005f96 <HAL_SPI_Transmit>
}
 80028ba:	bf00      	nop
 80028bc:	3718      	adds	r7, #24
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40013000 	.word	0x40013000
 80028c8:	40003800 	.word	0x40003800
 80028cc:	0800dac8 	.word	0x0800dac8
 80028d0:	0800dae8 	.word	0x0800dae8
 80028d4:	20000c24 	.word	0x20000c24

080028d8 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 80028d8:	b480      	push	{r7}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	460b      	mov	r3, r1
 80028e2:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	bf14      	ite	ne
 80028f0:	2301      	movne	r3, #1
 80028f2:	2300      	moveq	r3, #0
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a1e      	ldr	r2, [pc, #120]	; (8002974 <TM_SPI_SetDataSize+0x9c>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	bf0c      	ite	eq
 8002900:	2301      	moveq	r3, #1
 8002902:	2300      	movne	r3, #0
 8002904:	b2db      	uxtb	r3, r3
 8002906:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8002914:	78fb      	ldrb	r3, [r7, #3]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d110      	bne.n	800293c <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 800291a:	7bbb      	ldrb	r3, [r7, #14]
 800291c:	4a16      	ldr	r2, [pc, #88]	; (8002978 <TM_SPI_SetDataSize+0xa0>)
 800291e:	2158      	movs	r1, #88	; 0x58
 8002920:	fb01 f303 	mul.w	r3, r1, r3
 8002924:	4413      	add	r3, r2
 8002926:	330c      	adds	r3, #12
 8002928:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800292c:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	601a      	str	r2, [r3, #0]
 800293a:	e00e      	b.n	800295a <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 800293c:	7bbb      	ldrb	r3, [r7, #14]
 800293e:	4a0e      	ldr	r2, [pc, #56]	; (8002978 <TM_SPI_SetDataSize+0xa0>)
 8002940:	2158      	movs	r1, #88	; 0x58
 8002942:	fb01 f303 	mul.w	r3, r1, r3
 8002946:	4413      	add	r3, r2
 8002948:	330c      	adds	r3, #12
 800294a:	2200      	movs	r2, #0
 800294c:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8002966:	7bfb      	ldrb	r3, [r7, #15]
}
 8002968:	4618      	mov	r0, r3
 800296a:	3714      	adds	r7, #20
 800296c:	46bd      	mov	sp, r7
 800296e:	bc80      	pop	{r7}
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	40003800 	.word	0x40003800
 8002978:	20000c24 	.word	0x20000c24

0800297c <__NVIC_SystemReset>:
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002980:	f3bf 8f4f 	dsb	sy
}
 8002984:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002986:	4b06      	ldr	r3, [pc, #24]	; (80029a0 <__NVIC_SystemReset+0x24>)
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800298e:	4904      	ldr	r1, [pc, #16]	; (80029a0 <__NVIC_SystemReset+0x24>)
 8002990:	4b04      	ldr	r3, [pc, #16]	; (80029a4 <__NVIC_SystemReset+0x28>)
 8002992:	4313      	orrs	r3, r2
 8002994:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002996:	f3bf 8f4f 	dsb	sy
}
 800299a:	bf00      	nop
    __NOP();
 800299c:	bf00      	nop
 800299e:	e7fd      	b.n	800299c <__NVIC_SystemReset+0x20>
 80029a0:	e000ed00 	.word	0xe000ed00
 80029a4:	05fa0004 	.word	0x05fa0004

080029a8 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 80029ac:	f7ff f98c 	bl	8001cc8 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 80029b0:	4b25      	ldr	r3, [pc, #148]	; (8002a48 <HAL_MspInit+0xa0>)
 80029b2:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80029b6:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 80029b8:	4b23      	ldr	r3, [pc, #140]	; (8002a48 <HAL_MspInit+0xa0>)
 80029ba:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80029be:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 80029c0:	4b21      	ldr	r3, [pc, #132]	; (8002a48 <HAL_MspInit+0xa0>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 80029c6:	4b20      	ldr	r3, [pc, #128]	; (8002a48 <HAL_MspInit+0xa0>)
 80029c8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80029cc:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80029ce:	4b1f      	ldr	r3, [pc, #124]	; (8002a4c <HAL_MspInit+0xa4>)
 80029d0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80029d4:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 80029d6:	4b1d      	ldr	r3, [pc, #116]	; (8002a4c <HAL_MspInit+0xa4>)
 80029d8:	2200      	movs	r2, #0
 80029da:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 80029dc:	4b1b      	ldr	r3, [pc, #108]	; (8002a4c <HAL_MspInit+0xa4>)
 80029de:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80029e2:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80029e4:	4b19      	ldr	r3, [pc, #100]	; (8002a4c <HAL_MspInit+0xa4>)
 80029e6:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80029ea:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 80029ec:	4b18      	ldr	r3, [pc, #96]	; (8002a50 <HAL_MspInit+0xa8>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 80029f2:	4b17      	ldr	r3, [pc, #92]	; (8002a50 <HAL_MspInit+0xa8>)
 80029f4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80029f8:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 80029fa:	4b15      	ldr	r3, [pc, #84]	; (8002a50 <HAL_MspInit+0xa8>)
 80029fc:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a00:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8002a02:	4b13      	ldr	r3, [pc, #76]	; (8002a50 <HAL_MspInit+0xa8>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8002a08:	4b12      	ldr	r3, [pc, #72]	; (8002a54 <HAL_MspInit+0xac>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8002a0e:	4b11      	ldr	r3, [pc, #68]	; (8002a54 <HAL_MspInit+0xac>)
 8002a10:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a14:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8002a16:	4b0f      	ldr	r3, [pc, #60]	; (8002a54 <HAL_MspInit+0xac>)
 8002a18:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a1c:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8002a1e:	4b0d      	ldr	r3, [pc, #52]	; (8002a54 <HAL_MspInit+0xac>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8002a24:	4b0c      	ldr	r3, [pc, #48]	; (8002a58 <HAL_MspInit+0xb0>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8002a2a:	4b0b      	ldr	r3, [pc, #44]	; (8002a58 <HAL_MspInit+0xb0>)
 8002a2c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a30:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8002a32:	4b09      	ldr	r3, [pc, #36]	; (8002a58 <HAL_MspInit+0xb0>)
 8002a34:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002a38:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8002a3a:	4b07      	ldr	r3, [pc, #28]	; (8002a58 <HAL_MspInit+0xb0>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8002a40:	f000 f813 	bl	8002a6a <SYS_ClockConfig>
}
 8002a44:	bf00      	nop
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	40010800 	.word	0x40010800
 8002a4c:	40010c00 	.word	0x40010c00
 8002a50:	40011000 	.word	0x40011000
 8002a54:	40011400 	.word	0x40011400
 8002a58:	40011800 	.word	0x40011800

08002a5c <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a60:	2003      	movs	r0, #3
 8002a62:	f002 fbfd 	bl	8005260 <HAL_NVIC_SetPriorityGrouping>
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b090      	sub	sp, #64	; 0x40
 8002a6e:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8002a70:	f107 0318 	add.w	r3, r7, #24
 8002a74:	2228      	movs	r2, #40	; 0x28
 8002a76:	2100      	movs	r1, #0
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f004 ffa9 	bl	80079d0 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8002a7e:	2302      	movs	r3, #2
 8002a80:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002a82:	2300      	movs	r3, #0
 8002a84:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8002a86:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002a8a:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a90:	2310      	movs	r3, #16
 8002a92:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8002a94:	2301      	movs	r3, #1
 8002a96:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8002aa0:	f107 0318 	add.w	r3, r7, #24
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f002 fe53 	bl	8005750 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8002aae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ab2:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ab8:	2302      	movs	r3, #2
 8002aba:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8002abc:	230f      	movs	r3, #15
 8002abe:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8002ac0:	1d3b      	adds	r3, r7, #4
 8002ac2:	2102      	movs	r1, #2
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f003 f8c3 	bl	8005c50 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8002aca:	f001 fcb7 	bl	800443c <SystemCoreClockUpdate>
}
 8002ace:	bf00      	nop
 8002ad0:	3740      	adds	r7, #64	; 0x40
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
	...

08002ad8 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8002ae0:	2204      	movs	r2, #4
 8002ae2:	4902      	ldr	r1, [pc, #8]	; (8002aec <_exit+0x14>)
 8002ae4:	2001      	movs	r0, #1
 8002ae6:	f000 f8db 	bl	8002ca0 <_write>
	while (1) {
 8002aea:	e7fe      	b.n	8002aea <_exit+0x12>
 8002aec:	0800db24 	.word	0x0800db24

08002af0 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b00:	605a      	str	r2, [r3, #4]
	return 0;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr

08002b0e <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8002b0e:	b480      	push	{r7}
 8002b10:	af00      	add	r7, sp, #0
	return 1;
 8002b12:	2301      	movs	r3, #1
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr

08002b1c <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002b26:	f004 fcdf 	bl	80074e8 <__errno>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2216      	movs	r2, #22
 8002b2e:	601a      	str	r2, [r3, #0]
	return (-1);
 8002b30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3708      	adds	r7, #8
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002b44:	4b11      	ldr	r3, [pc, #68]	; (8002b8c <_sbrk+0x50>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d102      	bne.n	8002b52 <_sbrk+0x16>
		heap_end = &end;
 8002b4c:	4b0f      	ldr	r3, [pc, #60]	; (8002b8c <_sbrk+0x50>)
 8002b4e:	4a10      	ldr	r2, [pc, #64]	; (8002b90 <_sbrk+0x54>)
 8002b50:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002b52:	4b0e      	ldr	r3, [pc, #56]	; (8002b8c <_sbrk+0x50>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002b58:	4b0c      	ldr	r3, [pc, #48]	; (8002b8c <_sbrk+0x50>)
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	4413      	add	r3, r2
 8002b60:	466a      	mov	r2, sp
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d907      	bls.n	8002b76 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002b66:	f004 fcbf 	bl	80074e8 <__errno>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	220c      	movs	r2, #12
 8002b6e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002b70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b74:	e006      	b.n	8002b84 <_sbrk+0x48>
	}

	heap_end += incr;
 8002b76:	4b05      	ldr	r3, [pc, #20]	; (8002b8c <_sbrk+0x50>)
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4413      	add	r3, r2
 8002b7e:	4a03      	ldr	r2, [pc, #12]	; (8002b8c <_sbrk+0x50>)
 8002b80:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002b82:	68fb      	ldr	r3, [r7, #12]
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	20000cdc 	.word	0x20000cdc
 8002b90:	20001188 	.word	0x20001188

08002b94 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8002b9e:	f004 fca3 	bl	80074e8 <__errno>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8002ba8:	6838      	ldr	r0, [r7, #0]
 8002baa:	f7ff ffc7 	bl	8002b3c <_sbrk>
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bb6:	d10b      	bne.n	8002bd0 <_sbrk_r+0x3c>
 8002bb8:	f004 fc96 	bl	80074e8 <__errno>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d005      	beq.n	8002bd0 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8002bc4:	f004 fc90 	bl	80074e8 <__errno>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	601a      	str	r2, [r3, #0]
  return ret;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
	...

08002bdc <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	71fb      	strb	r3, [r7, #7]
 8002be6:	460b      	mov	r3, r1
 8002be8:	71bb      	strb	r3, [r7, #6]
 8002bea:	4613      	mov	r3, r2
 8002bec:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8002bee:	4b08      	ldr	r3, [pc, #32]	; (8002c10 <SYS_set_std_usart+0x34>)
 8002bf0:	4a08      	ldr	r2, [pc, #32]	; (8002c14 <SYS_set_std_usart+0x38>)
 8002bf2:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8002bf4:	4a08      	ldr	r2, [pc, #32]	; (8002c18 <SYS_set_std_usart+0x3c>)
 8002bf6:	79fb      	ldrb	r3, [r7, #7]
 8002bf8:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8002bfa:	4a08      	ldr	r2, [pc, #32]	; (8002c1c <SYS_set_std_usart+0x40>)
 8002bfc:	79bb      	ldrb	r3, [r7, #6]
 8002bfe:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8002c00:	4a07      	ldr	r2, [pc, #28]	; (8002c20 <SYS_set_std_usart+0x44>)
 8002c02:	797b      	ldrb	r3, [r7, #5]
 8002c04:	7013      	strb	r3, [r2, #0]
}
 8002c06:	bf00      	nop
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bc80      	pop	{r7}
 8002c0e:	4770      	bx	lr
 8002c10:	20000cd8 	.word	0x20000cd8
 8002c14:	e5e0e5e0 	.word	0xe5e0e5e0
 8002c18:	20000cd6 	.word	0x20000cd6
 8002c1c:	20000cd4 	.word	0x20000cd4
 8002c20:	20000cd5 	.word	0x20000cd5

08002c24 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b088      	sub	sp, #32
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8002c30:	2300      	movs	r3, #0
 8002c32:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d122      	bne.n	8002c80 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	61fb      	str	r3, [r7, #28]
 8002c3e:	e01a      	b.n	8002c76 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8002c40:	bf00      	nop
 8002c42:	4b16      	ldr	r3, [pc, #88]	; (8002c9c <_read+0x78>)
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f000 ffd4 	bl	8003bf4 <UART_data_ready>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d0f7      	beq.n	8002c42 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8002c52:	4b12      	ldr	r3, [pc, #72]	; (8002c9c <_read+0x78>)
 8002c54:	781b      	ldrb	r3, [r3, #0]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f000 ffea 	bl	8003c30 <UART_get_next_byte>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	1c5a      	adds	r2, r3, #1
 8002c64:	60ba      	str	r2, [r7, #8]
 8002c66:	7dfa      	ldrb	r2, [r7, #23]
 8002c68:	701a      	strb	r2, [r3, #0]
				num++;
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	3301      	adds	r3, #1
 8002c74:	61fb      	str	r3, [r7, #28]
 8002c76:	69fa      	ldr	r2, [r7, #28]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	dbe0      	blt.n	8002c40 <_read+0x1c>
			}
			break;
 8002c7e:	e007      	b.n	8002c90 <_read+0x6c>
		default:
			errno = EBADF;
 8002c80:	f004 fc32 	bl	80074e8 <__errno>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2209      	movs	r2, #9
 8002c88:	601a      	str	r2, [r3, #0]
			return -1;
 8002c8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c8e:	e000      	b.n	8002c92 <_read+0x6e>
	}
	return num;
 8002c90:	69bb      	ldr	r3, [r7, #24]
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3720      	adds	r7, #32
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	20000cd6 	.word	0x20000cd6

08002ca0 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d003      	beq.n	8002cba <_write+0x1a>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d014      	beq.n	8002ce2 <_write+0x42>
 8002cb8:	e027      	b.n	8002d0a <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8002cba:	2300      	movs	r3, #0
 8002cbc:	617b      	str	r3, [r7, #20]
 8002cbe:	e00b      	b.n	8002cd8 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8002cc0:	4b18      	ldr	r3, [pc, #96]	; (8002d24 <_write+0x84>)
 8002cc2:	7818      	ldrb	r0, [r3, #0]
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	1c5a      	adds	r2, r3, #1
 8002cc8:	60ba      	str	r2, [r7, #8]
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	4619      	mov	r1, r3
 8002cce:	f001 f819 	bl	8003d04 <UART_putc>
			for (n = 0; n < len; n++)
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	617b      	str	r3, [r7, #20]
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	dbef      	blt.n	8002cc0 <_write+0x20>
#endif
			}
			break;
 8002ce0:	e01b      	b.n	8002d1a <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	617b      	str	r3, [r7, #20]
 8002ce6:	e00b      	b.n	8002d00 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8002ce8:	4b0f      	ldr	r3, [pc, #60]	; (8002d28 <_write+0x88>)
 8002cea:	7818      	ldrb	r0, [r3, #0]
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	1c5a      	adds	r2, r3, #1
 8002cf0:	60ba      	str	r2, [r7, #8]
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	f001 f805 	bl	8003d04 <UART_putc>
			for (n = 0; n < len; n++)
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	617b      	str	r3, [r7, #20]
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	dbef      	blt.n	8002ce8 <_write+0x48>
#endif
			}
			break;
 8002d08:	e007      	b.n	8002d1a <_write+0x7a>
		default:
			errno = EBADF;
 8002d0a:	f004 fbed 	bl	80074e8 <__errno>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2209      	movs	r2, #9
 8002d12:	601a      	str	r2, [r3, #0]
			return -1;
 8002d14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d18:	e000      	b.n	8002d1c <_write+0x7c>
	}
	return len;
 8002d1a:	687b      	ldr	r3, [r7, #4]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3718      	adds	r7, #24
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	20000cd4 	.word	0x20000cd4
 8002d28:	20000cd5 	.word	0x20000cd5

08002d2c <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8002d2c:	b40f      	push	{r0, r1, r2, r3}
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b0c2      	sub	sp, #264	; 0x108
 8002d32:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8002d34:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002d38:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8002d3c:	4638      	mov	r0, r7
 8002d3e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002d42:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002d46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d4a:	f007 fbdd 	bl	800a508 <vsnprintf>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8002d54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002d58:	2bff      	cmp	r3, #255	; 0xff
 8002d5a:	d902      	bls.n	8002d62 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002d5c:	23ff      	movs	r3, #255	; 0xff
 8002d5e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8002d62:	463b      	mov	r3, r7
 8002d64:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002d68:	4619      	mov	r1, r3
 8002d6a:	2001      	movs	r0, #1
 8002d6c:	f001 f80c 	bl	8003d88 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002d70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002d80:	b004      	add	sp, #16
 8002d82:	4770      	bx	lr

08002d84 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8002d8e:	4b51      	ldr	r3, [pc, #324]	; (8002ed4 <dump_trap_info+0x150>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a51      	ldr	r2, [pc, #324]	; (8002ed8 <dump_trap_info+0x154>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d001      	beq.n	8002d9c <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8002d98:	f7ff fdf0 	bl	800297c <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d9c:	f3ef 8305 	mrs	r3, IPSR
 8002da0:	60fb      	str	r3, [r7, #12]
  return(result);
 8002da2:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	4619      	mov	r1, r3
 8002da8:	484c      	ldr	r0, [pc, #304]	; (8002edc <dump_trap_info+0x158>)
 8002daa:	f7ff ffbf 	bl	8002d2c <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	f003 0308 	and.w	r3, r3, #8
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d003      	beq.n	8002dc0 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8002db8:	4849      	ldr	r0, [pc, #292]	; (8002ee0 <dump_trap_info+0x15c>)
 8002dba:	f7ff ffb7 	bl	8002d2c <dump_printf>
 8002dbe:	e002      	b.n	8002dc6 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8002dc0:	4848      	ldr	r0, [pc, #288]	; (8002ee4 <dump_trap_info+0x160>)
 8002dc2:	f7ff ffb3 	bl	8002d2c <dump_printf>

	int offset, i;
	offset = 0;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8002dca:	4847      	ldr	r0, [pc, #284]	; (8002ee8 <dump_trap_info+0x164>)
 8002dcc:	f7ff ffae 	bl	8002d2c <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	6819      	ldr	r1, [r3, #0]
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	3301      	adds	r3, #1
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	4413      	add	r3, r2
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	461a      	mov	r2, r3
 8002de8:	4840      	ldr	r0, [pc, #256]	; (8002eec <dump_trap_info+0x168>)
 8002dea:	f7ff ff9f 	bl	8002d2c <dump_printf>
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	3302      	adds	r3, #2
 8002df2:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	6819      	ldr	r1, [r3, #0]
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	3301      	adds	r3, #1
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	4413      	add	r3, r2
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	4838      	ldr	r0, [pc, #224]	; (8002ef0 <dump_trap_info+0x16c>)
 8002e0e:	f7ff ff8d 	bl	8002d2c <dump_printf>
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	3302      	adds	r3, #2
 8002e16:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	1c5a      	adds	r2, r3, #1
 8002e1c:	617a      	str	r2, [r7, #20]
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	4413      	add	r3, r2
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4619      	mov	r1, r3
 8002e28:	4832      	ldr	r0, [pc, #200]	; (8002ef4 <dump_trap_info+0x170>)
 8002e2a:	f7ff ff7f 	bl	8002d2c <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	1c5a      	adds	r2, r3, #1
 8002e32:	617a      	str	r2, [r7, #20]
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	4413      	add	r3, r2
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	482e      	ldr	r0, [pc, #184]	; (8002ef8 <dump_trap_info+0x174>)
 8002e40:	f7ff ff74 	bl	8002d2c <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	1c5a      	adds	r2, r3, #1
 8002e48:	617a      	str	r2, [r7, #20]
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	4413      	add	r3, r2
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4619      	mov	r1, r3
 8002e54:	4829      	ldr	r0, [pc, #164]	; (8002efc <dump_trap_info+0x178>)
 8002e56:	f7ff ff69 	bl	8002d2c <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	1c5a      	adds	r2, r3, #1
 8002e5e:	617a      	str	r2, [r7, #20]
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	4413      	add	r3, r2
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4825      	ldr	r0, [pc, #148]	; (8002f00 <dump_trap_info+0x17c>)
 8002e6c:	f7ff ff5e 	bl	8002d2c <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002e70:	4824      	ldr	r0, [pc, #144]	; (8002f04 <dump_trap_info+0x180>)
 8002e72:	f7ff ff5b 	bl	8002d2c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002e76:	2300      	movs	r3, #0
 8002e78:	613b      	str	r3, [r7, #16]
 8002e7a:	e019      	b.n	8002eb0 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	3301      	adds	r3, #1
 8002e80:	f003 0303 	and.w	r3, r3, #3
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d105      	bne.n	8002e94 <dump_trap_info+0x110>
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d002      	beq.n	8002e94 <dump_trap_info+0x110>
			dump_printf("\n");
 8002e8e:	481e      	ldr	r0, [pc, #120]	; (8002f08 <dump_trap_info+0x184>)
 8002e90:	f7ff ff4c 	bl	8002d2c <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	1c5a      	adds	r2, r3, #1
 8002e98:	617a      	str	r2, [r7, #20]
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	4413      	add	r3, r2
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	4819      	ldr	r0, [pc, #100]	; (8002f0c <dump_trap_info+0x188>)
 8002ea6:	f7ff ff41 	bl	8002d2c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	3301      	adds	r3, #1
 8002eae:	613b      	str	r3, [r7, #16]
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	2b1f      	cmp	r3, #31
 8002eb4:	dc06      	bgt.n	8002ec4 <dump_trap_info+0x140>
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	4a14      	ldr	r2, [pc, #80]	; (8002f10 <dump_trap_info+0x18c>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d3db      	bcc.n	8002e7c <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8002ec4:	4810      	ldr	r0, [pc, #64]	; (8002f08 <dump_trap_info+0x184>)
 8002ec6:	f7ff ff31 	bl	8002d2c <dump_printf>
	dump_printf("END of Fault Handler\n");
 8002eca:	4812      	ldr	r0, [pc, #72]	; (8002f14 <dump_trap_info+0x190>)
 8002ecc:	f7ff ff2e 	bl	8002d2c <dump_printf>
	while(1);
 8002ed0:	e7fe      	b.n	8002ed0 <dump_trap_info+0x14c>
 8002ed2:	bf00      	nop
 8002ed4:	20000cd8 	.word	0x20000cd8
 8002ed8:	e5e0e5e0 	.word	0xe5e0e5e0
 8002edc:	0800db68 	.word	0x0800db68
 8002ee0:	0800db88 	.word	0x0800db88
 8002ee4:	0800dba0 	.word	0x0800dba0
 8002ee8:	0800dbbc 	.word	0x0800dbbc
 8002eec:	0800dbd0 	.word	0x0800dbd0
 8002ef0:	0800dbf0 	.word	0x0800dbf0
 8002ef4:	0800dc10 	.word	0x0800dc10
 8002ef8:	0800dc20 	.word	0x0800dc20
 8002efc:	0800dc34 	.word	0x0800dc34
 8002f00:	0800dc48 	.word	0x0800dc48
 8002f04:	0800dc5c 	.word	0x0800dc5c
 8002f08:	0800dc6c 	.word	0x0800dc6c
 8002f0c:	0800dc70 	.word	0x0800dc70
 8002f10:	20005000 	.word	0x20005000
 8002f14:	0800dc7c 	.word	0x0800dc7c

08002f18 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8002f18:	f01e 0f04 	tst.w	lr, #4
 8002f1c:	bf0c      	ite	eq
 8002f1e:	f3ef 8008 	mrseq	r0, MSP
 8002f22:	f3ef 8009 	mrsne	r0, PSP
 8002f26:	4671      	mov	r1, lr
 8002f28:	f7ff bf2c 	b.w	8002d84 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8002f2c:	bf00      	nop
	...

08002f30 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8002f34:	4802      	ldr	r0, [pc, #8]	; (8002f40 <NMI_Handler+0x10>)
 8002f36:	f7ff fef9 	bl	8002d2c <dump_printf>
}
 8002f3a:	bf00      	nop
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	0800dc94 	.word	0x0800dc94

08002f44 <SVC_Handler>:

void SVC_Handler(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8002f48:	4802      	ldr	r0, [pc, #8]	; (8002f54 <SVC_Handler+0x10>)
 8002f4a:	f7ff feef 	bl	8002d2c <dump_printf>
}
 8002f4e:	bf00      	nop
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	0800dca8 	.word	0x0800dca8

08002f58 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002f5c:	4802      	ldr	r0, [pc, #8]	; (8002f68 <DebugMon_Handler+0x10>)
 8002f5e:	f7ff fee5 	bl	8002d2c <dump_printf>
}
 8002f62:	bf00      	nop
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	0800dcc8 	.word	0x0800dcc8

08002f6c <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002f70:	4802      	ldr	r0, [pc, #8]	; (8002f7c <PendSV_Handler+0x10>)
 8002f72:	f7ff fedb 	bl	8002d2c <dump_printf>
}
 8002f76:	bf00      	nop
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	0800dce4 	.word	0x0800dce4

08002f80 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002f80:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002f84:	b090      	sub	sp, #64	; 0x40
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	4603      	mov	r3, r0
 8002f8a:	60b9      	str	r1, [r7, #8]
 8002f8c:	607a      	str	r2, [r7, #4]
 8002f8e:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8002f90:	7bfb      	ldrb	r3, [r7, #15]
 8002f92:	2b03      	cmp	r3, #3
 8002f94:	d83e      	bhi.n	8003014 <TIMER_run_us+0x94>
 8002f96:	a201      	add	r2, pc, #4	; (adr r2, 8002f9c <TIMER_run_us+0x1c>)
 8002f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f9c:	08002fad 	.word	0x08002fad
 8002fa0:	08002fc7 	.word	0x08002fc7
 8002fa4:	08002fe1 	.word	0x08002fe1
 8002fa8:	08002ffb 	.word	0x08002ffb
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8002fac:	4b94      	ldr	r3, [pc, #592]	; (8003200 <TIMER_run_us+0x280>)
 8002fae:	699b      	ldr	r3, [r3, #24]
 8002fb0:	4a93      	ldr	r2, [pc, #588]	; (8003200 <TIMER_run_us+0x280>)
 8002fb2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002fb6:	6193      	str	r3, [r2, #24]
 8002fb8:	4b91      	ldr	r3, [pc, #580]	; (8003200 <TIMER_run_us+0x280>)
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fc0:	61fb      	str	r3, [r7, #28]
 8002fc2:	69fb      	ldr	r3, [r7, #28]
			break;
 8002fc4:	e027      	b.n	8003016 <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8002fc6:	4b8e      	ldr	r3, [pc, #568]	; (8003200 <TIMER_run_us+0x280>)
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	4a8d      	ldr	r2, [pc, #564]	; (8003200 <TIMER_run_us+0x280>)
 8002fcc:	f043 0301 	orr.w	r3, r3, #1
 8002fd0:	61d3      	str	r3, [r2, #28]
 8002fd2:	4b8b      	ldr	r3, [pc, #556]	; (8003200 <TIMER_run_us+0x280>)
 8002fd4:	69db      	ldr	r3, [r3, #28]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	61bb      	str	r3, [r7, #24]
 8002fdc:	69bb      	ldr	r3, [r7, #24]
			break;
 8002fde:	e01a      	b.n	8003016 <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8002fe0:	4b87      	ldr	r3, [pc, #540]	; (8003200 <TIMER_run_us+0x280>)
 8002fe2:	69db      	ldr	r3, [r3, #28]
 8002fe4:	4a86      	ldr	r2, [pc, #536]	; (8003200 <TIMER_run_us+0x280>)
 8002fe6:	f043 0302 	orr.w	r3, r3, #2
 8002fea:	61d3      	str	r3, [r2, #28]
 8002fec:	4b84      	ldr	r3, [pc, #528]	; (8003200 <TIMER_run_us+0x280>)
 8002fee:	69db      	ldr	r3, [r3, #28]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	697b      	ldr	r3, [r7, #20]
			break;
 8002ff8:	e00d      	b.n	8003016 <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8002ffa:	4b81      	ldr	r3, [pc, #516]	; (8003200 <TIMER_run_us+0x280>)
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	4a80      	ldr	r2, [pc, #512]	; (8003200 <TIMER_run_us+0x280>)
 8003000:	f043 0304 	orr.w	r3, r3, #4
 8003004:	61d3      	str	r3, [r2, #28]
 8003006:	4b7e      	ldr	r3, [pc, #504]	; (8003200 <TIMER_run_us+0x280>)
 8003008:	69db      	ldr	r3, [r3, #28]
 800300a:	f003 0304 	and.w	r3, r3, #4
 800300e:	613b      	str	r3, [r7, #16]
 8003010:	693b      	ldr	r3, [r7, #16]
			break;
 8003012:	e000      	b.n	8003016 <TIMER_run_us+0x96>
		default:
			break;
 8003014:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8003016:	7bfa      	ldrb	r2, [r7, #15]
 8003018:	7bfb      	ldrb	r3, [r7, #15]
 800301a:	497a      	ldr	r1, [pc, #488]	; (8003204 <TIMER_run_us+0x284>)
 800301c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003020:	4979      	ldr	r1, [pc, #484]	; (8003208 <TIMER_run_us+0x288>)
 8003022:	019b      	lsls	r3, r3, #6
 8003024:	440b      	add	r3, r1
 8003026:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8003028:	7bfb      	ldrb	r3, [r7, #15]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10d      	bne.n	800304a <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800302e:	f002 ff77 	bl	8005f20 <HAL_RCC_GetPCLK2Freq>
 8003032:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8003034:	4b72      	ldr	r3, [pc, #456]	; (8003200 <TIMER_run_us+0x280>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	0adb      	lsrs	r3, r3, #11
 800303a:	f003 0307 	and.w	r3, r3, #7
 800303e:	2b00      	cmp	r3, #0
 8003040:	d010      	beq.n	8003064 <TIMER_run_us+0xe4>
			freq *= 2;
 8003042:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003048:	e00c      	b.n	8003064 <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 800304a:	f002 ff55 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>
 800304e:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8003050:	4b6b      	ldr	r3, [pc, #428]	; (8003200 <TIMER_run_us+0x280>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	0a1b      	lsrs	r3, r3, #8
 8003056:	f003 0307 	and.w	r3, r3, #7
 800305a:	2b00      	cmp	r3, #0
 800305c:	d002      	beq.n	8003064 <TIMER_run_us+0xe4>
			freq *= 2;
 800305e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003060:	005b      	lsls	r3, r3, #1
 8003062:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8003064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003066:	461a      	mov	r2, r3
 8003068:	f04f 0300 	mov.w	r3, #0
 800306c:	a162      	add	r1, pc, #392	; (adr r1, 80031f8 <TIMER_run_us+0x278>)
 800306e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003072:	f7fd fd09 	bl	8000a88 <__aeabi_ldivmod>
 8003076:	4602      	mov	r2, r0
 8003078:	460b      	mov	r3, r1
 800307a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	461c      	mov	r4, r3
 8003082:	f04f 0500 	mov.w	r5, #0
 8003086:	4622      	mov	r2, r4
 8003088:	462b      	mov	r3, r5
 800308a:	f04f 0000 	mov.w	r0, #0
 800308e:	f04f 0100 	mov.w	r1, #0
 8003092:	0159      	lsls	r1, r3, #5
 8003094:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003098:	0150      	lsls	r0, r2, #5
 800309a:	4602      	mov	r2, r0
 800309c:	460b      	mov	r3, r1
 800309e:	1b12      	subs	r2, r2, r4
 80030a0:	eb63 0305 	sbc.w	r3, r3, r5
 80030a4:	f04f 0000 	mov.w	r0, #0
 80030a8:	f04f 0100 	mov.w	r1, #0
 80030ac:	0259      	lsls	r1, r3, #9
 80030ae:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80030b2:	0250      	lsls	r0, r2, #9
 80030b4:	4602      	mov	r2, r0
 80030b6:	460b      	mov	r3, r1
 80030b8:	1912      	adds	r2, r2, r4
 80030ba:	eb45 0303 	adc.w	r3, r5, r3
 80030be:	f04f 0000 	mov.w	r0, #0
 80030c2:	f04f 0100 	mov.w	r1, #0
 80030c6:	0199      	lsls	r1, r3, #6
 80030c8:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80030cc:	0190      	lsls	r0, r2, #6
 80030ce:	1a80      	subs	r0, r0, r2
 80030d0:	eb61 0103 	sbc.w	r1, r1, r3
 80030d4:	eb10 0804 	adds.w	r8, r0, r4
 80030d8:	eb41 0905 	adc.w	r9, r1, r5
 80030dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80030e0:	4640      	mov	r0, r8
 80030e2:	4649      	mov	r1, r9
 80030e4:	f7fd fd20 	bl	8000b28 <__aeabi_uldivmod>
 80030e8:	4602      	mov	r2, r0
 80030ea:	460b      	mov	r3, r1
 80030ec:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 80030f0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	bf08      	it	eq
 80030f8:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80030fc:	d329      	bcc.n	8003152 <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 80030fe:	2301      	movs	r3, #1
 8003100:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8003102:	e00e      	b.n	8003122 <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8003104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 800310a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800310e:	f04f 0200 	mov.w	r2, #0
 8003112:	f04f 0300 	mov.w	r3, #0
 8003116:	0842      	lsrs	r2, r0, #1
 8003118:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800311c:	084b      	lsrs	r3, r1, #1
 800311e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8003122:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003126:	2b00      	cmp	r3, #0
 8003128:	bf08      	it	eq
 800312a:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 800312e:	d2e9      	bcs.n	8003104 <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8003130:	7bfb      	ldrb	r3, [r7, #15]
 8003132:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003134:	3a01      	subs	r2, #1
 8003136:	4934      	ldr	r1, [pc, #208]	; (8003208 <TIMER_run_us+0x288>)
 8003138:	019b      	lsls	r3, r3, #6
 800313a:	440b      	add	r3, r1
 800313c:	3304      	adds	r3, #4
 800313e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8003140:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003142:	7bfb      	ldrb	r3, [r7, #15]
 8003144:	3a01      	subs	r2, #1
 8003146:	4930      	ldr	r1, [pc, #192]	; (8003208 <TIMER_run_us+0x288>)
 8003148:	019b      	lsls	r3, r3, #6
 800314a:	440b      	add	r3, r1
 800314c:	330c      	adds	r3, #12
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	e00e      	b.n	8003170 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8003152:	7bfb      	ldrb	r3, [r7, #15]
 8003154:	4a2c      	ldr	r2, [pc, #176]	; (8003208 <TIMER_run_us+0x288>)
 8003156:	019b      	lsls	r3, r3, #6
 8003158:	4413      	add	r3, r2
 800315a:	3304      	adds	r3, #4
 800315c:	2200      	movs	r2, #0
 800315e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8003160:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003162:	7bfb      	ldrb	r3, [r7, #15]
 8003164:	3a01      	subs	r2, #1
 8003166:	4928      	ldr	r1, [pc, #160]	; (8003208 <TIMER_run_us+0x288>)
 8003168:	019b      	lsls	r3, r3, #6
 800316a:	440b      	add	r3, r1
 800316c:	330c      	adds	r3, #12
 800316e:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003170:	7bfb      	ldrb	r3, [r7, #15]
 8003172:	4a25      	ldr	r2, [pc, #148]	; (8003208 <TIMER_run_us+0x288>)
 8003174:	019b      	lsls	r3, r3, #6
 8003176:	4413      	add	r3, r2
 8003178:	3310      	adds	r3, #16
 800317a:	2200      	movs	r2, #0
 800317c:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 800317e:	7bfb      	ldrb	r3, [r7, #15]
 8003180:	4a21      	ldr	r2, [pc, #132]	; (8003208 <TIMER_run_us+0x288>)
 8003182:	019b      	lsls	r3, r3, #6
 8003184:	4413      	add	r3, r2
 8003186:	3308      	adds	r3, #8
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 800318c:	7bfb      	ldrb	r3, [r7, #15]
 800318e:	019b      	lsls	r3, r3, #6
 8003190:	4a1d      	ldr	r2, [pc, #116]	; (8003208 <TIMER_run_us+0x288>)
 8003192:	4413      	add	r3, r2
 8003194:	4618      	mov	r0, r3
 8003196:	f003 f94d 	bl	8006434 <HAL_TIM_Base_Init>

	if(enable_irq)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d011      	beq.n	80031c4 <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f000 fbca 	bl	800393c <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80031a8:	7bfb      	ldrb	r3, [r7, #15]
 80031aa:	4a18      	ldr	r2, [pc, #96]	; (800320c <TIMER_run_us+0x28c>)
 80031ac:	56d3      	ldrsb	r3, [r2, r3]
 80031ae:	2201      	movs	r2, #1
 80031b0:	2104      	movs	r1, #4
 80031b2:	4618      	mov	r0, r3
 80031b4:	f002 f85f 	bl	8005276 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80031b8:	7bfb      	ldrb	r3, [r7, #15]
 80031ba:	4a14      	ldr	r2, [pc, #80]	; (800320c <TIMER_run_us+0x28c>)
 80031bc:	56d3      	ldrsb	r3, [r2, r3]
 80031be:	4618      	mov	r0, r3
 80031c0:	f002 f875 	bl	80052ae <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80031c4:	7bfb      	ldrb	r3, [r7, #15]
 80031c6:	019b      	lsls	r3, r3, #6
 80031c8:	4a0f      	ldr	r2, [pc, #60]	; (8003208 <TIMER_run_us+0x288>)
 80031ca:	4413      	add	r3, r2
 80031cc:	4618      	mov	r0, r3
 80031ce:	f003 f965 	bl	800649c <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80031d2:	7bfb      	ldrb	r3, [r7, #15]
 80031d4:	4a0c      	ldr	r2, [pc, #48]	; (8003208 <TIMER_run_us+0x288>)
 80031d6:	019b      	lsls	r3, r3, #6
 80031d8:	4413      	add	r3, r2
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	7bfb      	ldrb	r3, [r7, #15]
 80031e0:	4909      	ldr	r1, [pc, #36]	; (8003208 <TIMER_run_us+0x288>)
 80031e2:	019b      	lsls	r3, r3, #6
 80031e4:	440b      	add	r3, r1
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f042 0201 	orr.w	r2, r2, #1
 80031ec:	601a      	str	r2, [r3, #0]
}
 80031ee:	bf00      	nop
 80031f0:	3740      	adds	r7, #64	; 0x40
 80031f2:	46bd      	mov	sp, r7
 80031f4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80031f8:	d4a51000 	.word	0xd4a51000
 80031fc:	000000e8 	.word	0x000000e8
 8003200:	40021000 	.word	0x40021000
 8003204:	20000000 	.word	0x20000000
 8003208:	20000ce0 	.word	0x20000ce0
 800320c:	0800dfac 	.word	0x0800dfac

08003210 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	4603      	mov	r3, r0
 8003218:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 800321a:	79fb      	ldrb	r3, [r7, #7]
 800321c:	4a05      	ldr	r2, [pc, #20]	; (8003234 <TIMER_read+0x24>)
 800321e:	019b      	lsls	r3, r3, #6
 8003220:	4413      	add	r3, r2
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003226:	b29b      	uxth	r3, r3
}
 8003228:	4618      	mov	r0, r3
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	bc80      	pop	{r7}
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	20000ce0 	.word	0x20000ce0

08003238 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	4603      	mov	r3, r0
 8003240:	460a      	mov	r2, r1
 8003242:	71fb      	strb	r3, [r7, #7]
 8003244:	4613      	mov	r3, r2
 8003246:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8003248:	88bb      	ldrh	r3, [r7, #4]
 800324a:	1e59      	subs	r1, r3, #1
 800324c:	79fb      	ldrb	r3, [r7, #7]
 800324e:	4a0a      	ldr	r2, [pc, #40]	; (8003278 <TIMER_set_period+0x40>)
 8003250:	019b      	lsls	r3, r3, #6
 8003252:	4413      	add	r3, r2
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	460a      	mov	r2, r1
 8003258:	62da      	str	r2, [r3, #44]	; 0x2c
 800325a:	88bb      	ldrh	r3, [r7, #4]
 800325c:	1e5a      	subs	r2, r3, #1
 800325e:	79fb      	ldrb	r3, [r7, #7]
 8003260:	4611      	mov	r1, r2
 8003262:	4a05      	ldr	r2, [pc, #20]	; (8003278 <TIMER_set_period+0x40>)
 8003264:	019b      	lsls	r3, r3, #6
 8003266:	4413      	add	r3, r2
 8003268:	330c      	adds	r3, #12
 800326a:	6019      	str	r1, [r3, #0]
}
 800326c:	bf00      	nop
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	bc80      	pop	{r7}
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	20000ce0 	.word	0x20000ce0

0800327c <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	4603      	mov	r3, r0
 8003284:	460a      	mov	r2, r1
 8003286:	71fb      	strb	r3, [r7, #7]
 8003288:	4613      	mov	r3, r2
 800328a:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 800328c:	88bb      	ldrh	r3, [r7, #4]
 800328e:	1e59      	subs	r1, r3, #1
 8003290:	79fb      	ldrb	r3, [r7, #7]
 8003292:	4a05      	ldr	r2, [pc, #20]	; (80032a8 <TIMER_set_prescaler+0x2c>)
 8003294:	019b      	lsls	r3, r3, #6
 8003296:	4413      	add	r3, r2
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	460a      	mov	r2, r1
 800329c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bc80      	pop	{r7}
 80032a6:	4770      	bx	lr
 80032a8:	20000ce0 	.word	0x20000ce0

080032ac <TIMER_enable_PWM>:

void TIMER_enable_PWM(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b092      	sub	sp, #72	; 0x48
 80032b0:	af02      	add	r7, sp, #8
 80032b2:	60b9      	str	r1, [r7, #8]
 80032b4:	607b      	str	r3, [r7, #4]
 80032b6:	4603      	mov	r3, r0
 80032b8:	73fb      	strb	r3, [r7, #15]
 80032ba:	4613      	mov	r3, r2
 80032bc:	81bb      	strh	r3, [r7, #12]
	switch(timer_id)
 80032be:	7bfb      	ldrb	r3, [r7, #15]
 80032c0:	2b03      	cmp	r3, #3
 80032c2:	f200 8227 	bhi.w	8003714 <TIMER_enable_PWM+0x468>
 80032c6:	a201      	add	r2, pc, #4	; (adr r2, 80032cc <TIMER_enable_PWM+0x20>)
 80032c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032cc:	080032dd 	.word	0x080032dd
 80032d0:	08003425 	.word	0x08003425
 80032d4:	0800358d 	.word	0x0800358d
 80032d8:	08003685 	.word	0x08003685
	{
		case TIMER1_ID:
			if(negative_channel)
 80032dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d054      	beq.n	800338c <TIMER_enable_PWM+0xe0>
			{
				if(remap)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d011      	beq.n	800330c <TIMER_enable_PWM+0x60>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 80032e8:	4ba5      	ldr	r3, [pc, #660]	; (8003580 <TIMER_enable_PWM+0x2d4>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032f0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80032f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032f8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80032fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003300:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003304:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003306:	4a9e      	ldr	r2, [pc, #632]	; (8003580 <TIMER_enable_PWM+0x2d4>)
 8003308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800330a:	6053      	str	r3, [r2, #4]
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2b08      	cmp	r3, #8
 8003310:	d02d      	beq.n	800336e <TIMER_enable_PWM+0xc2>
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	2b08      	cmp	r3, #8
 8003316:	f200 8081 	bhi.w	800341c <TIMER_enable_PWM+0x170>
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d003      	beq.n	8003328 <TIMER_enable_PWM+0x7c>
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	2b04      	cmp	r3, #4
 8003324:	d014      	beq.n	8003350 <TIMER_enable_PWM+0xa4>
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 8003326:	e079      	b.n	800341c <TIMER_enable_PWM+0x170>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <TIMER_enable_PWM+0x86>
 800332e:	4895      	ldr	r0, [pc, #596]	; (8003584 <TIMER_enable_PWM+0x2d8>)
 8003330:	e000      	b.n	8003334 <TIMER_enable_PWM+0x88>
 8003332:	4895      	ldr	r0, [pc, #596]	; (8003588 <TIMER_enable_PWM+0x2dc>)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <TIMER_enable_PWM+0x92>
 800333a:	2180      	movs	r1, #128	; 0x80
 800333c:	e001      	b.n	8003342 <TIMER_enable_PWM+0x96>
 800333e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003342:	2303      	movs	r3, #3
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	2300      	movs	r3, #0
 8003348:	2202      	movs	r2, #2
 800334a:	f7fe fd0f 	bl	8001d6c <BSP_GPIO_PinCfg>
 800334e:	e068      	b.n	8003422 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <TIMER_enable_PWM+0xae>
 8003356:	2101      	movs	r1, #1
 8003358:	e001      	b.n	800335e <TIMER_enable_PWM+0xb2>
 800335a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800335e:	2303      	movs	r3, #3
 8003360:	9300      	str	r3, [sp, #0]
 8003362:	2300      	movs	r3, #0
 8003364:	2202      	movs	r2, #2
 8003366:	4888      	ldr	r0, [pc, #544]	; (8003588 <TIMER_enable_PWM+0x2dc>)
 8003368:	f7fe fd00 	bl	8001d6c <BSP_GPIO_PinCfg>
 800336c:	e059      	b.n	8003422 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d001      	beq.n	8003378 <TIMER_enable_PWM+0xcc>
 8003374:	2102      	movs	r1, #2
 8003376:	e001      	b.n	800337c <TIMER_enable_PWM+0xd0>
 8003378:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800337c:	2303      	movs	r3, #3
 800337e:	9300      	str	r3, [sp, #0]
 8003380:	2300      	movs	r3, #0
 8003382:	2202      	movs	r2, #2
 8003384:	4880      	ldr	r0, [pc, #512]	; (8003588 <TIMER_enable_PWM+0x2dc>)
 8003386:	f7fe fcf1 	bl	8001d6c <BSP_GPIO_PinCfg>
 800338a:	e04a      	b.n	8003422 <TIMER_enable_PWM+0x176>
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	2b0c      	cmp	r3, #12
 8003390:	d846      	bhi.n	8003420 <TIMER_enable_PWM+0x174>
 8003392:	a201      	add	r2, pc, #4	; (adr r2, 8003398 <TIMER_enable_PWM+0xec>)
 8003394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003398:	080033cd 	.word	0x080033cd
 800339c:	08003421 	.word	0x08003421
 80033a0:	08003421 	.word	0x08003421
 80033a4:	08003421 	.word	0x08003421
 80033a8:	080033e1 	.word	0x080033e1
 80033ac:	08003421 	.word	0x08003421
 80033b0:	08003421 	.word	0x08003421
 80033b4:	08003421 	.word	0x08003421
 80033b8:	080033f5 	.word	0x080033f5
 80033bc:	08003421 	.word	0x08003421
 80033c0:	08003421 	.word	0x08003421
 80033c4:	08003421 	.word	0x08003421
 80033c8:	08003409 	.word	0x08003409
			}
			else
			{
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80033cc:	2303      	movs	r3, #3
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	2300      	movs	r3, #0
 80033d2:	2202      	movs	r2, #2
 80033d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80033d8:	486a      	ldr	r0, [pc, #424]	; (8003584 <TIMER_enable_PWM+0x2d8>)
 80033da:	f7fe fcc7 	bl	8001d6c <BSP_GPIO_PinCfg>
 80033de:	e020      	b.n	8003422 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80033e0:	2303      	movs	r3, #3
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	2300      	movs	r3, #0
 80033e6:	2202      	movs	r2, #2
 80033e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80033ec:	4865      	ldr	r0, [pc, #404]	; (8003584 <TIMER_enable_PWM+0x2d8>)
 80033ee:	f7fe fcbd 	bl	8001d6c <BSP_GPIO_PinCfg>
 80033f2:	e016      	b.n	8003422 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80033f4:	2303      	movs	r3, #3
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	2300      	movs	r3, #0
 80033fa:	2202      	movs	r2, #2
 80033fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003400:	4860      	ldr	r0, [pc, #384]	; (8003584 <TIMER_enable_PWM+0x2d8>)
 8003402:	f7fe fcb3 	bl	8001d6c <BSP_GPIO_PinCfg>
 8003406:	e00c      	b.n	8003422 <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003408:	2303      	movs	r3, #3
 800340a:	9300      	str	r3, [sp, #0]
 800340c:	2300      	movs	r3, #0
 800340e:	2202      	movs	r2, #2
 8003410:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003414:	485b      	ldr	r0, [pc, #364]	; (8003584 <TIMER_enable_PWM+0x2d8>)
 8003416:	f7fe fca9 	bl	8001d6c <BSP_GPIO_PinCfg>
 800341a:	e002      	b.n	8003422 <TIMER_enable_PWM+0x176>
					default:	break;
 800341c:	bf00      	nop
 800341e:	e17a      	b.n	8003716 <TIMER_enable_PWM+0x46a>
					default:	break;
 8003420:	bf00      	nop
				}
			}
			break;
 8003422:	e178      	b.n	8003716 <TIMER_enable_PWM+0x46a>
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	2b0c      	cmp	r3, #12
 8003428:	f200 80a1 	bhi.w	800356e <TIMER_enable_PWM+0x2c2>
 800342c:	a201      	add	r2, pc, #4	; (adr r2, 8003434 <TIMER_enable_PWM+0x188>)
 800342e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003432:	bf00      	nop
 8003434:	08003469 	.word	0x08003469
 8003438:	0800356f 	.word	0x0800356f
 800343c:	0800356f 	.word	0x0800356f
 8003440:	0800356f 	.word	0x0800356f
 8003444:	0800347b 	.word	0x0800347b
 8003448:	0800356f 	.word	0x0800356f
 800344c:	0800356f 	.word	0x0800356f
 8003450:	0800356f 	.word	0x0800356f
 8003454:	080034cb 	.word	0x080034cb
 8003458:	0800356f 	.word	0x0800356f
 800345c:	0800356f 	.word	0x0800356f
 8003460:	0800356f 	.word	0x0800356f
 8003464:	0800351d 	.word	0x0800351d
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003468:	2303      	movs	r3, #3
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	2300      	movs	r3, #0
 800346e:	2202      	movs	r2, #2
 8003470:	2101      	movs	r1, #1
 8003472:	4844      	ldr	r0, [pc, #272]	; (8003584 <TIMER_enable_PWM+0x2d8>)
 8003474:	f7fe fc7a 	bl	8001d6c <BSP_GPIO_PinCfg>
					break;
 8003478:	e080      	b.n	800357c <TIMER_enable_PWM+0x2d0>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <TIMER_enable_PWM+0x1d8>
 8003480:	4841      	ldr	r0, [pc, #260]	; (8003588 <TIMER_enable_PWM+0x2dc>)
 8003482:	e000      	b.n	8003486 <TIMER_enable_PWM+0x1da>
 8003484:	483f      	ldr	r0, [pc, #252]	; (8003584 <TIMER_enable_PWM+0x2d8>)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d001      	beq.n	8003490 <TIMER_enable_PWM+0x1e4>
 800348c:	2108      	movs	r1, #8
 800348e:	e000      	b.n	8003492 <TIMER_enable_PWM+0x1e6>
 8003490:	2102      	movs	r1, #2
 8003492:	2303      	movs	r3, #3
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	2300      	movs	r3, #0
 8003498:	2202      	movs	r2, #2
 800349a:	f7fe fc67 	bl	8001d6c <BSP_GPIO_PinCfg>
					if (remap)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d066      	beq.n	8003572 <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80034a4:	4b36      	ldr	r3, [pc, #216]	; (8003580 <TIMER_enable_PWM+0x2d4>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	633b      	str	r3, [r7, #48]	; 0x30
 80034aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034b0:	633b      	str	r3, [r7, #48]	; 0x30
 80034b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80034b8:	633b      	str	r3, [r7, #48]	; 0x30
 80034ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034c0:	633b      	str	r3, [r7, #48]	; 0x30
 80034c2:	4a2f      	ldr	r2, [pc, #188]	; (8003580 <TIMER_enable_PWM+0x2d4>)
 80034c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c6:	6053      	str	r3, [r2, #4]
					break;
 80034c8:	e053      	b.n	8003572 <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <TIMER_enable_PWM+0x228>
 80034d0:	482d      	ldr	r0, [pc, #180]	; (8003588 <TIMER_enable_PWM+0x2dc>)
 80034d2:	e000      	b.n	80034d6 <TIMER_enable_PWM+0x22a>
 80034d4:	482b      	ldr	r0, [pc, #172]	; (8003584 <TIMER_enable_PWM+0x2d8>)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d002      	beq.n	80034e2 <TIMER_enable_PWM+0x236>
 80034dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80034e0:	e000      	b.n	80034e4 <TIMER_enable_PWM+0x238>
 80034e2:	2104      	movs	r1, #4
 80034e4:	2303      	movs	r3, #3
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	2300      	movs	r3, #0
 80034ea:	2202      	movs	r2, #2
 80034ec:	f7fe fc3e 	bl	8001d6c <BSP_GPIO_PinCfg>
					if(remap)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d03f      	beq.n	8003576 <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 80034f6:	4b22      	ldr	r3, [pc, #136]	; (8003580 <TIMER_enable_PWM+0x2d4>)
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	637b      	str	r3, [r7, #52]	; 0x34
 80034fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003502:	637b      	str	r3, [r7, #52]	; 0x34
 8003504:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003506:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800350a:	637b      	str	r3, [r7, #52]	; 0x34
 800350c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800350e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003512:	637b      	str	r3, [r7, #52]	; 0x34
 8003514:	4a1a      	ldr	r2, [pc, #104]	; (8003580 <TIMER_enable_PWM+0x2d4>)
 8003516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003518:	6053      	str	r3, [r2, #4]
					break;
 800351a:	e02c      	b.n	8003576 <TIMER_enable_PWM+0x2ca>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <TIMER_enable_PWM+0x27a>
 8003522:	4819      	ldr	r0, [pc, #100]	; (8003588 <TIMER_enable_PWM+0x2dc>)
 8003524:	e000      	b.n	8003528 <TIMER_enable_PWM+0x27c>
 8003526:	4817      	ldr	r0, [pc, #92]	; (8003584 <TIMER_enable_PWM+0x2d8>)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <TIMER_enable_PWM+0x288>
 800352e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003532:	e000      	b.n	8003536 <TIMER_enable_PWM+0x28a>
 8003534:	2108      	movs	r1, #8
 8003536:	2303      	movs	r3, #3
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	2300      	movs	r3, #0
 800353c:	2202      	movs	r2, #2
 800353e:	f7fe fc15 	bl	8001d6c <BSP_GPIO_PinCfg>
					if (remap)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d018      	beq.n	800357a <TIMER_enable_PWM+0x2ce>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8003548:	4b0d      	ldr	r3, [pc, #52]	; (8003580 <TIMER_enable_PWM+0x2d4>)
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	63bb      	str	r3, [r7, #56]	; 0x38
 800354e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003550:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003554:	63bb      	str	r3, [r7, #56]	; 0x38
 8003556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003558:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800355c:	63bb      	str	r3, [r7, #56]	; 0x38
 800355e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003560:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003564:	63bb      	str	r3, [r7, #56]	; 0x38
 8003566:	4a06      	ldr	r2, [pc, #24]	; (8003580 <TIMER_enable_PWM+0x2d4>)
 8003568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800356a:	6053      	str	r3, [r2, #4]
					break;
 800356c:	e005      	b.n	800357a <TIMER_enable_PWM+0x2ce>
				default:	break;
 800356e:	bf00      	nop
 8003570:	e0d1      	b.n	8003716 <TIMER_enable_PWM+0x46a>
					break;
 8003572:	bf00      	nop
 8003574:	e0cf      	b.n	8003716 <TIMER_enable_PWM+0x46a>
					break;
 8003576:	bf00      	nop
 8003578:	e0cd      	b.n	8003716 <TIMER_enable_PWM+0x46a>
					break;
 800357a:	bf00      	nop
			}
			break;
 800357c:	e0cb      	b.n	8003716 <TIMER_enable_PWM+0x46a>
 800357e:	bf00      	nop
 8003580:	40010000 	.word	0x40010000
 8003584:	40010800 	.word	0x40010800
 8003588:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d011      	beq.n	80035b6 <TIMER_enable_PWM+0x30a>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8003592:	4b7f      	ldr	r3, [pc, #508]	; (8003790 <TIMER_enable_PWM+0x4e4>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003598:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800359a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800359e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035a2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80035a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035aa:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80035ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035b0:	4a77      	ldr	r2, [pc, #476]	; (8003790 <TIMER_enable_PWM+0x4e4>)
 80035b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035b4:	6053      	str	r3, [r2, #4]
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	2b0c      	cmp	r3, #12
 80035ba:	d861      	bhi.n	8003680 <TIMER_enable_PWM+0x3d4>
 80035bc:	a201      	add	r2, pc, #4	; (adr r2, 80035c4 <TIMER_enable_PWM+0x318>)
 80035be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c2:	bf00      	nop
 80035c4:	080035f9 	.word	0x080035f9
 80035c8:	08003681 	.word	0x08003681
 80035cc:	08003681 	.word	0x08003681
 80035d0:	08003681 	.word	0x08003681
 80035d4:	08003615 	.word	0x08003615
 80035d8:	08003681 	.word	0x08003681
 80035dc:	08003681 	.word	0x08003681
 80035e0:	08003681 	.word	0x08003681
 80035e4:	08003631 	.word	0x08003631
 80035e8:	08003681 	.word	0x08003681
 80035ec:	08003681 	.word	0x08003681
 80035f0:	08003681 	.word	0x08003681
 80035f4:	08003659 	.word	0x08003659
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <TIMER_enable_PWM+0x356>
 80035fe:	4865      	ldr	r0, [pc, #404]	; (8003794 <TIMER_enable_PWM+0x4e8>)
 8003600:	e000      	b.n	8003604 <TIMER_enable_PWM+0x358>
 8003602:	4865      	ldr	r0, [pc, #404]	; (8003798 <TIMER_enable_PWM+0x4ec>)
 8003604:	2303      	movs	r3, #3
 8003606:	9300      	str	r3, [sp, #0]
 8003608:	2300      	movs	r3, #0
 800360a:	2202      	movs	r2, #2
 800360c:	2140      	movs	r1, #64	; 0x40
 800360e:	f7fe fbad 	bl	8001d6c <BSP_GPIO_PinCfg>
 8003612:	e036      	b.n	8003682 <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <TIMER_enable_PWM+0x372>
 800361a:	485e      	ldr	r0, [pc, #376]	; (8003794 <TIMER_enable_PWM+0x4e8>)
 800361c:	e000      	b.n	8003620 <TIMER_enable_PWM+0x374>
 800361e:	485e      	ldr	r0, [pc, #376]	; (8003798 <TIMER_enable_PWM+0x4ec>)
 8003620:	2303      	movs	r3, #3
 8003622:	9300      	str	r3, [sp, #0]
 8003624:	2300      	movs	r3, #0
 8003626:	2202      	movs	r2, #2
 8003628:	2180      	movs	r1, #128	; 0x80
 800362a:	f7fe fb9f 	bl	8001d6c <BSP_GPIO_PinCfg>
 800362e:	e028      	b.n	8003682 <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <TIMER_enable_PWM+0x38e>
 8003636:	4857      	ldr	r0, [pc, #348]	; (8003794 <TIMER_enable_PWM+0x4e8>)
 8003638:	e000      	b.n	800363c <TIMER_enable_PWM+0x390>
 800363a:	4858      	ldr	r0, [pc, #352]	; (800379c <TIMER_enable_PWM+0x4f0>)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d002      	beq.n	8003648 <TIMER_enable_PWM+0x39c>
 8003642:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003646:	e000      	b.n	800364a <TIMER_enable_PWM+0x39e>
 8003648:	2101      	movs	r1, #1
 800364a:	2303      	movs	r3, #3
 800364c:	9300      	str	r3, [sp, #0]
 800364e:	2300      	movs	r3, #0
 8003650:	2202      	movs	r2, #2
 8003652:	f7fe fb8b 	bl	8001d6c <BSP_GPIO_PinCfg>
 8003656:	e014      	b.n	8003682 <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <TIMER_enable_PWM+0x3b6>
 800365e:	484d      	ldr	r0, [pc, #308]	; (8003794 <TIMER_enable_PWM+0x4e8>)
 8003660:	e000      	b.n	8003664 <TIMER_enable_PWM+0x3b8>
 8003662:	484e      	ldr	r0, [pc, #312]	; (800379c <TIMER_enable_PWM+0x4f0>)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d002      	beq.n	8003670 <TIMER_enable_PWM+0x3c4>
 800366a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800366e:	e000      	b.n	8003672 <TIMER_enable_PWM+0x3c6>
 8003670:	2102      	movs	r1, #2
 8003672:	2303      	movs	r3, #3
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	2300      	movs	r3, #0
 8003678:	2202      	movs	r2, #2
 800367a:	f7fe fb77 	bl	8001d6c <BSP_GPIO_PinCfg>
 800367e:	e000      	b.n	8003682 <TIMER_enable_PWM+0x3d6>
				default:	break;
 8003680:	bf00      	nop
			}
			break;
 8003682:	e048      	b.n	8003716 <TIMER_enable_PWM+0x46a>
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	2b0c      	cmp	r3, #12
 8003688:	d842      	bhi.n	8003710 <TIMER_enable_PWM+0x464>
 800368a:	a201      	add	r2, pc, #4	; (adr r2, 8003690 <TIMER_enable_PWM+0x3e4>)
 800368c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003690:	080036c5 	.word	0x080036c5
 8003694:	08003711 	.word	0x08003711
 8003698:	08003711 	.word	0x08003711
 800369c:	08003711 	.word	0x08003711
 80036a0:	080036d7 	.word	0x080036d7
 80036a4:	08003711 	.word	0x08003711
 80036a8:	08003711 	.word	0x08003711
 80036ac:	08003711 	.word	0x08003711
 80036b0:	080036e9 	.word	0x080036e9
 80036b4:	08003711 	.word	0x08003711
 80036b8:	08003711 	.word	0x08003711
 80036bc:	08003711 	.word	0x08003711
 80036c0:	080036fd 	.word	0x080036fd
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80036c4:	2303      	movs	r3, #3
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	2300      	movs	r3, #0
 80036ca:	2202      	movs	r2, #2
 80036cc:	2140      	movs	r1, #64	; 0x40
 80036ce:	4833      	ldr	r0, [pc, #204]	; (800379c <TIMER_enable_PWM+0x4f0>)
 80036d0:	f7fe fb4c 	bl	8001d6c <BSP_GPIO_PinCfg>
 80036d4:	e01d      	b.n	8003712 <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80036d6:	2303      	movs	r3, #3
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	2300      	movs	r3, #0
 80036dc:	2202      	movs	r2, #2
 80036de:	2180      	movs	r1, #128	; 0x80
 80036e0:	482e      	ldr	r0, [pc, #184]	; (800379c <TIMER_enable_PWM+0x4f0>)
 80036e2:	f7fe fb43 	bl	8001d6c <BSP_GPIO_PinCfg>
 80036e6:	e014      	b.n	8003712 <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80036e8:	2303      	movs	r3, #3
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	2300      	movs	r3, #0
 80036ee:	2202      	movs	r2, #2
 80036f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036f4:	4829      	ldr	r0, [pc, #164]	; (800379c <TIMER_enable_PWM+0x4f0>)
 80036f6:	f7fe fb39 	bl	8001d6c <BSP_GPIO_PinCfg>
 80036fa:	e00a      	b.n	8003712 <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80036fc:	2303      	movs	r3, #3
 80036fe:	9300      	str	r3, [sp, #0]
 8003700:	2300      	movs	r3, #0
 8003702:	2202      	movs	r2, #2
 8003704:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003708:	4824      	ldr	r0, [pc, #144]	; (800379c <TIMER_enable_PWM+0x4f0>)
 800370a:	f7fe fb2f 	bl	8001d6c <BSP_GPIO_PinCfg>
 800370e:	e000      	b.n	8003712 <TIMER_enable_PWM+0x466>
				default:	break;
 8003710:	bf00      	nop
			}
			break;
 8003712:	e000      	b.n	8003716 <TIMER_enable_PWM+0x46a>
		default:
			break;
 8003714:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8003716:	2360      	movs	r3, #96	; 0x60
 8003718:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 800371a:	2300      	movs	r3, #0
 800371c:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 800371e:	2300      	movs	r3, #0
 8003720:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003722:	2300      	movs	r3, #0
 8003724:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8003726:	2300      	movs	r3, #0
 8003728:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 800372a:	2300      	movs	r3, #0
 800372c:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 800372e:	2300      	movs	r3, #0
 8003730:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8003732:	7bfb      	ldrb	r3, [r7, #15]
 8003734:	019b      	lsls	r3, r3, #6
 8003736:	4a1a      	ldr	r2, [pc, #104]	; (80037a0 <TIMER_enable_PWM+0x4f4>)
 8003738:	4413      	add	r3, r2
 800373a:	4618      	mov	r0, r3
 800373c:	f002 fed1 	bl	80064e2 <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8003740:	7bfb      	ldrb	r3, [r7, #15]
 8003742:	019b      	lsls	r3, r3, #6
 8003744:	4a16      	ldr	r2, [pc, #88]	; (80037a0 <TIMER_enable_PWM+0x4f4>)
 8003746:	4413      	add	r3, r2
 8003748:	f107 0110 	add.w	r1, r7, #16
 800374c:	68ba      	ldr	r2, [r7, #8]
 800374e:	4618      	mov	r0, r3
 8003750:	f002 ff7a 	bl	8006648 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8003754:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003756:	2b00      	cmp	r3, #0
 8003758:	d008      	beq.n	800376c <TIMER_enable_PWM+0x4c0>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 800375a:	7bfb      	ldrb	r3, [r7, #15]
 800375c:	019b      	lsls	r3, r3, #6
 800375e:	4a10      	ldr	r2, [pc, #64]	; (80037a0 <TIMER_enable_PWM+0x4f4>)
 8003760:	4413      	add	r3, r2
 8003762:	68b9      	ldr	r1, [r7, #8]
 8003764:	4618      	mov	r0, r3
 8003766:	f003 f9dd 	bl	8006b24 <HAL_TIMEx_PWMN_Start>
 800376a:	e007      	b.n	800377c <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 800376c:	7bfb      	ldrb	r3, [r7, #15]
 800376e:	019b      	lsls	r3, r3, #6
 8003770:	4a0b      	ldr	r2, [pc, #44]	; (80037a0 <TIMER_enable_PWM+0x4f4>)
 8003772:	4413      	add	r3, r2
 8003774:	68b9      	ldr	r1, [r7, #8]
 8003776:	4618      	mov	r0, r3
 8003778:	f002 fee8 	bl	800654c <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 800377c:	89ba      	ldrh	r2, [r7, #12]
 800377e:	7bfb      	ldrb	r3, [r7, #15]
 8003780:	68b9      	ldr	r1, [r7, #8]
 8003782:	4618      	mov	r0, r3
 8003784:	f000 f80e 	bl	80037a4 <TIMER_set_duty>
}
 8003788:	bf00      	nop
 800378a:	3740      	adds	r7, #64	; 0x40
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	40010000 	.word	0x40010000
 8003794:	40011000 	.word	0x40011000
 8003798:	40010800 	.word	0x40010800
 800379c:	40010c00 	.word	0x40010c00
 80037a0:	20000ce0 	.word	0x20000ce0

080037a4 <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	4603      	mov	r3, r0
 80037ac:	6039      	str	r1, [r7, #0]
 80037ae:	71fb      	strb	r3, [r7, #7]
 80037b0:	4613      	mov	r3, r2
 80037b2:	80bb      	strh	r3, [r7, #4]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 80037b4:	88bb      	ldrh	r3, [r7, #4]
 80037b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037ba:	bf28      	it	cs
 80037bc:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 80037c0:	80bb      	strh	r3, [r7, #4]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 80037c2:	88bb      	ldrh	r3, [r7, #4]
 80037c4:	79fa      	ldrb	r2, [r7, #7]
 80037c6:	491d      	ldr	r1, [pc, #116]	; (800383c <TIMER_set_duty+0x98>)
 80037c8:	0192      	lsls	r2, r2, #6
 80037ca:	440a      	add	r2, r1
 80037cc:	320c      	adds	r2, #12
 80037ce:	6812      	ldr	r2, [r2, #0]
 80037d0:	3201      	adds	r2, #1
 80037d2:	fb02 f303 	mul.w	r3, r2, r3
 80037d6:	4a1a      	ldr	r2, [pc, #104]	; (8003840 <TIMER_set_duty+0x9c>)
 80037d8:	fba2 2303 	umull	r2, r3, r2, r3
 80037dc:	099b      	lsrs	r3, r3, #6
 80037de:	80bb      	strh	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d107      	bne.n	80037f6 <TIMER_set_duty+0x52>
 80037e6:	79fb      	ldrb	r3, [r7, #7]
 80037e8:	4a14      	ldr	r2, [pc, #80]	; (800383c <TIMER_set_duty+0x98>)
 80037ea:	019b      	lsls	r3, r3, #6
 80037ec:	4413      	add	r3, r2
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	88ba      	ldrh	r2, [r7, #4]
 80037f2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80037f4:	e01c      	b.n	8003830 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	2b04      	cmp	r3, #4
 80037fa:	d107      	bne.n	800380c <TIMER_set_duty+0x68>
 80037fc:	79fb      	ldrb	r3, [r7, #7]
 80037fe:	4a0f      	ldr	r2, [pc, #60]	; (800383c <TIMER_set_duty+0x98>)
 8003800:	019b      	lsls	r3, r3, #6
 8003802:	4413      	add	r3, r2
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	88bb      	ldrh	r3, [r7, #4]
 8003808:	6393      	str	r3, [r2, #56]	; 0x38
}
 800380a:	e011      	b.n	8003830 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	2b08      	cmp	r3, #8
 8003810:	d107      	bne.n	8003822 <TIMER_set_duty+0x7e>
 8003812:	79fb      	ldrb	r3, [r7, #7]
 8003814:	4a09      	ldr	r2, [pc, #36]	; (800383c <TIMER_set_duty+0x98>)
 8003816:	019b      	lsls	r3, r3, #6
 8003818:	4413      	add	r3, r2
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	88bb      	ldrh	r3, [r7, #4]
 800381e:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8003820:	e006      	b.n	8003830 <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003822:	79fb      	ldrb	r3, [r7, #7]
 8003824:	4a05      	ldr	r2, [pc, #20]	; (800383c <TIMER_set_duty+0x98>)
 8003826:	019b      	lsls	r3, r3, #6
 8003828:	4413      	add	r3, r2
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	88bb      	ldrh	r3, [r7, #4]
 800382e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	bc80      	pop	{r7}
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	20000ce0 	.word	0x20000ce0
 8003840:	10624dd3 	.word	0x10624dd3

08003844 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	4603      	mov	r3, r0
 800384c:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 800384e:	79fb      	ldrb	r3, [r7, #7]
 8003850:	019b      	lsls	r3, r3, #6
 8003852:	4a03      	ldr	r2, [pc, #12]	; (8003860 <TIMER_get_phandler+0x1c>)
 8003854:	4413      	add	r3, r2
}
 8003856:	4618      	mov	r0, r3
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	bc80      	pop	{r7}
 800385e:	4770      	bx	lr
 8003860:	20000ce0 	.word	0x20000ce0

08003864 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0

}
 8003868:	bf00      	nop
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr

08003870 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0

}
 8003874:	bf00      	nop
 8003876:	46bd      	mov	sp, r7
 8003878:	bc80      	pop	{r7}
 800387a:	4770      	bx	lr

0800387c <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0

}
 8003880:	bf00      	nop
 8003882:	46bd      	mov	sp, r7
 8003884:	bc80      	pop	{r7}
 8003886:	4770      	bx	lr

08003888 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0

}
 800388c:	bf00      	nop
 800388e:	46bd      	mov	sp, r7
 8003890:	bc80      	pop	{r7}
 8003892:	4770      	bx	lr

08003894 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003898:	4b07      	ldr	r3, [pc, #28]	; (80038b8 <TIM1_UP_IRQHandler+0x24>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d106      	bne.n	80038b4 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80038a6:	4b04      	ldr	r3, [pc, #16]	; (80038b8 <TIM1_UP_IRQHandler+0x24>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f06f 0201 	mvn.w	r2, #1
 80038ae:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80038b0:	f7ff ffd8 	bl	8003864 <TIMER1_user_handler_it>
	}
}
 80038b4:	bf00      	nop
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	20000ce0 	.word	0x20000ce0

080038bc <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80038c0:	4b07      	ldr	r3, [pc, #28]	; (80038e0 <TIM2_IRQHandler+0x24>)
 80038c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d106      	bne.n	80038dc <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80038ce:	4b04      	ldr	r3, [pc, #16]	; (80038e0 <TIM2_IRQHandler+0x24>)
 80038d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d2:	f06f 0201 	mvn.w	r2, #1
 80038d6:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80038d8:	f7ff ffca 	bl	8003870 <TIMER2_user_handler_it>
	}
}
 80038dc:	bf00      	nop
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	20000ce0 	.word	0x20000ce0

080038e4 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80038e4:	b580      	push	{r7, lr}
 80038e6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80038e8:	4b08      	ldr	r3, [pc, #32]	; (800390c <TIM3_IRQHandler+0x28>)
 80038ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d107      	bne.n	8003908 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80038f8:	4b04      	ldr	r3, [pc, #16]	; (800390c <TIM3_IRQHandler+0x28>)
 80038fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038fe:	f06f 0201 	mvn.w	r2, #1
 8003902:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003904:	f7ff ffba 	bl	800387c <TIMER3_user_handler_it>
	}
}
 8003908:	bf00      	nop
 800390a:	bd80      	pop	{r7, pc}
 800390c:	20000ce0 	.word	0x20000ce0

08003910 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003914:	4b08      	ldr	r3, [pc, #32]	; (8003938 <TIM4_IRQHandler+0x28>)
 8003916:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	f003 0301 	and.w	r3, r3, #1
 8003920:	2b01      	cmp	r3, #1
 8003922:	d107      	bne.n	8003934 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003924:	4b04      	ldr	r3, [pc, #16]	; (8003938 <TIM4_IRQHandler+0x28>)
 8003926:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800392a:	f06f 0201 	mvn.w	r2, #1
 800392e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003930:	f7ff ffaa 	bl	8003888 <TIMER4_user_handler_it>
	}
}
 8003934:	bf00      	nop
 8003936:	bd80      	pop	{r7, pc}
 8003938:	20000ce0 	.word	0x20000ce0

0800393c <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	4603      	mov	r3, r0
 8003944:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8003946:	79fb      	ldrb	r3, [r7, #7]
 8003948:	2b03      	cmp	r3, #3
 800394a:	d825      	bhi.n	8003998 <clear_it_status+0x5c>
 800394c:	a201      	add	r2, pc, #4	; (adr r2, 8003954 <clear_it_status+0x18>)
 800394e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003952:	bf00      	nop
 8003954:	08003965 	.word	0x08003965
 8003958:	08003971 	.word	0x08003971
 800395c:	0800397d 	.word	0x0800397d
 8003960:	0800398b 	.word	0x0800398b
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8003964:	4b0f      	ldr	r3, [pc, #60]	; (80039a4 <clear_it_status+0x68>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f06f 0201 	mvn.w	r2, #1
 800396c:	611a      	str	r2, [r3, #16]
			break;
 800396e:	e014      	b.n	800399a <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8003970:	4b0c      	ldr	r3, [pc, #48]	; (80039a4 <clear_it_status+0x68>)
 8003972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003974:	f06f 0201 	mvn.w	r2, #1
 8003978:	611a      	str	r2, [r3, #16]
			break;
 800397a:	e00e      	b.n	800399a <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 800397c:	4b09      	ldr	r3, [pc, #36]	; (80039a4 <clear_it_status+0x68>)
 800397e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003982:	f06f 0201 	mvn.w	r2, #1
 8003986:	611a      	str	r2, [r3, #16]
			break;
 8003988:	e007      	b.n	800399a <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800398a:	4b06      	ldr	r3, [pc, #24]	; (80039a4 <clear_it_status+0x68>)
 800398c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003990:	f06f 0201 	mvn.w	r2, #1
 8003994:	611a      	str	r2, [r3, #16]
			break;
 8003996:	e000      	b.n	800399a <clear_it_status+0x5e>
		default:
			break;
 8003998:	bf00      	nop

	}
}
 800399a:	bf00      	nop
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	bc80      	pop	{r7}
 80039a2:	4770      	bx	lr
 80039a4:	20000ce0 	.word	0x20000ce0

080039a8 <__NVIC_EnableIRQ>:
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	4603      	mov	r3, r0
 80039b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	db0b      	blt.n	80039d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039ba:	79fb      	ldrb	r3, [r7, #7]
 80039bc:	f003 021f 	and.w	r2, r3, #31
 80039c0:	4906      	ldr	r1, [pc, #24]	; (80039dc <__NVIC_EnableIRQ+0x34>)
 80039c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c6:	095b      	lsrs	r3, r3, #5
 80039c8:	2001      	movs	r0, #1
 80039ca:	fa00 f202 	lsl.w	r2, r0, r2
 80039ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80039d2:	bf00      	nop
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bc80      	pop	{r7}
 80039da:	4770      	bx	lr
 80039dc:	e000e100 	.word	0xe000e100

080039e0 <__NVIC_DisableIRQ>:
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	4603      	mov	r3, r0
 80039e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	db12      	blt.n	8003a18 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039f2:	79fb      	ldrb	r3, [r7, #7]
 80039f4:	f003 021f 	and.w	r2, r3, #31
 80039f8:	490a      	ldr	r1, [pc, #40]	; (8003a24 <__NVIC_DisableIRQ+0x44>)
 80039fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039fe:	095b      	lsrs	r3, r3, #5
 8003a00:	2001      	movs	r0, #1
 8003a02:	fa00 f202 	lsl.w	r2, r0, r2
 8003a06:	3320      	adds	r3, #32
 8003a08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003a0c:	f3bf 8f4f 	dsb	sy
}
 8003a10:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003a12:	f3bf 8f6f 	isb	sy
}
 8003a16:	bf00      	nop
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bc80      	pop	{r7}
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	e000e100 	.word	0xe000e100

08003a28 <__NVIC_SystemReset>:
{
 8003a28:	b480      	push	{r7}
 8003a2a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003a2c:	f3bf 8f4f 	dsb	sy
}
 8003a30:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003a32:	4b06      	ldr	r3, [pc, #24]	; (8003a4c <__NVIC_SystemReset+0x24>)
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003a3a:	4904      	ldr	r1, [pc, #16]	; (8003a4c <__NVIC_SystemReset+0x24>)
 8003a3c:	4b04      	ldr	r3, [pc, #16]	; (8003a50 <__NVIC_SystemReset+0x28>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003a42:	f3bf 8f4f 	dsb	sy
}
 8003a46:	bf00      	nop
    __NOP();
 8003a48:	bf00      	nop
 8003a4a:	e7fd      	b.n	8003a48 <__NVIC_SystemReset+0x20>
 8003a4c:	e000ed00 	.word	0xe000ed00
 8003a50:	05fa0004 	.word	0x05fa0004

08003a54 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	6039      	str	r1, [r7, #0]
 8003a5e:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a66:	d806      	bhi.n	8003a76 <UART_init+0x22>
 8003a68:	4a56      	ldr	r2, [pc, #344]	; (8003bc4 <UART_init+0x170>)
 8003a6a:	218a      	movs	r1, #138	; 0x8a
 8003a6c:	4856      	ldr	r0, [pc, #344]	; (8003bc8 <UART_init+0x174>)
 8003a6e:	f003 ffc3 	bl	80079f8 <printf>
 8003a72:	f7ff ffd9 	bl	8003a28 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8003a76:	79fb      	ldrb	r3, [r7, #7]
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d906      	bls.n	8003a8a <UART_init+0x36>
 8003a7c:	4a53      	ldr	r2, [pc, #332]	; (8003bcc <UART_init+0x178>)
 8003a7e:	218b      	movs	r1, #139	; 0x8b
 8003a80:	4851      	ldr	r0, [pc, #324]	; (8003bc8 <UART_init+0x174>)
 8003a82:	f003 ffb9 	bl	80079f8 <printf>
 8003a86:	f7ff ffcf 	bl	8003a28 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8003a8a:	79fb      	ldrb	r3, [r7, #7]
 8003a8c:	4a50      	ldr	r2, [pc, #320]	; (8003bd0 <UART_init+0x17c>)
 8003a8e:	2100      	movs	r1, #0
 8003a90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8003a94:	79fb      	ldrb	r3, [r7, #7]
 8003a96:	4a4f      	ldr	r2, [pc, #316]	; (8003bd4 <UART_init+0x180>)
 8003a98:	2100      	movs	r1, #0
 8003a9a:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8003a9c:	79fb      	ldrb	r3, [r7, #7]
 8003a9e:	4a4e      	ldr	r2, [pc, #312]	; (8003bd8 <UART_init+0x184>)
 8003aa0:	2100      	movs	r1, #0
 8003aa2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8003aa6:	79fa      	ldrb	r2, [r7, #7]
 8003aa8:	79fb      	ldrb	r3, [r7, #7]
 8003aaa:	494c      	ldr	r1, [pc, #304]	; (8003bdc <UART_init+0x188>)
 8003aac:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003ab0:	494b      	ldr	r1, [pc, #300]	; (8003be0 <UART_init+0x18c>)
 8003ab2:	019b      	lsls	r3, r3, #6
 8003ab4:	440b      	add	r3, r1
 8003ab6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8003ab8:	79fb      	ldrb	r3, [r7, #7]
 8003aba:	4a49      	ldr	r2, [pc, #292]	; (8003be0 <UART_init+0x18c>)
 8003abc:	019b      	lsls	r3, r3, #6
 8003abe:	4413      	add	r3, r2
 8003ac0:	3304      	adds	r3, #4
 8003ac2:	683a      	ldr	r2, [r7, #0]
 8003ac4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8003ac6:	79fb      	ldrb	r3, [r7, #7]
 8003ac8:	4a45      	ldr	r2, [pc, #276]	; (8003be0 <UART_init+0x18c>)
 8003aca:	019b      	lsls	r3, r3, #6
 8003acc:	4413      	add	r3, r2
 8003ace:	3308      	adds	r3, #8
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8003ad4:	79fb      	ldrb	r3, [r7, #7]
 8003ad6:	4a42      	ldr	r2, [pc, #264]	; (8003be0 <UART_init+0x18c>)
 8003ad8:	019b      	lsls	r3, r3, #6
 8003ada:	4413      	add	r3, r2
 8003adc:	330c      	adds	r3, #12
 8003ade:	2200      	movs	r2, #0
 8003ae0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8003ae2:	79fb      	ldrb	r3, [r7, #7]
 8003ae4:	4a3e      	ldr	r2, [pc, #248]	; (8003be0 <UART_init+0x18c>)
 8003ae6:	019b      	lsls	r3, r3, #6
 8003ae8:	4413      	add	r3, r2
 8003aea:	3310      	adds	r3, #16
 8003aec:	2200      	movs	r2, #0
 8003aee:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8003af0:	79fb      	ldrb	r3, [r7, #7]
 8003af2:	4a3b      	ldr	r2, [pc, #236]	; (8003be0 <UART_init+0x18c>)
 8003af4:	019b      	lsls	r3, r3, #6
 8003af6:	4413      	add	r3, r2
 8003af8:	3318      	adds	r3, #24
 8003afa:	2200      	movs	r2, #0
 8003afc:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8003afe:	79fb      	ldrb	r3, [r7, #7]
 8003b00:	4a37      	ldr	r2, [pc, #220]	; (8003be0 <UART_init+0x18c>)
 8003b02:	019b      	lsls	r3, r3, #6
 8003b04:	4413      	add	r3, r2
 8003b06:	3314      	adds	r3, #20
 8003b08:	220c      	movs	r2, #12
 8003b0a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8003b0c:	79fb      	ldrb	r3, [r7, #7]
 8003b0e:	4a34      	ldr	r2, [pc, #208]	; (8003be0 <UART_init+0x18c>)
 8003b10:	019b      	lsls	r3, r3, #6
 8003b12:	4413      	add	r3, r2
 8003b14:	331c      	adds	r3, #28
 8003b16:	2200      	movs	r2, #0
 8003b18:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8003b1a:	79fb      	ldrb	r3, [r7, #7]
 8003b1c:	019b      	lsls	r3, r3, #6
 8003b1e:	4a30      	ldr	r2, [pc, #192]	; (8003be0 <UART_init+0x18c>)
 8003b20:	4413      	add	r3, r2
 8003b22:	4618      	mov	r0, r3
 8003b24:	f003 f88d 	bl	8006c42 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8003b28:	79fb      	ldrb	r3, [r7, #7]
 8003b2a:	4a2d      	ldr	r2, [pc, #180]	; (8003be0 <UART_init+0x18c>)
 8003b2c:	019b      	lsls	r3, r3, #6
 8003b2e:	4413      	add	r3, r2
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68da      	ldr	r2, [r3, #12]
 8003b34:	79fb      	ldrb	r3, [r7, #7]
 8003b36:	492a      	ldr	r1, [pc, #168]	; (8003be0 <UART_init+0x18c>)
 8003b38:	019b      	lsls	r3, r3, #6
 8003b3a:	440b      	add	r3, r1
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b42:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8003b44:	79fb      	ldrb	r3, [r7, #7]
 8003b46:	4a27      	ldr	r2, [pc, #156]	; (8003be4 <UART_init+0x190>)
 8003b48:	56d3      	ldrsb	r3, [r2, r3]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f001 fb91 	bl	8005276 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003b54:	79fb      	ldrb	r3, [r7, #7]
 8003b56:	4a23      	ldr	r2, [pc, #140]	; (8003be4 <UART_init+0x190>)
 8003b58:	56d3      	ldrsb	r3, [r2, r3]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f001 fba7 	bl	80052ae <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8003b60:	79fb      	ldrb	r3, [r7, #7]
 8003b62:	019b      	lsls	r3, r3, #6
 8003b64:	4a1e      	ldr	r2, [pc, #120]	; (8003be0 <UART_init+0x18c>)
 8003b66:	1898      	adds	r0, r3, r2
 8003b68:	79fb      	ldrb	r3, [r7, #7]
 8003b6a:	79fa      	ldrb	r2, [r7, #7]
 8003b6c:	4919      	ldr	r1, [pc, #100]	; (8003bd4 <UART_init+0x180>)
 8003b6e:	5c8a      	ldrb	r2, [r1, r2]
 8003b70:	01db      	lsls	r3, r3, #7
 8003b72:	4413      	add	r3, r2
 8003b74:	4a1c      	ldr	r2, [pc, #112]	; (8003be8 <UART_init+0x194>)
 8003b76:	4413      	add	r3, r2
 8003b78:	2201      	movs	r2, #1
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	f003 f8f2 	bl	8006d64 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8003b80:	4b1a      	ldr	r3, [pc, #104]	; (8003bec <UART_init+0x198>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	6898      	ldr	r0, [r3, #8]
 8003b86:	2300      	movs	r3, #0
 8003b88:	2202      	movs	r2, #2
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	f003 ff94 	bl	8007ab8 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8003b90:	4b16      	ldr	r3, [pc, #88]	; (8003bec <UART_init+0x198>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	68d8      	ldr	r0, [r3, #12]
 8003b96:	2300      	movs	r3, #0
 8003b98:	2202      	movs	r2, #2
 8003b9a:	2100      	movs	r1, #0
 8003b9c:	f003 ff8c 	bl	8007ab8 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8003ba0:	4b12      	ldr	r3, [pc, #72]	; (8003bec <UART_init+0x198>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6858      	ldr	r0, [r3, #4]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	2202      	movs	r2, #2
 8003baa:	2100      	movs	r1, #0
 8003bac:	f003 ff84 	bl	8007ab8 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8003bb0:	79fb      	ldrb	r3, [r7, #7]
 8003bb2:	4a0f      	ldr	r2, [pc, #60]	; (8003bf0 <UART_init+0x19c>)
 8003bb4:	2101      	movs	r1, #1
 8003bb6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8003bba:	bf00      	nop
 8003bbc:	3708      	adds	r7, #8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	0800dd0c 	.word	0x0800dd0c
 8003bc8:	0800dd1c 	.word	0x0800dd1c
 8003bcc:	0800dd58 	.word	0x0800dd58
 8003bd0:	20001024 	.word	0x20001024
 8003bd4:	20001020 	.word	0x20001020
 8003bd8:	20001030 	.word	0x20001030
 8003bdc:	20000010 	.word	0x20000010
 8003be0:	20000de0 	.word	0x20000de0
 8003be4:	0800dfb0 	.word	0x0800dfb0
 8003be8:	20000ea0 	.word	0x20000ea0
 8003bec:	2000002c 	.word	0x2000002c
 8003bf0:	2000103c 	.word	0x2000103c

08003bf4 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8003bfe:	79fb      	ldrb	r3, [r7, #7]
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d906      	bls.n	8003c12 <UART_data_ready+0x1e>
 8003c04:	4a07      	ldr	r2, [pc, #28]	; (8003c24 <UART_data_ready+0x30>)
 8003c06:	21c8      	movs	r1, #200	; 0xc8
 8003c08:	4807      	ldr	r0, [pc, #28]	; (8003c28 <UART_data_ready+0x34>)
 8003c0a:	f003 fef5 	bl	80079f8 <printf>
 8003c0e:	f7ff ff0b 	bl	8003a28 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8003c12:	79fb      	ldrb	r3, [r7, #7]
 8003c14:	4a05      	ldr	r2, [pc, #20]	; (8003c2c <UART_data_ready+0x38>)
 8003c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	0800dd58 	.word	0x0800dd58
 8003c28:	0800dd1c 	.word	0x0800dd1c
 8003c2c:	20001030 	.word	0x20001030

08003c30 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	4603      	mov	r3, r0
 8003c38:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8003c3a:	79fb      	ldrb	r3, [r7, #7]
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d906      	bls.n	8003c4e <UART_get_next_byte+0x1e>
 8003c40:	4a22      	ldr	r2, [pc, #136]	; (8003ccc <UART_get_next_byte+0x9c>)
 8003c42:	21d4      	movs	r1, #212	; 0xd4
 8003c44:	4822      	ldr	r0, [pc, #136]	; (8003cd0 <UART_get_next_byte+0xa0>)
 8003c46:	f003 fed7 	bl	80079f8 <printf>
 8003c4a:	f7ff feed 	bl	8003a28 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8003c4e:	79fb      	ldrb	r3, [r7, #7]
 8003c50:	4a20      	ldr	r2, [pc, #128]	; (8003cd4 <UART_get_next_byte+0xa4>)
 8003c52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <UART_get_next_byte+0x2e>
		return 0;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	e031      	b.n	8003cc2 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8003c5e:	79fa      	ldrb	r2, [r7, #7]
 8003c60:	79fb      	ldrb	r3, [r7, #7]
 8003c62:	491d      	ldr	r1, [pc, #116]	; (8003cd8 <UART_get_next_byte+0xa8>)
 8003c64:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003c68:	491c      	ldr	r1, [pc, #112]	; (8003cdc <UART_get_next_byte+0xac>)
 8003c6a:	01d2      	lsls	r2, r2, #7
 8003c6c:	440a      	add	r2, r1
 8003c6e:	4413      	add	r3, r2
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8003c74:	79fb      	ldrb	r3, [r7, #7]
 8003c76:	4a18      	ldr	r2, [pc, #96]	; (8003cd8 <UART_get_next_byte+0xa8>)
 8003c78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c7c:	1c5a      	adds	r2, r3, #1
 8003c7e:	79fb      	ldrb	r3, [r7, #7]
 8003c80:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003c84:	4914      	ldr	r1, [pc, #80]	; (8003cd8 <UART_get_next_byte+0xa8>)
 8003c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003c8a:	79fb      	ldrb	r3, [r7, #7]
 8003c8c:	4a14      	ldr	r2, [pc, #80]	; (8003ce0 <UART_get_next_byte+0xb0>)
 8003c8e:	56d3      	ldrsb	r3, [r2, r3]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff fea5 	bl	80039e0 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8003c96:	79fb      	ldrb	r3, [r7, #7]
 8003c98:	4a12      	ldr	r2, [pc, #72]	; (8003ce4 <UART_get_next_byte+0xb4>)
 8003c9a:	5cd3      	ldrb	r3, [r2, r3]
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	79fb      	ldrb	r3, [r7, #7]
 8003ca0:	4a0d      	ldr	r2, [pc, #52]	; (8003cd8 <UART_get_next_byte+0xa8>)
 8003ca2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ca6:	4299      	cmp	r1, r3
 8003ca8:	d104      	bne.n	8003cb4 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8003caa:	79fb      	ldrb	r3, [r7, #7]
 8003cac:	4a09      	ldr	r2, [pc, #36]	; (8003cd4 <UART_get_next_byte+0xa4>)
 8003cae:	2100      	movs	r1, #0
 8003cb0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003cb4:	79fb      	ldrb	r3, [r7, #7]
 8003cb6:	4a0a      	ldr	r2, [pc, #40]	; (8003ce0 <UART_get_next_byte+0xb0>)
 8003cb8:	56d3      	ldrsb	r3, [r2, r3]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7ff fe74 	bl	80039a8 <__NVIC_EnableIRQ>
	return ret;
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	0800dd58 	.word	0x0800dd58
 8003cd0:	0800dd1c 	.word	0x0800dd1c
 8003cd4:	20001030 	.word	0x20001030
 8003cd8:	20001024 	.word	0x20001024
 8003cdc:	20000ea0 	.word	0x20000ea0
 8003ce0:	0800dfb0 	.word	0x0800dfb0
 8003ce4:	20001020 	.word	0x20001020

08003ce8 <UART_getc>:
 * @param	UART_Handle : UART_Handle.Instance = USART1, USART2 ou USART6
 * @post	Si le caractere reu est 0, il n'est pas possible de faire la difference avec le cas o aucun caractere n'est reu.
 * @ret		Le caractere reu, sur 8 bits.
 */
uint8_t UART_getc(uart_id_e uart_id)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	4603      	mov	r3, r0
 8003cf0:	71fb      	strb	r3, [r7, #7]
	return UART_get_next_byte(uart_id);
 8003cf2:	79fb      	ldrb	r3, [r7, #7]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f7ff ff9b 	bl	8003c30 <UART_get_next_byte>
 8003cfa:	4603      	mov	r3, r0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3708      	adds	r7, #8
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	460a      	mov	r2, r1
 8003d0e:	71fb      	strb	r3, [r7, #7]
 8003d10:	4613      	mov	r3, r2
 8003d12:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8003d14:	79fb      	ldrb	r3, [r7, #7]
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d907      	bls.n	8003d2a <UART_putc+0x26>
 8003d1a:	4a16      	ldr	r2, [pc, #88]	; (8003d74 <UART_putc+0x70>)
 8003d1c:	f240 113d 	movw	r1, #317	; 0x13d
 8003d20:	4815      	ldr	r0, [pc, #84]	; (8003d78 <UART_putc+0x74>)
 8003d22:	f003 fe69 	bl	80079f8 <printf>
 8003d26:	f7ff fe7f 	bl	8003a28 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8003d2a:	79fb      	ldrb	r3, [r7, #7]
 8003d2c:	4a13      	ldr	r2, [pc, #76]	; (8003d7c <UART_putc+0x78>)
 8003d2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d019      	beq.n	8003d6a <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003d36:	79fb      	ldrb	r3, [r7, #7]
 8003d38:	4a11      	ldr	r2, [pc, #68]	; (8003d80 <UART_putc+0x7c>)
 8003d3a:	56d3      	ldrsb	r3, [r2, r3]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7ff fe4f 	bl	80039e0 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8003d42:	79fb      	ldrb	r3, [r7, #7]
 8003d44:	019b      	lsls	r3, r3, #6
 8003d46:	4a0f      	ldr	r2, [pc, #60]	; (8003d84 <UART_putc+0x80>)
 8003d48:	4413      	add	r3, r2
 8003d4a:	1db9      	adds	r1, r7, #6
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f002 ffc4 	bl	8006cdc <HAL_UART_Transmit_IT>
 8003d54:	4603      	mov	r3, r0
 8003d56:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003d58:	79fb      	ldrb	r3, [r7, #7]
 8003d5a:	4a09      	ldr	r2, [pc, #36]	; (8003d80 <UART_putc+0x7c>)
 8003d5c:	56d3      	ldrsb	r3, [r2, r3]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7ff fe22 	bl	80039a8 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
 8003d66:	2b02      	cmp	r3, #2
 8003d68:	d0e5      	beq.n	8003d36 <UART_putc+0x32>
	}
}
 8003d6a:	bf00      	nop
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	0800dd58 	.word	0x0800dd58
 8003d78:	0800dd1c 	.word	0x0800dd1c
 8003d7c:	2000103c 	.word	0x2000103c
 8003d80:	0800dfb0 	.word	0x0800dfb0
 8003d84:	20000de0 	.word	0x20000de0

08003d88 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b087      	sub	sp, #28
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	4603      	mov	r3, r0
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
 8003d94:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8003d96:	7bfb      	ldrb	r3, [r7, #15]
 8003d98:	4a13      	ldr	r2, [pc, #76]	; (8003de8 <UART_impolite_force_puts_on_uart+0x60>)
 8003d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d01d      	beq.n	8003dde <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8003da2:	7bfb      	ldrb	r3, [r7, #15]
 8003da4:	4a11      	ldr	r2, [pc, #68]	; (8003dec <UART_impolite_force_puts_on_uart+0x64>)
 8003da6:	019b      	lsls	r3, r3, #6
 8003da8:	4413      	add	r3, r2
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8003dae:	2300      	movs	r3, #0
 8003db0:	617b      	str	r3, [r7, #20]
 8003db2:	e010      	b.n	8003dd6 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8003db4:	bf00      	nop
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d0f9      	beq.n	8003db6 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8003dc2:	68ba      	ldr	r2, [r7, #8]
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	461a      	mov	r2, r3
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	617b      	str	r3, [r7, #20]
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d3ea      	bcc.n	8003db4 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8003dde:	bf00      	nop
 8003de0:	371c      	adds	r7, #28
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bc80      	pop	{r7}
 8003de6:	4770      	bx	lr
 8003de8:	2000103c 	.word	0x2000103c
 8003dec:	20000de0 	.word	0x20000de0

08003df0 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8003df4:	4802      	ldr	r0, [pc, #8]	; (8003e00 <USART1_IRQHandler+0x10>)
 8003df6:	f003 f809 	bl	8006e0c <HAL_UART_IRQHandler>
}
 8003dfa:	bf00      	nop
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	20000de0 	.word	0x20000de0

08003e04 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8003e08:	4802      	ldr	r0, [pc, #8]	; (8003e14 <USART2_IRQHandler+0x10>)
 8003e0a:	f002 ffff 	bl	8006e0c <HAL_UART_IRQHandler>
}
 8003e0e:	bf00      	nop
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	20000e20 	.word	0x20000e20

08003e18 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8003e1c:	4802      	ldr	r0, [pc, #8]	; (8003e28 <USART3_IRQHandler+0x10>)
 8003e1e:	f002 fff5 	bl	8006e0c <HAL_UART_IRQHandler>
}
 8003e22:	bf00      	nop
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	20000e60 	.word	0x20000e60

08003e2c <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a1e      	ldr	r2, [pc, #120]	; (8003eb4 <HAL_UART_RxCpltCallback+0x88>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d102      	bne.n	8003e44 <HAL_UART_RxCpltCallback+0x18>
 8003e3e:	2300      	movs	r3, #0
 8003e40:	73fb      	strb	r3, [r7, #15]
 8003e42:	e00e      	b.n	8003e62 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a1b      	ldr	r2, [pc, #108]	; (8003eb8 <HAL_UART_RxCpltCallback+0x8c>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d102      	bne.n	8003e54 <HAL_UART_RxCpltCallback+0x28>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	73fb      	strb	r3, [r7, #15]
 8003e52:	e006      	b.n	8003e62 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a18      	ldr	r2, [pc, #96]	; (8003ebc <HAL_UART_RxCpltCallback+0x90>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d126      	bne.n	8003eac <HAL_UART_RxCpltCallback+0x80>
 8003e5e:	2302      	movs	r3, #2
 8003e60:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
 8003e64:	4a16      	ldr	r2, [pc, #88]	; (8003ec0 <HAL_UART_RxCpltCallback+0x94>)
 8003e66:	2101      	movs	r1, #1
 8003e68:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8003e6c:	7bfb      	ldrb	r3, [r7, #15]
 8003e6e:	4a15      	ldr	r2, [pc, #84]	; (8003ec4 <HAL_UART_RxCpltCallback+0x98>)
 8003e70:	5cd3      	ldrb	r3, [r2, r3]
 8003e72:	3301      	adds	r3, #1
 8003e74:	425a      	negs	r2, r3
 8003e76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e7a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003e7e:	bf58      	it	pl
 8003e80:	4253      	negpl	r3, r2
 8003e82:	7bfa      	ldrb	r2, [r7, #15]
 8003e84:	b2d9      	uxtb	r1, r3
 8003e86:	4b0f      	ldr	r3, [pc, #60]	; (8003ec4 <HAL_UART_RxCpltCallback+0x98>)
 8003e88:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8003e8a:	7bfb      	ldrb	r3, [r7, #15]
 8003e8c:	019b      	lsls	r3, r3, #6
 8003e8e:	4a0e      	ldr	r2, [pc, #56]	; (8003ec8 <HAL_UART_RxCpltCallback+0x9c>)
 8003e90:	1898      	adds	r0, r3, r2
 8003e92:	7bfb      	ldrb	r3, [r7, #15]
 8003e94:	7bfa      	ldrb	r2, [r7, #15]
 8003e96:	490b      	ldr	r1, [pc, #44]	; (8003ec4 <HAL_UART_RxCpltCallback+0x98>)
 8003e98:	5c8a      	ldrb	r2, [r1, r2]
 8003e9a:	01db      	lsls	r3, r3, #7
 8003e9c:	4413      	add	r3, r2
 8003e9e:	4a0b      	ldr	r2, [pc, #44]	; (8003ecc <HAL_UART_RxCpltCallback+0xa0>)
 8003ea0:	4413      	add	r3, r2
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	f002 ff5d 	bl	8006d64 <HAL_UART_Receive_IT>
 8003eaa:	e000      	b.n	8003eae <HAL_UART_RxCpltCallback+0x82>
	else return;
 8003eac:	bf00      	nop
}
 8003eae:	3710      	adds	r7, #16
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40013800 	.word	0x40013800
 8003eb8:	40004400 	.word	0x40004400
 8003ebc:	40004800 	.word	0x40004800
 8003ec0:	20001030 	.word	0x20001030
 8003ec4:	20001020 	.word	0x20001020
 8003ec8:	20000de0 	.word	0x20000de0
 8003ecc:	20000ea0 	.word	0x20000ea0

08003ed0 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b08c      	sub	sp, #48	; 0x30
 8003ed4:	af02      	add	r7, sp, #8
 8003ed6:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	22c0      	movs	r2, #192	; 0xc0
 8003ede:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2200      	movs	r2, #0
 8003eee:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2200      	movs	r2, #0
 8003efe:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2200      	movs	r2, #0
 8003f06:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a53      	ldr	r2, [pc, #332]	; (8004064 <HAL_UART_MspInit+0x194>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d142      	bne.n	8003fa0 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8003f1a:	4b53      	ldr	r3, [pc, #332]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003f1c:	699b      	ldr	r3, [r3, #24]
 8003f1e:	4a52      	ldr	r2, [pc, #328]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003f20:	f043 0301 	orr.w	r3, r3, #1
 8003f24:	6193      	str	r3, [r2, #24]
 8003f26:	4b50      	ldr	r3, [pc, #320]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	623b      	str	r3, [r7, #32]
 8003f30:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003f32:	4b4d      	ldr	r3, [pc, #308]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	4a4c      	ldr	r2, [pc, #304]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003f38:	f043 0308 	orr.w	r3, r3, #8
 8003f3c:	6193      	str	r3, [r2, #24]
 8003f3e:	4b4a      	ldr	r3, [pc, #296]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	f003 0308 	and.w	r3, r3, #8
 8003f46:	61fb      	str	r3, [r7, #28]
 8003f48:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	9300      	str	r3, [sp, #0]
 8003f4e:	2301      	movs	r3, #1
 8003f50:	2202      	movs	r2, #2
 8003f52:	2140      	movs	r1, #64	; 0x40
 8003f54:	4845      	ldr	r0, [pc, #276]	; (800406c <HAL_UART_MspInit+0x19c>)
 8003f56:	f7fd ff09 	bl	8001d6c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	9300      	str	r3, [sp, #0]
 8003f5e:	2301      	movs	r3, #1
 8003f60:	2200      	movs	r2, #0
 8003f62:	2180      	movs	r1, #128	; 0x80
 8003f64:	4841      	ldr	r0, [pc, #260]	; (800406c <HAL_UART_MspInit+0x19c>)
 8003f66:	f7fd ff01 	bl	8001d6c <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8003f6a:	4b41      	ldr	r3, [pc, #260]	; (8004070 <HAL_UART_MspInit+0x1a0>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	627b      	str	r3, [r7, #36]	; 0x24
 8003f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f72:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003f76:	627b      	str	r3, [r7, #36]	; 0x24
 8003f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7a:	f043 0304 	orr.w	r3, r3, #4
 8003f7e:	627b      	str	r3, [r7, #36]	; 0x24
 8003f80:	4a3b      	ldr	r2, [pc, #236]	; (8004070 <HAL_UART_MspInit+0x1a0>)
 8003f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f84:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8003f86:	4b38      	ldr	r3, [pc, #224]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	4a37      	ldr	r2, [pc, #220]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003f8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f90:	6193      	str	r3, [r2, #24]
 8003f92:	4b35      	ldr	r3, [pc, #212]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f9a:	61bb      	str	r3, [r7, #24]
 8003f9c:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8003f9e:	e05c      	b.n	800405a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a33      	ldr	r2, [pc, #204]	; (8004074 <HAL_UART_MspInit+0x1a4>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d128      	bne.n	8003ffc <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8003faa:	4b2f      	ldr	r3, [pc, #188]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003fac:	699b      	ldr	r3, [r3, #24]
 8003fae:	4a2e      	ldr	r2, [pc, #184]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003fb0:	f043 0304 	orr.w	r3, r3, #4
 8003fb4:	6193      	str	r3, [r2, #24]
 8003fb6:	4b2c      	ldr	r3, [pc, #176]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	f003 0304 	and.w	r3, r3, #4
 8003fbe:	617b      	str	r3, [r7, #20]
 8003fc0:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	9300      	str	r3, [sp, #0]
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	2202      	movs	r2, #2
 8003fca:	2104      	movs	r1, #4
 8003fcc:	482a      	ldr	r0, [pc, #168]	; (8004078 <HAL_UART_MspInit+0x1a8>)
 8003fce:	f7fd fecd 	bl	8001d6c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	9300      	str	r3, [sp, #0]
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	2200      	movs	r2, #0
 8003fda:	2108      	movs	r1, #8
 8003fdc:	4826      	ldr	r0, [pc, #152]	; (8004078 <HAL_UART_MspInit+0x1a8>)
 8003fde:	f7fd fec5 	bl	8001d6c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8003fe2:	4b21      	ldr	r3, [pc, #132]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003fe4:	69db      	ldr	r3, [r3, #28]
 8003fe6:	4a20      	ldr	r2, [pc, #128]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003fe8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fec:	61d3      	str	r3, [r2, #28]
 8003fee:	4b1e      	ldr	r3, [pc, #120]	; (8004068 <HAL_UART_MspInit+0x198>)
 8003ff0:	69db      	ldr	r3, [r3, #28]
 8003ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff6:	613b      	str	r3, [r7, #16]
 8003ff8:	693b      	ldr	r3, [r7, #16]
}
 8003ffa:	e02e      	b.n	800405a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a1e      	ldr	r2, [pc, #120]	; (800407c <HAL_UART_MspInit+0x1ac>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d129      	bne.n	800405a <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8004006:	4b18      	ldr	r3, [pc, #96]	; (8004068 <HAL_UART_MspInit+0x198>)
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	4a17      	ldr	r2, [pc, #92]	; (8004068 <HAL_UART_MspInit+0x198>)
 800400c:	f043 0308 	orr.w	r3, r3, #8
 8004010:	6193      	str	r3, [r2, #24]
 8004012:	4b15      	ldr	r3, [pc, #84]	; (8004068 <HAL_UART_MspInit+0x198>)
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	f003 0308 	and.w	r3, r3, #8
 800401a:	60fb      	str	r3, [r7, #12]
 800401c:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800401e:	2303      	movs	r3, #3
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	2301      	movs	r3, #1
 8004024:	2202      	movs	r2, #2
 8004026:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800402a:	4810      	ldr	r0, [pc, #64]	; (800406c <HAL_UART_MspInit+0x19c>)
 800402c:	f7fd fe9e 	bl	8001d6c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8004030:	2303      	movs	r3, #3
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	2301      	movs	r3, #1
 8004036:	2200      	movs	r2, #0
 8004038:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800403c:	480b      	ldr	r0, [pc, #44]	; (800406c <HAL_UART_MspInit+0x19c>)
 800403e:	f7fd fe95 	bl	8001d6c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8004042:	4b09      	ldr	r3, [pc, #36]	; (8004068 <HAL_UART_MspInit+0x198>)
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	4a08      	ldr	r2, [pc, #32]	; (8004068 <HAL_UART_MspInit+0x198>)
 8004048:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800404c:	61d3      	str	r3, [r2, #28]
 800404e:	4b06      	ldr	r3, [pc, #24]	; (8004068 <HAL_UART_MspInit+0x198>)
 8004050:	69db      	ldr	r3, [r3, #28]
 8004052:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004056:	60bb      	str	r3, [r7, #8]
 8004058:	68bb      	ldr	r3, [r7, #8]
}
 800405a:	bf00      	nop
 800405c:	3728      	adds	r7, #40	; 0x28
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	40013800 	.word	0x40013800
 8004068:	40021000 	.word	0x40021000
 800406c:	40010c00 	.word	0x40010c00
 8004070:	40010000 	.word	0x40010000
 8004074:	40004400 	.word	0x40004400
 8004078:	40010800 	.word	0x40010800
 800407c:	40004800 	.word	0x40004800

08004080 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800408c:	2b08      	cmp	r3, #8
 800408e:	d106      	bne.n	800409e <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2222      	movs	r2, #34	; 0x22
 800409a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 800409e:	bf00      	nop
 80040a0:	370c      	adds	r7, #12
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bc80      	pop	{r7}
 80040a6:	4770      	bx	lr

080040a8 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80040ac:	4b03      	ldr	r3, [pc, #12]	; (80040bc <WWDG_IRQHandler+0x14>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4903      	ldr	r1, [pc, #12]	; (80040c0 <WWDG_IRQHandler+0x18>)
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fe fe3a 	bl	8002d2c <dump_printf>
	while(1);
 80040b8:	e7fe      	b.n	80040b8 <WWDG_IRQHandler+0x10>
 80040ba:	bf00      	nop
 80040bc:	2000001c 	.word	0x2000001c
 80040c0:	0800dde8 	.word	0x0800dde8

080040c4 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80040c8:	4b03      	ldr	r3, [pc, #12]	; (80040d8 <PVD_IRQHandler+0x14>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4903      	ldr	r1, [pc, #12]	; (80040dc <PVD_IRQHandler+0x18>)
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7fe fe2c 	bl	8002d2c <dump_printf>
	while(1);
 80040d4:	e7fe      	b.n	80040d4 <PVD_IRQHandler+0x10>
 80040d6:	bf00      	nop
 80040d8:	2000001c 	.word	0x2000001c
 80040dc:	0800ddf0 	.word	0x0800ddf0

080040e0 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80040e4:	4b03      	ldr	r3, [pc, #12]	; (80040f4 <TAMPER_IRQHandler+0x14>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4903      	ldr	r1, [pc, #12]	; (80040f8 <TAMPER_IRQHandler+0x18>)
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7fe fe1e 	bl	8002d2c <dump_printf>
	while(1);
 80040f0:	e7fe      	b.n	80040f0 <TAMPER_IRQHandler+0x10>
 80040f2:	bf00      	nop
 80040f4:	2000001c 	.word	0x2000001c
 80040f8:	0800ddf4 	.word	0x0800ddf4

080040fc <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8004100:	4b03      	ldr	r3, [pc, #12]	; (8004110 <RTC_IRQHandler+0x14>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4903      	ldr	r1, [pc, #12]	; (8004114 <RTC_IRQHandler+0x18>)
 8004106:	4618      	mov	r0, r3
 8004108:	f7fe fe10 	bl	8002d2c <dump_printf>
	while(1);
 800410c:	e7fe      	b.n	800410c <RTC_IRQHandler+0x10>
 800410e:	bf00      	nop
 8004110:	2000001c 	.word	0x2000001c
 8004114:	0800ddfc 	.word	0x0800ddfc

08004118 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 800411c:	4b03      	ldr	r3, [pc, #12]	; (800412c <FLASH_IRQHandler+0x14>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4903      	ldr	r1, [pc, #12]	; (8004130 <FLASH_IRQHandler+0x18>)
 8004122:	4618      	mov	r0, r3
 8004124:	f7fe fe02 	bl	8002d2c <dump_printf>
	while(1);
 8004128:	e7fe      	b.n	8004128 <FLASH_IRQHandler+0x10>
 800412a:	bf00      	nop
 800412c:	2000001c 	.word	0x2000001c
 8004130:	0800de00 	.word	0x0800de00

08004134 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8004138:	4b03      	ldr	r3, [pc, #12]	; (8004148 <RCC_IRQHandler+0x14>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4903      	ldr	r1, [pc, #12]	; (800414c <RCC_IRQHandler+0x18>)
 800413e:	4618      	mov	r0, r3
 8004140:	f7fe fdf4 	bl	8002d2c <dump_printf>
	while(1);
 8004144:	e7fe      	b.n	8004144 <RCC_IRQHandler+0x10>
 8004146:	bf00      	nop
 8004148:	2000001c 	.word	0x2000001c
 800414c:	0800de08 	.word	0x0800de08

08004150 <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 8004154:	4b03      	ldr	r3, [pc, #12]	; (8004164 <DMA1_Channel1_IRQHandler+0x14>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4903      	ldr	r1, [pc, #12]	; (8004168 <DMA1_Channel1_IRQHandler+0x18>)
 800415a:	4618      	mov	r0, r3
 800415c:	f7fe fde6 	bl	8002d2c <dump_printf>
	while(1);
 8004160:	e7fe      	b.n	8004160 <DMA1_Channel1_IRQHandler+0x10>
 8004162:	bf00      	nop
 8004164:	2000001c 	.word	0x2000001c
 8004168:	0800de34 	.word	0x0800de34

0800416c <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8004170:	4b03      	ldr	r3, [pc, #12]	; (8004180 <DMA1_Channel2_IRQHandler+0x14>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4903      	ldr	r1, [pc, #12]	; (8004184 <DMA1_Channel2_IRQHandler+0x18>)
 8004176:	4618      	mov	r0, r3
 8004178:	f7fe fdd8 	bl	8002d2c <dump_printf>
	while(1);
 800417c:	e7fe      	b.n	800417c <DMA1_Channel2_IRQHandler+0x10>
 800417e:	bf00      	nop
 8004180:	2000001c 	.word	0x2000001c
 8004184:	0800de44 	.word	0x0800de44

08004188 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 800418c:	4b03      	ldr	r3, [pc, #12]	; (800419c <DMA1_Channel3_IRQHandler+0x14>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4903      	ldr	r1, [pc, #12]	; (80041a0 <DMA1_Channel3_IRQHandler+0x18>)
 8004192:	4618      	mov	r0, r3
 8004194:	f7fe fdca 	bl	8002d2c <dump_printf>
	while(1);
 8004198:	e7fe      	b.n	8004198 <DMA1_Channel3_IRQHandler+0x10>
 800419a:	bf00      	nop
 800419c:	2000001c 	.word	0x2000001c
 80041a0:	0800de54 	.word	0x0800de54

080041a4 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 80041a8:	4b03      	ldr	r3, [pc, #12]	; (80041b8 <DMA1_Channel4_IRQHandler+0x14>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4903      	ldr	r1, [pc, #12]	; (80041bc <DMA1_Channel4_IRQHandler+0x18>)
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7fe fdbc 	bl	8002d2c <dump_printf>
	while(1);
 80041b4:	e7fe      	b.n	80041b4 <DMA1_Channel4_IRQHandler+0x10>
 80041b6:	bf00      	nop
 80041b8:	2000001c 	.word	0x2000001c
 80041bc:	0800de64 	.word	0x0800de64

080041c0 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 80041c4:	4b03      	ldr	r3, [pc, #12]	; (80041d4 <DMA1_Channel5_IRQHandler+0x14>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4903      	ldr	r1, [pc, #12]	; (80041d8 <DMA1_Channel5_IRQHandler+0x18>)
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7fe fdae 	bl	8002d2c <dump_printf>
	while(1);
 80041d0:	e7fe      	b.n	80041d0 <DMA1_Channel5_IRQHandler+0x10>
 80041d2:	bf00      	nop
 80041d4:	2000001c 	.word	0x2000001c
 80041d8:	0800de74 	.word	0x0800de74

080041dc <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80041e0:	4b03      	ldr	r3, [pc, #12]	; (80041f0 <DMA1_Channel6_IRQHandler+0x14>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4903      	ldr	r1, [pc, #12]	; (80041f4 <DMA1_Channel6_IRQHandler+0x18>)
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7fe fda0 	bl	8002d2c <dump_printf>
	while(1);
 80041ec:	e7fe      	b.n	80041ec <DMA1_Channel6_IRQHandler+0x10>
 80041ee:	bf00      	nop
 80041f0:	2000001c 	.word	0x2000001c
 80041f4:	0800de84 	.word	0x0800de84

080041f8 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80041fc:	4b03      	ldr	r3, [pc, #12]	; (800420c <DMA1_Channel7_IRQHandler+0x14>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4903      	ldr	r1, [pc, #12]	; (8004210 <DMA1_Channel7_IRQHandler+0x18>)
 8004202:	4618      	mov	r0, r3
 8004204:	f7fe fd92 	bl	8002d2c <dump_printf>
	while(1);
 8004208:	e7fe      	b.n	8004208 <DMA1_Channel7_IRQHandler+0x10>
 800420a:	bf00      	nop
 800420c:	2000001c 	.word	0x2000001c
 8004210:	0800de94 	.word	0x0800de94

08004214 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8004218:	4b03      	ldr	r3, [pc, #12]	; (8004228 <ADC1_2_IRQHandler+0x14>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4903      	ldr	r1, [pc, #12]	; (800422c <ADC1_2_IRQHandler+0x18>)
 800421e:	4618      	mov	r0, r3
 8004220:	f7fe fd84 	bl	8002d2c <dump_printf>
	while(1);
 8004224:	e7fe      	b.n	8004224 <ADC1_2_IRQHandler+0x10>
 8004226:	bf00      	nop
 8004228:	2000001c 	.word	0x2000001c
 800422c:	0800dea4 	.word	0x0800dea4

08004230 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8004234:	4b03      	ldr	r3, [pc, #12]	; (8004244 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4903      	ldr	r1, [pc, #12]	; (8004248 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 800423a:	4618      	mov	r0, r3
 800423c:	f7fe fd76 	bl	8002d2c <dump_printf>
	while(1);
 8004240:	e7fe      	b.n	8004240 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8004242:	bf00      	nop
 8004244:	2000001c 	.word	0x2000001c
 8004248:	0800deac 	.word	0x0800deac

0800424c <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8004250:	4b03      	ldr	r3, [pc, #12]	; (8004260 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4903      	ldr	r1, [pc, #12]	; (8004264 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8004256:	4618      	mov	r0, r3
 8004258:	f7fe fd68 	bl	8002d2c <dump_printf>
	while(1);
 800425c:	e7fe      	b.n	800425c <USB_LP_CAN1_RX0_IRQHandler+0x10>
 800425e:	bf00      	nop
 8004260:	2000001c 	.word	0x2000001c
 8004264:	0800debc 	.word	0x0800debc

08004268 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 800426c:	4b03      	ldr	r3, [pc, #12]	; (800427c <CAN1_RX1_IRQHandler+0x14>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4903      	ldr	r1, [pc, #12]	; (8004280 <CAN1_RX1_IRQHandler+0x18>)
 8004272:	4618      	mov	r0, r3
 8004274:	f7fe fd5a 	bl	8002d2c <dump_printf>
	while(1);
 8004278:	e7fe      	b.n	8004278 <CAN1_RX1_IRQHandler+0x10>
 800427a:	bf00      	nop
 800427c:	2000001c 	.word	0x2000001c
 8004280:	0800decc 	.word	0x0800decc

08004284 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8004288:	4b03      	ldr	r3, [pc, #12]	; (8004298 <CAN1_SCE_IRQHandler+0x14>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4903      	ldr	r1, [pc, #12]	; (800429c <CAN1_SCE_IRQHandler+0x18>)
 800428e:	4618      	mov	r0, r3
 8004290:	f7fe fd4c 	bl	8002d2c <dump_printf>
	while(1);
 8004294:	e7fe      	b.n	8004294 <CAN1_SCE_IRQHandler+0x10>
 8004296:	bf00      	nop
 8004298:	2000001c 	.word	0x2000001c
 800429c:	0800ded8 	.word	0x0800ded8

080042a0 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 80042a4:	4b03      	ldr	r3, [pc, #12]	; (80042b4 <TIM1_BRK_IRQHandler+0x14>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4903      	ldr	r1, [pc, #12]	; (80042b8 <TIM1_BRK_IRQHandler+0x18>)
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7fe fd3e 	bl	8002d2c <dump_printf>
	while(1);
 80042b0:	e7fe      	b.n	80042b0 <TIM1_BRK_IRQHandler+0x10>
 80042b2:	bf00      	nop
 80042b4:	2000001c 	.word	0x2000001c
 80042b8:	0800deec 	.word	0x0800deec

080042bc <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 80042c0:	4b03      	ldr	r3, [pc, #12]	; (80042d0 <TIM1_TRG_COM_IRQHandler+0x14>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4903      	ldr	r1, [pc, #12]	; (80042d4 <TIM1_TRG_COM_IRQHandler+0x18>)
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7fe fd30 	bl	8002d2c <dump_printf>
	while(1);
 80042cc:	e7fe      	b.n	80042cc <TIM1_TRG_COM_IRQHandler+0x10>
 80042ce:	bf00      	nop
 80042d0:	2000001c 	.word	0x2000001c
 80042d4:	0800df00 	.word	0x0800df00

080042d8 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80042dc:	4b03      	ldr	r3, [pc, #12]	; (80042ec <TIM1_CC_IRQHandler+0x14>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4903      	ldr	r1, [pc, #12]	; (80042f0 <TIM1_CC_IRQHandler+0x18>)
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7fe fd22 	bl	8002d2c <dump_printf>
	while(1);
 80042e8:	e7fe      	b.n	80042e8 <TIM1_CC_IRQHandler+0x10>
 80042ea:	bf00      	nop
 80042ec:	2000001c 	.word	0x2000001c
 80042f0:	0800df10 	.word	0x0800df10

080042f4 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80042f8:	4b03      	ldr	r3, [pc, #12]	; (8004308 <I2C1_EV_IRQHandler+0x14>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4903      	ldr	r1, [pc, #12]	; (800430c <I2C1_EV_IRQHandler+0x18>)
 80042fe:	4618      	mov	r0, r3
 8004300:	f7fe fd14 	bl	8002d2c <dump_printf>
	while(1);
 8004304:	e7fe      	b.n	8004304 <I2C1_EV_IRQHandler+0x10>
 8004306:	bf00      	nop
 8004308:	2000001c 	.word	0x2000001c
 800430c:	0800df30 	.word	0x0800df30

08004310 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8004314:	4b03      	ldr	r3, [pc, #12]	; (8004324 <I2C1_ER_IRQHandler+0x14>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4903      	ldr	r1, [pc, #12]	; (8004328 <I2C1_ER_IRQHandler+0x18>)
 800431a:	4618      	mov	r0, r3
 800431c:	f7fe fd06 	bl	8002d2c <dump_printf>
	while(1);
 8004320:	e7fe      	b.n	8004320 <I2C1_ER_IRQHandler+0x10>
 8004322:	bf00      	nop
 8004324:	2000001c 	.word	0x2000001c
 8004328:	0800df38 	.word	0x0800df38

0800432c <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8004330:	4b03      	ldr	r3, [pc, #12]	; (8004340 <I2C2_EV_IRQHandler+0x14>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4903      	ldr	r1, [pc, #12]	; (8004344 <I2C2_EV_IRQHandler+0x18>)
 8004336:	4618      	mov	r0, r3
 8004338:	f7fe fcf8 	bl	8002d2c <dump_printf>
	while(1);
 800433c:	e7fe      	b.n	800433c <I2C2_EV_IRQHandler+0x10>
 800433e:	bf00      	nop
 8004340:	2000001c 	.word	0x2000001c
 8004344:	0800df40 	.word	0x0800df40

08004348 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 800434c:	4b03      	ldr	r3, [pc, #12]	; (800435c <I2C2_ER_IRQHandler+0x14>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4903      	ldr	r1, [pc, #12]	; (8004360 <I2C2_ER_IRQHandler+0x18>)
 8004352:	4618      	mov	r0, r3
 8004354:	f7fe fcea 	bl	8002d2c <dump_printf>
	while(1);
 8004358:	e7fe      	b.n	8004358 <I2C2_ER_IRQHandler+0x10>
 800435a:	bf00      	nop
 800435c:	2000001c 	.word	0x2000001c
 8004360:	0800df48 	.word	0x0800df48

08004364 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8004368:	4b03      	ldr	r3, [pc, #12]	; (8004378 <SPI1_IRQHandler+0x14>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4903      	ldr	r1, [pc, #12]	; (800437c <SPI1_IRQHandler+0x18>)
 800436e:	4618      	mov	r0, r3
 8004370:	f7fe fcdc 	bl	8002d2c <dump_printf>
	while(1);
 8004374:	e7fe      	b.n	8004374 <SPI1_IRQHandler+0x10>
 8004376:	bf00      	nop
 8004378:	2000001c 	.word	0x2000001c
 800437c:	0800df50 	.word	0x0800df50

08004380 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8004384:	4b03      	ldr	r3, [pc, #12]	; (8004394 <SPI2_IRQHandler+0x14>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4903      	ldr	r1, [pc, #12]	; (8004398 <SPI2_IRQHandler+0x18>)
 800438a:	4618      	mov	r0, r3
 800438c:	f7fe fcce 	bl	8002d2c <dump_printf>
	while(1);
 8004390:	e7fe      	b.n	8004390 <SPI2_IRQHandler+0x10>
 8004392:	bf00      	nop
 8004394:	2000001c 	.word	0x2000001c
 8004398:	0800df58 	.word	0x0800df58

0800439c <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 80043a0:	4b03      	ldr	r3, [pc, #12]	; (80043b0 <RTC_Alarm_IRQHandler+0x14>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4903      	ldr	r1, [pc, #12]	; (80043b4 <RTC_Alarm_IRQHandler+0x18>)
 80043a6:	4618      	mov	r0, r3
 80043a8:	f7fe fcc0 	bl	8002d2c <dump_printf>
	while(1);
 80043ac:	e7fe      	b.n	80043ac <RTC_Alarm_IRQHandler+0x10>
 80043ae:	bf00      	nop
 80043b0:	2000001c 	.word	0x2000001c
 80043b4:	0800df84 	.word	0x0800df84

080043b8 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 80043bc:	4b03      	ldr	r3, [pc, #12]	; (80043cc <USBWakeUp_IRQHandler+0x14>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4903      	ldr	r1, [pc, #12]	; (80043d0 <USBWakeUp_IRQHandler+0x18>)
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7fe fcb2 	bl	8002d2c <dump_printf>
}
 80043c8:	bf00      	nop
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	2000001c 	.word	0x2000001c
 80043d0:	0800df90 	.word	0x0800df90

080043d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80043d4:	b480      	push	{r7}
 80043d6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80043d8:	4b15      	ldr	r3, [pc, #84]	; (8004430 <SystemInit+0x5c>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a14      	ldr	r2, [pc, #80]	; (8004430 <SystemInit+0x5c>)
 80043de:	f043 0301 	orr.w	r3, r3, #1
 80043e2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80043e4:	4b12      	ldr	r3, [pc, #72]	; (8004430 <SystemInit+0x5c>)
 80043e6:	685a      	ldr	r2, [r3, #4]
 80043e8:	4911      	ldr	r1, [pc, #68]	; (8004430 <SystemInit+0x5c>)
 80043ea:	4b12      	ldr	r3, [pc, #72]	; (8004434 <SystemInit+0x60>)
 80043ec:	4013      	ands	r3, r2
 80043ee:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80043f0:	4b0f      	ldr	r3, [pc, #60]	; (8004430 <SystemInit+0x5c>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a0e      	ldr	r2, [pc, #56]	; (8004430 <SystemInit+0x5c>)
 80043f6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80043fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043fe:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004400:	4b0b      	ldr	r3, [pc, #44]	; (8004430 <SystemInit+0x5c>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a0a      	ldr	r2, [pc, #40]	; (8004430 <SystemInit+0x5c>)
 8004406:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800440a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800440c:	4b08      	ldr	r3, [pc, #32]	; (8004430 <SystemInit+0x5c>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	4a07      	ldr	r2, [pc, #28]	; (8004430 <SystemInit+0x5c>)
 8004412:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004416:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8004418:	4b05      	ldr	r3, [pc, #20]	; (8004430 <SystemInit+0x5c>)
 800441a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800441e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004420:	4b05      	ldr	r3, [pc, #20]	; (8004438 <SystemInit+0x64>)
 8004422:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004426:	609a      	str	r2, [r3, #8]
#endif 
}
 8004428:	bf00      	nop
 800442a:	46bd      	mov	sp, r7
 800442c:	bc80      	pop	{r7}
 800442e:	4770      	bx	lr
 8004430:	40021000 	.word	0x40021000
 8004434:	f8ff0000 	.word	0xf8ff0000
 8004438:	e000ed00 	.word	0xe000ed00

0800443c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8004442:	2300      	movs	r3, #0
 8004444:	60fb      	str	r3, [r7, #12]
 8004446:	2300      	movs	r3, #0
 8004448:	60bb      	str	r3, [r7, #8]
 800444a:	2300      	movs	r3, #0
 800444c:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800444e:	4b2f      	ldr	r3, [pc, #188]	; (800450c <SystemCoreClockUpdate+0xd0>)
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f003 030c 	and.w	r3, r3, #12
 8004456:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2b08      	cmp	r3, #8
 800445c:	d011      	beq.n	8004482 <SystemCoreClockUpdate+0x46>
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2b08      	cmp	r3, #8
 8004462:	d83a      	bhi.n	80044da <SystemCoreClockUpdate+0x9e>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <SystemCoreClockUpdate+0x36>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2b04      	cmp	r3, #4
 800446e:	d004      	beq.n	800447a <SystemCoreClockUpdate+0x3e>
 8004470:	e033      	b.n	80044da <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8004472:	4b27      	ldr	r3, [pc, #156]	; (8004510 <SystemCoreClockUpdate+0xd4>)
 8004474:	4a27      	ldr	r2, [pc, #156]	; (8004514 <SystemCoreClockUpdate+0xd8>)
 8004476:	601a      	str	r2, [r3, #0]
      break;
 8004478:	e033      	b.n	80044e2 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800447a:	4b25      	ldr	r3, [pc, #148]	; (8004510 <SystemCoreClockUpdate+0xd4>)
 800447c:	4a25      	ldr	r2, [pc, #148]	; (8004514 <SystemCoreClockUpdate+0xd8>)
 800447e:	601a      	str	r2, [r3, #0]
      break;
 8004480:	e02f      	b.n	80044e2 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8004482:	4b22      	ldr	r3, [pc, #136]	; (800450c <SystemCoreClockUpdate+0xd0>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800448a:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800448c:	4b1f      	ldr	r3, [pc, #124]	; (800450c <SystemCoreClockUpdate+0xd0>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004494:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	0c9b      	lsrs	r3, r3, #18
 800449a:	3302      	adds	r3, #2
 800449c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d106      	bne.n	80044b2 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	4a1c      	ldr	r2, [pc, #112]	; (8004518 <SystemCoreClockUpdate+0xdc>)
 80044a8:	fb02 f303 	mul.w	r3, r2, r3
 80044ac:	4a18      	ldr	r2, [pc, #96]	; (8004510 <SystemCoreClockUpdate+0xd4>)
 80044ae:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 80044b0:	e017      	b.n	80044e2 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80044b2:	4b16      	ldr	r3, [pc, #88]	; (800450c <SystemCoreClockUpdate+0xd0>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d006      	beq.n	80044cc <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	4a15      	ldr	r2, [pc, #84]	; (8004518 <SystemCoreClockUpdate+0xdc>)
 80044c2:	fb02 f303 	mul.w	r3, r2, r3
 80044c6:	4a12      	ldr	r2, [pc, #72]	; (8004510 <SystemCoreClockUpdate+0xd4>)
 80044c8:	6013      	str	r3, [r2, #0]
      break;
 80044ca:	e00a      	b.n	80044e2 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	4a11      	ldr	r2, [pc, #68]	; (8004514 <SystemCoreClockUpdate+0xd8>)
 80044d0:	fb02 f303 	mul.w	r3, r2, r3
 80044d4:	4a0e      	ldr	r2, [pc, #56]	; (8004510 <SystemCoreClockUpdate+0xd4>)
 80044d6:	6013      	str	r3, [r2, #0]
      break;
 80044d8:	e003      	b.n	80044e2 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 80044da:	4b0d      	ldr	r3, [pc, #52]	; (8004510 <SystemCoreClockUpdate+0xd4>)
 80044dc:	4a0d      	ldr	r2, [pc, #52]	; (8004514 <SystemCoreClockUpdate+0xd8>)
 80044de:	601a      	str	r2, [r3, #0]
      break;
 80044e0:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80044e2:	4b0a      	ldr	r3, [pc, #40]	; (800450c <SystemCoreClockUpdate+0xd0>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	091b      	lsrs	r3, r3, #4
 80044e8:	f003 030f 	and.w	r3, r3, #15
 80044ec:	4a0b      	ldr	r2, [pc, #44]	; (800451c <SystemCoreClockUpdate+0xe0>)
 80044ee:	5cd3      	ldrb	r3, [r2, r3]
 80044f0:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80044f2:	4b07      	ldr	r3, [pc, #28]	; (8004510 <SystemCoreClockUpdate+0xd4>)
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	fa22 f303 	lsr.w	r3, r2, r3
 80044fc:	4a04      	ldr	r2, [pc, #16]	; (8004510 <SystemCoreClockUpdate+0xd4>)
 80044fe:	6013      	str	r3, [r2, #0]
}
 8004500:	bf00      	nop
 8004502:	3714      	adds	r7, #20
 8004504:	46bd      	mov	sp, r7
 8004506:	bc80      	pop	{r7}
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	40021000 	.word	0x40021000
 8004510:	20000020 	.word	0x20000020
 8004514:	007a1200 	.word	0x007a1200
 8004518:	003d0900 	.word	0x003d0900
 800451c:	0800dfb4 	.word	0x0800dfb4

08004520 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004526:	2300      	movs	r3, #0
 8004528:	71fb      	strb	r3, [r7, #7]
 800452a:	e007      	b.n	800453c <Systick_init+0x1c>
		callback_functions[i] = NULL;
 800452c:	79fb      	ldrb	r3, [r7, #7]
 800452e:	4a0b      	ldr	r2, [pc, #44]	; (800455c <Systick_init+0x3c>)
 8004530:	2100      	movs	r1, #0
 8004532:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004536:	79fb      	ldrb	r3, [r7, #7]
 8004538:	3301      	adds	r3, #1
 800453a:	71fb      	strb	r3, [r7, #7]
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	2b0f      	cmp	r3, #15
 8004540:	d9f4      	bls.n	800452c <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8004542:	2200      	movs	r2, #0
 8004544:	2100      	movs	r1, #0
 8004546:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800454a:	f000 fe94 	bl	8005276 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 800454e:	4b04      	ldr	r3, [pc, #16]	; (8004560 <Systick_init+0x40>)
 8004550:	2201      	movs	r2, #1
 8004552:	601a      	str	r2, [r3, #0]
}
 8004554:	bf00      	nop
 8004556:	3708      	adds	r7, #8
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	20001048 	.word	0x20001048
 8004560:	20001088 	.word	0x20001088

08004564 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 800456a:	f000 fd6d 	bl	8005048 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800456e:	f000 feb8 	bl	80052e2 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8004572:	4b0f      	ldr	r3, [pc, #60]	; (80045b0 <SysTick_Handler+0x4c>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <SysTick_Handler+0x1a>
		Systick_init();
 800457a:	f7ff ffd1 	bl	8004520 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800457e:	2300      	movs	r3, #0
 8004580:	71fb      	strb	r3, [r7, #7]
 8004582:	e00d      	b.n	80045a0 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8004584:	79fb      	ldrb	r3, [r7, #7]
 8004586:	4a0b      	ldr	r2, [pc, #44]	; (80045b4 <SysTick_Handler+0x50>)
 8004588:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d004      	beq.n	800459a <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8004590:	79fb      	ldrb	r3, [r7, #7]
 8004592:	4a08      	ldr	r2, [pc, #32]	; (80045b4 <SysTick_Handler+0x50>)
 8004594:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004598:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800459a:	79fb      	ldrb	r3, [r7, #7]
 800459c:	3301      	adds	r3, #1
 800459e:	71fb      	strb	r3, [r7, #7]
 80045a0:	79fb      	ldrb	r3, [r7, #7]
 80045a2:	2b0f      	cmp	r3, #15
 80045a4:	d9ee      	bls.n	8004584 <SysTick_Handler+0x20>
	}
}
 80045a6:	bf00      	nop
 80045a8:	bf00      	nop
 80045aa:	3708      	adds	r7, #8
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	20001088 	.word	0x20001088
 80045b4:	20001048 	.word	0x20001048

080045b8 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 80045c0:	4b10      	ldr	r3, [pc, #64]	; (8004604 <Systick_add_callback_function+0x4c>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d101      	bne.n	80045cc <Systick_add_callback_function+0x14>
		Systick_init();
 80045c8:	f7ff ffaa 	bl	8004520 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80045cc:	2300      	movs	r3, #0
 80045ce:	73fb      	strb	r3, [r7, #15]
 80045d0:	e00f      	b.n	80045f2 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 80045d2:	7bfb      	ldrb	r3, [r7, #15]
 80045d4:	4a0c      	ldr	r2, [pc, #48]	; (8004608 <Systick_add_callback_function+0x50>)
 80045d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d106      	bne.n	80045ec <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 80045de:	7bfb      	ldrb	r3, [r7, #15]
 80045e0:	4909      	ldr	r1, [pc, #36]	; (8004608 <Systick_add_callback_function+0x50>)
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e006      	b.n	80045fa <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80045ec:	7bfb      	ldrb	r3, [r7, #15]
 80045ee:	3301      	adds	r3, #1
 80045f0:	73fb      	strb	r3, [r7, #15]
 80045f2:	7bfb      	ldrb	r3, [r7, #15]
 80045f4:	2b0f      	cmp	r3, #15
 80045f6:	d9ec      	bls.n	80045d2 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 80045f8:	2300      	movs	r3, #0

}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3710      	adds	r7, #16
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	20001088 	.word	0x20001088
 8004608:	20001048 	.word	0x20001048

0800460c <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8004612:	2301      	movs	r3, #1
 8004614:	9300      	str	r3, [sp, #0]
 8004616:	2300      	movs	r3, #0
 8004618:	2201      	movs	r2, #1
 800461a:	2102      	movs	r1, #2
 800461c:	4818      	ldr	r0, [pc, #96]	; (8004680 <ILI9341_Init+0x74>)
 800461e:	f7fd fba5 	bl	8001d6c <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8004622:	2301      	movs	r3, #1
 8004624:	9300      	str	r3, [sp, #0]
 8004626:	2300      	movs	r3, #0
 8004628:	2201      	movs	r2, #1
 800462a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800462e:	4814      	ldr	r0, [pc, #80]	; (8004680 <ILI9341_Init+0x74>)
 8004630:	f7fd fb9c 	bl	8001d6c <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8004634:	2302      	movs	r3, #2
 8004636:	9300      	str	r3, [sp, #0]
 8004638:	2301      	movs	r3, #1
 800463a:	2201      	movs	r2, #1
 800463c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004640:	480f      	ldr	r0, [pc, #60]	; (8004680 <ILI9341_Init+0x74>)
 8004642:	f7fd fb93 	bl	8001d6c <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8004646:	2201      	movs	r2, #1
 8004648:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800464c:	480c      	ldr	r0, [pc, #48]	; (8004680 <ILI9341_Init+0x74>)
 800464e:	f001 f866 	bl	800571e <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8004652:	480c      	ldr	r0, [pc, #48]	; (8004684 <ILI9341_Init+0x78>)
 8004654:	f7fd ffbc 	bl	80025d0 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8004658:	f000 f81a 	bl	8004690 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 800465c:	4b0a      	ldr	r3, [pc, #40]	; (8004688 <ILI9341_Init+0x7c>)
 800465e:	2200      	movs	r2, #0
 8004660:	801a      	strh	r2, [r3, #0]
 8004662:	4b09      	ldr	r3, [pc, #36]	; (8004688 <ILI9341_Init+0x7c>)
 8004664:	881a      	ldrh	r2, [r3, #0]
 8004666:	4b09      	ldr	r3, [pc, #36]	; (800468c <ILI9341_Init+0x80>)
 8004668:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 800466a:	2000      	movs	r0, #0
 800466c:	f000 fa72 	bl	8004b54 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8004670:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004674:	f000 f9f8 	bl	8004a68 <ILI9341_Fill>
}
 8004678:	bf00      	nop
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	40010c00 	.word	0x40010c00
 8004684:	40013000 	.word	0x40013000
 8004688:	2000116e 	.word	0x2000116e
 800468c:	20001164 	.word	0x20001164

08004690 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8004690:	b580      	push	{r7, lr}
 8004692:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8004694:	2200      	movs	r2, #0
 8004696:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800469a:	4898      	ldr	r0, [pc, #608]	; (80048fc <ILI9341_InitLCD+0x26c>)
 800469c:	f001 f83f 	bl	800571e <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80046a0:	2014      	movs	r0, #20
 80046a2:	f000 fced 	bl	8005080 <HAL_Delay>
	ILI9341_RST_SET();
 80046a6:	2201      	movs	r2, #1
 80046a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80046ac:	4893      	ldr	r0, [pc, #588]	; (80048fc <ILI9341_InitLCD+0x26c>)
 80046ae:	f001 f836 	bl	800571e <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 80046b2:	2014      	movs	r0, #20
 80046b4:	f000 fce4 	bl	8005080 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 80046b8:	2001      	movs	r0, #1
 80046ba:	f000 f921 	bl	8004900 <ILI9341_SendCommand>
	HAL_Delay(50);
 80046be:	2032      	movs	r0, #50	; 0x32
 80046c0:	f000 fcde 	bl	8005080 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 80046c4:	20cb      	movs	r0, #203	; 0xcb
 80046c6:	f000 f91b 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 80046ca:	2039      	movs	r0, #57	; 0x39
 80046cc:	f000 f93c 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 80046d0:	202c      	movs	r0, #44	; 0x2c
 80046d2:	f000 f939 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80046d6:	2000      	movs	r0, #0
 80046d8:	f000 f936 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 80046dc:	2034      	movs	r0, #52	; 0x34
 80046de:	f000 f933 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 80046e2:	2002      	movs	r0, #2
 80046e4:	f000 f930 	bl	8004948 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 80046e8:	20cf      	movs	r0, #207	; 0xcf
 80046ea:	f000 f909 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80046ee:	2000      	movs	r0, #0
 80046f0:	f000 f92a 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80046f4:	20c1      	movs	r0, #193	; 0xc1
 80046f6:	f000 f927 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 80046fa:	2030      	movs	r0, #48	; 0x30
 80046fc:	f000 f924 	bl	8004948 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 8004700:	20e8      	movs	r0, #232	; 0xe8
 8004702:	f000 f8fd 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8004706:	2085      	movs	r0, #133	; 0x85
 8004708:	f000 f91e 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800470c:	2000      	movs	r0, #0
 800470e:	f000 f91b 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8004712:	2078      	movs	r0, #120	; 0x78
 8004714:	f000 f918 	bl	8004948 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8004718:	20ea      	movs	r0, #234	; 0xea
 800471a:	f000 f8f1 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800471e:	2000      	movs	r0, #0
 8004720:	f000 f912 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004724:	2000      	movs	r0, #0
 8004726:	f000 f90f 	bl	8004948 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 800472a:	20ed      	movs	r0, #237	; 0xed
 800472c:	f000 f8e8 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8004730:	2064      	movs	r0, #100	; 0x64
 8004732:	f000 f909 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004736:	2003      	movs	r0, #3
 8004738:	f000 f906 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 800473c:	2012      	movs	r0, #18
 800473e:	f000 f903 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8004742:	2081      	movs	r0, #129	; 0x81
 8004744:	f000 f900 	bl	8004948 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8004748:	20f7      	movs	r0, #247	; 0xf7
 800474a:	f000 f8d9 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 800474e:	2020      	movs	r0, #32
 8004750:	f000 f8fa 	bl	8004948 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8004754:	20c0      	movs	r0, #192	; 0xc0
 8004756:	f000 f8d3 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 800475a:	2023      	movs	r0, #35	; 0x23
 800475c:	f000 f8f4 	bl	8004948 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8004760:	20c1      	movs	r0, #193	; 0xc1
 8004762:	f000 f8cd 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8004766:	2010      	movs	r0, #16
 8004768:	f000 f8ee 	bl	8004948 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 800476c:	20c5      	movs	r0, #197	; 0xc5
 800476e:	f000 f8c7 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8004772:	203e      	movs	r0, #62	; 0x3e
 8004774:	f000 f8e8 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8004778:	2028      	movs	r0, #40	; 0x28
 800477a:	f000 f8e5 	bl	8004948 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 800477e:	20c7      	movs	r0, #199	; 0xc7
 8004780:	f000 f8be 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8004784:	2086      	movs	r0, #134	; 0x86
 8004786:	f000 f8df 	bl	8004948 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 800478a:	2036      	movs	r0, #54	; 0x36
 800478c:	f000 f8b8 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8004790:	2048      	movs	r0, #72	; 0x48
 8004792:	f000 f8d9 	bl	8004948 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8004796:	203a      	movs	r0, #58	; 0x3a
 8004798:	f000 f8b2 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 800479c:	2055      	movs	r0, #85	; 0x55
 800479e:	f000 f8d3 	bl	8004948 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 80047a2:	20b1      	movs	r0, #177	; 0xb1
 80047a4:	f000 f8ac 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80047a8:	2000      	movs	r0, #0
 80047aa:	f000 f8cd 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 80047ae:	2018      	movs	r0, #24
 80047b0:	f000 f8ca 	bl	8004948 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 80047b4:	20b6      	movs	r0, #182	; 0xb6
 80047b6:	f000 f8a3 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 80047ba:	2008      	movs	r0, #8
 80047bc:	f000 f8c4 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 80047c0:	2082      	movs	r0, #130	; 0x82
 80047c2:	f000 f8c1 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 80047c6:	2027      	movs	r0, #39	; 0x27
 80047c8:	f000 f8be 	bl	8004948 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 80047cc:	20f2      	movs	r0, #242	; 0xf2
 80047ce:	f000 f897 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80047d2:	2000      	movs	r0, #0
 80047d4:	f000 f8b8 	bl	8004948 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80047d8:	202a      	movs	r0, #42	; 0x2a
 80047da:	f000 f891 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80047de:	2000      	movs	r0, #0
 80047e0:	f000 f8b2 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80047e4:	2000      	movs	r0, #0
 80047e6:	f000 f8af 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80047ea:	2000      	movs	r0, #0
 80047ec:	f000 f8ac 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 80047f0:	20ef      	movs	r0, #239	; 0xef
 80047f2:	f000 f8a9 	bl	8004948 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 80047f6:	202b      	movs	r0, #43	; 0x2b
 80047f8:	f000 f882 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80047fc:	2000      	movs	r0, #0
 80047fe:	f000 f8a3 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004802:	2000      	movs	r0, #0
 8004804:	f000 f8a0 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8004808:	2001      	movs	r0, #1
 800480a:	f000 f89d 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 800480e:	203f      	movs	r0, #63	; 0x3f
 8004810:	f000 f89a 	bl	8004948 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8004814:	2026      	movs	r0, #38	; 0x26
 8004816:	f000 f873 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 800481a:	2001      	movs	r0, #1
 800481c:	f000 f894 	bl	8004948 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8004820:	20e0      	movs	r0, #224	; 0xe0
 8004822:	f000 f86d 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8004826:	200f      	movs	r0, #15
 8004828:	f000 f88e 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800482c:	2031      	movs	r0, #49	; 0x31
 800482e:	f000 f88b 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8004832:	202b      	movs	r0, #43	; 0x2b
 8004834:	f000 f888 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004838:	200c      	movs	r0, #12
 800483a:	f000 f885 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800483e:	200e      	movs	r0, #14
 8004840:	f000 f882 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004844:	2008      	movs	r0, #8
 8004846:	f000 f87f 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 800484a:	204e      	movs	r0, #78	; 0x4e
 800484c:	f000 f87c 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8004850:	20f1      	movs	r0, #241	; 0xf1
 8004852:	f000 f879 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8004856:	2037      	movs	r0, #55	; 0x37
 8004858:	f000 f876 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 800485c:	2007      	movs	r0, #7
 800485e:	f000 f873 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8004862:	2010      	movs	r0, #16
 8004864:	f000 f870 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004868:	2003      	movs	r0, #3
 800486a:	f000 f86d 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800486e:	200e      	movs	r0, #14
 8004870:	f000 f86a 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8004874:	2009      	movs	r0, #9
 8004876:	f000 f867 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800487a:	2000      	movs	r0, #0
 800487c:	f000 f864 	bl	8004948 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8004880:	20e1      	movs	r0, #225	; 0xe1
 8004882:	f000 f83d 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004886:	2000      	movs	r0, #0
 8004888:	f000 f85e 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800488c:	200e      	movs	r0, #14
 800488e:	f000 f85b 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8004892:	2014      	movs	r0, #20
 8004894:	f000 f858 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004898:	2003      	movs	r0, #3
 800489a:	f000 f855 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 800489e:	2011      	movs	r0, #17
 80048a0:	f000 f852 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 80048a4:	2007      	movs	r0, #7
 80048a6:	f000 f84f 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80048aa:	2031      	movs	r0, #49	; 0x31
 80048ac:	f000 f84c 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80048b0:	20c1      	movs	r0, #193	; 0xc1
 80048b2:	f000 f849 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 80048b6:	2048      	movs	r0, #72	; 0x48
 80048b8:	f000 f846 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 80048bc:	2008      	movs	r0, #8
 80048be:	f000 f843 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80048c2:	200f      	movs	r0, #15
 80048c4:	f000 f840 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 80048c8:	200c      	movs	r0, #12
 80048ca:	f000 f83d 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80048ce:	2031      	movs	r0, #49	; 0x31
 80048d0:	f000 f83a 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 80048d4:	2036      	movs	r0, #54	; 0x36
 80048d6:	f000 f837 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80048da:	200f      	movs	r0, #15
 80048dc:	f000 f834 	bl	8004948 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 80048e0:	2011      	movs	r0, #17
 80048e2:	f000 f80d 	bl	8004900 <ILI9341_SendCommand>

	HAL_Delay(10);
 80048e6:	200a      	movs	r0, #10
 80048e8:	f000 fbca 	bl	8005080 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 80048ec:	2029      	movs	r0, #41	; 0x29
 80048ee:	f000 f807 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 80048f2:	202c      	movs	r0, #44	; 0x2c
 80048f4:	f000 f804 	bl	8004900 <ILI9341_SendCommand>
}
 80048f8:	bf00      	nop
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	40010c00 	.word	0x40010c00

08004900 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	4603      	mov	r3, r0
 8004908:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 800490a:	2200      	movs	r2, #0
 800490c:	2102      	movs	r1, #2
 800490e:	480c      	ldr	r0, [pc, #48]	; (8004940 <ILI9341_SendCommand+0x40>)
 8004910:	f000 ff05 	bl	800571e <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004914:	2200      	movs	r2, #0
 8004916:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800491a:	4809      	ldr	r0, [pc, #36]	; (8004940 <ILI9341_SendCommand+0x40>)
 800491c:	f000 feff 	bl	800571e <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8004920:	79fb      	ldrb	r3, [r7, #7]
 8004922:	4619      	mov	r1, r3
 8004924:	4807      	ldr	r0, [pc, #28]	; (8004944 <ILI9341_SendCommand+0x44>)
 8004926:	f7fd ff69 	bl	80027fc <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 800492a:	2201      	movs	r2, #1
 800492c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004930:	4803      	ldr	r0, [pc, #12]	; (8004940 <ILI9341_SendCommand+0x40>)
 8004932:	f000 fef4 	bl	800571e <HAL_GPIO_WritePin>
}
 8004936:	bf00      	nop
 8004938:	3708      	adds	r7, #8
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	40010c00 	.word	0x40010c00
 8004944:	40013000 	.word	0x40013000

08004948 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	4603      	mov	r3, r0
 8004950:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8004952:	2201      	movs	r2, #1
 8004954:	2102      	movs	r1, #2
 8004956:	480c      	ldr	r0, [pc, #48]	; (8004988 <ILI9341_SendData+0x40>)
 8004958:	f000 fee1 	bl	800571e <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 800495c:	2200      	movs	r2, #0
 800495e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004962:	4809      	ldr	r0, [pc, #36]	; (8004988 <ILI9341_SendData+0x40>)
 8004964:	f000 fedb 	bl	800571e <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8004968:	79fb      	ldrb	r3, [r7, #7]
 800496a:	4619      	mov	r1, r3
 800496c:	4807      	ldr	r0, [pc, #28]	; (800498c <ILI9341_SendData+0x44>)
 800496e:	f7fd ff45 	bl	80027fc <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004972:	2201      	movs	r2, #1
 8004974:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004978:	4803      	ldr	r0, [pc, #12]	; (8004988 <ILI9341_SendData+0x40>)
 800497a:	f000 fed0 	bl	800571e <HAL_GPIO_WritePin>
}
 800497e:	bf00      	nop
 8004980:	3708      	adds	r7, #8
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	40010c00 	.word	0x40010c00
 800498c:	40013000 	.word	0x40013000

08004990 <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004990:	b580      	push	{r7, lr}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
 8004996:	4603      	mov	r3, r0
 8004998:	80fb      	strh	r3, [r7, #6]
 800499a:	460b      	mov	r3, r1
 800499c:	80bb      	strh	r3, [r7, #4]
 800499e:	4613      	mov	r3, r2
 80049a0:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 80049a2:	88bb      	ldrh	r3, [r7, #4]
 80049a4:	88fa      	ldrh	r2, [r7, #6]
 80049a6:	88b9      	ldrh	r1, [r7, #4]
 80049a8:	88f8      	ldrh	r0, [r7, #6]
 80049aa:	f000 f813 	bl	80049d4 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 80049ae:	202c      	movs	r0, #44	; 0x2c
 80049b0:	f7ff ffa6 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 80049b4:	887b      	ldrh	r3, [r7, #2]
 80049b6:	0a1b      	lsrs	r3, r3, #8
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	4618      	mov	r0, r3
 80049be:	f7ff ffc3 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 80049c2:	887b      	ldrh	r3, [r7, #2]
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	4618      	mov	r0, r3
 80049c8:	f7ff ffbe 	bl	8004948 <ILI9341_SendData>
}
 80049cc:	bf00      	nop
 80049ce:	3708      	adds	r7, #8
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80049d4:	b590      	push	{r4, r7, lr}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	4604      	mov	r4, r0
 80049dc:	4608      	mov	r0, r1
 80049de:	4611      	mov	r1, r2
 80049e0:	461a      	mov	r2, r3
 80049e2:	4623      	mov	r3, r4
 80049e4:	80fb      	strh	r3, [r7, #6]
 80049e6:	4603      	mov	r3, r0
 80049e8:	80bb      	strh	r3, [r7, #4]
 80049ea:	460b      	mov	r3, r1
 80049ec:	807b      	strh	r3, [r7, #2]
 80049ee:	4613      	mov	r3, r2
 80049f0:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80049f2:	202a      	movs	r0, #42	; 0x2a
 80049f4:	f7ff ff84 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 80049f8:	88fb      	ldrh	r3, [r7, #6]
 80049fa:	0a1b      	lsrs	r3, r3, #8
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	4618      	mov	r0, r3
 8004a02:	f7ff ffa1 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8004a06:	88fb      	ldrh	r3, [r7, #6]
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7ff ff9c 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8004a10:	887b      	ldrh	r3, [r7, #2]
 8004a12:	0a1b      	lsrs	r3, r3, #8
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f7ff ff95 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8004a1e:	887b      	ldrh	r3, [r7, #2]
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7ff ff90 	bl	8004948 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004a28:	202b      	movs	r0, #43	; 0x2b
 8004a2a:	f7ff ff69 	bl	8004900 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8004a2e:	88bb      	ldrh	r3, [r7, #4]
 8004a30:	0a1b      	lsrs	r3, r3, #8
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7ff ff86 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8004a3c:	88bb      	ldrh	r3, [r7, #4]
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	4618      	mov	r0, r3
 8004a42:	f7ff ff81 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8004a46:	883b      	ldrh	r3, [r7, #0]
 8004a48:	0a1b      	lsrs	r3, r3, #8
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f7ff ff7a 	bl	8004948 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8004a54:	883b      	ldrh	r3, [r7, #0]
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f7ff ff75 	bl	8004948 <ILI9341_SendData>
}
 8004a5e:	bf00      	nop
 8004a60:	370c      	adds	r7, #12
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd90      	pop	{r4, r7, pc}
	...

08004a68 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af02      	add	r7, sp, #8
 8004a6e:	4603      	mov	r3, r0
 8004a70:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8004a72:	4b08      	ldr	r3, [pc, #32]	; (8004a94 <ILI9341_Fill+0x2c>)
 8004a74:	881b      	ldrh	r3, [r3, #0]
 8004a76:	3b01      	subs	r3, #1
 8004a78:	b29a      	uxth	r2, r3
 8004a7a:	4b06      	ldr	r3, [pc, #24]	; (8004a94 <ILI9341_Fill+0x2c>)
 8004a7c:	8859      	ldrh	r1, [r3, #2]
 8004a7e:	88fb      	ldrh	r3, [r7, #6]
 8004a80:	9300      	str	r3, [sp, #0]
 8004a82:	460b      	mov	r3, r1
 8004a84:	2100      	movs	r1, #0
 8004a86:	2000      	movs	r0, #0
 8004a88:	f000 f806 	bl	8004a98 <ILI9341_INT_Fill>
}
 8004a8c:	bf00      	nop
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	20001168 	.word	0x20001168

08004a98 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8004a98:	b590      	push	{r4, r7, lr}
 8004a9a:	b087      	sub	sp, #28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	4604      	mov	r4, r0
 8004aa0:	4608      	mov	r0, r1
 8004aa2:	4611      	mov	r1, r2
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	4623      	mov	r3, r4
 8004aa8:	80fb      	strh	r3, [r7, #6]
 8004aaa:	4603      	mov	r3, r0
 8004aac:	80bb      	strh	r3, [r7, #4]
 8004aae:	460b      	mov	r3, r1
 8004ab0:	807b      	strh	r3, [r7, #2]
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8004ab6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004ab8:	0a1b      	lsrs	r3, r3, #8
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8004ac0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8004ac6:	883b      	ldrh	r3, [r7, #0]
 8004ac8:	887a      	ldrh	r2, [r7, #2]
 8004aca:	88b9      	ldrh	r1, [r7, #4]
 8004acc:	88f8      	ldrh	r0, [r7, #6]
 8004ace:	f7ff ff81 	bl	80049d4 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8004ad2:	202c      	movs	r0, #44	; 0x2c
 8004ad4:	f7ff ff14 	bl	8004900 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8004ad8:	887a      	ldrh	r2, [r7, #2]
 8004ada:	88fb      	ldrh	r3, [r7, #6]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	3301      	adds	r3, #1
 8004ae0:	8839      	ldrh	r1, [r7, #0]
 8004ae2:	88ba      	ldrh	r2, [r7, #4]
 8004ae4:	1a8a      	subs	r2, r1, r2
 8004ae6:	3201      	adds	r2, #1
 8004ae8:	fb02 f303 	mul.w	r3, r2, r3
 8004aec:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8004aee:	2200      	movs	r2, #0
 8004af0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004af4:	4815      	ldr	r0, [pc, #84]	; (8004b4c <ILI9341_INT_Fill+0xb4>)
 8004af6:	f000 fe12 	bl	800571e <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8004afa:	2201      	movs	r2, #1
 8004afc:	2102      	movs	r1, #2
 8004afe:	4813      	ldr	r0, [pc, #76]	; (8004b4c <ILI9341_INT_Fill+0xb4>)
 8004b00:	f000 fe0d 	bl	800571e <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8004b04:	2101      	movs	r1, #1
 8004b06:	4812      	ldr	r0, [pc, #72]	; (8004b50 <ILI9341_INT_Fill+0xb8>)
 8004b08:	f7fd fee6 	bl	80028d8 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	617b      	str	r3, [r7, #20]
 8004b10:	e009      	b.n	8004b26 <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8004b12:	f107 030c 	add.w	r3, r7, #12
 8004b16:	2201      	movs	r2, #1
 8004b18:	4619      	mov	r1, r3
 8004b1a:	480d      	ldr	r0, [pc, #52]	; (8004b50 <ILI9341_INT_Fill+0xb8>)
 8004b1c:	f7fd fea4 	bl	8002868 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	3301      	adds	r3, #1
 8004b24:	617b      	str	r3, [r7, #20]
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d3f1      	bcc.n	8004b12 <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b34:	4805      	ldr	r0, [pc, #20]	; (8004b4c <ILI9341_INT_Fill+0xb4>)
 8004b36:	f000 fdf2 	bl	800571e <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8004b3a:	2100      	movs	r1, #0
 8004b3c:	4804      	ldr	r0, [pc, #16]	; (8004b50 <ILI9341_INT_Fill+0xb8>)
 8004b3e:	f7fd fecb 	bl	80028d8 <TM_SPI_SetDataSize>
}
 8004b42:	bf00      	nop
 8004b44:	371c      	adds	r7, #28
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd90      	pop	{r4, r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	40010c00 	.word	0x40010c00
 8004b50:	40013000 	.word	0x40013000

08004b54 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8004b5e:	2036      	movs	r0, #54	; 0x36
 8004b60:	f7ff fece 	bl	8004900 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8004b64:	79fb      	ldrb	r3, [r7, #7]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d103      	bne.n	8004b72 <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8004b6a:	2058      	movs	r0, #88	; 0x58
 8004b6c:	f7ff feec 	bl	8004948 <ILI9341_SendData>
 8004b70:	e013      	b.n	8004b9a <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8004b72:	79fb      	ldrb	r3, [r7, #7]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d103      	bne.n	8004b80 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8004b78:	2088      	movs	r0, #136	; 0x88
 8004b7a:	f7ff fee5 	bl	8004948 <ILI9341_SendData>
 8004b7e:	e00c      	b.n	8004b9a <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8004b80:	79fb      	ldrb	r3, [r7, #7]
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d103      	bne.n	8004b8e <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 8004b86:	2028      	movs	r0, #40	; 0x28
 8004b88:	f7ff fede 	bl	8004948 <ILI9341_SendData>
 8004b8c:	e005      	b.n	8004b9a <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8004b8e:	79fb      	ldrb	r3, [r7, #7]
 8004b90:	2b03      	cmp	r3, #3
 8004b92:	d102      	bne.n	8004b9a <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8004b94:	20e8      	movs	r0, #232	; 0xe8
 8004b96:	f7ff fed7 	bl	8004948 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8004b9a:	4a0e      	ldr	r2, [pc, #56]	; (8004bd4 <ILI9341_Rotate+0x80>)
 8004b9c:	79fb      	ldrb	r3, [r7, #7]
 8004b9e:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8004ba0:	79fb      	ldrb	r3, [r7, #7]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d002      	beq.n	8004bac <ILI9341_Rotate+0x58>
 8004ba6:	79fb      	ldrb	r3, [r7, #7]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d107      	bne.n	8004bbc <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8004bac:	4b09      	ldr	r3, [pc, #36]	; (8004bd4 <ILI9341_Rotate+0x80>)
 8004bae:	22f0      	movs	r2, #240	; 0xf0
 8004bb0:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8004bb2:	4b08      	ldr	r3, [pc, #32]	; (8004bd4 <ILI9341_Rotate+0x80>)
 8004bb4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004bb8:	805a      	strh	r2, [r3, #2]
 8004bba:	e007      	b.n	8004bcc <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8004bbc:	4b05      	ldr	r3, [pc, #20]	; (8004bd4 <ILI9341_Rotate+0x80>)
 8004bbe:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004bc2:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8004bc4:	4b03      	ldr	r3, [pc, #12]	; (8004bd4 <ILI9341_Rotate+0x80>)
 8004bc6:	22f0      	movs	r2, #240	; 0xf0
 8004bc8:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8004bca:	bf00      	nop
 8004bcc:	bf00      	nop
 8004bce:	3708      	adds	r7, #8
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	20001168 	.word	0x20001168

08004bd8 <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8004bd8:	b590      	push	{r4, r7, lr}
 8004bda:	b08d      	sub	sp, #52	; 0x34
 8004bdc:	af02      	add	r7, sp, #8
 8004bde:	4604      	mov	r4, r0
 8004be0:	4608      	mov	r0, r1
 8004be2:	4611      	mov	r1, r2
 8004be4:	461a      	mov	r2, r3
 8004be6:	4623      	mov	r3, r4
 8004be8:	80fb      	strh	r3, [r7, #6]
 8004bea:	4603      	mov	r3, r0
 8004bec:	80bb      	strh	r3, [r7, #4]
 8004bee:	460b      	mov	r3, r1
 8004bf0:	807b      	strh	r3, [r7, #2]
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	61bb      	str	r3, [r7, #24]
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	627b      	str	r3, [r7, #36]	; 0x24
 8004c02:	2300      	movs	r3, #0
 8004c04:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 8004c06:	2300      	movs	r3, #0
 8004c08:	613b      	str	r3, [r7, #16]
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 8004c12:	887a      	ldrh	r2, [r7, #2]
 8004c14:	88fb      	ldrh	r3, [r7, #6]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 8004c1a:	883a      	ldrh	r2, [r7, #0]
 8004c1c:	88bb      	ldrh	r3, [r7, #4]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 8004c22:	69bb      	ldr	r3, [r7, #24]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d117      	bne.n	8004c58 <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8004c28:	883a      	ldrh	r2, [r7, #0]
 8004c2a:	88bb      	ldrh	r3, [r7, #4]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d909      	bls.n	8004c44 <ILI9341_DrawLine+0x6c>
 8004c30:	883c      	ldrh	r4, [r7, #0]
 8004c32:	88fa      	ldrh	r2, [r7, #6]
 8004c34:	88b9      	ldrh	r1, [r7, #4]
 8004c36:	88f8      	ldrh	r0, [r7, #6]
 8004c38:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004c3a:	9300      	str	r3, [sp, #0]
 8004c3c:	4623      	mov	r3, r4
 8004c3e:	f7ff ff2b 	bl	8004a98 <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 8004c42:	e0a6      	b.n	8004d92 <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8004c44:	88bc      	ldrh	r4, [r7, #4]
 8004c46:	88fa      	ldrh	r2, [r7, #6]
 8004c48:	8839      	ldrh	r1, [r7, #0]
 8004c4a:	88f8      	ldrh	r0, [r7, #6]
 8004c4c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004c4e:	9300      	str	r3, [sp, #0]
 8004c50:	4623      	mov	r3, r4
 8004c52:	f7ff ff21 	bl	8004a98 <ILI9341_INT_Fill>
        return;
 8004c56:	e09c      	b.n	8004d92 <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	dd02      	ble.n	8004c64 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	627b      	str	r3, [r7, #36]	; 0x24
 8004c62:	e002      	b.n	8004c6a <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 8004c64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c68:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d117      	bne.n	8004ca0 <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8004c70:	887a      	ldrh	r2, [r7, #2]
 8004c72:	88fb      	ldrh	r3, [r7, #6]
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d909      	bls.n	8004c8c <ILI9341_DrawLine+0xb4>
 8004c78:	88bc      	ldrh	r4, [r7, #4]
 8004c7a:	887a      	ldrh	r2, [r7, #2]
 8004c7c:	88b9      	ldrh	r1, [r7, #4]
 8004c7e:	88f8      	ldrh	r0, [r7, #6]
 8004c80:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004c82:	9300      	str	r3, [sp, #0]
 8004c84:	4623      	mov	r3, r4
 8004c86:	f7ff ff07 	bl	8004a98 <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 8004c8a:	e082      	b.n	8004d92 <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 8004c8c:	88bc      	ldrh	r4, [r7, #4]
 8004c8e:	88fa      	ldrh	r2, [r7, #6]
 8004c90:	88b9      	ldrh	r1, [r7, #4]
 8004c92:	8878      	ldrh	r0, [r7, #2]
 8004c94:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004c96:	9300      	str	r3, [sp, #0]
 8004c98:	4623      	mov	r3, r4
 8004c9a:	f7ff fefd 	bl	8004a98 <ILI9341_INT_Fill>
        return;
 8004c9e:	e078      	b.n	8004d92 <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	dd02      	ble.n	8004cac <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	623b      	str	r3, [r7, #32]
 8004caa:	e002      	b.n	8004cb2 <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 8004cac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004cb0:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cb6:	fb02 f303 	mul.w	r3, r2, r3
 8004cba:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	6a3a      	ldr	r2, [r7, #32]
 8004cc0:	fb02 f303 	mul.w	r3, r2, r3
 8004cc4:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	005b      	lsls	r3, r3, #1
 8004cca:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	005b      	lsls	r3, r3, #1
 8004cd0:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 8004cd2:	69ba      	ldr	r2, [r7, #24]
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	db2d      	blt.n	8004d36 <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 8004ce2:	e01d      	b.n	8004d20 <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 8004ce4:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004ce6:	88b9      	ldrh	r1, [r7, #4]
 8004ce8:	88fb      	ldrh	r3, [r7, #6]
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7ff fe50 	bl	8004990 <ILI9341_DrawPixel>
            x0 += dx_sym;
 8004cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	88fb      	ldrh	r3, [r7, #6]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	da04      	bge.n	8004d0a <ILI9341_DrawLine+0x132>
                di += dy_x2;
 8004d00:	69fa      	ldr	r2, [r7, #28]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	4413      	add	r3, r2
 8004d06:	61fb      	str	r3, [r7, #28]
 8004d08:	e00a      	b.n	8004d20 <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	69fa      	ldr	r2, [r7, #28]
 8004d12:	4413      	add	r3, r2
 8004d14:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 8004d16:	6a3b      	ldr	r3, [r7, #32]
 8004d18:	b29a      	uxth	r2, r3
 8004d1a:	88bb      	ldrh	r3, [r7, #4]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 8004d20:	88fa      	ldrh	r2, [r7, #6]
 8004d22:	887b      	ldrh	r3, [r7, #2]
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d1dd      	bne.n	8004ce4 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8004d28:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004d2a:	88b9      	ldrh	r1, [r7, #4]
 8004d2c:	88fb      	ldrh	r3, [r7, #6]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7ff fe2e 	bl	8004990 <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 8004d34:	e02c      	b.n	8004d90 <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 8004d36:	693a      	ldr	r2, [r7, #16]
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 8004d3e:	e01d      	b.n	8004d7c <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 8004d40:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004d42:	88b9      	ldrh	r1, [r7, #4]
 8004d44:	88fb      	ldrh	r3, [r7, #6]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7ff fe22 	bl	8004990 <ILI9341_DrawPixel>
            y0 += dy_sym;
 8004d4c:	6a3b      	ldr	r3, [r7, #32]
 8004d4e:	b29a      	uxth	r2, r3
 8004d50:	88bb      	ldrh	r3, [r7, #4]
 8004d52:	4413      	add	r3, r2
 8004d54:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	da04      	bge.n	8004d66 <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 8004d5c:	69fa      	ldr	r2, [r7, #28]
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	4413      	add	r3, r2
 8004d62:	61fb      	str	r3, [r7, #28]
 8004d64:	e00a      	b.n	8004d7c <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 8004d66:	693a      	ldr	r2, [r7, #16]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	69fa      	ldr	r2, [r7, #28]
 8004d6e:	4413      	add	r3, r2
 8004d70:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 8004d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	88fb      	ldrh	r3, [r7, #6]
 8004d78:	4413      	add	r3, r2
 8004d7a:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 8004d7c:	88ba      	ldrh	r2, [r7, #4]
 8004d7e:	883b      	ldrh	r3, [r7, #0]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d1dd      	bne.n	8004d40 <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 8004d84:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004d86:	88b9      	ldrh	r1, [r7, #4]
 8004d88:	88fb      	ldrh	r3, [r7, #6]
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f7ff fe00 	bl	8004990 <ILI9341_DrawPixel>
    return;
 8004d90:	bf00      	nop
}
 8004d92:	372c      	adds	r7, #44	; 0x2c
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd90      	pop	{r4, r7, pc}

08004d98 <ILI9341_DrawRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8004d98:	b590      	push	{r4, r7, lr}
 8004d9a:	b085      	sub	sp, #20
 8004d9c:	af02      	add	r7, sp, #8
 8004d9e:	4604      	mov	r4, r0
 8004da0:	4608      	mov	r0, r1
 8004da2:	4611      	mov	r1, r2
 8004da4:	461a      	mov	r2, r3
 8004da6:	4623      	mov	r3, r4
 8004da8:	80fb      	strh	r3, [r7, #6]
 8004daa:	4603      	mov	r3, r0
 8004dac:	80bb      	strh	r3, [r7, #4]
 8004dae:	460b      	mov	r3, r1
 8004db0:	807b      	strh	r3, [r7, #2]
 8004db2:	4613      	mov	r3, r2
 8004db4:	803b      	strh	r3, [r7, #0]
	ILI9341_DrawLine(x0, y0, x1, y0, color); //Top
 8004db6:	88bc      	ldrh	r4, [r7, #4]
 8004db8:	887a      	ldrh	r2, [r7, #2]
 8004dba:	88b9      	ldrh	r1, [r7, #4]
 8004dbc:	88f8      	ldrh	r0, [r7, #6]
 8004dbe:	8b3b      	ldrh	r3, [r7, #24]
 8004dc0:	9300      	str	r3, [sp, #0]
 8004dc2:	4623      	mov	r3, r4
 8004dc4:	f7ff ff08 	bl	8004bd8 <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y0, x0, y1, color);	//Left
 8004dc8:	883c      	ldrh	r4, [r7, #0]
 8004dca:	88fa      	ldrh	r2, [r7, #6]
 8004dcc:	88b9      	ldrh	r1, [r7, #4]
 8004dce:	88f8      	ldrh	r0, [r7, #6]
 8004dd0:	8b3b      	ldrh	r3, [r7, #24]
 8004dd2:	9300      	str	r3, [sp, #0]
 8004dd4:	4623      	mov	r3, r4
 8004dd6:	f7ff feff 	bl	8004bd8 <ILI9341_DrawLine>
	ILI9341_DrawLine(x1, y0, x1, y1, color);	//Right
 8004dda:	883c      	ldrh	r4, [r7, #0]
 8004ddc:	887a      	ldrh	r2, [r7, #2]
 8004dde:	88b9      	ldrh	r1, [r7, #4]
 8004de0:	8878      	ldrh	r0, [r7, #2]
 8004de2:	8b3b      	ldrh	r3, [r7, #24]
 8004de4:	9300      	str	r3, [sp, #0]
 8004de6:	4623      	mov	r3, r4
 8004de8:	f7ff fef6 	bl	8004bd8 <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y1, x1, y1, color);	//Bottom
 8004dec:	883c      	ldrh	r4, [r7, #0]
 8004dee:	887a      	ldrh	r2, [r7, #2]
 8004df0:	8839      	ldrh	r1, [r7, #0]
 8004df2:	88f8      	ldrh	r0, [r7, #6]
 8004df4:	8b3b      	ldrh	r3, [r7, #24]
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	4623      	mov	r3, r4
 8004dfa:	f7ff feed 	bl	8004bd8 <ILI9341_DrawLine>
}
 8004dfe:	bf00      	nop
 8004e00:	370c      	adds	r7, #12
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd90      	pop	{r4, r7, pc}

08004e06 <ILI9341_DrawFilledCircle>:
 * @param  y0: Y coordinate of center circle point
 * @param  r: Circle radius
 * @param  color: Circle color
 * @retval None
 */
void ILI9341_DrawFilledCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8004e06:	b590      	push	{r4, r7, lr}
 8004e08:	b089      	sub	sp, #36	; 0x24
 8004e0a:	af02      	add	r7, sp, #8
 8004e0c:	4604      	mov	r4, r0
 8004e0e:	4608      	mov	r0, r1
 8004e10:	4611      	mov	r1, r2
 8004e12:	461a      	mov	r2, r3
 8004e14:	4623      	mov	r3, r4
 8004e16:	80fb      	strh	r3, [r7, #6]
 8004e18:	4603      	mov	r3, r0
 8004e1a:	80bb      	strh	r3, [r7, #4]
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	807b      	strh	r3, [r7, #2]
 8004e20:	4613      	mov	r3, r2
 8004e22:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 8004e24:	887b      	ldrh	r3, [r7, #2]
 8004e26:	f1c3 0301 	rsb	r3, r3, #1
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8004e32:	887b      	ldrh	r3, [r7, #2]
 8004e34:	461a      	mov	r2, r3
 8004e36:	03d2      	lsls	r2, r2, #15
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	005b      	lsls	r3, r3, #1
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8004e40:	2300      	movs	r3, #0
 8004e42:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8004e44:	887b      	ldrh	r3, [r7, #2]
 8004e46:	81fb      	strh	r3, [r7, #14]

    ILI9341_DrawPixel(x0, y0 + r, color);
 8004e48:	88f8      	ldrh	r0, [r7, #6]
 8004e4a:	88ba      	ldrh	r2, [r7, #4]
 8004e4c:	887b      	ldrh	r3, [r7, #2]
 8004e4e:	4413      	add	r3, r2
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	883a      	ldrh	r2, [r7, #0]
 8004e54:	4619      	mov	r1, r3
 8004e56:	f7ff fd9b 	bl	8004990 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0, y0 - r, color);
 8004e5a:	88f8      	ldrh	r0, [r7, #6]
 8004e5c:	88ba      	ldrh	r2, [r7, #4]
 8004e5e:	887b      	ldrh	r3, [r7, #2]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	883a      	ldrh	r2, [r7, #0]
 8004e66:	4619      	mov	r1, r3
 8004e68:	f7ff fd92 	bl	8004990 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 + r, y0, color);
 8004e6c:	88fa      	ldrh	r2, [r7, #6]
 8004e6e:	887b      	ldrh	r3, [r7, #2]
 8004e70:	4413      	add	r3, r2
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	88b9      	ldrh	r1, [r7, #4]
 8004e76:	883a      	ldrh	r2, [r7, #0]
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f7ff fd89 	bl	8004990 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 - r, y0, color);
 8004e7e:	88fa      	ldrh	r2, [r7, #6]
 8004e80:	887b      	ldrh	r3, [r7, #2]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	88b9      	ldrh	r1, [r7, #4]
 8004e88:	883a      	ldrh	r2, [r7, #0]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7ff fd80 	bl	8004990 <ILI9341_DrawPixel>
    ILI9341_DrawLine(x0 - r, y0, x0 + r, y0, color);
 8004e90:	88fa      	ldrh	r2, [r7, #6]
 8004e92:	887b      	ldrh	r3, [r7, #2]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	b298      	uxth	r0, r3
 8004e98:	88b9      	ldrh	r1, [r7, #4]
 8004e9a:	88fa      	ldrh	r2, [r7, #6]
 8004e9c:	887b      	ldrh	r3, [r7, #2]
 8004e9e:	4413      	add	r3, r2
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	88bc      	ldrh	r4, [r7, #4]
 8004ea4:	883b      	ldrh	r3, [r7, #0]
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	4623      	mov	r3, r4
 8004eaa:	f7ff fe95 	bl	8004bd8 <ILI9341_DrawLine>

    while (x < y) {
 8004eae:	e079      	b.n	8004fa4 <ILI9341_DrawFilledCircle+0x19e>
        if (f >= 0) {
 8004eb0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	db0e      	blt.n	8004ed6 <ILI9341_DrawFilledCircle+0xd0>
            y--;
 8004eb8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8004ec4:	8a7b      	ldrh	r3, [r7, #18]
 8004ec6:	3302      	adds	r3, #2
 8004ec8:	b29b      	uxth	r3, r3
 8004eca:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8004ecc:	8afa      	ldrh	r2, [r7, #22]
 8004ece:	8a7b      	ldrh	r3, [r7, #18]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8004ed6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	3301      	adds	r3, #1
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8004ee2:	8abb      	ldrh	r3, [r7, #20]
 8004ee4:	3302      	adds	r3, #2
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8004eea:	8afa      	ldrh	r2, [r7, #22]
 8004eec:	8abb      	ldrh	r3, [r7, #20]
 8004eee:	4413      	add	r3, r2
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	82fb      	strh	r3, [r7, #22]

        ILI9341_DrawLine(x0 - x, y0 + y, x0 + x, y0 + y, color);
 8004ef4:	88fa      	ldrh	r2, [r7, #6]
 8004ef6:	8a3b      	ldrh	r3, [r7, #16]
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	b298      	uxth	r0, r3
 8004efc:	88ba      	ldrh	r2, [r7, #4]
 8004efe:	89fb      	ldrh	r3, [r7, #14]
 8004f00:	4413      	add	r3, r2
 8004f02:	b299      	uxth	r1, r3
 8004f04:	88fa      	ldrh	r2, [r7, #6]
 8004f06:	8a3b      	ldrh	r3, [r7, #16]
 8004f08:	4413      	add	r3, r2
 8004f0a:	b29c      	uxth	r4, r3
 8004f0c:	88ba      	ldrh	r2, [r7, #4]
 8004f0e:	89fb      	ldrh	r3, [r7, #14]
 8004f10:	4413      	add	r3, r2
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	883b      	ldrh	r3, [r7, #0]
 8004f16:	9300      	str	r3, [sp, #0]
 8004f18:	4613      	mov	r3, r2
 8004f1a:	4622      	mov	r2, r4
 8004f1c:	f7ff fe5c 	bl	8004bd8 <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + x, y0 - y, x0 - x, y0 - y, color);
 8004f20:	88fa      	ldrh	r2, [r7, #6]
 8004f22:	8a3b      	ldrh	r3, [r7, #16]
 8004f24:	4413      	add	r3, r2
 8004f26:	b298      	uxth	r0, r3
 8004f28:	88ba      	ldrh	r2, [r7, #4]
 8004f2a:	89fb      	ldrh	r3, [r7, #14]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	b299      	uxth	r1, r3
 8004f30:	88fa      	ldrh	r2, [r7, #6]
 8004f32:	8a3b      	ldrh	r3, [r7, #16]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	b29c      	uxth	r4, r3
 8004f38:	88ba      	ldrh	r2, [r7, #4]
 8004f3a:	89fb      	ldrh	r3, [r7, #14]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	883b      	ldrh	r3, [r7, #0]
 8004f42:	9300      	str	r3, [sp, #0]
 8004f44:	4613      	mov	r3, r2
 8004f46:	4622      	mov	r2, r4
 8004f48:	f7ff fe46 	bl	8004bd8 <ILI9341_DrawLine>

        ILI9341_DrawLine(x0 + y, y0 + x, x0 - y, y0 + x, color);
 8004f4c:	88fa      	ldrh	r2, [r7, #6]
 8004f4e:	89fb      	ldrh	r3, [r7, #14]
 8004f50:	4413      	add	r3, r2
 8004f52:	b298      	uxth	r0, r3
 8004f54:	88ba      	ldrh	r2, [r7, #4]
 8004f56:	8a3b      	ldrh	r3, [r7, #16]
 8004f58:	4413      	add	r3, r2
 8004f5a:	b299      	uxth	r1, r3
 8004f5c:	88fa      	ldrh	r2, [r7, #6]
 8004f5e:	89fb      	ldrh	r3, [r7, #14]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	b29c      	uxth	r4, r3
 8004f64:	88ba      	ldrh	r2, [r7, #4]
 8004f66:	8a3b      	ldrh	r3, [r7, #16]
 8004f68:	4413      	add	r3, r2
 8004f6a:	b29a      	uxth	r2, r3
 8004f6c:	883b      	ldrh	r3, [r7, #0]
 8004f6e:	9300      	str	r3, [sp, #0]
 8004f70:	4613      	mov	r3, r2
 8004f72:	4622      	mov	r2, r4
 8004f74:	f7ff fe30 	bl	8004bd8 <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, color);
 8004f78:	88fa      	ldrh	r2, [r7, #6]
 8004f7a:	89fb      	ldrh	r3, [r7, #14]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	b298      	uxth	r0, r3
 8004f80:	88ba      	ldrh	r2, [r7, #4]
 8004f82:	8a3b      	ldrh	r3, [r7, #16]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	b299      	uxth	r1, r3
 8004f88:	88fa      	ldrh	r2, [r7, #6]
 8004f8a:	89fb      	ldrh	r3, [r7, #14]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	b29c      	uxth	r4, r3
 8004f90:	88ba      	ldrh	r2, [r7, #4]
 8004f92:	8a3b      	ldrh	r3, [r7, #16]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	b29a      	uxth	r2, r3
 8004f98:	883b      	ldrh	r3, [r7, #0]
 8004f9a:	9300      	str	r3, [sp, #0]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	4622      	mov	r2, r4
 8004fa0:	f7ff fe1a 	bl	8004bd8 <ILI9341_DrawLine>
    while (x < y) {
 8004fa4:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004fa8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	f6ff af7f 	blt.w	8004eb0 <ILI9341_DrawFilledCircle+0xaa>
    }
}
 8004fb2:	bf00      	nop
 8004fb4:	bf00      	nop
 8004fb6:	371c      	adds	r7, #28
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd90      	pop	{r4, r7, pc}

08004fbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004fc0:	4b08      	ldr	r3, [pc, #32]	; (8004fe4 <HAL_Init+0x28>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a07      	ldr	r2, [pc, #28]	; (8004fe4 <HAL_Init+0x28>)
 8004fc6:	f043 0310 	orr.w	r3, r3, #16
 8004fca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004fcc:	2003      	movs	r0, #3
 8004fce:	f000 f947 	bl	8005260 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004fd2:	200f      	movs	r0, #15
 8004fd4:	f000 f808 	bl	8004fe8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004fd8:	f7fd fce6 	bl	80029a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	40022000 	.word	0x40022000

08004fe8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004ff0:	4b12      	ldr	r3, [pc, #72]	; (800503c <HAL_InitTick+0x54>)
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	4b12      	ldr	r3, [pc, #72]	; (8005040 <HAL_InitTick+0x58>)
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	4619      	mov	r1, r3
 8004ffa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ffe:	fbb3 f3f1 	udiv	r3, r3, r1
 8005002:	fbb2 f3f3 	udiv	r3, r2, r3
 8005006:	4618      	mov	r0, r3
 8005008:	f000 f95f 	bl	80052ca <HAL_SYSTICK_Config>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d001      	beq.n	8005016 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e00e      	b.n	8005034 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b0f      	cmp	r3, #15
 800501a:	d80a      	bhi.n	8005032 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800501c:	2200      	movs	r2, #0
 800501e:	6879      	ldr	r1, [r7, #4]
 8005020:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005024:	f000 f927 	bl	8005276 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005028:	4a06      	ldr	r2, [pc, #24]	; (8005044 <HAL_InitTick+0x5c>)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800502e:	2300      	movs	r3, #0
 8005030:	e000      	b.n	8005034 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
}
 8005034:	4618      	mov	r0, r3
 8005036:	3708      	adds	r7, #8
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	20000020 	.word	0x20000020
 8005040:	20000028 	.word	0x20000028
 8005044:	20000024 	.word	0x20000024

08005048 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005048:	b480      	push	{r7}
 800504a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800504c:	4b05      	ldr	r3, [pc, #20]	; (8005064 <HAL_IncTick+0x1c>)
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	461a      	mov	r2, r3
 8005052:	4b05      	ldr	r3, [pc, #20]	; (8005068 <HAL_IncTick+0x20>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4413      	add	r3, r2
 8005058:	4a03      	ldr	r2, [pc, #12]	; (8005068 <HAL_IncTick+0x20>)
 800505a:	6013      	str	r3, [r2, #0]
}
 800505c:	bf00      	nop
 800505e:	46bd      	mov	sp, r7
 8005060:	bc80      	pop	{r7}
 8005062:	4770      	bx	lr
 8005064:	20000028 	.word	0x20000028
 8005068:	20001170 	.word	0x20001170

0800506c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800506c:	b480      	push	{r7}
 800506e:	af00      	add	r7, sp, #0
  return uwTick;
 8005070:	4b02      	ldr	r3, [pc, #8]	; (800507c <HAL_GetTick+0x10>)
 8005072:	681b      	ldr	r3, [r3, #0]
}
 8005074:	4618      	mov	r0, r3
 8005076:	46bd      	mov	sp, r7
 8005078:	bc80      	pop	{r7}
 800507a:	4770      	bx	lr
 800507c:	20001170 	.word	0x20001170

08005080 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005088:	f7ff fff0 	bl	800506c <HAL_GetTick>
 800508c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005098:	d005      	beq.n	80050a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800509a:	4b0a      	ldr	r3, [pc, #40]	; (80050c4 <HAL_Delay+0x44>)
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	461a      	mov	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	4413      	add	r3, r2
 80050a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80050a6:	bf00      	nop
 80050a8:	f7ff ffe0 	bl	800506c <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	68fa      	ldr	r2, [r7, #12]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d8f7      	bhi.n	80050a8 <HAL_Delay+0x28>
  {
  }
}
 80050b8:	bf00      	nop
 80050ba:	bf00      	nop
 80050bc:	3710      	adds	r7, #16
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	20000028 	.word	0x20000028

080050c8 <__NVIC_SetPriorityGrouping>:
{
 80050c8:	b480      	push	{r7}
 80050ca:	b085      	sub	sp, #20
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f003 0307 	and.w	r3, r3, #7
 80050d6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050d8:	4b0c      	ldr	r3, [pc, #48]	; (800510c <__NVIC_SetPriorityGrouping+0x44>)
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80050e4:	4013      	ands	r3, r2
 80050e6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80050f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80050f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050fa:	4a04      	ldr	r2, [pc, #16]	; (800510c <__NVIC_SetPriorityGrouping+0x44>)
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	60d3      	str	r3, [r2, #12]
}
 8005100:	bf00      	nop
 8005102:	3714      	adds	r7, #20
 8005104:	46bd      	mov	sp, r7
 8005106:	bc80      	pop	{r7}
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	e000ed00 	.word	0xe000ed00

08005110 <__NVIC_GetPriorityGrouping>:
{
 8005110:	b480      	push	{r7}
 8005112:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005114:	4b04      	ldr	r3, [pc, #16]	; (8005128 <__NVIC_GetPriorityGrouping+0x18>)
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	0a1b      	lsrs	r3, r3, #8
 800511a:	f003 0307 	and.w	r3, r3, #7
}
 800511e:	4618      	mov	r0, r3
 8005120:	46bd      	mov	sp, r7
 8005122:	bc80      	pop	{r7}
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	e000ed00 	.word	0xe000ed00

0800512c <__NVIC_EnableIRQ>:
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	4603      	mov	r3, r0
 8005134:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800513a:	2b00      	cmp	r3, #0
 800513c:	db0b      	blt.n	8005156 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800513e:	79fb      	ldrb	r3, [r7, #7]
 8005140:	f003 021f 	and.w	r2, r3, #31
 8005144:	4906      	ldr	r1, [pc, #24]	; (8005160 <__NVIC_EnableIRQ+0x34>)
 8005146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800514a:	095b      	lsrs	r3, r3, #5
 800514c:	2001      	movs	r0, #1
 800514e:	fa00 f202 	lsl.w	r2, r0, r2
 8005152:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005156:	bf00      	nop
 8005158:	370c      	adds	r7, #12
 800515a:	46bd      	mov	sp, r7
 800515c:	bc80      	pop	{r7}
 800515e:	4770      	bx	lr
 8005160:	e000e100 	.word	0xe000e100

08005164 <__NVIC_SetPriority>:
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	4603      	mov	r3, r0
 800516c:	6039      	str	r1, [r7, #0]
 800516e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005170:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005174:	2b00      	cmp	r3, #0
 8005176:	db0a      	blt.n	800518e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	b2da      	uxtb	r2, r3
 800517c:	490c      	ldr	r1, [pc, #48]	; (80051b0 <__NVIC_SetPriority+0x4c>)
 800517e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005182:	0112      	lsls	r2, r2, #4
 8005184:	b2d2      	uxtb	r2, r2
 8005186:	440b      	add	r3, r1
 8005188:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800518c:	e00a      	b.n	80051a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	b2da      	uxtb	r2, r3
 8005192:	4908      	ldr	r1, [pc, #32]	; (80051b4 <__NVIC_SetPriority+0x50>)
 8005194:	79fb      	ldrb	r3, [r7, #7]
 8005196:	f003 030f 	and.w	r3, r3, #15
 800519a:	3b04      	subs	r3, #4
 800519c:	0112      	lsls	r2, r2, #4
 800519e:	b2d2      	uxtb	r2, r2
 80051a0:	440b      	add	r3, r1
 80051a2:	761a      	strb	r2, [r3, #24]
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bc80      	pop	{r7}
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop
 80051b0:	e000e100 	.word	0xe000e100
 80051b4:	e000ed00 	.word	0xe000ed00

080051b8 <NVIC_EncodePriority>:
{
 80051b8:	b480      	push	{r7}
 80051ba:	b089      	sub	sp, #36	; 0x24
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f003 0307 	and.w	r3, r3, #7
 80051ca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	f1c3 0307 	rsb	r3, r3, #7
 80051d2:	2b04      	cmp	r3, #4
 80051d4:	bf28      	it	cs
 80051d6:	2304      	movcs	r3, #4
 80051d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	3304      	adds	r3, #4
 80051de:	2b06      	cmp	r3, #6
 80051e0:	d902      	bls.n	80051e8 <NVIC_EncodePriority+0x30>
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	3b03      	subs	r3, #3
 80051e6:	e000      	b.n	80051ea <NVIC_EncodePriority+0x32>
 80051e8:	2300      	movs	r3, #0
 80051ea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80051f0:	69bb      	ldr	r3, [r7, #24]
 80051f2:	fa02 f303 	lsl.w	r3, r2, r3
 80051f6:	43da      	mvns	r2, r3
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	401a      	ands	r2, r3
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005200:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	fa01 f303 	lsl.w	r3, r1, r3
 800520a:	43d9      	mvns	r1, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005210:	4313      	orrs	r3, r2
}
 8005212:	4618      	mov	r0, r3
 8005214:	3724      	adds	r7, #36	; 0x24
 8005216:	46bd      	mov	sp, r7
 8005218:	bc80      	pop	{r7}
 800521a:	4770      	bx	lr

0800521c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b082      	sub	sp, #8
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	3b01      	subs	r3, #1
 8005228:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800522c:	d301      	bcc.n	8005232 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800522e:	2301      	movs	r3, #1
 8005230:	e00f      	b.n	8005252 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005232:	4a0a      	ldr	r2, [pc, #40]	; (800525c <SysTick_Config+0x40>)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	3b01      	subs	r3, #1
 8005238:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800523a:	210f      	movs	r1, #15
 800523c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005240:	f7ff ff90 	bl	8005164 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005244:	4b05      	ldr	r3, [pc, #20]	; (800525c <SysTick_Config+0x40>)
 8005246:	2200      	movs	r2, #0
 8005248:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800524a:	4b04      	ldr	r3, [pc, #16]	; (800525c <SysTick_Config+0x40>)
 800524c:	2207      	movs	r2, #7
 800524e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	e000e010 	.word	0xe000e010

08005260 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f7ff ff2d 	bl	80050c8 <__NVIC_SetPriorityGrouping>
}
 800526e:	bf00      	nop
 8005270:	3708      	adds	r7, #8
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005276:	b580      	push	{r7, lr}
 8005278:	b086      	sub	sp, #24
 800527a:	af00      	add	r7, sp, #0
 800527c:	4603      	mov	r3, r0
 800527e:	60b9      	str	r1, [r7, #8]
 8005280:	607a      	str	r2, [r7, #4]
 8005282:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005284:	2300      	movs	r3, #0
 8005286:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005288:	f7ff ff42 	bl	8005110 <__NVIC_GetPriorityGrouping>
 800528c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	68b9      	ldr	r1, [r7, #8]
 8005292:	6978      	ldr	r0, [r7, #20]
 8005294:	f7ff ff90 	bl	80051b8 <NVIC_EncodePriority>
 8005298:	4602      	mov	r2, r0
 800529a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800529e:	4611      	mov	r1, r2
 80052a0:	4618      	mov	r0, r3
 80052a2:	f7ff ff5f 	bl	8005164 <__NVIC_SetPriority>
}
 80052a6:	bf00      	nop
 80052a8:	3718      	adds	r7, #24
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}

080052ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052ae:	b580      	push	{r7, lr}
 80052b0:	b082      	sub	sp, #8
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	4603      	mov	r3, r0
 80052b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052bc:	4618      	mov	r0, r3
 80052be:	f7ff ff35 	bl	800512c <__NVIC_EnableIRQ>
}
 80052c2:	bf00      	nop
 80052c4:	3708      	adds	r7, #8
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}

080052ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80052ca:	b580      	push	{r7, lr}
 80052cc:	b082      	sub	sp, #8
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f7ff ffa2 	bl	800521c <SysTick_Config>
 80052d8:	4603      	mov	r3, r0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3708      	adds	r7, #8
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}

080052e2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80052e2:	b580      	push	{r7, lr}
 80052e4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80052e6:	f000 f802 	bl	80052ee <HAL_SYSTICK_Callback>
}
 80052ea:	bf00      	nop
 80052ec:	bd80      	pop	{r7, pc}

080052ee <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80052ee:	b480      	push	{r7}
 80052f0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80052f2:	bf00      	nop
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bc80      	pop	{r7}
 80052f8:	4770      	bx	lr
	...

080052fc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005304:	2300      	movs	r3, #0
 8005306:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800530e:	2b02      	cmp	r3, #2
 8005310:	d005      	beq.n	800531e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2204      	movs	r2, #4
 8005316:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	73fb      	strb	r3, [r7, #15]
 800531c:	e051      	b.n	80053c2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f022 020e 	bic.w	r2, r2, #14
 800532c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 0201 	bic.w	r2, r2, #1
 800533c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a22      	ldr	r2, [pc, #136]	; (80053cc <HAL_DMA_Abort_IT+0xd0>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d029      	beq.n	800539c <HAL_DMA_Abort_IT+0xa0>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a20      	ldr	r2, [pc, #128]	; (80053d0 <HAL_DMA_Abort_IT+0xd4>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d022      	beq.n	8005398 <HAL_DMA_Abort_IT+0x9c>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a1f      	ldr	r2, [pc, #124]	; (80053d4 <HAL_DMA_Abort_IT+0xd8>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d01a      	beq.n	8005392 <HAL_DMA_Abort_IT+0x96>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a1d      	ldr	r2, [pc, #116]	; (80053d8 <HAL_DMA_Abort_IT+0xdc>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d012      	beq.n	800538c <HAL_DMA_Abort_IT+0x90>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a1c      	ldr	r2, [pc, #112]	; (80053dc <HAL_DMA_Abort_IT+0xe0>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d00a      	beq.n	8005386 <HAL_DMA_Abort_IT+0x8a>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a1a      	ldr	r2, [pc, #104]	; (80053e0 <HAL_DMA_Abort_IT+0xe4>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d102      	bne.n	8005380 <HAL_DMA_Abort_IT+0x84>
 800537a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800537e:	e00e      	b.n	800539e <HAL_DMA_Abort_IT+0xa2>
 8005380:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005384:	e00b      	b.n	800539e <HAL_DMA_Abort_IT+0xa2>
 8005386:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800538a:	e008      	b.n	800539e <HAL_DMA_Abort_IT+0xa2>
 800538c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005390:	e005      	b.n	800539e <HAL_DMA_Abort_IT+0xa2>
 8005392:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005396:	e002      	b.n	800539e <HAL_DMA_Abort_IT+0xa2>
 8005398:	2310      	movs	r3, #16
 800539a:	e000      	b.n	800539e <HAL_DMA_Abort_IT+0xa2>
 800539c:	2301      	movs	r3, #1
 800539e:	4a11      	ldr	r2, [pc, #68]	; (80053e4 <HAL_DMA_Abort_IT+0xe8>)
 80053a0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2201      	movs	r2, #1
 80053a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d003      	beq.n	80053c2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	4798      	blx	r3
    } 
  }
  return status;
 80053c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3710      	adds	r7, #16
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	40020008 	.word	0x40020008
 80053d0:	4002001c 	.word	0x4002001c
 80053d4:	40020030 	.word	0x40020030
 80053d8:	40020044 	.word	0x40020044
 80053dc:	40020058 	.word	0x40020058
 80053e0:	4002006c 	.word	0x4002006c
 80053e4:	40020000 	.word	0x40020000

080053e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b08b      	sub	sp, #44	; 0x2c
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80053f2:	2300      	movs	r3, #0
 80053f4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80053f6:	2300      	movs	r3, #0
 80053f8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053fa:	e169      	b.n	80056d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80053fc:	2201      	movs	r2, #1
 80053fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005400:	fa02 f303 	lsl.w	r3, r2, r3
 8005404:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	69fa      	ldr	r2, [r7, #28]
 800540c:	4013      	ands	r3, r2
 800540e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005410:	69ba      	ldr	r2, [r7, #24]
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	429a      	cmp	r2, r3
 8005416:	f040 8158 	bne.w	80056ca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	4a9a      	ldr	r2, [pc, #616]	; (8005688 <HAL_GPIO_Init+0x2a0>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d05e      	beq.n	80054e2 <HAL_GPIO_Init+0xfa>
 8005424:	4a98      	ldr	r2, [pc, #608]	; (8005688 <HAL_GPIO_Init+0x2a0>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d875      	bhi.n	8005516 <HAL_GPIO_Init+0x12e>
 800542a:	4a98      	ldr	r2, [pc, #608]	; (800568c <HAL_GPIO_Init+0x2a4>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d058      	beq.n	80054e2 <HAL_GPIO_Init+0xfa>
 8005430:	4a96      	ldr	r2, [pc, #600]	; (800568c <HAL_GPIO_Init+0x2a4>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d86f      	bhi.n	8005516 <HAL_GPIO_Init+0x12e>
 8005436:	4a96      	ldr	r2, [pc, #600]	; (8005690 <HAL_GPIO_Init+0x2a8>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d052      	beq.n	80054e2 <HAL_GPIO_Init+0xfa>
 800543c:	4a94      	ldr	r2, [pc, #592]	; (8005690 <HAL_GPIO_Init+0x2a8>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d869      	bhi.n	8005516 <HAL_GPIO_Init+0x12e>
 8005442:	4a94      	ldr	r2, [pc, #592]	; (8005694 <HAL_GPIO_Init+0x2ac>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d04c      	beq.n	80054e2 <HAL_GPIO_Init+0xfa>
 8005448:	4a92      	ldr	r2, [pc, #584]	; (8005694 <HAL_GPIO_Init+0x2ac>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d863      	bhi.n	8005516 <HAL_GPIO_Init+0x12e>
 800544e:	4a92      	ldr	r2, [pc, #584]	; (8005698 <HAL_GPIO_Init+0x2b0>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d046      	beq.n	80054e2 <HAL_GPIO_Init+0xfa>
 8005454:	4a90      	ldr	r2, [pc, #576]	; (8005698 <HAL_GPIO_Init+0x2b0>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d85d      	bhi.n	8005516 <HAL_GPIO_Init+0x12e>
 800545a:	2b12      	cmp	r3, #18
 800545c:	d82a      	bhi.n	80054b4 <HAL_GPIO_Init+0xcc>
 800545e:	2b12      	cmp	r3, #18
 8005460:	d859      	bhi.n	8005516 <HAL_GPIO_Init+0x12e>
 8005462:	a201      	add	r2, pc, #4	; (adr r2, 8005468 <HAL_GPIO_Init+0x80>)
 8005464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005468:	080054e3 	.word	0x080054e3
 800546c:	080054bd 	.word	0x080054bd
 8005470:	080054cf 	.word	0x080054cf
 8005474:	08005511 	.word	0x08005511
 8005478:	08005517 	.word	0x08005517
 800547c:	08005517 	.word	0x08005517
 8005480:	08005517 	.word	0x08005517
 8005484:	08005517 	.word	0x08005517
 8005488:	08005517 	.word	0x08005517
 800548c:	08005517 	.word	0x08005517
 8005490:	08005517 	.word	0x08005517
 8005494:	08005517 	.word	0x08005517
 8005498:	08005517 	.word	0x08005517
 800549c:	08005517 	.word	0x08005517
 80054a0:	08005517 	.word	0x08005517
 80054a4:	08005517 	.word	0x08005517
 80054a8:	08005517 	.word	0x08005517
 80054ac:	080054c5 	.word	0x080054c5
 80054b0:	080054d9 	.word	0x080054d9
 80054b4:	4a79      	ldr	r2, [pc, #484]	; (800569c <HAL_GPIO_Init+0x2b4>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d013      	beq.n	80054e2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80054ba:	e02c      	b.n	8005516 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	623b      	str	r3, [r7, #32]
          break;
 80054c2:	e029      	b.n	8005518 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	3304      	adds	r3, #4
 80054ca:	623b      	str	r3, [r7, #32]
          break;
 80054cc:	e024      	b.n	8005518 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	3308      	adds	r3, #8
 80054d4:	623b      	str	r3, [r7, #32]
          break;
 80054d6:	e01f      	b.n	8005518 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	330c      	adds	r3, #12
 80054de:	623b      	str	r3, [r7, #32]
          break;
 80054e0:	e01a      	b.n	8005518 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d102      	bne.n	80054f0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80054ea:	2304      	movs	r3, #4
 80054ec:	623b      	str	r3, [r7, #32]
          break;
 80054ee:	e013      	b.n	8005518 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d105      	bne.n	8005504 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80054f8:	2308      	movs	r3, #8
 80054fa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	69fa      	ldr	r2, [r7, #28]
 8005500:	611a      	str	r2, [r3, #16]
          break;
 8005502:	e009      	b.n	8005518 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005504:	2308      	movs	r3, #8
 8005506:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	69fa      	ldr	r2, [r7, #28]
 800550c:	615a      	str	r2, [r3, #20]
          break;
 800550e:	e003      	b.n	8005518 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005510:	2300      	movs	r3, #0
 8005512:	623b      	str	r3, [r7, #32]
          break;
 8005514:	e000      	b.n	8005518 <HAL_GPIO_Init+0x130>
          break;
 8005516:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	2bff      	cmp	r3, #255	; 0xff
 800551c:	d801      	bhi.n	8005522 <HAL_GPIO_Init+0x13a>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	e001      	b.n	8005526 <HAL_GPIO_Init+0x13e>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	3304      	adds	r3, #4
 8005526:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	2bff      	cmp	r3, #255	; 0xff
 800552c:	d802      	bhi.n	8005534 <HAL_GPIO_Init+0x14c>
 800552e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	e002      	b.n	800553a <HAL_GPIO_Init+0x152>
 8005534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005536:	3b08      	subs	r3, #8
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	210f      	movs	r1, #15
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	fa01 f303 	lsl.w	r3, r1, r3
 8005548:	43db      	mvns	r3, r3
 800554a:	401a      	ands	r2, r3
 800554c:	6a39      	ldr	r1, [r7, #32]
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	fa01 f303 	lsl.w	r3, r1, r3
 8005554:	431a      	orrs	r2, r3
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005562:	2b00      	cmp	r3, #0
 8005564:	f000 80b1 	beq.w	80056ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005568:	4b4d      	ldr	r3, [pc, #308]	; (80056a0 <HAL_GPIO_Init+0x2b8>)
 800556a:	699b      	ldr	r3, [r3, #24]
 800556c:	4a4c      	ldr	r2, [pc, #304]	; (80056a0 <HAL_GPIO_Init+0x2b8>)
 800556e:	f043 0301 	orr.w	r3, r3, #1
 8005572:	6193      	str	r3, [r2, #24]
 8005574:	4b4a      	ldr	r3, [pc, #296]	; (80056a0 <HAL_GPIO_Init+0x2b8>)
 8005576:	699b      	ldr	r3, [r3, #24]
 8005578:	f003 0301 	and.w	r3, r3, #1
 800557c:	60bb      	str	r3, [r7, #8]
 800557e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005580:	4a48      	ldr	r2, [pc, #288]	; (80056a4 <HAL_GPIO_Init+0x2bc>)
 8005582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005584:	089b      	lsrs	r3, r3, #2
 8005586:	3302      	adds	r3, #2
 8005588:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800558c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800558e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005590:	f003 0303 	and.w	r3, r3, #3
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	220f      	movs	r2, #15
 8005598:	fa02 f303 	lsl.w	r3, r2, r3
 800559c:	43db      	mvns	r3, r3
 800559e:	68fa      	ldr	r2, [r7, #12]
 80055a0:	4013      	ands	r3, r2
 80055a2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	4a40      	ldr	r2, [pc, #256]	; (80056a8 <HAL_GPIO_Init+0x2c0>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d013      	beq.n	80055d4 <HAL_GPIO_Init+0x1ec>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	4a3f      	ldr	r2, [pc, #252]	; (80056ac <HAL_GPIO_Init+0x2c4>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d00d      	beq.n	80055d0 <HAL_GPIO_Init+0x1e8>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a3e      	ldr	r2, [pc, #248]	; (80056b0 <HAL_GPIO_Init+0x2c8>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d007      	beq.n	80055cc <HAL_GPIO_Init+0x1e4>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	4a3d      	ldr	r2, [pc, #244]	; (80056b4 <HAL_GPIO_Init+0x2cc>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d101      	bne.n	80055c8 <HAL_GPIO_Init+0x1e0>
 80055c4:	2303      	movs	r3, #3
 80055c6:	e006      	b.n	80055d6 <HAL_GPIO_Init+0x1ee>
 80055c8:	2304      	movs	r3, #4
 80055ca:	e004      	b.n	80055d6 <HAL_GPIO_Init+0x1ee>
 80055cc:	2302      	movs	r3, #2
 80055ce:	e002      	b.n	80055d6 <HAL_GPIO_Init+0x1ee>
 80055d0:	2301      	movs	r3, #1
 80055d2:	e000      	b.n	80055d6 <HAL_GPIO_Init+0x1ee>
 80055d4:	2300      	movs	r3, #0
 80055d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055d8:	f002 0203 	and.w	r2, r2, #3
 80055dc:	0092      	lsls	r2, r2, #2
 80055de:	4093      	lsls	r3, r2
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80055e6:	492f      	ldr	r1, [pc, #188]	; (80056a4 <HAL_GPIO_Init+0x2bc>)
 80055e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ea:	089b      	lsrs	r3, r3, #2
 80055ec:	3302      	adds	r3, #2
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d006      	beq.n	800560e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005600:	4b2d      	ldr	r3, [pc, #180]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	492c      	ldr	r1, [pc, #176]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	4313      	orrs	r3, r2
 800560a:	600b      	str	r3, [r1, #0]
 800560c:	e006      	b.n	800561c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800560e:	4b2a      	ldr	r3, [pc, #168]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	43db      	mvns	r3, r3
 8005616:	4928      	ldr	r1, [pc, #160]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 8005618:	4013      	ands	r3, r2
 800561a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d006      	beq.n	8005636 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005628:	4b23      	ldr	r3, [pc, #140]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 800562a:	685a      	ldr	r2, [r3, #4]
 800562c:	4922      	ldr	r1, [pc, #136]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	4313      	orrs	r3, r2
 8005632:	604b      	str	r3, [r1, #4]
 8005634:	e006      	b.n	8005644 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005636:	4b20      	ldr	r3, [pc, #128]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 8005638:	685a      	ldr	r2, [r3, #4]
 800563a:	69bb      	ldr	r3, [r7, #24]
 800563c:	43db      	mvns	r3, r3
 800563e:	491e      	ldr	r1, [pc, #120]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 8005640:	4013      	ands	r3, r2
 8005642:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d006      	beq.n	800565e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005650:	4b19      	ldr	r3, [pc, #100]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 8005652:	689a      	ldr	r2, [r3, #8]
 8005654:	4918      	ldr	r1, [pc, #96]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 8005656:	69bb      	ldr	r3, [r7, #24]
 8005658:	4313      	orrs	r3, r2
 800565a:	608b      	str	r3, [r1, #8]
 800565c:	e006      	b.n	800566c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800565e:	4b16      	ldr	r3, [pc, #88]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 8005660:	689a      	ldr	r2, [r3, #8]
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	43db      	mvns	r3, r3
 8005666:	4914      	ldr	r1, [pc, #80]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 8005668:	4013      	ands	r3, r2
 800566a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005674:	2b00      	cmp	r3, #0
 8005676:	d021      	beq.n	80056bc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005678:	4b0f      	ldr	r3, [pc, #60]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 800567a:	68da      	ldr	r2, [r3, #12]
 800567c:	490e      	ldr	r1, [pc, #56]	; (80056b8 <HAL_GPIO_Init+0x2d0>)
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	4313      	orrs	r3, r2
 8005682:	60cb      	str	r3, [r1, #12]
 8005684:	e021      	b.n	80056ca <HAL_GPIO_Init+0x2e2>
 8005686:	bf00      	nop
 8005688:	10320000 	.word	0x10320000
 800568c:	10310000 	.word	0x10310000
 8005690:	10220000 	.word	0x10220000
 8005694:	10210000 	.word	0x10210000
 8005698:	10120000 	.word	0x10120000
 800569c:	10110000 	.word	0x10110000
 80056a0:	40021000 	.word	0x40021000
 80056a4:	40010000 	.word	0x40010000
 80056a8:	40010800 	.word	0x40010800
 80056ac:	40010c00 	.word	0x40010c00
 80056b0:	40011000 	.word	0x40011000
 80056b4:	40011400 	.word	0x40011400
 80056b8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80056bc:	4b0b      	ldr	r3, [pc, #44]	; (80056ec <HAL_GPIO_Init+0x304>)
 80056be:	68da      	ldr	r2, [r3, #12]
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	43db      	mvns	r3, r3
 80056c4:	4909      	ldr	r1, [pc, #36]	; (80056ec <HAL_GPIO_Init+0x304>)
 80056c6:	4013      	ands	r3, r2
 80056c8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80056ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056cc:	3301      	adds	r3, #1
 80056ce:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d6:	fa22 f303 	lsr.w	r3, r2, r3
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f47f ae8e 	bne.w	80053fc <HAL_GPIO_Init+0x14>
  }
}
 80056e0:	bf00      	nop
 80056e2:	bf00      	nop
 80056e4:	372c      	adds	r7, #44	; 0x2c
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bc80      	pop	{r7}
 80056ea:	4770      	bx	lr
 80056ec:	40010400 	.word	0x40010400

080056f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	460b      	mov	r3, r1
 80056fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689a      	ldr	r2, [r3, #8]
 8005700:	887b      	ldrh	r3, [r7, #2]
 8005702:	4013      	ands	r3, r2
 8005704:	2b00      	cmp	r3, #0
 8005706:	d002      	beq.n	800570e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005708:	2301      	movs	r3, #1
 800570a:	73fb      	strb	r3, [r7, #15]
 800570c:	e001      	b.n	8005712 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800570e:	2300      	movs	r3, #0
 8005710:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005712:	7bfb      	ldrb	r3, [r7, #15]
}
 8005714:	4618      	mov	r0, r3
 8005716:	3714      	adds	r7, #20
 8005718:	46bd      	mov	sp, r7
 800571a:	bc80      	pop	{r7}
 800571c:	4770      	bx	lr

0800571e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800571e:	b480      	push	{r7}
 8005720:	b083      	sub	sp, #12
 8005722:	af00      	add	r7, sp, #0
 8005724:	6078      	str	r0, [r7, #4]
 8005726:	460b      	mov	r3, r1
 8005728:	807b      	strh	r3, [r7, #2]
 800572a:	4613      	mov	r3, r2
 800572c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800572e:	787b      	ldrb	r3, [r7, #1]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d003      	beq.n	800573c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005734:	887a      	ldrh	r2, [r7, #2]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800573a:	e003      	b.n	8005744 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800573c:	887b      	ldrh	r3, [r7, #2]
 800573e:	041a      	lsls	r2, r3, #16
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	611a      	str	r2, [r3, #16]
}
 8005744:	bf00      	nop
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	bc80      	pop	{r7}
 800574c:	4770      	bx	lr
	...

08005750 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b086      	sub	sp, #24
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d101      	bne.n	8005762 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e26c      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f003 0301 	and.w	r3, r3, #1
 800576a:	2b00      	cmp	r3, #0
 800576c:	f000 8087 	beq.w	800587e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005770:	4b92      	ldr	r3, [pc, #584]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f003 030c 	and.w	r3, r3, #12
 8005778:	2b04      	cmp	r3, #4
 800577a:	d00c      	beq.n	8005796 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800577c:	4b8f      	ldr	r3, [pc, #572]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f003 030c 	and.w	r3, r3, #12
 8005784:	2b08      	cmp	r3, #8
 8005786:	d112      	bne.n	80057ae <HAL_RCC_OscConfig+0x5e>
 8005788:	4b8c      	ldr	r3, [pc, #560]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005790:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005794:	d10b      	bne.n	80057ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005796:	4b89      	ldr	r3, [pc, #548]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d06c      	beq.n	800587c <HAL_RCC_OscConfig+0x12c>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d168      	bne.n	800587c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e246      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057b6:	d106      	bne.n	80057c6 <HAL_RCC_OscConfig+0x76>
 80057b8:	4b80      	ldr	r3, [pc, #512]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a7f      	ldr	r2, [pc, #508]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 80057be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057c2:	6013      	str	r3, [r2, #0]
 80057c4:	e02e      	b.n	8005824 <HAL_RCC_OscConfig+0xd4>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10c      	bne.n	80057e8 <HAL_RCC_OscConfig+0x98>
 80057ce:	4b7b      	ldr	r3, [pc, #492]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a7a      	ldr	r2, [pc, #488]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 80057d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057d8:	6013      	str	r3, [r2, #0]
 80057da:	4b78      	ldr	r3, [pc, #480]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a77      	ldr	r2, [pc, #476]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 80057e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057e4:	6013      	str	r3, [r2, #0]
 80057e6:	e01d      	b.n	8005824 <HAL_RCC_OscConfig+0xd4>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80057f0:	d10c      	bne.n	800580c <HAL_RCC_OscConfig+0xbc>
 80057f2:	4b72      	ldr	r3, [pc, #456]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a71      	ldr	r2, [pc, #452]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 80057f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80057fc:	6013      	str	r3, [r2, #0]
 80057fe:	4b6f      	ldr	r3, [pc, #444]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a6e      	ldr	r2, [pc, #440]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005804:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005808:	6013      	str	r3, [r2, #0]
 800580a:	e00b      	b.n	8005824 <HAL_RCC_OscConfig+0xd4>
 800580c:	4b6b      	ldr	r3, [pc, #428]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a6a      	ldr	r2, [pc, #424]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005812:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005816:	6013      	str	r3, [r2, #0]
 8005818:	4b68      	ldr	r3, [pc, #416]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a67      	ldr	r2, [pc, #412]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 800581e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005822:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d013      	beq.n	8005854 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800582c:	f7ff fc1e 	bl	800506c <HAL_GetTick>
 8005830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005832:	e008      	b.n	8005846 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005834:	f7ff fc1a 	bl	800506c <HAL_GetTick>
 8005838:	4602      	mov	r2, r0
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	1ad3      	subs	r3, r2, r3
 800583e:	2b64      	cmp	r3, #100	; 0x64
 8005840:	d901      	bls.n	8005846 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	e1fa      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005846:	4b5d      	ldr	r3, [pc, #372]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d0f0      	beq.n	8005834 <HAL_RCC_OscConfig+0xe4>
 8005852:	e014      	b.n	800587e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005854:	f7ff fc0a 	bl	800506c <HAL_GetTick>
 8005858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800585a:	e008      	b.n	800586e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800585c:	f7ff fc06 	bl	800506c <HAL_GetTick>
 8005860:	4602      	mov	r2, r0
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	2b64      	cmp	r3, #100	; 0x64
 8005868:	d901      	bls.n	800586e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e1e6      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800586e:	4b53      	ldr	r3, [pc, #332]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005876:	2b00      	cmp	r3, #0
 8005878:	d1f0      	bne.n	800585c <HAL_RCC_OscConfig+0x10c>
 800587a:	e000      	b.n	800587e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800587c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f003 0302 	and.w	r3, r3, #2
 8005886:	2b00      	cmp	r3, #0
 8005888:	d063      	beq.n	8005952 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800588a:	4b4c      	ldr	r3, [pc, #304]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	f003 030c 	and.w	r3, r3, #12
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00b      	beq.n	80058ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005896:	4b49      	ldr	r3, [pc, #292]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	f003 030c 	and.w	r3, r3, #12
 800589e:	2b08      	cmp	r3, #8
 80058a0:	d11c      	bne.n	80058dc <HAL_RCC_OscConfig+0x18c>
 80058a2:	4b46      	ldr	r3, [pc, #280]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d116      	bne.n	80058dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058ae:	4b43      	ldr	r3, [pc, #268]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0302 	and.w	r3, r3, #2
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d005      	beq.n	80058c6 <HAL_RCC_OscConfig+0x176>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d001      	beq.n	80058c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e1ba      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058c6:	4b3d      	ldr	r3, [pc, #244]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	00db      	lsls	r3, r3, #3
 80058d4:	4939      	ldr	r1, [pc, #228]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 80058d6:	4313      	orrs	r3, r2
 80058d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058da:	e03a      	b.n	8005952 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d020      	beq.n	8005926 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058e4:	4b36      	ldr	r3, [pc, #216]	; (80059c0 <HAL_RCC_OscConfig+0x270>)
 80058e6:	2201      	movs	r2, #1
 80058e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058ea:	f7ff fbbf 	bl	800506c <HAL_GetTick>
 80058ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058f0:	e008      	b.n	8005904 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058f2:	f7ff fbbb 	bl	800506c <HAL_GetTick>
 80058f6:	4602      	mov	r2, r0
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	2b02      	cmp	r3, #2
 80058fe:	d901      	bls.n	8005904 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e19b      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005904:	4b2d      	ldr	r3, [pc, #180]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0302 	and.w	r3, r3, #2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d0f0      	beq.n	80058f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005910:	4b2a      	ldr	r3, [pc, #168]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	695b      	ldr	r3, [r3, #20]
 800591c:	00db      	lsls	r3, r3, #3
 800591e:	4927      	ldr	r1, [pc, #156]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005920:	4313      	orrs	r3, r2
 8005922:	600b      	str	r3, [r1, #0]
 8005924:	e015      	b.n	8005952 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005926:	4b26      	ldr	r3, [pc, #152]	; (80059c0 <HAL_RCC_OscConfig+0x270>)
 8005928:	2200      	movs	r2, #0
 800592a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800592c:	f7ff fb9e 	bl	800506c <HAL_GetTick>
 8005930:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005932:	e008      	b.n	8005946 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005934:	f7ff fb9a 	bl	800506c <HAL_GetTick>
 8005938:	4602      	mov	r2, r0
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	2b02      	cmp	r3, #2
 8005940:	d901      	bls.n	8005946 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005942:	2303      	movs	r3, #3
 8005944:	e17a      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005946:	4b1d      	ldr	r3, [pc, #116]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0302 	and.w	r3, r3, #2
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1f0      	bne.n	8005934 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0308 	and.w	r3, r3, #8
 800595a:	2b00      	cmp	r3, #0
 800595c:	d03a      	beq.n	80059d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	699b      	ldr	r3, [r3, #24]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d019      	beq.n	800599a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005966:	4b17      	ldr	r3, [pc, #92]	; (80059c4 <HAL_RCC_OscConfig+0x274>)
 8005968:	2201      	movs	r2, #1
 800596a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800596c:	f7ff fb7e 	bl	800506c <HAL_GetTick>
 8005970:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005972:	e008      	b.n	8005986 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005974:	f7ff fb7a 	bl	800506c <HAL_GetTick>
 8005978:	4602      	mov	r2, r0
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	1ad3      	subs	r3, r2, r3
 800597e:	2b02      	cmp	r3, #2
 8005980:	d901      	bls.n	8005986 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005982:	2303      	movs	r3, #3
 8005984:	e15a      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005986:	4b0d      	ldr	r3, [pc, #52]	; (80059bc <HAL_RCC_OscConfig+0x26c>)
 8005988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598a:	f003 0302 	and.w	r3, r3, #2
 800598e:	2b00      	cmp	r3, #0
 8005990:	d0f0      	beq.n	8005974 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005992:	2001      	movs	r0, #1
 8005994:	f000 fad8 	bl	8005f48 <RCC_Delay>
 8005998:	e01c      	b.n	80059d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800599a:	4b0a      	ldr	r3, [pc, #40]	; (80059c4 <HAL_RCC_OscConfig+0x274>)
 800599c:	2200      	movs	r2, #0
 800599e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059a0:	f7ff fb64 	bl	800506c <HAL_GetTick>
 80059a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059a6:	e00f      	b.n	80059c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059a8:	f7ff fb60 	bl	800506c <HAL_GetTick>
 80059ac:	4602      	mov	r2, r0
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	1ad3      	subs	r3, r2, r3
 80059b2:	2b02      	cmp	r3, #2
 80059b4:	d908      	bls.n	80059c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80059b6:	2303      	movs	r3, #3
 80059b8:	e140      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
 80059ba:	bf00      	nop
 80059bc:	40021000 	.word	0x40021000
 80059c0:	42420000 	.word	0x42420000
 80059c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059c8:	4b9e      	ldr	r3, [pc, #632]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 80059ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059cc:	f003 0302 	and.w	r3, r3, #2
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1e9      	bne.n	80059a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0304 	and.w	r3, r3, #4
 80059dc:	2b00      	cmp	r3, #0
 80059de:	f000 80a6 	beq.w	8005b2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059e2:	2300      	movs	r3, #0
 80059e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059e6:	4b97      	ldr	r3, [pc, #604]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 80059e8:	69db      	ldr	r3, [r3, #28]
 80059ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d10d      	bne.n	8005a0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059f2:	4b94      	ldr	r3, [pc, #592]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 80059f4:	69db      	ldr	r3, [r3, #28]
 80059f6:	4a93      	ldr	r2, [pc, #588]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 80059f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059fc:	61d3      	str	r3, [r2, #28]
 80059fe:	4b91      	ldr	r3, [pc, #580]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005a00:	69db      	ldr	r3, [r3, #28]
 8005a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a06:	60bb      	str	r3, [r7, #8]
 8005a08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a0e:	4b8e      	ldr	r3, [pc, #568]	; (8005c48 <HAL_RCC_OscConfig+0x4f8>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d118      	bne.n	8005a4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a1a:	4b8b      	ldr	r3, [pc, #556]	; (8005c48 <HAL_RCC_OscConfig+0x4f8>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a8a      	ldr	r2, [pc, #552]	; (8005c48 <HAL_RCC_OscConfig+0x4f8>)
 8005a20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a26:	f7ff fb21 	bl	800506c <HAL_GetTick>
 8005a2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a2c:	e008      	b.n	8005a40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a2e:	f7ff fb1d 	bl	800506c <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	2b64      	cmp	r3, #100	; 0x64
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e0fd      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a40:	4b81      	ldr	r3, [pc, #516]	; (8005c48 <HAL_RCC_OscConfig+0x4f8>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d0f0      	beq.n	8005a2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d106      	bne.n	8005a62 <HAL_RCC_OscConfig+0x312>
 8005a54:	4b7b      	ldr	r3, [pc, #492]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005a56:	6a1b      	ldr	r3, [r3, #32]
 8005a58:	4a7a      	ldr	r2, [pc, #488]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005a5a:	f043 0301 	orr.w	r3, r3, #1
 8005a5e:	6213      	str	r3, [r2, #32]
 8005a60:	e02d      	b.n	8005abe <HAL_RCC_OscConfig+0x36e>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10c      	bne.n	8005a84 <HAL_RCC_OscConfig+0x334>
 8005a6a:	4b76      	ldr	r3, [pc, #472]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	4a75      	ldr	r2, [pc, #468]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005a70:	f023 0301 	bic.w	r3, r3, #1
 8005a74:	6213      	str	r3, [r2, #32]
 8005a76:	4b73      	ldr	r3, [pc, #460]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	4a72      	ldr	r2, [pc, #456]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005a7c:	f023 0304 	bic.w	r3, r3, #4
 8005a80:	6213      	str	r3, [r2, #32]
 8005a82:	e01c      	b.n	8005abe <HAL_RCC_OscConfig+0x36e>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	2b05      	cmp	r3, #5
 8005a8a:	d10c      	bne.n	8005aa6 <HAL_RCC_OscConfig+0x356>
 8005a8c:	4b6d      	ldr	r3, [pc, #436]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005a8e:	6a1b      	ldr	r3, [r3, #32]
 8005a90:	4a6c      	ldr	r2, [pc, #432]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005a92:	f043 0304 	orr.w	r3, r3, #4
 8005a96:	6213      	str	r3, [r2, #32]
 8005a98:	4b6a      	ldr	r3, [pc, #424]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005a9a:	6a1b      	ldr	r3, [r3, #32]
 8005a9c:	4a69      	ldr	r2, [pc, #420]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005a9e:	f043 0301 	orr.w	r3, r3, #1
 8005aa2:	6213      	str	r3, [r2, #32]
 8005aa4:	e00b      	b.n	8005abe <HAL_RCC_OscConfig+0x36e>
 8005aa6:	4b67      	ldr	r3, [pc, #412]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005aa8:	6a1b      	ldr	r3, [r3, #32]
 8005aaa:	4a66      	ldr	r2, [pc, #408]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005aac:	f023 0301 	bic.w	r3, r3, #1
 8005ab0:	6213      	str	r3, [r2, #32]
 8005ab2:	4b64      	ldr	r3, [pc, #400]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	4a63      	ldr	r2, [pc, #396]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005ab8:	f023 0304 	bic.w	r3, r3, #4
 8005abc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d015      	beq.n	8005af2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ac6:	f7ff fad1 	bl	800506c <HAL_GetTick>
 8005aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005acc:	e00a      	b.n	8005ae4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ace:	f7ff facd 	bl	800506c <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d901      	bls.n	8005ae4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	e0ab      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ae4:	4b57      	ldr	r3, [pc, #348]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005ae6:	6a1b      	ldr	r3, [r3, #32]
 8005ae8:	f003 0302 	and.w	r3, r3, #2
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d0ee      	beq.n	8005ace <HAL_RCC_OscConfig+0x37e>
 8005af0:	e014      	b.n	8005b1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005af2:	f7ff fabb 	bl	800506c <HAL_GetTick>
 8005af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005af8:	e00a      	b.n	8005b10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005afa:	f7ff fab7 	bl	800506c <HAL_GetTick>
 8005afe:	4602      	mov	r2, r0
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d901      	bls.n	8005b10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e095      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b10:	4b4c      	ldr	r3, [pc, #304]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005b12:	6a1b      	ldr	r3, [r3, #32]
 8005b14:	f003 0302 	and.w	r3, r3, #2
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d1ee      	bne.n	8005afa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005b1c:	7dfb      	ldrb	r3, [r7, #23]
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d105      	bne.n	8005b2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b22:	4b48      	ldr	r3, [pc, #288]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005b24:	69db      	ldr	r3, [r3, #28]
 8005b26:	4a47      	ldr	r2, [pc, #284]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005b28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	69db      	ldr	r3, [r3, #28]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	f000 8081 	beq.w	8005c3a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b38:	4b42      	ldr	r3, [pc, #264]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	f003 030c 	and.w	r3, r3, #12
 8005b40:	2b08      	cmp	r3, #8
 8005b42:	d061      	beq.n	8005c08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	69db      	ldr	r3, [r3, #28]
 8005b48:	2b02      	cmp	r3, #2
 8005b4a:	d146      	bne.n	8005bda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b4c:	4b3f      	ldr	r3, [pc, #252]	; (8005c4c <HAL_RCC_OscConfig+0x4fc>)
 8005b4e:	2200      	movs	r2, #0
 8005b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b52:	f7ff fa8b 	bl	800506c <HAL_GetTick>
 8005b56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b58:	e008      	b.n	8005b6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b5a:	f7ff fa87 	bl	800506c <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d901      	bls.n	8005b6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e067      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b6c:	4b35      	ldr	r3, [pc, #212]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d1f0      	bne.n	8005b5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6a1b      	ldr	r3, [r3, #32]
 8005b7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b80:	d108      	bne.n	8005b94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005b82:	4b30      	ldr	r3, [pc, #192]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	492d      	ldr	r1, [pc, #180]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005b90:	4313      	orrs	r3, r2
 8005b92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b94:	4b2b      	ldr	r3, [pc, #172]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a19      	ldr	r1, [r3, #32]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba4:	430b      	orrs	r3, r1
 8005ba6:	4927      	ldr	r1, [pc, #156]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bac:	4b27      	ldr	r3, [pc, #156]	; (8005c4c <HAL_RCC_OscConfig+0x4fc>)
 8005bae:	2201      	movs	r2, #1
 8005bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bb2:	f7ff fa5b 	bl	800506c <HAL_GetTick>
 8005bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005bb8:	e008      	b.n	8005bcc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bba:	f7ff fa57 	bl	800506c <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d901      	bls.n	8005bcc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e037      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005bcc:	4b1d      	ldr	r3, [pc, #116]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d0f0      	beq.n	8005bba <HAL_RCC_OscConfig+0x46a>
 8005bd8:	e02f      	b.n	8005c3a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bda:	4b1c      	ldr	r3, [pc, #112]	; (8005c4c <HAL_RCC_OscConfig+0x4fc>)
 8005bdc:	2200      	movs	r2, #0
 8005bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005be0:	f7ff fa44 	bl	800506c <HAL_GetTick>
 8005be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005be6:	e008      	b.n	8005bfa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005be8:	f7ff fa40 	bl	800506c <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d901      	bls.n	8005bfa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e020      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bfa:	4b12      	ldr	r3, [pc, #72]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d1f0      	bne.n	8005be8 <HAL_RCC_OscConfig+0x498>
 8005c06:	e018      	b.n	8005c3a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	69db      	ldr	r3, [r3, #28]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d101      	bne.n	8005c14 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e013      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005c14:	4b0b      	ldr	r3, [pc, #44]	; (8005c44 <HAL_RCC_OscConfig+0x4f4>)
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a1b      	ldr	r3, [r3, #32]
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d106      	bne.n	8005c36 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c32:	429a      	cmp	r2, r3
 8005c34:	d001      	beq.n	8005c3a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e000      	b.n	8005c3c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005c3a:	2300      	movs	r3, #0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3718      	adds	r7, #24
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}
 8005c44:	40021000 	.word	0x40021000
 8005c48:	40007000 	.word	0x40007000
 8005c4c:	42420060 	.word	0x42420060

08005c50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d101      	bne.n	8005c64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e0d0      	b.n	8005e06 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c64:	4b6a      	ldr	r3, [pc, #424]	; (8005e10 <HAL_RCC_ClockConfig+0x1c0>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0307 	and.w	r3, r3, #7
 8005c6c:	683a      	ldr	r2, [r7, #0]
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d910      	bls.n	8005c94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c72:	4b67      	ldr	r3, [pc, #412]	; (8005e10 <HAL_RCC_ClockConfig+0x1c0>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f023 0207 	bic.w	r2, r3, #7
 8005c7a:	4965      	ldr	r1, [pc, #404]	; (8005e10 <HAL_RCC_ClockConfig+0x1c0>)
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c82:	4b63      	ldr	r3, [pc, #396]	; (8005e10 <HAL_RCC_ClockConfig+0x1c0>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0307 	and.w	r3, r3, #7
 8005c8a:	683a      	ldr	r2, [r7, #0]
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d001      	beq.n	8005c94 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	e0b8      	b.n	8005e06 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 0302 	and.w	r3, r3, #2
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d020      	beq.n	8005ce2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0304 	and.w	r3, r3, #4
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d005      	beq.n	8005cb8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005cac:	4b59      	ldr	r3, [pc, #356]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	4a58      	ldr	r2, [pc, #352]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005cb2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005cb6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 0308 	and.w	r3, r3, #8
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d005      	beq.n	8005cd0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005cc4:	4b53      	ldr	r3, [pc, #332]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	4a52      	ldr	r2, [pc, #328]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005cca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005cce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cd0:	4b50      	ldr	r3, [pc, #320]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	494d      	ldr	r1, [pc, #308]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 0301 	and.w	r3, r3, #1
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d040      	beq.n	8005d70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d107      	bne.n	8005d06 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cf6:	4b47      	ldr	r3, [pc, #284]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d115      	bne.n	8005d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e07f      	b.n	8005e06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	d107      	bne.n	8005d1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d0e:	4b41      	ldr	r3, [pc, #260]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d109      	bne.n	8005d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e073      	b.n	8005e06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d1e:	4b3d      	ldr	r3, [pc, #244]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d101      	bne.n	8005d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e06b      	b.n	8005e06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d2e:	4b39      	ldr	r3, [pc, #228]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f023 0203 	bic.w	r2, r3, #3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	4936      	ldr	r1, [pc, #216]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d40:	f7ff f994 	bl	800506c <HAL_GetTick>
 8005d44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d46:	e00a      	b.n	8005d5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d48:	f7ff f990 	bl	800506c <HAL_GetTick>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d901      	bls.n	8005d5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	e053      	b.n	8005e06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d5e:	4b2d      	ldr	r3, [pc, #180]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	f003 020c 	and.w	r2, r3, #12
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d1eb      	bne.n	8005d48 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d70:	4b27      	ldr	r3, [pc, #156]	; (8005e10 <HAL_RCC_ClockConfig+0x1c0>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 0307 	and.w	r3, r3, #7
 8005d78:	683a      	ldr	r2, [r7, #0]
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d210      	bcs.n	8005da0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d7e:	4b24      	ldr	r3, [pc, #144]	; (8005e10 <HAL_RCC_ClockConfig+0x1c0>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f023 0207 	bic.w	r2, r3, #7
 8005d86:	4922      	ldr	r1, [pc, #136]	; (8005e10 <HAL_RCC_ClockConfig+0x1c0>)
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d8e:	4b20      	ldr	r3, [pc, #128]	; (8005e10 <HAL_RCC_ClockConfig+0x1c0>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0307 	and.w	r3, r3, #7
 8005d96:	683a      	ldr	r2, [r7, #0]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d001      	beq.n	8005da0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e032      	b.n	8005e06 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 0304 	and.w	r3, r3, #4
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d008      	beq.n	8005dbe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005dac:	4b19      	ldr	r3, [pc, #100]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	4916      	ldr	r1, [pc, #88]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 0308 	and.w	r3, r3, #8
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d009      	beq.n	8005dde <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005dca:	4b12      	ldr	r3, [pc, #72]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	00db      	lsls	r3, r3, #3
 8005dd8:	490e      	ldr	r1, [pc, #56]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005dde:	f000 f821 	bl	8005e24 <HAL_RCC_GetSysClockFreq>
 8005de2:	4602      	mov	r2, r0
 8005de4:	4b0b      	ldr	r3, [pc, #44]	; (8005e14 <HAL_RCC_ClockConfig+0x1c4>)
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	091b      	lsrs	r3, r3, #4
 8005dea:	f003 030f 	and.w	r3, r3, #15
 8005dee:	490a      	ldr	r1, [pc, #40]	; (8005e18 <HAL_RCC_ClockConfig+0x1c8>)
 8005df0:	5ccb      	ldrb	r3, [r1, r3]
 8005df2:	fa22 f303 	lsr.w	r3, r2, r3
 8005df6:	4a09      	ldr	r2, [pc, #36]	; (8005e1c <HAL_RCC_ClockConfig+0x1cc>)
 8005df8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005dfa:	4b09      	ldr	r3, [pc, #36]	; (8005e20 <HAL_RCC_ClockConfig+0x1d0>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f7ff f8f2 	bl	8004fe8 <HAL_InitTick>

  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	40022000 	.word	0x40022000
 8005e14:	40021000 	.word	0x40021000
 8005e18:	0800dfb4 	.word	0x0800dfb4
 8005e1c:	20000020 	.word	0x20000020
 8005e20:	20000024 	.word	0x20000024

08005e24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e24:	b490      	push	{r4, r7}
 8005e26:	b08a      	sub	sp, #40	; 0x28
 8005e28:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005e2a:	4b2a      	ldr	r3, [pc, #168]	; (8005ed4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005e2c:	1d3c      	adds	r4, r7, #4
 8005e2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005e30:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005e34:	f240 2301 	movw	r3, #513	; 0x201
 8005e38:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	61fb      	str	r3, [r7, #28]
 8005e3e:	2300      	movs	r3, #0
 8005e40:	61bb      	str	r3, [r7, #24]
 8005e42:	2300      	movs	r3, #0
 8005e44:	627b      	str	r3, [r7, #36]	; 0x24
 8005e46:	2300      	movs	r3, #0
 8005e48:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005e4e:	4b22      	ldr	r3, [pc, #136]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	f003 030c 	and.w	r3, r3, #12
 8005e5a:	2b04      	cmp	r3, #4
 8005e5c:	d002      	beq.n	8005e64 <HAL_RCC_GetSysClockFreq+0x40>
 8005e5e:	2b08      	cmp	r3, #8
 8005e60:	d003      	beq.n	8005e6a <HAL_RCC_GetSysClockFreq+0x46>
 8005e62:	e02d      	b.n	8005ec0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e64:	4b1d      	ldr	r3, [pc, #116]	; (8005edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e66:	623b      	str	r3, [r7, #32]
      break;
 8005e68:	e02d      	b.n	8005ec6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005e6a:	69fb      	ldr	r3, [r7, #28]
 8005e6c:	0c9b      	lsrs	r3, r3, #18
 8005e6e:	f003 030f 	and.w	r3, r3, #15
 8005e72:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005e76:	4413      	add	r3, r2
 8005e78:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005e7c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d013      	beq.n	8005eb0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005e88:	4b13      	ldr	r3, [pc, #76]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	0c5b      	lsrs	r3, r3, #17
 8005e8e:	f003 0301 	and.w	r3, r3, #1
 8005e92:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005e96:	4413      	add	r3, r2
 8005e98:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005e9c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	4a0e      	ldr	r2, [pc, #56]	; (8005edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ea2:	fb02 f203 	mul.w	r2, r2, r3
 8005ea6:	69bb      	ldr	r3, [r7, #24]
 8005ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eac:	627b      	str	r3, [r7, #36]	; 0x24
 8005eae:	e004      	b.n	8005eba <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	4a0b      	ldr	r2, [pc, #44]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005eb4:	fb02 f303 	mul.w	r3, r2, r3
 8005eb8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ebc:	623b      	str	r3, [r7, #32]
      break;
 8005ebe:	e002      	b.n	8005ec6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005ec0:	4b06      	ldr	r3, [pc, #24]	; (8005edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ec2:	623b      	str	r3, [r7, #32]
      break;
 8005ec4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ec6:	6a3b      	ldr	r3, [r7, #32]
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3728      	adds	r7, #40	; 0x28
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bc90      	pop	{r4, r7}
 8005ed0:	4770      	bx	lr
 8005ed2:	bf00      	nop
 8005ed4:	0800df9c 	.word	0x0800df9c
 8005ed8:	40021000 	.word	0x40021000
 8005edc:	007a1200 	.word	0x007a1200
 8005ee0:	003d0900 	.word	0x003d0900

08005ee4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ee8:	4b02      	ldr	r3, [pc, #8]	; (8005ef4 <HAL_RCC_GetHCLKFreq+0x10>)
 8005eea:	681b      	ldr	r3, [r3, #0]
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bc80      	pop	{r7}
 8005ef2:	4770      	bx	lr
 8005ef4:	20000020 	.word	0x20000020

08005ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005efc:	f7ff fff2 	bl	8005ee4 <HAL_RCC_GetHCLKFreq>
 8005f00:	4602      	mov	r2, r0
 8005f02:	4b05      	ldr	r3, [pc, #20]	; (8005f18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	0a1b      	lsrs	r3, r3, #8
 8005f08:	f003 0307 	and.w	r3, r3, #7
 8005f0c:	4903      	ldr	r1, [pc, #12]	; (8005f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f0e:	5ccb      	ldrb	r3, [r1, r3]
 8005f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	40021000 	.word	0x40021000
 8005f1c:	0800dfc4 	.word	0x0800dfc4

08005f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f24:	f7ff ffde 	bl	8005ee4 <HAL_RCC_GetHCLKFreq>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	4b05      	ldr	r3, [pc, #20]	; (8005f40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	0adb      	lsrs	r3, r3, #11
 8005f30:	f003 0307 	and.w	r3, r3, #7
 8005f34:	4903      	ldr	r1, [pc, #12]	; (8005f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f36:	5ccb      	ldrb	r3, [r1, r3]
 8005f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	40021000 	.word	0x40021000
 8005f44:	0800dfc4 	.word	0x0800dfc4

08005f48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005f50:	4b0a      	ldr	r3, [pc, #40]	; (8005f7c <RCC_Delay+0x34>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a0a      	ldr	r2, [pc, #40]	; (8005f80 <RCC_Delay+0x38>)
 8005f56:	fba2 2303 	umull	r2, r3, r2, r3
 8005f5a:	0a5b      	lsrs	r3, r3, #9
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	fb02 f303 	mul.w	r3, r2, r3
 8005f62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005f64:	bf00      	nop
  }
  while (Delay --);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	1e5a      	subs	r2, r3, #1
 8005f6a:	60fa      	str	r2, [r7, #12]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1f9      	bne.n	8005f64 <RCC_Delay+0x1c>
}
 8005f70:	bf00      	nop
 8005f72:	bf00      	nop
 8005f74:	3714      	adds	r7, #20
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bc80      	pop	{r7}
 8005f7a:	4770      	bx	lr
 8005f7c:	20000020 	.word	0x20000020
 8005f80:	10624dd3 	.word	0x10624dd3

08005f84 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8005f8c:	bf00      	nop
 8005f8e:	370c      	adds	r7, #12
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bc80      	pop	{r7}
 8005f94:	4770      	bx	lr

08005f96 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f96:	b580      	push	{r7, lr}
 8005f98:	b08a      	sub	sp, #40	; 0x28
 8005f9a:	af02      	add	r7, sp, #8
 8005f9c:	60f8      	str	r0, [r7, #12]
 8005f9e:	60b9      	str	r1, [r7, #8]
 8005fa0:	603b      	str	r3, [r7, #0]
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005faa:	2300      	movs	r3, #0
 8005fac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d101      	bne.n	8005fbc <HAL_SPI_Transmit+0x26>
 8005fb8:	2302      	movs	r3, #2
 8005fba:	e148      	b.n	800624e <HAL_SPI_Transmit+0x2b8>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fc4:	f7ff f852 	bl	800506c <HAL_GetTick>
 8005fc8:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d002      	beq.n	8005fdc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005fd6:	2302      	movs	r3, #2
 8005fd8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005fda:	e12f      	b.n	800623c <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d002      	beq.n	8005fe8 <HAL_SPI_Transmit+0x52>
 8005fe2:	88fb      	ldrh	r3, [r7, #6]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d102      	bne.n	8005fee <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005fec:	e126      	b.n	800623c <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2203      	movs	r2, #3
 8005ff2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	68ba      	ldr	r2, [r7, #8]
 8006000:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	88fa      	ldrh	r2, [r7, #6]
 8006006:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	88fa      	ldrh	r2, [r7, #6]
 800600c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2200      	movs	r2, #0
 800601e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006034:	d107      	bne.n	8006046 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006044:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800604a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800604e:	d110      	bne.n	8006072 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	6819      	ldr	r1, [r3, #0]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800605e:	400b      	ands	r3, r1
 8006060:	6013      	str	r3, [r2, #0]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006070:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800607c:	2b40      	cmp	r3, #64	; 0x40
 800607e:	d007      	beq.n	8006090 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800608e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006098:	d147      	bne.n	800612a <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d004      	beq.n	80060ac <HAL_SPI_Transmit+0x116>
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d138      	bne.n	800611e <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	881a      	ldrh	r2, [r3, #0]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	3302      	adds	r3, #2
 80060ba:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	3b01      	subs	r3, #1
 80060c4:	b29a      	uxth	r2, r3
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80060ca:	e028      	b.n	800611e <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	f003 0302 	and.w	r3, r3, #2
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d10f      	bne.n	80060fa <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	881a      	ldrh	r2, [r3, #0]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	3302      	adds	r3, #2
 80060e8:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	3b01      	subs	r3, #1
 80060f2:	b29a      	uxth	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	86da      	strh	r2, [r3, #54]	; 0x36
 80060f8:	e011      	b.n	800611e <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d00b      	beq.n	8006118 <HAL_SPI_Transmit+0x182>
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006106:	d00a      	beq.n	800611e <HAL_SPI_Transmit+0x188>
 8006108:	f7fe ffb0 	bl	800506c <HAL_GetTick>
 800610c:	4602      	mov	r2, r0
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	1ad3      	subs	r3, r2, r3
 8006112:	683a      	ldr	r2, [r7, #0]
 8006114:	429a      	cmp	r2, r3
 8006116:	d802      	bhi.n	800611e <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8006118:	2303      	movs	r3, #3
 800611a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800611c:	e08e      	b.n	800623c <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006122:	b29b      	uxth	r3, r3
 8006124:	2b00      	cmp	r3, #0
 8006126:	d1d1      	bne.n	80060cc <HAL_SPI_Transmit+0x136>
 8006128:	e048      	b.n	80061bc <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d004      	beq.n	800613c <HAL_SPI_Transmit+0x1a6>
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006136:	b29b      	uxth	r3, r3
 8006138:	2b01      	cmp	r3, #1
 800613a:	d13a      	bne.n	80061b2 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	330c      	adds	r3, #12
 8006142:	68ba      	ldr	r2, [r7, #8]
 8006144:	7812      	ldrb	r2, [r2, #0]
 8006146:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	3301      	adds	r3, #1
 800614c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006152:	b29b      	uxth	r3, r3
 8006154:	3b01      	subs	r3, #1
 8006156:	b29a      	uxth	r2, r3
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800615c:	e029      	b.n	80061b2 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f003 0302 	and.w	r3, r3, #2
 8006168:	2b02      	cmp	r3, #2
 800616a:	d110      	bne.n	800618e <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	330c      	adds	r3, #12
 8006172:	68ba      	ldr	r2, [r7, #8]
 8006174:	7812      	ldrb	r2, [r2, #0]
 8006176:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	3301      	adds	r3, #1
 800617c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006182:	b29b      	uxth	r3, r3
 8006184:	3b01      	subs	r3, #1
 8006186:	b29a      	uxth	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	86da      	strh	r2, [r3, #54]	; 0x36
 800618c:	e011      	b.n	80061b2 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d00b      	beq.n	80061ac <HAL_SPI_Transmit+0x216>
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800619a:	d00a      	beq.n	80061b2 <HAL_SPI_Transmit+0x21c>
 800619c:	f7fe ff66 	bl	800506c <HAL_GetTick>
 80061a0:	4602      	mov	r2, r0
 80061a2:	69bb      	ldr	r3, [r7, #24]
 80061a4:	1ad3      	subs	r3, r2, r3
 80061a6:	683a      	ldr	r2, [r7, #0]
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d802      	bhi.n	80061b2 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80061b0:	e044      	b.n	800623c <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d1d0      	bne.n	800615e <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	9300      	str	r3, [sp, #0]
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	2201      	movs	r2, #1
 80061c4:	2102      	movs	r1, #2
 80061c6:	68f8      	ldr	r0, [r7, #12]
 80061c8:	f000 f845 	bl	8006256 <SPI_WaitFlagStateUntilTimeout>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d002      	beq.n	80061d8 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80061d6:	e031      	b.n	800623c <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80061d8:	69ba      	ldr	r2, [r7, #24]
 80061da:	6839      	ldr	r1, [r7, #0]
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f000 f8a3 	bl	8006328 <SPI_CheckFlag_BSY>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d005      	beq.n	80061f4 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2220      	movs	r2, #32
 80061f0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80061f2:	e023      	b.n	800623c <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d10a      	bne.n	8006212 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061fc:	2300      	movs	r3, #0
 80061fe:	617b      	str	r3, [r7, #20]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	617b      	str	r3, [r7, #20]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	617b      	str	r3, [r7, #20]
 8006210:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006216:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800621a:	d107      	bne.n	800622c <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800622a:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006230:	2b00      	cmp	r3, #0
 8006232:	d002      	beq.n	800623a <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	77fb      	strb	r3, [r7, #31]
 8006238:	e000      	b.n	800623c <HAL_SPI_Transmit+0x2a6>
  }

error:
 800623a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2200      	movs	r2, #0
 8006248:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800624c:	7ffb      	ldrb	r3, [r7, #31]
}
 800624e:	4618      	mov	r0, r3
 8006250:	3720      	adds	r7, #32
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}

08006256 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8006256:	b580      	push	{r7, lr}
 8006258:	b084      	sub	sp, #16
 800625a:	af00      	add	r7, sp, #0
 800625c:	60f8      	str	r0, [r7, #12]
 800625e:	60b9      	str	r1, [r7, #8]
 8006260:	607a      	str	r2, [r7, #4]
 8006262:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8006264:	e04d      	b.n	8006302 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800626c:	d049      	beq.n	8006302 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d007      	beq.n	8006284 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8006274:	f7fe fefa 	bl	800506c <HAL_GetTick>
 8006278:	4602      	mov	r2, r0
 800627a:	69bb      	ldr	r3, [r7, #24]
 800627c:	1ad3      	subs	r3, r2, r3
 800627e:	683a      	ldr	r2, [r7, #0]
 8006280:	429a      	cmp	r2, r3
 8006282:	d83e      	bhi.n	8006302 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	685a      	ldr	r2, [r3, #4]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006292:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800629c:	d111      	bne.n	80062c2 <SPI_WaitFlagStateUntilTimeout+0x6c>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062a6:	d004      	beq.n	80062b2 <SPI_WaitFlagStateUntilTimeout+0x5c>
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062b0:	d107      	bne.n	80062c2 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062ca:	d110      	bne.n	80062ee <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	6819      	ldr	r1, [r3, #0]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681a      	ldr	r2, [r3, #0]
 80062d6:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80062da:	400b      	ands	r3, r1
 80062dc:	6013      	str	r3, [r2, #0]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80062ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e00e      	b.n	8006320 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	689a      	ldr	r2, [r3, #8]
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	4013      	ands	r3, r2
 800630c:	68ba      	ldr	r2, [r7, #8]
 800630e:	429a      	cmp	r2, r3
 8006310:	d101      	bne.n	8006316 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8006312:	2201      	movs	r2, #1
 8006314:	e000      	b.n	8006318 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8006316:	2200      	movs	r2, #0
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	429a      	cmp	r2, r3
 800631c:	d1a3      	bne.n	8006266 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800631e:	2300      	movs	r3, #0
}
 8006320:	4618      	mov	r0, r3
 8006322:	3710      	adds	r7, #16
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}

08006328 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b086      	sub	sp, #24
 800632c:	af02      	add	r7, sp, #8
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	9300      	str	r3, [sp, #0]
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	2200      	movs	r2, #0
 800633c:	2180      	movs	r1, #128	; 0x80
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f7ff ff89 	bl	8006256 <SPI_WaitFlagStateUntilTimeout>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d007      	beq.n	800635a <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800634e:	f043 0220 	orr.w	r2, r3, #32
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e000      	b.n	800635c <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 800635a:	2300      	movs	r3, #0
}
 800635c:	4618      	mov	r0, r3
 800635e:	3710      	adds	r7, #16
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}

08006364 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d101      	bne.n	8006376 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e057      	b.n	8006426 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b00      	cmp	r3, #0
 8006380:	d102      	bne.n	8006388 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f7ff fdfe 	bl	8005f84 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2202      	movs	r2, #2
 800638c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800639e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	685a      	ldr	r2, [r3, #4]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	431a      	orrs	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	431a      	orrs	r2, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	691b      	ldr	r3, [r3, #16]
 80063b4:	431a      	orrs	r2, r3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	695b      	ldr	r3, [r3, #20]
 80063ba:	431a      	orrs	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	699b      	ldr	r3, [r3, #24]
 80063c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063c4:	431a      	orrs	r2, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	69db      	ldr	r3, [r3, #28]
 80063ca:	431a      	orrs	r2, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6a1b      	ldr	r3, [r3, #32]
 80063d0:	ea42 0103 	orr.w	r1, r2, r3
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	430a      	orrs	r2, r1
 80063de:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	699b      	ldr	r3, [r3, #24]
 80063e4:	0c1b      	lsrs	r3, r3, #16
 80063e6:	f003 0104 	and.w	r1, r3, #4
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	430a      	orrs	r2, r1
 80063f4:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80063fe:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	69da      	ldr	r2, [r3, #28]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800640e:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8006410:	4b07      	ldr	r3, [pc, #28]	; (8006430 <HAL_SPI_Init+0xcc>)
 8006412:	2200      	movs	r2, #0
 8006414:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3708      	adds	r7, #8
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
 800642e:	bf00      	nop
 8006430:	2000108c 	.word	0x2000108c

08006434 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b082      	sub	sp, #8
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d101      	bne.n	8006446 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e01d      	b.n	8006482 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d106      	bne.n	8006460 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 f815 	bl	800648a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2202      	movs	r2, #2
 8006464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	3304      	adds	r3, #4
 8006470:	4619      	mov	r1, r3
 8006472:	4610      	mov	r0, r2
 8006474:	f000 f948 	bl	8006708 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800648a:	b480      	push	{r7}
 800648c:	b083      	sub	sp, #12
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006492:	bf00      	nop
 8006494:	370c      	adds	r7, #12
 8006496:	46bd      	mov	sp, r7
 8006498:	bc80      	pop	{r7}
 800649a:	4770      	bx	lr

0800649c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800649c:	b480      	push	{r7}
 800649e:	b085      	sub	sp, #20
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	68da      	ldr	r2, [r3, #12]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f042 0201 	orr.w	r2, r2, #1
 80064b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f003 0307 	and.w	r3, r3, #7
 80064be:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2b06      	cmp	r3, #6
 80064c4:	d007      	beq.n	80064d6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f042 0201 	orr.w	r2, r2, #1
 80064d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064d6:	2300      	movs	r3, #0
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3714      	adds	r7, #20
 80064dc:	46bd      	mov	sp, r7
 80064de:	bc80      	pop	{r7}
 80064e0:	4770      	bx	lr

080064e2 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80064e2:	b580      	push	{r7, lr}
 80064e4:	b082      	sub	sp, #8
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d101      	bne.n	80064f4 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e01d      	b.n	8006530 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d106      	bne.n	800650e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 f815 	bl	8006538 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2202      	movs	r2, #2
 8006512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	3304      	adds	r3, #4
 800651e:	4619      	mov	r1, r3
 8006520:	4610      	mov	r0, r2
 8006522:	f000 f8f1 	bl	8006708 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2201      	movs	r2, #1
 800652a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800652e:	2300      	movs	r3, #0
}
 8006530:	4618      	mov	r0, r3
 8006532:	3708      	adds	r7, #8
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006540:	bf00      	nop
 8006542:	370c      	adds	r7, #12
 8006544:	46bd      	mov	sp, r7
 8006546:	bc80      	pop	{r7}
 8006548:	4770      	bx	lr
	...

0800654c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b084      	sub	sp, #16
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	2201      	movs	r2, #1
 800655c:	6839      	ldr	r1, [r7, #0]
 800655e:	4618      	mov	r0, r3
 8006560:	f000 fabc 	bl	8006adc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a10      	ldr	r2, [pc, #64]	; (80065ac <HAL_TIM_PWM_Start+0x60>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d107      	bne.n	800657e <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800657c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	f003 0307 	and.w	r3, r3, #7
 8006588:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2b06      	cmp	r3, #6
 800658e:	d007      	beq.n	80065a0 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f042 0201 	orr.w	r2, r2, #1
 800659e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3710      	adds	r7, #16
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	40012c00 	.word	0x40012c00

080065b0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2200      	movs	r2, #0
 80065c0:	6839      	ldr	r1, [r7, #0]
 80065c2:	4618      	mov	r0, r3
 80065c4:	f000 fa8a 	bl	8006adc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a1d      	ldr	r2, [pc, #116]	; (8006644 <HAL_TIM_PWM_Stop+0x94>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d117      	bne.n	8006602 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	6a1a      	ldr	r2, [r3, #32]
 80065d8:	f241 1311 	movw	r3, #4369	; 0x1111
 80065dc:	4013      	ands	r3, r2
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d10f      	bne.n	8006602 <HAL_TIM_PWM_Stop+0x52>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	6a1a      	ldr	r2, [r3, #32]
 80065e8:	f240 4344 	movw	r3, #1092	; 0x444
 80065ec:	4013      	ands	r3, r2
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d107      	bne.n	8006602 <HAL_TIM_PWM_Stop+0x52>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006600:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	6a1a      	ldr	r2, [r3, #32]
 8006608:	f241 1311 	movw	r3, #4369	; 0x1111
 800660c:	4013      	ands	r3, r2
 800660e:	2b00      	cmp	r3, #0
 8006610:	d10f      	bne.n	8006632 <HAL_TIM_PWM_Stop+0x82>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	6a1a      	ldr	r2, [r3, #32]
 8006618:	f240 4344 	movw	r3, #1092	; 0x444
 800661c:	4013      	ands	r3, r2
 800661e:	2b00      	cmp	r3, #0
 8006620:	d107      	bne.n	8006632 <HAL_TIM_PWM_Stop+0x82>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f022 0201 	bic.w	r2, r2, #1
 8006630:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2201      	movs	r2, #1
 8006636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800663a:	2300      	movs	r3, #0
}
 800663c:	4618      	mov	r0, r3
 800663e:	3708      	adds	r7, #8
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}
 8006644:	40012c00 	.word	0x40012c00

08006648 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	60b9      	str	r1, [r7, #8]
 8006652:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800665a:	2b01      	cmp	r3, #1
 800665c:	d101      	bne.n	8006662 <HAL_TIM_OC_ConfigChannel+0x1a>
 800665e:	2302      	movs	r3, #2
 8006660:	e04e      	b.n	8006700 <HAL_TIM_OC_ConfigChannel+0xb8>
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2202      	movs	r2, #2
 800666e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2b0c      	cmp	r3, #12
 8006676:	d839      	bhi.n	80066ec <HAL_TIM_OC_ConfigChannel+0xa4>
 8006678:	a201      	add	r2, pc, #4	; (adr r2, 8006680 <HAL_TIM_OC_ConfigChannel+0x38>)
 800667a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800667e:	bf00      	nop
 8006680:	080066b5 	.word	0x080066b5
 8006684:	080066ed 	.word	0x080066ed
 8006688:	080066ed 	.word	0x080066ed
 800668c:	080066ed 	.word	0x080066ed
 8006690:	080066c3 	.word	0x080066c3
 8006694:	080066ed 	.word	0x080066ed
 8006698:	080066ed 	.word	0x080066ed
 800669c:	080066ed 	.word	0x080066ed
 80066a0:	080066d1 	.word	0x080066d1
 80066a4:	080066ed 	.word	0x080066ed
 80066a8:	080066ed 	.word	0x080066ed
 80066ac:	080066ed 	.word	0x080066ed
 80066b0:	080066df 	.word	0x080066df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68b9      	ldr	r1, [r7, #8]
 80066ba:	4618      	mov	r0, r3
 80066bc:	f000 f886 	bl	80067cc <TIM_OC1_SetConfig>
      break;
 80066c0:	e015      	b.n	80066ee <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	68b9      	ldr	r1, [r7, #8]
 80066c8:	4618      	mov	r0, r3
 80066ca:	f000 f8e5 	bl	8006898 <TIM_OC2_SetConfig>
      break;
 80066ce:	e00e      	b.n	80066ee <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	68b9      	ldr	r1, [r7, #8]
 80066d6:	4618      	mov	r0, r3
 80066d8:	f000 f948 	bl	800696c <TIM_OC3_SetConfig>
      break;
 80066dc:	e007      	b.n	80066ee <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	68b9      	ldr	r1, [r7, #8]
 80066e4:	4618      	mov	r0, r3
 80066e6:	f000 f9ab 	bl	8006a40 <TIM_OC4_SetConfig>
      break;
 80066ea:	e000      	b.n	80066ee <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80066ec:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2201      	movs	r2, #1
 80066f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066fe:	2300      	movs	r3, #0
}
 8006700:	4618      	mov	r0, r3
 8006702:	3710      	adds	r7, #16
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}

08006708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006708:	b480      	push	{r7}
 800670a:	b085      	sub	sp, #20
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a29      	ldr	r2, [pc, #164]	; (80067c0 <TIM_Base_SetConfig+0xb8>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d00b      	beq.n	8006738 <TIM_Base_SetConfig+0x30>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006726:	d007      	beq.n	8006738 <TIM_Base_SetConfig+0x30>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a26      	ldr	r2, [pc, #152]	; (80067c4 <TIM_Base_SetConfig+0xbc>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d003      	beq.n	8006738 <TIM_Base_SetConfig+0x30>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a25      	ldr	r2, [pc, #148]	; (80067c8 <TIM_Base_SetConfig+0xc0>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d108      	bne.n	800674a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800673e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	68fa      	ldr	r2, [r7, #12]
 8006746:	4313      	orrs	r3, r2
 8006748:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a1c      	ldr	r2, [pc, #112]	; (80067c0 <TIM_Base_SetConfig+0xb8>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d00b      	beq.n	800676a <TIM_Base_SetConfig+0x62>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006758:	d007      	beq.n	800676a <TIM_Base_SetConfig+0x62>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a19      	ldr	r2, [pc, #100]	; (80067c4 <TIM_Base_SetConfig+0xbc>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d003      	beq.n	800676a <TIM_Base_SetConfig+0x62>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a18      	ldr	r2, [pc, #96]	; (80067c8 <TIM_Base_SetConfig+0xc0>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d108      	bne.n	800677c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006770:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	68fa      	ldr	r2, [r7, #12]
 8006778:	4313      	orrs	r3, r2
 800677a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	695b      	ldr	r3, [r3, #20]
 8006786:	4313      	orrs	r3, r2
 8006788:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	689a      	ldr	r2, [r3, #8]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4a07      	ldr	r2, [pc, #28]	; (80067c0 <TIM_Base_SetConfig+0xb8>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d103      	bne.n	80067b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	691a      	ldr	r2, [r3, #16]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	615a      	str	r2, [r3, #20]
}
 80067b6:	bf00      	nop
 80067b8:	3714      	adds	r7, #20
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bc80      	pop	{r7}
 80067be:	4770      	bx	lr
 80067c0:	40012c00 	.word	0x40012c00
 80067c4:	40000400 	.word	0x40000400
 80067c8:	40000800 	.word	0x40000800

080067cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b087      	sub	sp, #28
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a1b      	ldr	r3, [r3, #32]
 80067da:	f023 0201 	bic.w	r2, r3, #1
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6a1b      	ldr	r3, [r3, #32]
 80067e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	699b      	ldr	r3, [r3, #24]
 80067f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f023 0303 	bic.w	r3, r3, #3
 8006802:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	4313      	orrs	r3, r2
 800680c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	f023 0302 	bic.w	r3, r3, #2
 8006814:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	697a      	ldr	r2, [r7, #20]
 800681c:	4313      	orrs	r3, r2
 800681e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4a1c      	ldr	r2, [pc, #112]	; (8006894 <TIM_OC1_SetConfig+0xc8>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d10c      	bne.n	8006842 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	f023 0308 	bic.w	r3, r3, #8
 800682e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	697a      	ldr	r2, [r7, #20]
 8006836:	4313      	orrs	r3, r2
 8006838:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	f023 0304 	bic.w	r3, r3, #4
 8006840:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a13      	ldr	r2, [pc, #76]	; (8006894 <TIM_OC1_SetConfig+0xc8>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d111      	bne.n	800686e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006850:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006858:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	695b      	ldr	r3, [r3, #20]
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	4313      	orrs	r3, r2
 8006862:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	699b      	ldr	r3, [r3, #24]
 8006868:	693a      	ldr	r2, [r7, #16]
 800686a:	4313      	orrs	r3, r2
 800686c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	693a      	ldr	r2, [r7, #16]
 8006872:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	68fa      	ldr	r2, [r7, #12]
 8006878:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	685a      	ldr	r2, [r3, #4]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	697a      	ldr	r2, [r7, #20]
 8006886:	621a      	str	r2, [r3, #32]
}
 8006888:	bf00      	nop
 800688a:	371c      	adds	r7, #28
 800688c:	46bd      	mov	sp, r7
 800688e:	bc80      	pop	{r7}
 8006890:	4770      	bx	lr
 8006892:	bf00      	nop
 8006894:	40012c00 	.word	0x40012c00

08006898 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006898:	b480      	push	{r7}
 800689a:	b087      	sub	sp, #28
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	f023 0210 	bic.w	r2, r3, #16
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a1b      	ldr	r3, [r3, #32]
 80068b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	699b      	ldr	r3, [r3, #24]
 80068be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	021b      	lsls	r3, r3, #8
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	4313      	orrs	r3, r2
 80068da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f023 0320 	bic.w	r3, r3, #32
 80068e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	011b      	lsls	r3, r3, #4
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a1d      	ldr	r2, [pc, #116]	; (8006968 <TIM_OC2_SetConfig+0xd0>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d10d      	bne.n	8006914 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	011b      	lsls	r3, r3, #4
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	4313      	orrs	r3, r2
 800690a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006912:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a14      	ldr	r2, [pc, #80]	; (8006968 <TIM_OC2_SetConfig+0xd0>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d113      	bne.n	8006944 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006922:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800692a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	695b      	ldr	r3, [r3, #20]
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	693a      	ldr	r2, [r7, #16]
 8006934:	4313      	orrs	r3, r2
 8006936:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	699b      	ldr	r3, [r3, #24]
 800693c:	009b      	lsls	r3, r3, #2
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	4313      	orrs	r3, r2
 8006942:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	685a      	ldr	r2, [r3, #4]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	697a      	ldr	r2, [r7, #20]
 800695c:	621a      	str	r2, [r3, #32]
}
 800695e:	bf00      	nop
 8006960:	371c      	adds	r7, #28
 8006962:	46bd      	mov	sp, r7
 8006964:	bc80      	pop	{r7}
 8006966:	4770      	bx	lr
 8006968:	40012c00 	.word	0x40012c00

0800696c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800696c:	b480      	push	{r7}
 800696e:	b087      	sub	sp, #28
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a1b      	ldr	r3, [r3, #32]
 8006986:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	69db      	ldr	r3, [r3, #28]
 8006992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800699a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f023 0303 	bic.w	r3, r3, #3
 80069a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	021b      	lsls	r3, r3, #8
 80069bc:	697a      	ldr	r2, [r7, #20]
 80069be:	4313      	orrs	r3, r2
 80069c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a1d      	ldr	r2, [pc, #116]	; (8006a3c <TIM_OC3_SetConfig+0xd0>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d10d      	bne.n	80069e6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	68db      	ldr	r3, [r3, #12]
 80069d6:	021b      	lsls	r3, r3, #8
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a14      	ldr	r2, [pc, #80]	; (8006a3c <TIM_OC3_SetConfig+0xd0>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d113      	bne.n	8006a16 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80069fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	695b      	ldr	r3, [r3, #20]
 8006a02:	011b      	lsls	r3, r3, #4
 8006a04:	693a      	ldr	r2, [r7, #16]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	699b      	ldr	r3, [r3, #24]
 8006a0e:	011b      	lsls	r3, r3, #4
 8006a10:	693a      	ldr	r2, [r7, #16]
 8006a12:	4313      	orrs	r3, r2
 8006a14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	693a      	ldr	r2, [r7, #16]
 8006a1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	68fa      	ldr	r2, [r7, #12]
 8006a20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	685a      	ldr	r2, [r3, #4]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	697a      	ldr	r2, [r7, #20]
 8006a2e:	621a      	str	r2, [r3, #32]
}
 8006a30:	bf00      	nop
 8006a32:	371c      	adds	r7, #28
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bc80      	pop	{r7}
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop
 8006a3c:	40012c00 	.word	0x40012c00

08006a40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b087      	sub	sp, #28
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a1b      	ldr	r3, [r3, #32]
 8006a4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a1b      	ldr	r3, [r3, #32]
 8006a5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	69db      	ldr	r3, [r3, #28]
 8006a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	021b      	lsls	r3, r3, #8
 8006a7e:	68fa      	ldr	r2, [r7, #12]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	031b      	lsls	r3, r3, #12
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4a0f      	ldr	r2, [pc, #60]	; (8006ad8 <TIM_OC4_SetConfig+0x98>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d109      	bne.n	8006ab4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006aa6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	695b      	ldr	r3, [r3, #20]
 8006aac:	019b      	lsls	r3, r3, #6
 8006aae:	697a      	ldr	r2, [r7, #20]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	697a      	ldr	r2, [r7, #20]
 8006ab8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	685a      	ldr	r2, [r3, #4]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	693a      	ldr	r2, [r7, #16]
 8006acc:	621a      	str	r2, [r3, #32]
}
 8006ace:	bf00      	nop
 8006ad0:	371c      	adds	r7, #28
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bc80      	pop	{r7}
 8006ad6:	4770      	bx	lr
 8006ad8:	40012c00 	.word	0x40012c00

08006adc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b087      	sub	sp, #28
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	f003 031f 	and.w	r3, r3, #31
 8006aee:	2201      	movs	r2, #1
 8006af0:	fa02 f303 	lsl.w	r3, r2, r3
 8006af4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6a1a      	ldr	r2, [r3, #32]
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	43db      	mvns	r3, r3
 8006afe:	401a      	ands	r2, r3
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	6a1a      	ldr	r2, [r3, #32]
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	f003 031f 	and.w	r3, r3, #31
 8006b0e:	6879      	ldr	r1, [r7, #4]
 8006b10:	fa01 f303 	lsl.w	r3, r1, r3
 8006b14:	431a      	orrs	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	621a      	str	r2, [r3, #32]
}
 8006b1a:	bf00      	nop
 8006b1c:	371c      	adds	r7, #28
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bc80      	pop	{r7}
 8006b22:	4770      	bx	lr

08006b24 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2204      	movs	r2, #4
 8006b34:	6839      	ldr	r1, [r7, #0]
 8006b36:	4618      	mov	r0, r3
 8006b38:	f000 f85f 	bl	8006bfa <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b4a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f003 0307 	and.w	r3, r3, #7
 8006b56:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2b06      	cmp	r3, #6
 8006b5c:	d007      	beq.n	8006b6e <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f042 0201 	orr.w	r2, r2, #1
 8006b6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b6e:	2300      	movs	r3, #0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3710      	adds	r7, #16
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}

08006b78 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b082      	sub	sp, #8
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	2200      	movs	r2, #0
 8006b88:	6839      	ldr	r1, [r7, #0]
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f000 f835 	bl	8006bfa <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	6a1a      	ldr	r2, [r3, #32]
 8006b96:	f241 1311 	movw	r3, #4369	; 0x1111
 8006b9a:	4013      	ands	r3, r2
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10f      	bne.n	8006bc0 <HAL_TIMEx_PWMN_Stop+0x48>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	6a1a      	ldr	r2, [r3, #32]
 8006ba6:	f240 4344 	movw	r3, #1092	; 0x444
 8006baa:	4013      	ands	r3, r2
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d107      	bne.n	8006bc0 <HAL_TIMEx_PWMN_Stop+0x48>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006bbe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	6a1a      	ldr	r2, [r3, #32]
 8006bc6:	f241 1311 	movw	r3, #4369	; 0x1111
 8006bca:	4013      	ands	r3, r2
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d10f      	bne.n	8006bf0 <HAL_TIMEx_PWMN_Stop+0x78>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	6a1a      	ldr	r2, [r3, #32]
 8006bd6:	f240 4344 	movw	r3, #1092	; 0x444
 8006bda:	4013      	ands	r3, r2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d107      	bne.n	8006bf0 <HAL_TIMEx_PWMN_Stop+0x78>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f022 0201 	bic.w	r2, r2, #1
 8006bee:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006bf0:	2300      	movs	r3, #0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3708      	adds	r7, #8
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	b087      	sub	sp, #28
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	60f8      	str	r0, [r7, #12]
 8006c02:	60b9      	str	r1, [r7, #8]
 8006c04:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	f003 031f 	and.w	r3, r3, #31
 8006c0c:	2204      	movs	r2, #4
 8006c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c12:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	6a1a      	ldr	r2, [r3, #32]
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	43db      	mvns	r3, r3
 8006c1c:	401a      	ands	r2, r3
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6a1a      	ldr	r2, [r3, #32]
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	f003 031f 	and.w	r3, r3, #31
 8006c2c:	6879      	ldr	r1, [r7, #4]
 8006c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8006c32:	431a      	orrs	r2, r3
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	621a      	str	r2, [r3, #32]
}
 8006c38:	bf00      	nop
 8006c3a:	371c      	adds	r7, #28
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bc80      	pop	{r7}
 8006c40:	4770      	bx	lr

08006c42 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c42:	b580      	push	{r7, lr}
 8006c44:	b082      	sub	sp, #8
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d101      	bne.n	8006c54 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e03f      	b.n	8006cd4 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d106      	bne.n	8006c6e <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f7fd f931 	bl	8003ed0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2224      	movs	r2, #36	; 0x24
 8006c72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	68da      	ldr	r2, [r3, #12]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c84:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f000 fae2 	bl	8007250 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	691a      	ldr	r2, [r3, #16]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c9a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	695a      	ldr	r2, [r3, #20]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006caa:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68da      	ldr	r2, [r3, #12]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006cba:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2220      	movs	r2, #32
 8006cc6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2220      	movs	r2, #32
 8006cce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8006cd2:	2300      	movs	r3, #0
}
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	3708      	adds	r7, #8
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bd80      	pop	{r7, pc}

08006cdc <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b085      	sub	sp, #20
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	60b9      	str	r1, [r7, #8]
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	2b20      	cmp	r3, #32
 8006cf4:	d130      	bne.n	8006d58 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d002      	beq.n	8006d02 <HAL_UART_Transmit_IT+0x26>
 8006cfc:	88fb      	ldrh	r3, [r7, #6]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d101      	bne.n	8006d06 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e029      	b.n	8006d5a <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d101      	bne.n	8006d14 <HAL_UART_Transmit_IT+0x38>
 8006d10:	2302      	movs	r3, #2
 8006d12:	e022      	b.n	8006d5a <HAL_UART_Transmit_IT+0x7e>
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2201      	movs	r2, #1
 8006d18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	68ba      	ldr	r2, [r7, #8]
 8006d20:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	88fa      	ldrh	r2, [r7, #6]
 8006d26:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	88fa      	ldrh	r2, [r7, #6]
 8006d2c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2200      	movs	r2, #0
 8006d32:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2221      	movs	r2, #33	; 0x21
 8006d38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68da      	ldr	r2, [r3, #12]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006d52:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006d54:	2300      	movs	r3, #0
 8006d56:	e000      	b.n	8006d5a <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006d58:	2302      	movs	r3, #2
  }
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3714      	adds	r7, #20
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bc80      	pop	{r7}
 8006d62:	4770      	bx	lr

08006d64 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b085      	sub	sp, #20
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	4613      	mov	r3, r2
 8006d70:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	2b20      	cmp	r3, #32
 8006d7c:	d140      	bne.n	8006e00 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d002      	beq.n	8006d8a <HAL_UART_Receive_IT+0x26>
 8006d84:	88fb      	ldrh	r3, [r7, #6]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d101      	bne.n	8006d8e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e039      	b.n	8006e02 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d101      	bne.n	8006d9c <HAL_UART_Receive_IT+0x38>
 8006d98:	2302      	movs	r3, #2
 8006d9a:	e032      	b.n	8006e02 <HAL_UART_Receive_IT+0x9e>
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	68ba      	ldr	r2, [r7, #8]
 8006da8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	88fa      	ldrh	r2, [r7, #6]
 8006dae:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	88fa      	ldrh	r2, [r7, #6]
 8006db4:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2200      	movs	r2, #0
 8006dba:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2222      	movs	r2, #34	; 0x22
 8006dc0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	68da      	ldr	r2, [r3, #12]
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006dda:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	695a      	ldr	r2, [r3, #20]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f042 0201 	orr.w	r2, r2, #1
 8006dea:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	68da      	ldr	r2, [r3, #12]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f042 0220 	orr.w	r2, r2, #32
 8006dfa:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	e000      	b.n	8006e02 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006e00:	2302      	movs	r3, #2
  }
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3714      	adds	r7, #20
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bc80      	pop	{r7}
 8006e0a:	4770      	bx	lr

08006e0c <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b088      	sub	sp, #32
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	695b      	ldr	r3, [r3, #20]
 8006e2a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006e30:	2300      	movs	r3, #0
 8006e32:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	f003 030f 	and.w	r3, r3, #15
 8006e3a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d10d      	bne.n	8006e5e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e42:	69fb      	ldr	r3, [r7, #28]
 8006e44:	f003 0320 	and.w	r3, r3, #32
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d008      	beq.n	8006e5e <HAL_UART_IRQHandler+0x52>
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	f003 0320 	and.w	r3, r3, #32
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d003      	beq.n	8006e5e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f000 f979 	bl	800714e <UART_Receive_IT>
      return;
 8006e5c:	e0cb      	b.n	8006ff6 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	f000 80ab 	beq.w	8006fbc <HAL_UART_IRQHandler+0x1b0>
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	f003 0301 	and.w	r3, r3, #1
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d105      	bne.n	8006e7c <HAL_UART_IRQHandler+0x70>
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f000 80a0 	beq.w	8006fbc <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006e7c:	69fb      	ldr	r3, [r7, #28]
 8006e7e:	f003 0301 	and.w	r3, r3, #1
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d00a      	beq.n	8006e9c <HAL_UART_IRQHandler+0x90>
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d005      	beq.n	8006e9c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e94:	f043 0201 	orr.w	r2, r3, #1
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	f003 0304 	and.w	r3, r3, #4
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00a      	beq.n	8006ebc <HAL_UART_IRQHandler+0xb0>
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	f003 0301 	and.w	r3, r3, #1
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d005      	beq.n	8006ebc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eb4:	f043 0202 	orr.w	r2, r3, #2
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ebc:	69fb      	ldr	r3, [r7, #28]
 8006ebe:	f003 0302 	and.w	r3, r3, #2
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00a      	beq.n	8006edc <HAL_UART_IRQHandler+0xd0>
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	f003 0301 	and.w	r3, r3, #1
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d005      	beq.n	8006edc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ed4:	f043 0204 	orr.w	r2, r3, #4
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006edc:	69fb      	ldr	r3, [r7, #28]
 8006ede:	f003 0308 	and.w	r3, r3, #8
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00a      	beq.n	8006efc <HAL_UART_IRQHandler+0xf0>
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	f003 0301 	and.w	r3, r3, #1
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d005      	beq.n	8006efc <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ef4:	f043 0208 	orr.w	r2, r3, #8
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d077      	beq.n	8006ff4 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f04:	69fb      	ldr	r3, [r7, #28]
 8006f06:	f003 0320 	and.w	r3, r3, #32
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d007      	beq.n	8006f1e <HAL_UART_IRQHandler+0x112>
 8006f0e:	69bb      	ldr	r3, [r7, #24]
 8006f10:	f003 0320 	and.w	r3, r3, #32
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d002      	beq.n	8006f1e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f000 f918 	bl	800714e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	695b      	ldr	r3, [r3, #20]
 8006f24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	bf14      	ite	ne
 8006f2c:	2301      	movne	r3, #1
 8006f2e:	2300      	moveq	r3, #0
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f38:	f003 0308 	and.w	r3, r3, #8
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d102      	bne.n	8006f46 <HAL_UART_IRQHandler+0x13a>
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d031      	beq.n	8006faa <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 f863 	bl	8007012 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	695b      	ldr	r3, [r3, #20]
 8006f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d023      	beq.n	8006fa2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	695a      	ldr	r2, [r3, #20]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f68:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d013      	beq.n	8006f9a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f76:	4a21      	ldr	r2, [pc, #132]	; (8006ffc <HAL_UART_IRQHandler+0x1f0>)
 8006f78:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f7fe f9bc 	bl	80052fc <HAL_DMA_Abort_IT>
 8006f84:	4603      	mov	r3, r0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d016      	beq.n	8006fb8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f90:	687a      	ldr	r2, [r7, #4]
 8006f92:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006f94:	4610      	mov	r0, r2
 8006f96:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f98:	e00e      	b.n	8006fb8 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f7fd f870 	bl	8004080 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fa0:	e00a      	b.n	8006fb8 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f7fd f86c 	bl	8004080 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fa8:	e006      	b.n	8006fb8 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f7fd f868 	bl	8004080 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006fb6:	e01d      	b.n	8006ff4 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fb8:	bf00      	nop
    return;
 8006fba:	e01b      	b.n	8006ff4 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d008      	beq.n	8006fd8 <HAL_UART_IRQHandler+0x1cc>
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d003      	beq.n	8006fd8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f000 f84f 	bl	8007074 <UART_Transmit_IT>
    return;
 8006fd6:	e00e      	b.n	8006ff6 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d009      	beq.n	8006ff6 <HAL_UART_IRQHandler+0x1ea>
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d004      	beq.n	8006ff6 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 f896 	bl	800711e <UART_EndTransmit_IT>
    return;
 8006ff2:	e000      	b.n	8006ff6 <HAL_UART_IRQHandler+0x1ea>
    return;
 8006ff4:	bf00      	nop
  }
}
 8006ff6:	3720      	adds	r7, #32
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	0800704d 	.word	0x0800704d

08007000 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007000:	b480      	push	{r7}
 8007002:	b083      	sub	sp, #12
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8007008:	bf00      	nop
 800700a:	370c      	adds	r7, #12
 800700c:	46bd      	mov	sp, r7
 800700e:	bc80      	pop	{r7}
 8007010:	4770      	bx	lr

08007012 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007012:	b480      	push	{r7}
 8007014:	b083      	sub	sp, #12
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68da      	ldr	r2, [r3, #12]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007028:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	695a      	ldr	r2, [r3, #20]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f022 0201 	bic.w	r2, r2, #1
 8007038:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2220      	movs	r2, #32
 800703e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007042:	bf00      	nop
 8007044:	370c      	adds	r7, #12
 8007046:	46bd      	mov	sp, r7
 8007048:	bc80      	pop	{r7}
 800704a:	4770      	bx	lr

0800704c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b084      	sub	sp, #16
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007058:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2200      	movs	r2, #0
 800705e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2200      	movs	r2, #0
 8007064:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8007066:	68f8      	ldr	r0, [r7, #12]
 8007068:	f7fd f80a 	bl	8004080 <HAL_UART_ErrorCallback>
}
 800706c:	bf00      	nop
 800706e:	3710      	adds	r7, #16
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007074:	b480      	push	{r7}
 8007076:	b085      	sub	sp, #20
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007082:	b2db      	uxtb	r3, r3
 8007084:	2b21      	cmp	r3, #33	; 0x21
 8007086:	d144      	bne.n	8007112 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007090:	d11a      	bne.n	80070c8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6a1b      	ldr	r3, [r3, #32]
 8007096:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	881b      	ldrh	r3, [r3, #0]
 800709c:	461a      	mov	r2, r3
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070a6:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	691b      	ldr	r3, [r3, #16]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d105      	bne.n	80070bc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a1b      	ldr	r3, [r3, #32]
 80070b4:	1c9a      	adds	r2, r3, #2
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	621a      	str	r2, [r3, #32]
 80070ba:	e00e      	b.n	80070da <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6a1b      	ldr	r3, [r3, #32]
 80070c0:	1c5a      	adds	r2, r3, #1
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	621a      	str	r2, [r3, #32]
 80070c6:	e008      	b.n	80070da <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6a1b      	ldr	r3, [r3, #32]
 80070cc:	1c59      	adds	r1, r3, #1
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	6211      	str	r1, [r2, #32]
 80070d2:	781a      	ldrb	r2, [r3, #0]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80070de:	b29b      	uxth	r3, r3
 80070e0:	3b01      	subs	r3, #1
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	4619      	mov	r1, r3
 80070e8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d10f      	bne.n	800710e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	68da      	ldr	r2, [r3, #12]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80070fc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68da      	ldr	r2, [r3, #12]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800710c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800710e:	2300      	movs	r3, #0
 8007110:	e000      	b.n	8007114 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007112:	2302      	movs	r3, #2
  }
}
 8007114:	4618      	mov	r0, r3
 8007116:	3714      	adds	r7, #20
 8007118:	46bd      	mov	sp, r7
 800711a:	bc80      	pop	{r7}
 800711c:	4770      	bx	lr

0800711e <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800711e:	b580      	push	{r7, lr}
 8007120:	b082      	sub	sp, #8
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	68da      	ldr	r2, [r3, #12]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007134:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2220      	movs	r2, #32
 800713a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f7ff ff5e 	bl	8007000 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	3708      	adds	r7, #8
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}

0800714e <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800714e:	b580      	push	{r7, lr}
 8007150:	b084      	sub	sp, #16
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b22      	cmp	r3, #34	; 0x22
 8007160:	d171      	bne.n	8007246 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800716a:	d123      	bne.n	80071b4 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007170:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	691b      	ldr	r3, [r3, #16]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d10e      	bne.n	8007198 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	b29b      	uxth	r3, r3
 8007182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007186:	b29a      	uxth	r2, r3
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007190:	1c9a      	adds	r2, r3, #2
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	629a      	str	r2, [r3, #40]	; 0x28
 8007196:	e029      	b.n	80071ec <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	b29b      	uxth	r3, r3
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	b29a      	uxth	r2, r3
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071ac:	1c5a      	adds	r2, r3, #1
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	629a      	str	r2, [r3, #40]	; 0x28
 80071b2:	e01b      	b.n	80071ec <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	691b      	ldr	r3, [r3, #16]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d10a      	bne.n	80071d2 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	6858      	ldr	r0, [r3, #4]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071c6:	1c59      	adds	r1, r3, #1
 80071c8:	687a      	ldr	r2, [r7, #4]
 80071ca:	6291      	str	r1, [r2, #40]	; 0x28
 80071cc:	b2c2      	uxtb	r2, r0
 80071ce:	701a      	strb	r2, [r3, #0]
 80071d0:	e00c      	b.n	80071ec <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	b2da      	uxtb	r2, r3
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071de:	1c58      	adds	r0, r3, #1
 80071e0:	6879      	ldr	r1, [r7, #4]
 80071e2:	6288      	str	r0, [r1, #40]	; 0x28
 80071e4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80071e8:	b2d2      	uxtb	r2, r2
 80071ea:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	3b01      	subs	r3, #1
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	687a      	ldr	r2, [r7, #4]
 80071f8:	4619      	mov	r1, r3
 80071fa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d120      	bne.n	8007242 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68da      	ldr	r2, [r3, #12]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f022 0220 	bic.w	r2, r2, #32
 800720e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	68da      	ldr	r2, [r3, #12]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800721e:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	695a      	ldr	r2, [r3, #20]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f022 0201 	bic.w	r2, r2, #1
 800722e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2220      	movs	r2, #32
 8007234:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f7fc fdf7 	bl	8003e2c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800723e:	2300      	movs	r3, #0
 8007240:	e002      	b.n	8007248 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007242:	2300      	movs	r3, #0
 8007244:	e000      	b.n	8007248 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007246:	2302      	movs	r3, #2
  }
}
 8007248:	4618      	mov	r0, r3
 800724a:	3710      	adds	r7, #16
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}

08007250 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007250:	b5b0      	push	{r4, r5, r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8007258:	2300      	movs	r3, #0
 800725a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	691b      	ldr	r3, [r3, #16]
 8007262:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	68da      	ldr	r2, [r3, #12]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	430a      	orrs	r2, r1
 8007270:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	689a      	ldr	r2, [r3, #8]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	431a      	orrs	r2, r3
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	695b      	ldr	r3, [r3, #20]
 8007280:	4313      	orrs	r3, r2
 8007282:	68fa      	ldr	r2, [r7, #12]
 8007284:	4313      	orrs	r3, r2
 8007286:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	68db      	ldr	r3, [r3, #12]
 800728e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007292:	f023 030c 	bic.w	r3, r3, #12
 8007296:	687a      	ldr	r2, [r7, #4]
 8007298:	6812      	ldr	r2, [r2, #0]
 800729a:	68f9      	ldr	r1, [r7, #12]
 800729c:	430b      	orrs	r3, r1
 800729e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	695b      	ldr	r3, [r3, #20]
 80072a6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	699a      	ldr	r2, [r3, #24]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	430a      	orrs	r2, r1
 80072b4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a6f      	ldr	r2, [pc, #444]	; (8007478 <UART_SetConfig+0x228>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d16b      	bne.n	8007398 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80072c0:	f7fe fe2e 	bl	8005f20 <HAL_RCC_GetPCLK2Freq>
 80072c4:	4602      	mov	r2, r0
 80072c6:	4613      	mov	r3, r2
 80072c8:	009b      	lsls	r3, r3, #2
 80072ca:	4413      	add	r3, r2
 80072cc:	009a      	lsls	r2, r3, #2
 80072ce:	441a      	add	r2, r3
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80072da:	4a68      	ldr	r2, [pc, #416]	; (800747c <UART_SetConfig+0x22c>)
 80072dc:	fba2 2303 	umull	r2, r3, r2, r3
 80072e0:	095b      	lsrs	r3, r3, #5
 80072e2:	011c      	lsls	r4, r3, #4
 80072e4:	f7fe fe1c 	bl	8005f20 <HAL_RCC_GetPCLK2Freq>
 80072e8:	4602      	mov	r2, r0
 80072ea:	4613      	mov	r3, r2
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	4413      	add	r3, r2
 80072f0:	009a      	lsls	r2, r3, #2
 80072f2:	441a      	add	r2, r3
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	009b      	lsls	r3, r3, #2
 80072fa:	fbb2 f5f3 	udiv	r5, r2, r3
 80072fe:	f7fe fe0f 	bl	8005f20 <HAL_RCC_GetPCLK2Freq>
 8007302:	4602      	mov	r2, r0
 8007304:	4613      	mov	r3, r2
 8007306:	009b      	lsls	r3, r3, #2
 8007308:	4413      	add	r3, r2
 800730a:	009a      	lsls	r2, r3, #2
 800730c:	441a      	add	r2, r3
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	009b      	lsls	r3, r3, #2
 8007314:	fbb2 f3f3 	udiv	r3, r2, r3
 8007318:	4a58      	ldr	r2, [pc, #352]	; (800747c <UART_SetConfig+0x22c>)
 800731a:	fba2 2303 	umull	r2, r3, r2, r3
 800731e:	095b      	lsrs	r3, r3, #5
 8007320:	2264      	movs	r2, #100	; 0x64
 8007322:	fb02 f303 	mul.w	r3, r2, r3
 8007326:	1aeb      	subs	r3, r5, r3
 8007328:	011b      	lsls	r3, r3, #4
 800732a:	3332      	adds	r3, #50	; 0x32
 800732c:	4a53      	ldr	r2, [pc, #332]	; (800747c <UART_SetConfig+0x22c>)
 800732e:	fba2 2303 	umull	r2, r3, r2, r3
 8007332:	095b      	lsrs	r3, r3, #5
 8007334:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007338:	441c      	add	r4, r3
 800733a:	f7fe fdf1 	bl	8005f20 <HAL_RCC_GetPCLK2Freq>
 800733e:	4602      	mov	r2, r0
 8007340:	4613      	mov	r3, r2
 8007342:	009b      	lsls	r3, r3, #2
 8007344:	4413      	add	r3, r2
 8007346:	009a      	lsls	r2, r3, #2
 8007348:	441a      	add	r2, r3
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	009b      	lsls	r3, r3, #2
 8007350:	fbb2 f5f3 	udiv	r5, r2, r3
 8007354:	f7fe fde4 	bl	8005f20 <HAL_RCC_GetPCLK2Freq>
 8007358:	4602      	mov	r2, r0
 800735a:	4613      	mov	r3, r2
 800735c:	009b      	lsls	r3, r3, #2
 800735e:	4413      	add	r3, r2
 8007360:	009a      	lsls	r2, r3, #2
 8007362:	441a      	add	r2, r3
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	009b      	lsls	r3, r3, #2
 800736a:	fbb2 f3f3 	udiv	r3, r2, r3
 800736e:	4a43      	ldr	r2, [pc, #268]	; (800747c <UART_SetConfig+0x22c>)
 8007370:	fba2 2303 	umull	r2, r3, r2, r3
 8007374:	095b      	lsrs	r3, r3, #5
 8007376:	2264      	movs	r2, #100	; 0x64
 8007378:	fb02 f303 	mul.w	r3, r2, r3
 800737c:	1aeb      	subs	r3, r5, r3
 800737e:	011b      	lsls	r3, r3, #4
 8007380:	3332      	adds	r3, #50	; 0x32
 8007382:	4a3e      	ldr	r2, [pc, #248]	; (800747c <UART_SetConfig+0x22c>)
 8007384:	fba2 2303 	umull	r2, r3, r2, r3
 8007388:	095b      	lsrs	r3, r3, #5
 800738a:	f003 020f 	and.w	r2, r3, #15
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4422      	add	r2, r4
 8007394:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8007396:	e06a      	b.n	800746e <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8007398:	f7fe fdae 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>
 800739c:	4602      	mov	r2, r0
 800739e:	4613      	mov	r3, r2
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	4413      	add	r3, r2
 80073a4:	009a      	lsls	r2, r3, #2
 80073a6:	441a      	add	r2, r3
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80073b2:	4a32      	ldr	r2, [pc, #200]	; (800747c <UART_SetConfig+0x22c>)
 80073b4:	fba2 2303 	umull	r2, r3, r2, r3
 80073b8:	095b      	lsrs	r3, r3, #5
 80073ba:	011c      	lsls	r4, r3, #4
 80073bc:	f7fe fd9c 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>
 80073c0:	4602      	mov	r2, r0
 80073c2:	4613      	mov	r3, r2
 80073c4:	009b      	lsls	r3, r3, #2
 80073c6:	4413      	add	r3, r2
 80073c8:	009a      	lsls	r2, r3, #2
 80073ca:	441a      	add	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	fbb2 f5f3 	udiv	r5, r2, r3
 80073d6:	f7fe fd8f 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>
 80073da:	4602      	mov	r2, r0
 80073dc:	4613      	mov	r3, r2
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	4413      	add	r3, r2
 80073e2:	009a      	lsls	r2, r3, #2
 80073e4:	441a      	add	r2, r3
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80073f0:	4a22      	ldr	r2, [pc, #136]	; (800747c <UART_SetConfig+0x22c>)
 80073f2:	fba2 2303 	umull	r2, r3, r2, r3
 80073f6:	095b      	lsrs	r3, r3, #5
 80073f8:	2264      	movs	r2, #100	; 0x64
 80073fa:	fb02 f303 	mul.w	r3, r2, r3
 80073fe:	1aeb      	subs	r3, r5, r3
 8007400:	011b      	lsls	r3, r3, #4
 8007402:	3332      	adds	r3, #50	; 0x32
 8007404:	4a1d      	ldr	r2, [pc, #116]	; (800747c <UART_SetConfig+0x22c>)
 8007406:	fba2 2303 	umull	r2, r3, r2, r3
 800740a:	095b      	lsrs	r3, r3, #5
 800740c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007410:	441c      	add	r4, r3
 8007412:	f7fe fd71 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>
 8007416:	4602      	mov	r2, r0
 8007418:	4613      	mov	r3, r2
 800741a:	009b      	lsls	r3, r3, #2
 800741c:	4413      	add	r3, r2
 800741e:	009a      	lsls	r2, r3, #2
 8007420:	441a      	add	r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	fbb2 f5f3 	udiv	r5, r2, r3
 800742c:	f7fe fd64 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>
 8007430:	4602      	mov	r2, r0
 8007432:	4613      	mov	r3, r2
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	4413      	add	r3, r2
 8007438:	009a      	lsls	r2, r3, #2
 800743a:	441a      	add	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	685b      	ldr	r3, [r3, #4]
 8007440:	009b      	lsls	r3, r3, #2
 8007442:	fbb2 f3f3 	udiv	r3, r2, r3
 8007446:	4a0d      	ldr	r2, [pc, #52]	; (800747c <UART_SetConfig+0x22c>)
 8007448:	fba2 2303 	umull	r2, r3, r2, r3
 800744c:	095b      	lsrs	r3, r3, #5
 800744e:	2264      	movs	r2, #100	; 0x64
 8007450:	fb02 f303 	mul.w	r3, r2, r3
 8007454:	1aeb      	subs	r3, r5, r3
 8007456:	011b      	lsls	r3, r3, #4
 8007458:	3332      	adds	r3, #50	; 0x32
 800745a:	4a08      	ldr	r2, [pc, #32]	; (800747c <UART_SetConfig+0x22c>)
 800745c:	fba2 2303 	umull	r2, r3, r2, r3
 8007460:	095b      	lsrs	r3, r3, #5
 8007462:	f003 020f 	and.w	r2, r3, #15
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4422      	add	r2, r4
 800746c:	609a      	str	r2, [r3, #8]
}
 800746e:	bf00      	nop
 8007470:	3710      	adds	r7, #16
 8007472:	46bd      	mov	sp, r7
 8007474:	bdb0      	pop	{r4, r5, r7, pc}
 8007476:	bf00      	nop
 8007478:	40013800 	.word	0x40013800
 800747c:	51eb851f 	.word	0x51eb851f

08007480 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8007480:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8007482:	e003      	b.n	800748c <LoopCopyDataInit>

08007484 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8007484:	4b12      	ldr	r3, [pc, #72]	; (80074d0 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8007486:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8007488:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800748a:	3104      	adds	r1, #4

0800748c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800748c:	4811      	ldr	r0, [pc, #68]	; (80074d4 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 800748e:	4b12      	ldr	r3, [pc, #72]	; (80074d8 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8007490:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8007492:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8007494:	d3f6      	bcc.n	8007484 <CopyDataInit>
  ldr r2, =_sbss
 8007496:	4a11      	ldr	r2, [pc, #68]	; (80074dc <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8007498:	e002      	b.n	80074a0 <LoopFillZerobss>

0800749a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800749a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800749c:	f842 3b04 	str.w	r3, [r2], #4

080074a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80074a0:	4b0f      	ldr	r3, [pc, #60]	; (80074e0 <LoopPaintStack+0x30>)
  cmp r2, r3
 80074a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80074a4:	d3f9      	bcc.n	800749a <FillZerobss>

  ldr r3, =0x55555555
 80074a6:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 80074aa:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80074ae:	4a0c      	ldr	r2, [pc, #48]	; (80074e0 <LoopPaintStack+0x30>)

080074b0 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80074b0:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80074b4:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80074b6:	d1fb      	bne.n	80074b0 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80074b8:	f7fc ff8c 	bl	80043d4 <SystemInit>
    bl  SystemCoreClockUpdate
 80074bc:	f7fc ffbe 	bl	800443c <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 80074c0:	f7fb facc 	bl	8002a5c <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 80074c4:	f000 f816 	bl	80074f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80074c8:	f7fa f95a 	bl	8001780 <main>
  b Infinite_Loop
 80074cc:	f000 b80a 	b.w	80074e4 <Default_Handler>
  ldr r3, =_sidata
 80074d0:	0800e3a0 	.word	0x0800e3a0
  ldr r0, =_sdata
 80074d4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80074d8:	200009d8 	.word	0x200009d8
  ldr r2, =_sbss
 80074dc:	200009d8 	.word	0x200009d8
  ldr r3, = _ebss
 80074e0:	20001184 	.word	0x20001184

080074e4 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80074e4:	e7fe      	b.n	80074e4 <Default_Handler>
	...

080074e8 <__errno>:
 80074e8:	4b01      	ldr	r3, [pc, #4]	; (80074f0 <__errno+0x8>)
 80074ea:	6818      	ldr	r0, [r3, #0]
 80074ec:	4770      	bx	lr
 80074ee:	bf00      	nop
 80074f0:	2000002c 	.word	0x2000002c

080074f4 <__libc_init_array>:
 80074f4:	b570      	push	{r4, r5, r6, lr}
 80074f6:	2600      	movs	r6, #0
 80074f8:	4d0c      	ldr	r5, [pc, #48]	; (800752c <__libc_init_array+0x38>)
 80074fa:	4c0d      	ldr	r4, [pc, #52]	; (8007530 <__libc_init_array+0x3c>)
 80074fc:	1b64      	subs	r4, r4, r5
 80074fe:	10a4      	asrs	r4, r4, #2
 8007500:	42a6      	cmp	r6, r4
 8007502:	d109      	bne.n	8007518 <__libc_init_array+0x24>
 8007504:	f006 f948 	bl	800d798 <_init>
 8007508:	2600      	movs	r6, #0
 800750a:	4d0a      	ldr	r5, [pc, #40]	; (8007534 <__libc_init_array+0x40>)
 800750c:	4c0a      	ldr	r4, [pc, #40]	; (8007538 <__libc_init_array+0x44>)
 800750e:	1b64      	subs	r4, r4, r5
 8007510:	10a4      	asrs	r4, r4, #2
 8007512:	42a6      	cmp	r6, r4
 8007514:	d105      	bne.n	8007522 <__libc_init_array+0x2e>
 8007516:	bd70      	pop	{r4, r5, r6, pc}
 8007518:	f855 3b04 	ldr.w	r3, [r5], #4
 800751c:	4798      	blx	r3
 800751e:	3601      	adds	r6, #1
 8007520:	e7ee      	b.n	8007500 <__libc_init_array+0xc>
 8007522:	f855 3b04 	ldr.w	r3, [r5], #4
 8007526:	4798      	blx	r3
 8007528:	3601      	adds	r6, #1
 800752a:	e7f2      	b.n	8007512 <__libc_init_array+0x1e>
 800752c:	0800e394 	.word	0x0800e394
 8007530:	0800e394 	.word	0x0800e394
 8007534:	0800e394 	.word	0x0800e394
 8007538:	0800e39c 	.word	0x0800e39c

0800753c <malloc>:
 800753c:	4b02      	ldr	r3, [pc, #8]	; (8007548 <malloc+0xc>)
 800753e:	4601      	mov	r1, r0
 8007540:	6818      	ldr	r0, [r3, #0]
 8007542:	f000 b803 	b.w	800754c <_malloc_r>
 8007546:	bf00      	nop
 8007548:	2000002c 	.word	0x2000002c

0800754c <_malloc_r>:
 800754c:	f101 030b 	add.w	r3, r1, #11
 8007550:	2b16      	cmp	r3, #22
 8007552:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007556:	4605      	mov	r5, r0
 8007558:	d906      	bls.n	8007568 <_malloc_r+0x1c>
 800755a:	f033 0707 	bics.w	r7, r3, #7
 800755e:	d504      	bpl.n	800756a <_malloc_r+0x1e>
 8007560:	230c      	movs	r3, #12
 8007562:	602b      	str	r3, [r5, #0]
 8007564:	2400      	movs	r4, #0
 8007566:	e1ae      	b.n	80078c6 <_malloc_r+0x37a>
 8007568:	2710      	movs	r7, #16
 800756a:	42b9      	cmp	r1, r7
 800756c:	d8f8      	bhi.n	8007560 <_malloc_r+0x14>
 800756e:	4628      	mov	r0, r5
 8007570:	f000 fa36 	bl	80079e0 <__malloc_lock>
 8007574:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8007578:	4ec3      	ldr	r6, [pc, #780]	; (8007888 <_malloc_r+0x33c>)
 800757a:	d238      	bcs.n	80075ee <_malloc_r+0xa2>
 800757c:	f107 0208 	add.w	r2, r7, #8
 8007580:	4432      	add	r2, r6
 8007582:	6854      	ldr	r4, [r2, #4]
 8007584:	f1a2 0108 	sub.w	r1, r2, #8
 8007588:	428c      	cmp	r4, r1
 800758a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800758e:	d102      	bne.n	8007596 <_malloc_r+0x4a>
 8007590:	68d4      	ldr	r4, [r2, #12]
 8007592:	42a2      	cmp	r2, r4
 8007594:	d010      	beq.n	80075b8 <_malloc_r+0x6c>
 8007596:	6863      	ldr	r3, [r4, #4]
 8007598:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800759c:	f023 0303 	bic.w	r3, r3, #3
 80075a0:	60ca      	str	r2, [r1, #12]
 80075a2:	4423      	add	r3, r4
 80075a4:	6091      	str	r1, [r2, #8]
 80075a6:	685a      	ldr	r2, [r3, #4]
 80075a8:	f042 0201 	orr.w	r2, r2, #1
 80075ac:	605a      	str	r2, [r3, #4]
 80075ae:	4628      	mov	r0, r5
 80075b0:	f000 fa1c 	bl	80079ec <__malloc_unlock>
 80075b4:	3408      	adds	r4, #8
 80075b6:	e186      	b.n	80078c6 <_malloc_r+0x37a>
 80075b8:	3302      	adds	r3, #2
 80075ba:	4ab4      	ldr	r2, [pc, #720]	; (800788c <_malloc_r+0x340>)
 80075bc:	6934      	ldr	r4, [r6, #16]
 80075be:	4611      	mov	r1, r2
 80075c0:	4294      	cmp	r4, r2
 80075c2:	d077      	beq.n	80076b4 <_malloc_r+0x168>
 80075c4:	6860      	ldr	r0, [r4, #4]
 80075c6:	f020 0c03 	bic.w	ip, r0, #3
 80075ca:	ebac 0007 	sub.w	r0, ip, r7
 80075ce:	280f      	cmp	r0, #15
 80075d0:	dd48      	ble.n	8007664 <_malloc_r+0x118>
 80075d2:	19e1      	adds	r1, r4, r7
 80075d4:	f040 0301 	orr.w	r3, r0, #1
 80075d8:	f047 0701 	orr.w	r7, r7, #1
 80075dc:	6067      	str	r7, [r4, #4]
 80075de:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80075e2:	e9c1 2202 	strd	r2, r2, [r1, #8]
 80075e6:	604b      	str	r3, [r1, #4]
 80075e8:	f844 000c 	str.w	r0, [r4, ip]
 80075ec:	e7df      	b.n	80075ae <_malloc_r+0x62>
 80075ee:	0a7b      	lsrs	r3, r7, #9
 80075f0:	d02a      	beq.n	8007648 <_malloc_r+0xfc>
 80075f2:	2b04      	cmp	r3, #4
 80075f4:	d812      	bhi.n	800761c <_malloc_r+0xd0>
 80075f6:	09bb      	lsrs	r3, r7, #6
 80075f8:	3338      	adds	r3, #56	; 0x38
 80075fa:	1c5a      	adds	r2, r3, #1
 80075fc:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8007600:	6854      	ldr	r4, [r2, #4]
 8007602:	f1a2 0c08 	sub.w	ip, r2, #8
 8007606:	4564      	cmp	r4, ip
 8007608:	d006      	beq.n	8007618 <_malloc_r+0xcc>
 800760a:	6862      	ldr	r2, [r4, #4]
 800760c:	f022 0203 	bic.w	r2, r2, #3
 8007610:	1bd0      	subs	r0, r2, r7
 8007612:	280f      	cmp	r0, #15
 8007614:	dd1c      	ble.n	8007650 <_malloc_r+0x104>
 8007616:	3b01      	subs	r3, #1
 8007618:	3301      	adds	r3, #1
 800761a:	e7ce      	b.n	80075ba <_malloc_r+0x6e>
 800761c:	2b14      	cmp	r3, #20
 800761e:	d801      	bhi.n	8007624 <_malloc_r+0xd8>
 8007620:	335b      	adds	r3, #91	; 0x5b
 8007622:	e7ea      	b.n	80075fa <_malloc_r+0xae>
 8007624:	2b54      	cmp	r3, #84	; 0x54
 8007626:	d802      	bhi.n	800762e <_malloc_r+0xe2>
 8007628:	0b3b      	lsrs	r3, r7, #12
 800762a:	336e      	adds	r3, #110	; 0x6e
 800762c:	e7e5      	b.n	80075fa <_malloc_r+0xae>
 800762e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8007632:	d802      	bhi.n	800763a <_malloc_r+0xee>
 8007634:	0bfb      	lsrs	r3, r7, #15
 8007636:	3377      	adds	r3, #119	; 0x77
 8007638:	e7df      	b.n	80075fa <_malloc_r+0xae>
 800763a:	f240 5254 	movw	r2, #1364	; 0x554
 800763e:	4293      	cmp	r3, r2
 8007640:	d804      	bhi.n	800764c <_malloc_r+0x100>
 8007642:	0cbb      	lsrs	r3, r7, #18
 8007644:	337c      	adds	r3, #124	; 0x7c
 8007646:	e7d8      	b.n	80075fa <_malloc_r+0xae>
 8007648:	233f      	movs	r3, #63	; 0x3f
 800764a:	e7d6      	b.n	80075fa <_malloc_r+0xae>
 800764c:	237e      	movs	r3, #126	; 0x7e
 800764e:	e7d4      	b.n	80075fa <_malloc_r+0xae>
 8007650:	2800      	cmp	r0, #0
 8007652:	68e1      	ldr	r1, [r4, #12]
 8007654:	db04      	blt.n	8007660 <_malloc_r+0x114>
 8007656:	68a3      	ldr	r3, [r4, #8]
 8007658:	60d9      	str	r1, [r3, #12]
 800765a:	608b      	str	r3, [r1, #8]
 800765c:	18a3      	adds	r3, r4, r2
 800765e:	e7a2      	b.n	80075a6 <_malloc_r+0x5a>
 8007660:	460c      	mov	r4, r1
 8007662:	e7d0      	b.n	8007606 <_malloc_r+0xba>
 8007664:	2800      	cmp	r0, #0
 8007666:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800766a:	db07      	blt.n	800767c <_malloc_r+0x130>
 800766c:	44a4      	add	ip, r4
 800766e:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8007672:	f043 0301 	orr.w	r3, r3, #1
 8007676:	f8cc 3004 	str.w	r3, [ip, #4]
 800767a:	e798      	b.n	80075ae <_malloc_r+0x62>
 800767c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8007680:	6870      	ldr	r0, [r6, #4]
 8007682:	f080 809e 	bcs.w	80077c2 <_malloc_r+0x276>
 8007686:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800768a:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800768e:	f04f 0c01 	mov.w	ip, #1
 8007692:	fa0c fc0e 	lsl.w	ip, ip, lr
 8007696:	ea4c 0000 	orr.w	r0, ip, r0
 800769a:	3201      	adds	r2, #1
 800769c:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80076a0:	6070      	str	r0, [r6, #4]
 80076a2:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80076a6:	3808      	subs	r0, #8
 80076a8:	e9c4 c002 	strd	ip, r0, [r4, #8]
 80076ac:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 80076b0:	f8cc 400c 	str.w	r4, [ip, #12]
 80076b4:	2001      	movs	r0, #1
 80076b6:	109a      	asrs	r2, r3, #2
 80076b8:	fa00 f202 	lsl.w	r2, r0, r2
 80076bc:	6870      	ldr	r0, [r6, #4]
 80076be:	4290      	cmp	r0, r2
 80076c0:	d326      	bcc.n	8007710 <_malloc_r+0x1c4>
 80076c2:	4210      	tst	r0, r2
 80076c4:	d106      	bne.n	80076d4 <_malloc_r+0x188>
 80076c6:	f023 0303 	bic.w	r3, r3, #3
 80076ca:	0052      	lsls	r2, r2, #1
 80076cc:	4210      	tst	r0, r2
 80076ce:	f103 0304 	add.w	r3, r3, #4
 80076d2:	d0fa      	beq.n	80076ca <_malloc_r+0x17e>
 80076d4:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 80076d8:	46c1      	mov	r9, r8
 80076da:	469e      	mov	lr, r3
 80076dc:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80076e0:	454c      	cmp	r4, r9
 80076e2:	f040 80b3 	bne.w	800784c <_malloc_r+0x300>
 80076e6:	f10e 0e01 	add.w	lr, lr, #1
 80076ea:	f01e 0f03 	tst.w	lr, #3
 80076ee:	f109 0908 	add.w	r9, r9, #8
 80076f2:	d1f3      	bne.n	80076dc <_malloc_r+0x190>
 80076f4:	0798      	lsls	r0, r3, #30
 80076f6:	f040 80ec 	bne.w	80078d2 <_malloc_r+0x386>
 80076fa:	6873      	ldr	r3, [r6, #4]
 80076fc:	ea23 0302 	bic.w	r3, r3, r2
 8007700:	6073      	str	r3, [r6, #4]
 8007702:	6870      	ldr	r0, [r6, #4]
 8007704:	0052      	lsls	r2, r2, #1
 8007706:	4290      	cmp	r0, r2
 8007708:	d302      	bcc.n	8007710 <_malloc_r+0x1c4>
 800770a:	2a00      	cmp	r2, #0
 800770c:	f040 80ed 	bne.w	80078ea <_malloc_r+0x39e>
 8007710:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8007714:	f8db 1004 	ldr.w	r1, [fp, #4]
 8007718:	f021 0903 	bic.w	r9, r1, #3
 800771c:	45b9      	cmp	r9, r7
 800771e:	d304      	bcc.n	800772a <_malloc_r+0x1de>
 8007720:	eba9 0207 	sub.w	r2, r9, r7
 8007724:	2a0f      	cmp	r2, #15
 8007726:	f300 8148 	bgt.w	80079ba <_malloc_r+0x46e>
 800772a:	4a59      	ldr	r2, [pc, #356]	; (8007890 <_malloc_r+0x344>)
 800772c:	eb0b 0309 	add.w	r3, fp, r9
 8007730:	6811      	ldr	r1, [r2, #0]
 8007732:	2008      	movs	r0, #8
 8007734:	3110      	adds	r1, #16
 8007736:	4439      	add	r1, r7
 8007738:	9301      	str	r3, [sp, #4]
 800773a:	9100      	str	r1, [sp, #0]
 800773c:	f001 fc4a 	bl	8008fd4 <sysconf>
 8007740:	e9dd 1300 	ldrd	r1, r3, [sp]
 8007744:	4680      	mov	r8, r0
 8007746:	4a53      	ldr	r2, [pc, #332]	; (8007894 <_malloc_r+0x348>)
 8007748:	6810      	ldr	r0, [r2, #0]
 800774a:	3001      	adds	r0, #1
 800774c:	bf1f      	itttt	ne
 800774e:	f101 31ff 	addne.w	r1, r1, #4294967295	; 0xffffffff
 8007752:	4441      	addne	r1, r8
 8007754:	f1c8 0000 	rsbne	r0, r8, #0
 8007758:	4001      	andne	r1, r0
 800775a:	4628      	mov	r0, r5
 800775c:	e9cd 1300 	strd	r1, r3, [sp]
 8007760:	f7fb fa18 	bl	8002b94 <_sbrk_r>
 8007764:	1c42      	adds	r2, r0, #1
 8007766:	4604      	mov	r4, r0
 8007768:	f000 80fb 	beq.w	8007962 <_malloc_r+0x416>
 800776c:	9b01      	ldr	r3, [sp, #4]
 800776e:	9900      	ldr	r1, [sp, #0]
 8007770:	4283      	cmp	r3, r0
 8007772:	4a48      	ldr	r2, [pc, #288]	; (8007894 <_malloc_r+0x348>)
 8007774:	d902      	bls.n	800777c <_malloc_r+0x230>
 8007776:	45b3      	cmp	fp, r6
 8007778:	f040 80f3 	bne.w	8007962 <_malloc_r+0x416>
 800777c:	f8df a120 	ldr.w	sl, [pc, #288]	; 80078a0 <_malloc_r+0x354>
 8007780:	42a3      	cmp	r3, r4
 8007782:	f8da 0000 	ldr.w	r0, [sl]
 8007786:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 800778a:	eb00 0e01 	add.w	lr, r0, r1
 800778e:	f8ca e000 	str.w	lr, [sl]
 8007792:	f040 80ac 	bne.w	80078ee <_malloc_r+0x3a2>
 8007796:	ea13 0f0c 	tst.w	r3, ip
 800779a:	f040 80a8 	bne.w	80078ee <_malloc_r+0x3a2>
 800779e:	68b3      	ldr	r3, [r6, #8]
 80077a0:	4449      	add	r1, r9
 80077a2:	f041 0101 	orr.w	r1, r1, #1
 80077a6:	6059      	str	r1, [r3, #4]
 80077a8:	4a3b      	ldr	r2, [pc, #236]	; (8007898 <_malloc_r+0x34c>)
 80077aa:	f8da 3000 	ldr.w	r3, [sl]
 80077ae:	6811      	ldr	r1, [r2, #0]
 80077b0:	428b      	cmp	r3, r1
 80077b2:	bf88      	it	hi
 80077b4:	6013      	strhi	r3, [r2, #0]
 80077b6:	4a39      	ldr	r2, [pc, #228]	; (800789c <_malloc_r+0x350>)
 80077b8:	6811      	ldr	r1, [r2, #0]
 80077ba:	428b      	cmp	r3, r1
 80077bc:	bf88      	it	hi
 80077be:	6013      	strhi	r3, [r2, #0]
 80077c0:	e0cf      	b.n	8007962 <_malloc_r+0x416>
 80077c2:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 80077c6:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80077ca:	d218      	bcs.n	80077fe <_malloc_r+0x2b2>
 80077cc:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80077d0:	3238      	adds	r2, #56	; 0x38
 80077d2:	f102 0e01 	add.w	lr, r2, #1
 80077d6:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80077da:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80077de:	45f0      	cmp	r8, lr
 80077e0:	d12b      	bne.n	800783a <_malloc_r+0x2ee>
 80077e2:	f04f 0c01 	mov.w	ip, #1
 80077e6:	1092      	asrs	r2, r2, #2
 80077e8:	fa0c f202 	lsl.w	r2, ip, r2
 80077ec:	4310      	orrs	r0, r2
 80077ee:	6070      	str	r0, [r6, #4]
 80077f0:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80077f4:	f8c8 4008 	str.w	r4, [r8, #8]
 80077f8:	f8ce 400c 	str.w	r4, [lr, #12]
 80077fc:	e75a      	b.n	80076b4 <_malloc_r+0x168>
 80077fe:	2a14      	cmp	r2, #20
 8007800:	d801      	bhi.n	8007806 <_malloc_r+0x2ba>
 8007802:	325b      	adds	r2, #91	; 0x5b
 8007804:	e7e5      	b.n	80077d2 <_malloc_r+0x286>
 8007806:	2a54      	cmp	r2, #84	; 0x54
 8007808:	d803      	bhi.n	8007812 <_malloc_r+0x2c6>
 800780a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800780e:	326e      	adds	r2, #110	; 0x6e
 8007810:	e7df      	b.n	80077d2 <_malloc_r+0x286>
 8007812:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007816:	d803      	bhi.n	8007820 <_malloc_r+0x2d4>
 8007818:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800781c:	3277      	adds	r2, #119	; 0x77
 800781e:	e7d8      	b.n	80077d2 <_malloc_r+0x286>
 8007820:	f240 5e54 	movw	lr, #1364	; 0x554
 8007824:	4572      	cmp	r2, lr
 8007826:	bf96      	itet	ls
 8007828:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800782c:	227e      	movhi	r2, #126	; 0x7e
 800782e:	327c      	addls	r2, #124	; 0x7c
 8007830:	e7cf      	b.n	80077d2 <_malloc_r+0x286>
 8007832:	f8de e008 	ldr.w	lr, [lr, #8]
 8007836:	45f0      	cmp	r8, lr
 8007838:	d005      	beq.n	8007846 <_malloc_r+0x2fa>
 800783a:	f8de 2004 	ldr.w	r2, [lr, #4]
 800783e:	f022 0203 	bic.w	r2, r2, #3
 8007842:	4562      	cmp	r2, ip
 8007844:	d8f5      	bhi.n	8007832 <_malloc_r+0x2e6>
 8007846:	f8de 800c 	ldr.w	r8, [lr, #12]
 800784a:	e7d1      	b.n	80077f0 <_malloc_r+0x2a4>
 800784c:	6860      	ldr	r0, [r4, #4]
 800784e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8007852:	f020 0003 	bic.w	r0, r0, #3
 8007856:	eba0 0a07 	sub.w	sl, r0, r7
 800785a:	f1ba 0f0f 	cmp.w	sl, #15
 800785e:	dd21      	ble.n	80078a4 <_malloc_r+0x358>
 8007860:	68a3      	ldr	r3, [r4, #8]
 8007862:	19e2      	adds	r2, r4, r7
 8007864:	f047 0701 	orr.w	r7, r7, #1
 8007868:	6067      	str	r7, [r4, #4]
 800786a:	f8c3 c00c 	str.w	ip, [r3, #12]
 800786e:	f8cc 3008 	str.w	r3, [ip, #8]
 8007872:	f04a 0301 	orr.w	r3, sl, #1
 8007876:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800787a:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800787e:	6053      	str	r3, [r2, #4]
 8007880:	f844 a000 	str.w	sl, [r4, r0]
 8007884:	e693      	b.n	80075ae <_malloc_r+0x62>
 8007886:	bf00      	nop
 8007888:	20000458 	.word	0x20000458
 800788c:	20000460 	.word	0x20000460
 8007890:	200010c0 	.word	0x200010c0
 8007894:	20000860 	.word	0x20000860
 8007898:	200010b8 	.word	0x200010b8
 800789c:	200010bc 	.word	0x200010bc
 80078a0:	20001090 	.word	0x20001090
 80078a4:	f1ba 0f00 	cmp.w	sl, #0
 80078a8:	db11      	blt.n	80078ce <_malloc_r+0x382>
 80078aa:	4420      	add	r0, r4
 80078ac:	6843      	ldr	r3, [r0, #4]
 80078ae:	f043 0301 	orr.w	r3, r3, #1
 80078b2:	6043      	str	r3, [r0, #4]
 80078b4:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80078b8:	4628      	mov	r0, r5
 80078ba:	f8c3 c00c 	str.w	ip, [r3, #12]
 80078be:	f8cc 3008 	str.w	r3, [ip, #8]
 80078c2:	f000 f893 	bl	80079ec <__malloc_unlock>
 80078c6:	4620      	mov	r0, r4
 80078c8:	b003      	add	sp, #12
 80078ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ce:	4664      	mov	r4, ip
 80078d0:	e706      	b.n	80076e0 <_malloc_r+0x194>
 80078d2:	f858 0908 	ldr.w	r0, [r8], #-8
 80078d6:	3b01      	subs	r3, #1
 80078d8:	4540      	cmp	r0, r8
 80078da:	f43f af0b 	beq.w	80076f4 <_malloc_r+0x1a8>
 80078de:	e710      	b.n	8007702 <_malloc_r+0x1b6>
 80078e0:	3304      	adds	r3, #4
 80078e2:	0052      	lsls	r2, r2, #1
 80078e4:	4210      	tst	r0, r2
 80078e6:	d0fb      	beq.n	80078e0 <_malloc_r+0x394>
 80078e8:	e6f4      	b.n	80076d4 <_malloc_r+0x188>
 80078ea:	4673      	mov	r3, lr
 80078ec:	e7fa      	b.n	80078e4 <_malloc_r+0x398>
 80078ee:	6810      	ldr	r0, [r2, #0]
 80078f0:	3001      	adds	r0, #1
 80078f2:	bf1b      	ittet	ne
 80078f4:	1ae3      	subne	r3, r4, r3
 80078f6:	4473      	addne	r3, lr
 80078f8:	6014      	streq	r4, [r2, #0]
 80078fa:	f8ca 3000 	strne.w	r3, [sl]
 80078fe:	f014 0307 	ands.w	r3, r4, #7
 8007902:	bf0e      	itee	eq
 8007904:	4618      	moveq	r0, r3
 8007906:	f1c3 0008 	rsbne	r0, r3, #8
 800790a:	1824      	addne	r4, r4, r0
 800790c:	1862      	adds	r2, r4, r1
 800790e:	ea02 010c 	and.w	r1, r2, ip
 8007912:	4480      	add	r8, r0
 8007914:	eba8 0801 	sub.w	r8, r8, r1
 8007918:	ea08 080c 	and.w	r8, r8, ip
 800791c:	4641      	mov	r1, r8
 800791e:	4628      	mov	r0, r5
 8007920:	9301      	str	r3, [sp, #4]
 8007922:	9200      	str	r2, [sp, #0]
 8007924:	f7fb f936 	bl	8002b94 <_sbrk_r>
 8007928:	1c43      	adds	r3, r0, #1
 800792a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800792e:	d105      	bne.n	800793c <_malloc_r+0x3f0>
 8007930:	b32b      	cbz	r3, 800797e <_malloc_r+0x432>
 8007932:	f04f 0800 	mov.w	r8, #0
 8007936:	f1a3 0008 	sub.w	r0, r3, #8
 800793a:	4410      	add	r0, r2
 800793c:	f8da 2000 	ldr.w	r2, [sl]
 8007940:	1b00      	subs	r0, r0, r4
 8007942:	4440      	add	r0, r8
 8007944:	4442      	add	r2, r8
 8007946:	f040 0001 	orr.w	r0, r0, #1
 800794a:	45b3      	cmp	fp, r6
 800794c:	60b4      	str	r4, [r6, #8]
 800794e:	f8ca 2000 	str.w	r2, [sl]
 8007952:	6060      	str	r0, [r4, #4]
 8007954:	f43f af28 	beq.w	80077a8 <_malloc_r+0x25c>
 8007958:	f1b9 0f0f 	cmp.w	r9, #15
 800795c:	d812      	bhi.n	8007984 <_malloc_r+0x438>
 800795e:	2301      	movs	r3, #1
 8007960:	6063      	str	r3, [r4, #4]
 8007962:	68b3      	ldr	r3, [r6, #8]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	f023 0303 	bic.w	r3, r3, #3
 800796a:	42bb      	cmp	r3, r7
 800796c:	eba3 0207 	sub.w	r2, r3, r7
 8007970:	d301      	bcc.n	8007976 <_malloc_r+0x42a>
 8007972:	2a0f      	cmp	r2, #15
 8007974:	dc21      	bgt.n	80079ba <_malloc_r+0x46e>
 8007976:	4628      	mov	r0, r5
 8007978:	f000 f838 	bl	80079ec <__malloc_unlock>
 800797c:	e5f2      	b.n	8007564 <_malloc_r+0x18>
 800797e:	4610      	mov	r0, r2
 8007980:	4698      	mov	r8, r3
 8007982:	e7db      	b.n	800793c <_malloc_r+0x3f0>
 8007984:	2205      	movs	r2, #5
 8007986:	f8db 3004 	ldr.w	r3, [fp, #4]
 800798a:	f1a9 090c 	sub.w	r9, r9, #12
 800798e:	f029 0907 	bic.w	r9, r9, #7
 8007992:	f003 0301 	and.w	r3, r3, #1
 8007996:	ea43 0309 	orr.w	r3, r3, r9
 800799a:	f8cb 3004 	str.w	r3, [fp, #4]
 800799e:	f1b9 0f0f 	cmp.w	r9, #15
 80079a2:	eb0b 0309 	add.w	r3, fp, r9
 80079a6:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80079aa:	f67f aefd 	bls.w	80077a8 <_malloc_r+0x25c>
 80079ae:	4628      	mov	r0, r5
 80079b0:	f10b 0108 	add.w	r1, fp, #8
 80079b4:	f003 fdf4 	bl	800b5a0 <_free_r>
 80079b8:	e6f6      	b.n	80077a8 <_malloc_r+0x25c>
 80079ba:	68b4      	ldr	r4, [r6, #8]
 80079bc:	f047 0301 	orr.w	r3, r7, #1
 80079c0:	f042 0201 	orr.w	r2, r2, #1
 80079c4:	4427      	add	r7, r4
 80079c6:	6063      	str	r3, [r4, #4]
 80079c8:	60b7      	str	r7, [r6, #8]
 80079ca:	607a      	str	r2, [r7, #4]
 80079cc:	e5ef      	b.n	80075ae <_malloc_r+0x62>
 80079ce:	bf00      	nop

080079d0 <memset>:
 80079d0:	4603      	mov	r3, r0
 80079d2:	4402      	add	r2, r0
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d100      	bne.n	80079da <memset+0xa>
 80079d8:	4770      	bx	lr
 80079da:	f803 1b01 	strb.w	r1, [r3], #1
 80079de:	e7f9      	b.n	80079d4 <memset+0x4>

080079e0 <__malloc_lock>:
 80079e0:	4801      	ldr	r0, [pc, #4]	; (80079e8 <__malloc_lock+0x8>)
 80079e2:	f004 b80d 	b.w	800ba00 <__retarget_lock_acquire_recursive>
 80079e6:	bf00      	nop
 80079e8:	20001178 	.word	0x20001178

080079ec <__malloc_unlock>:
 80079ec:	4801      	ldr	r0, [pc, #4]	; (80079f4 <__malloc_unlock+0x8>)
 80079ee:	f004 b808 	b.w	800ba02 <__retarget_lock_release_recursive>
 80079f2:	bf00      	nop
 80079f4:	20001178 	.word	0x20001178

080079f8 <printf>:
 80079f8:	b40f      	push	{r0, r1, r2, r3}
 80079fa:	b507      	push	{r0, r1, r2, lr}
 80079fc:	4906      	ldr	r1, [pc, #24]	; (8007a18 <printf+0x20>)
 80079fe:	ab04      	add	r3, sp, #16
 8007a00:	6808      	ldr	r0, [r1, #0]
 8007a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a06:	6881      	ldr	r1, [r0, #8]
 8007a08:	9301      	str	r3, [sp, #4]
 8007a0a:	f001 faf1 	bl	8008ff0 <_vfprintf_r>
 8007a0e:	b003      	add	sp, #12
 8007a10:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a14:	b004      	add	sp, #16
 8007a16:	4770      	bx	lr
 8007a18:	2000002c 	.word	0x2000002c

08007a1c <_puts_r>:
 8007a1c:	b530      	push	{r4, r5, lr}
 8007a1e:	4605      	mov	r5, r0
 8007a20:	b089      	sub	sp, #36	; 0x24
 8007a22:	4608      	mov	r0, r1
 8007a24:	460c      	mov	r4, r1
 8007a26:	f7f8 fb93 	bl	8000150 <strlen>
 8007a2a:	4b1e      	ldr	r3, [pc, #120]	; (8007aa4 <_puts_r+0x88>)
 8007a2c:	e9cd 4004 	strd	r4, r0, [sp, #16]
 8007a30:	9306      	str	r3, [sp, #24]
 8007a32:	2301      	movs	r3, #1
 8007a34:	4418      	add	r0, r3
 8007a36:	9307      	str	r3, [sp, #28]
 8007a38:	ab04      	add	r3, sp, #16
 8007a3a:	9301      	str	r3, [sp, #4]
 8007a3c:	2302      	movs	r3, #2
 8007a3e:	9302      	str	r3, [sp, #8]
 8007a40:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8007a42:	68ac      	ldr	r4, [r5, #8]
 8007a44:	9003      	str	r0, [sp, #12]
 8007a46:	b913      	cbnz	r3, 8007a4e <_puts_r+0x32>
 8007a48:	4628      	mov	r0, r5
 8007a4a:	f003 fd19 	bl	800b480 <__sinit>
 8007a4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a50:	07db      	lsls	r3, r3, #31
 8007a52:	d405      	bmi.n	8007a60 <_puts_r+0x44>
 8007a54:	89a3      	ldrh	r3, [r4, #12]
 8007a56:	0598      	lsls	r0, r3, #22
 8007a58:	d402      	bmi.n	8007a60 <_puts_r+0x44>
 8007a5a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a5c:	f003 ffd0 	bl	800ba00 <__retarget_lock_acquire_recursive>
 8007a60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a64:	0499      	lsls	r1, r3, #18
 8007a66:	d406      	bmi.n	8007a76 <_puts_r+0x5a>
 8007a68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007a6c:	81a3      	strh	r3, [r4, #12]
 8007a6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a70:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a74:	6663      	str	r3, [r4, #100]	; 0x64
 8007a76:	4628      	mov	r0, r5
 8007a78:	aa01      	add	r2, sp, #4
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	f003 fe50 	bl	800b720 <__sfvwrite_r>
 8007a80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a82:	2800      	cmp	r0, #0
 8007a84:	bf14      	ite	ne
 8007a86:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8007a8a:	250a      	moveq	r5, #10
 8007a8c:	07da      	lsls	r2, r3, #31
 8007a8e:	d405      	bmi.n	8007a9c <_puts_r+0x80>
 8007a90:	89a3      	ldrh	r3, [r4, #12]
 8007a92:	059b      	lsls	r3, r3, #22
 8007a94:	d402      	bmi.n	8007a9c <_puts_r+0x80>
 8007a96:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a98:	f003 ffb3 	bl	800ba02 <__retarget_lock_release_recursive>
 8007a9c:	4628      	mov	r0, r5
 8007a9e:	b009      	add	sp, #36	; 0x24
 8007aa0:	bd30      	pop	{r4, r5, pc}
 8007aa2:	bf00      	nop
 8007aa4:	0800e27e 	.word	0x0800e27e

08007aa8 <puts>:
 8007aa8:	4b02      	ldr	r3, [pc, #8]	; (8007ab4 <puts+0xc>)
 8007aaa:	4601      	mov	r1, r0
 8007aac:	6818      	ldr	r0, [r3, #0]
 8007aae:	f7ff bfb5 	b.w	8007a1c <_puts_r>
 8007ab2:	bf00      	nop
 8007ab4:	2000002c 	.word	0x2000002c

08007ab8 <setvbuf>:
 8007ab8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007abc:	461d      	mov	r5, r3
 8007abe:	4b59      	ldr	r3, [pc, #356]	; (8007c24 <setvbuf+0x16c>)
 8007ac0:	4604      	mov	r4, r0
 8007ac2:	681f      	ldr	r7, [r3, #0]
 8007ac4:	460e      	mov	r6, r1
 8007ac6:	4690      	mov	r8, r2
 8007ac8:	b127      	cbz	r7, 8007ad4 <setvbuf+0x1c>
 8007aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007acc:	b913      	cbnz	r3, 8007ad4 <setvbuf+0x1c>
 8007ace:	4638      	mov	r0, r7
 8007ad0:	f003 fcd6 	bl	800b480 <__sinit>
 8007ad4:	f1b8 0f02 	cmp.w	r8, #2
 8007ad8:	d006      	beq.n	8007ae8 <setvbuf+0x30>
 8007ada:	f1b8 0f01 	cmp.w	r8, #1
 8007ade:	f200 809b 	bhi.w	8007c18 <setvbuf+0x160>
 8007ae2:	2d00      	cmp	r5, #0
 8007ae4:	f2c0 8098 	blt.w	8007c18 <setvbuf+0x160>
 8007ae8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007aea:	07db      	lsls	r3, r3, #31
 8007aec:	d405      	bmi.n	8007afa <setvbuf+0x42>
 8007aee:	89a3      	ldrh	r3, [r4, #12]
 8007af0:	0598      	lsls	r0, r3, #22
 8007af2:	d402      	bmi.n	8007afa <setvbuf+0x42>
 8007af4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007af6:	f003 ff83 	bl	800ba00 <__retarget_lock_acquire_recursive>
 8007afa:	4621      	mov	r1, r4
 8007afc:	4638      	mov	r0, r7
 8007afe:	f003 fc53 	bl	800b3a8 <_fflush_r>
 8007b02:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007b04:	b141      	cbz	r1, 8007b18 <setvbuf+0x60>
 8007b06:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8007b0a:	4299      	cmp	r1, r3
 8007b0c:	d002      	beq.n	8007b14 <setvbuf+0x5c>
 8007b0e:	4638      	mov	r0, r7
 8007b10:	f003 fd46 	bl	800b5a0 <_free_r>
 8007b14:	2300      	movs	r3, #0
 8007b16:	6323      	str	r3, [r4, #48]	; 0x30
 8007b18:	2300      	movs	r3, #0
 8007b1a:	61a3      	str	r3, [r4, #24]
 8007b1c:	6063      	str	r3, [r4, #4]
 8007b1e:	89a3      	ldrh	r3, [r4, #12]
 8007b20:	0619      	lsls	r1, r3, #24
 8007b22:	d503      	bpl.n	8007b2c <setvbuf+0x74>
 8007b24:	4638      	mov	r0, r7
 8007b26:	6921      	ldr	r1, [r4, #16]
 8007b28:	f003 fd3a 	bl	800b5a0 <_free_r>
 8007b2c:	89a3      	ldrh	r3, [r4, #12]
 8007b2e:	f1b8 0f02 	cmp.w	r8, #2
 8007b32:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007b36:	f023 0303 	bic.w	r3, r3, #3
 8007b3a:	81a3      	strh	r3, [r4, #12]
 8007b3c:	d068      	beq.n	8007c10 <setvbuf+0x158>
 8007b3e:	ab01      	add	r3, sp, #4
 8007b40:	466a      	mov	r2, sp
 8007b42:	4621      	mov	r1, r4
 8007b44:	4638      	mov	r0, r7
 8007b46:	f003 ff5d 	bl	800ba04 <__swhatbuf_r>
 8007b4a:	89a3      	ldrh	r3, [r4, #12]
 8007b4c:	4318      	orrs	r0, r3
 8007b4e:	81a0      	strh	r0, [r4, #12]
 8007b50:	bb35      	cbnz	r5, 8007ba0 <setvbuf+0xe8>
 8007b52:	9d00      	ldr	r5, [sp, #0]
 8007b54:	4628      	mov	r0, r5
 8007b56:	f7ff fcf1 	bl	800753c <malloc>
 8007b5a:	4606      	mov	r6, r0
 8007b5c:	2800      	cmp	r0, #0
 8007b5e:	d152      	bne.n	8007c06 <setvbuf+0x14e>
 8007b60:	f8dd 9000 	ldr.w	r9, [sp]
 8007b64:	45a9      	cmp	r9, r5
 8007b66:	d147      	bne.n	8007bf8 <setvbuf+0x140>
 8007b68:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	60a2      	str	r2, [r4, #8]
 8007b70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b74:	6022      	str	r2, [r4, #0]
 8007b76:	6122      	str	r2, [r4, #16]
 8007b78:	2201      	movs	r2, #1
 8007b7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b7e:	6162      	str	r2, [r4, #20]
 8007b80:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007b82:	f043 0302 	orr.w	r3, r3, #2
 8007b86:	07d2      	lsls	r2, r2, #31
 8007b88:	81a3      	strh	r3, [r4, #12]
 8007b8a:	d405      	bmi.n	8007b98 <setvbuf+0xe0>
 8007b8c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8007b90:	d102      	bne.n	8007b98 <setvbuf+0xe0>
 8007b92:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b94:	f003 ff35 	bl	800ba02 <__retarget_lock_release_recursive>
 8007b98:	4628      	mov	r0, r5
 8007b9a:	b003      	add	sp, #12
 8007b9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ba0:	2e00      	cmp	r6, #0
 8007ba2:	d0d7      	beq.n	8007b54 <setvbuf+0x9c>
 8007ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ba6:	b913      	cbnz	r3, 8007bae <setvbuf+0xf6>
 8007ba8:	4638      	mov	r0, r7
 8007baa:	f003 fc69 	bl	800b480 <__sinit>
 8007bae:	9b00      	ldr	r3, [sp, #0]
 8007bb0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007bb4:	42ab      	cmp	r3, r5
 8007bb6:	bf18      	it	ne
 8007bb8:	89a3      	ldrhne	r3, [r4, #12]
 8007bba:	6026      	str	r6, [r4, #0]
 8007bbc:	bf1c      	itt	ne
 8007bbe:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8007bc2:	81a3      	strhne	r3, [r4, #12]
 8007bc4:	f1b8 0f01 	cmp.w	r8, #1
 8007bc8:	bf02      	ittt	eq
 8007bca:	89a3      	ldrheq	r3, [r4, #12]
 8007bcc:	f043 0301 	orreq.w	r3, r3, #1
 8007bd0:	81a3      	strheq	r3, [r4, #12]
 8007bd2:	89a2      	ldrh	r2, [r4, #12]
 8007bd4:	f012 0308 	ands.w	r3, r2, #8
 8007bd8:	d01c      	beq.n	8007c14 <setvbuf+0x15c>
 8007bda:	07d3      	lsls	r3, r2, #31
 8007bdc:	bf41      	itttt	mi
 8007bde:	2300      	movmi	r3, #0
 8007be0:	426d      	negmi	r5, r5
 8007be2:	60a3      	strmi	r3, [r4, #8]
 8007be4:	61a5      	strmi	r5, [r4, #24]
 8007be6:	bf58      	it	pl
 8007be8:	60a5      	strpl	r5, [r4, #8]
 8007bea:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8007bec:	f015 0501 	ands.w	r5, r5, #1
 8007bf0:	d115      	bne.n	8007c1e <setvbuf+0x166>
 8007bf2:	f412 7f00 	tst.w	r2, #512	; 0x200
 8007bf6:	e7cb      	b.n	8007b90 <setvbuf+0xd8>
 8007bf8:	4648      	mov	r0, r9
 8007bfa:	f7ff fc9f 	bl	800753c <malloc>
 8007bfe:	4606      	mov	r6, r0
 8007c00:	2800      	cmp	r0, #0
 8007c02:	d0b1      	beq.n	8007b68 <setvbuf+0xb0>
 8007c04:	464d      	mov	r5, r9
 8007c06:	89a3      	ldrh	r3, [r4, #12]
 8007c08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c0c:	81a3      	strh	r3, [r4, #12]
 8007c0e:	e7c9      	b.n	8007ba4 <setvbuf+0xec>
 8007c10:	2500      	movs	r5, #0
 8007c12:	e7ab      	b.n	8007b6c <setvbuf+0xb4>
 8007c14:	60a3      	str	r3, [r4, #8]
 8007c16:	e7e8      	b.n	8007bea <setvbuf+0x132>
 8007c18:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007c1c:	e7bc      	b.n	8007b98 <setvbuf+0xe0>
 8007c1e:	2500      	movs	r5, #0
 8007c20:	e7ba      	b.n	8007b98 <setvbuf+0xe0>
 8007c22:	bf00      	nop
 8007c24:	2000002c 	.word	0x2000002c

08007c28 <_svfprintf_r>:
 8007c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c2c:	b0d3      	sub	sp, #332	; 0x14c
 8007c2e:	468b      	mov	fp, r1
 8007c30:	9207      	str	r2, [sp, #28]
 8007c32:	461e      	mov	r6, r3
 8007c34:	4681      	mov	r9, r0
 8007c36:	f003 fedd 	bl	800b9f4 <_localeconv_r>
 8007c3a:	6803      	ldr	r3, [r0, #0]
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	9318      	str	r3, [sp, #96]	; 0x60
 8007c40:	f7f8 fa86 	bl	8000150 <strlen>
 8007c44:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007c48:	9012      	str	r0, [sp, #72]	; 0x48
 8007c4a:	061a      	lsls	r2, r3, #24
 8007c4c:	d518      	bpl.n	8007c80 <_svfprintf_r+0x58>
 8007c4e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007c52:	b9ab      	cbnz	r3, 8007c80 <_svfprintf_r+0x58>
 8007c54:	2140      	movs	r1, #64	; 0x40
 8007c56:	4648      	mov	r0, r9
 8007c58:	f7ff fc78 	bl	800754c <_malloc_r>
 8007c5c:	f8cb 0000 	str.w	r0, [fp]
 8007c60:	f8cb 0010 	str.w	r0, [fp, #16]
 8007c64:	b948      	cbnz	r0, 8007c7a <_svfprintf_r+0x52>
 8007c66:	230c      	movs	r3, #12
 8007c68:	f8c9 3000 	str.w	r3, [r9]
 8007c6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c70:	9313      	str	r3, [sp, #76]	; 0x4c
 8007c72:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007c74:	b053      	add	sp, #332	; 0x14c
 8007c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c7a:	2340      	movs	r3, #64	; 0x40
 8007c7c:	f8cb 3014 	str.w	r3, [fp, #20]
 8007c80:	2500      	movs	r5, #0
 8007c82:	2200      	movs	r2, #0
 8007c84:	2300      	movs	r3, #0
 8007c86:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8007c8a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007c8e:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8007c92:	ac29      	add	r4, sp, #164	; 0xa4
 8007c94:	9426      	str	r4, [sp, #152]	; 0x98
 8007c96:	9508      	str	r5, [sp, #32]
 8007c98:	950e      	str	r5, [sp, #56]	; 0x38
 8007c9a:	9516      	str	r5, [sp, #88]	; 0x58
 8007c9c:	9519      	str	r5, [sp, #100]	; 0x64
 8007c9e:	9513      	str	r5, [sp, #76]	; 0x4c
 8007ca0:	9b07      	ldr	r3, [sp, #28]
 8007ca2:	461d      	mov	r5, r3
 8007ca4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ca8:	b10a      	cbz	r2, 8007cae <_svfprintf_r+0x86>
 8007caa:	2a25      	cmp	r2, #37	; 0x25
 8007cac:	d1f9      	bne.n	8007ca2 <_svfprintf_r+0x7a>
 8007cae:	9b07      	ldr	r3, [sp, #28]
 8007cb0:	1aef      	subs	r7, r5, r3
 8007cb2:	d00d      	beq.n	8007cd0 <_svfprintf_r+0xa8>
 8007cb4:	e9c4 3700 	strd	r3, r7, [r4]
 8007cb8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007cba:	443b      	add	r3, r7
 8007cbc:	9328      	str	r3, [sp, #160]	; 0xa0
 8007cbe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007cc0:	3301      	adds	r3, #1
 8007cc2:	2b07      	cmp	r3, #7
 8007cc4:	9327      	str	r3, [sp, #156]	; 0x9c
 8007cc6:	dc78      	bgt.n	8007dba <_svfprintf_r+0x192>
 8007cc8:	3408      	adds	r4, #8
 8007cca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007ccc:	443b      	add	r3, r7
 8007cce:	9313      	str	r3, [sp, #76]	; 0x4c
 8007cd0:	782b      	ldrb	r3, [r5, #0]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	f001 8142 	beq.w	8008f5c <_svfprintf_r+0x1334>
 8007cd8:	2300      	movs	r3, #0
 8007cda:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8007cde:	469a      	mov	sl, r3
 8007ce0:	270a      	movs	r7, #10
 8007ce2:	212b      	movs	r1, #43	; 0x2b
 8007ce4:	3501      	adds	r5, #1
 8007ce6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007cea:	9314      	str	r3, [sp, #80]	; 0x50
 8007cec:	462a      	mov	r2, r5
 8007cee:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007cf2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007cf4:	920f      	str	r2, [sp, #60]	; 0x3c
 8007cf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cf8:	3b20      	subs	r3, #32
 8007cfa:	2b5a      	cmp	r3, #90	; 0x5a
 8007cfc:	f200 85a0 	bhi.w	8008840 <_svfprintf_r+0xc18>
 8007d00:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007d04:	059e007e 	.word	0x059e007e
 8007d08:	0086059e 	.word	0x0086059e
 8007d0c:	059e059e 	.word	0x059e059e
 8007d10:	0065059e 	.word	0x0065059e
 8007d14:	059e059e 	.word	0x059e059e
 8007d18:	00930089 	.word	0x00930089
 8007d1c:	0090059e 	.word	0x0090059e
 8007d20:	059e0096 	.word	0x059e0096
 8007d24:	00b300b0 	.word	0x00b300b0
 8007d28:	00b300b3 	.word	0x00b300b3
 8007d2c:	00b300b3 	.word	0x00b300b3
 8007d30:	00b300b3 	.word	0x00b300b3
 8007d34:	00b300b3 	.word	0x00b300b3
 8007d38:	059e059e 	.word	0x059e059e
 8007d3c:	059e059e 	.word	0x059e059e
 8007d40:	059e059e 	.word	0x059e059e
 8007d44:	011d059e 	.word	0x011d059e
 8007d48:	00e0059e 	.word	0x00e0059e
 8007d4c:	011d00f3 	.word	0x011d00f3
 8007d50:	011d011d 	.word	0x011d011d
 8007d54:	059e059e 	.word	0x059e059e
 8007d58:	059e059e 	.word	0x059e059e
 8007d5c:	059e00c3 	.word	0x059e00c3
 8007d60:	0471059e 	.word	0x0471059e
 8007d64:	059e059e 	.word	0x059e059e
 8007d68:	04b8059e 	.word	0x04b8059e
 8007d6c:	04da059e 	.word	0x04da059e
 8007d70:	059e059e 	.word	0x059e059e
 8007d74:	059e04f9 	.word	0x059e04f9
 8007d78:	059e059e 	.word	0x059e059e
 8007d7c:	059e059e 	.word	0x059e059e
 8007d80:	059e059e 	.word	0x059e059e
 8007d84:	011d059e 	.word	0x011d059e
 8007d88:	00e0059e 	.word	0x00e0059e
 8007d8c:	011d00f5 	.word	0x011d00f5
 8007d90:	011d011d 	.word	0x011d011d
 8007d94:	00f500c6 	.word	0x00f500c6
 8007d98:	059e00da 	.word	0x059e00da
 8007d9c:	059e00d3 	.word	0x059e00d3
 8007da0:	0473044e 	.word	0x0473044e
 8007da4:	00da04a7 	.word	0x00da04a7
 8007da8:	04b8059e 	.word	0x04b8059e
 8007dac:	04dc007c 	.word	0x04dc007c
 8007db0:	059e059e 	.word	0x059e059e
 8007db4:	059e0516 	.word	0x059e0516
 8007db8:	007c      	.short	0x007c
 8007dba:	4659      	mov	r1, fp
 8007dbc:	4648      	mov	r0, r9
 8007dbe:	aa26      	add	r2, sp, #152	; 0x98
 8007dc0:	f004 fc2a 	bl	800c618 <__ssprint_r>
 8007dc4:	2800      	cmp	r0, #0
 8007dc6:	f040 8128 	bne.w	800801a <_svfprintf_r+0x3f2>
 8007dca:	ac29      	add	r4, sp, #164	; 0xa4
 8007dcc:	e77d      	b.n	8007cca <_svfprintf_r+0xa2>
 8007dce:	4648      	mov	r0, r9
 8007dd0:	f003 fe10 	bl	800b9f4 <_localeconv_r>
 8007dd4:	6843      	ldr	r3, [r0, #4]
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	9319      	str	r3, [sp, #100]	; 0x64
 8007dda:	f7f8 f9b9 	bl	8000150 <strlen>
 8007dde:	9016      	str	r0, [sp, #88]	; 0x58
 8007de0:	4648      	mov	r0, r9
 8007de2:	f003 fe07 	bl	800b9f4 <_localeconv_r>
 8007de6:	6883      	ldr	r3, [r0, #8]
 8007de8:	212b      	movs	r1, #43	; 0x2b
 8007dea:	930e      	str	r3, [sp, #56]	; 0x38
 8007dec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007dee:	b12b      	cbz	r3, 8007dfc <_svfprintf_r+0x1d4>
 8007df0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007df2:	b11b      	cbz	r3, 8007dfc <_svfprintf_r+0x1d4>
 8007df4:	781b      	ldrb	r3, [r3, #0]
 8007df6:	b10b      	cbz	r3, 8007dfc <_svfprintf_r+0x1d4>
 8007df8:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8007dfc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007dfe:	e775      	b.n	8007cec <_svfprintf_r+0xc4>
 8007e00:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d1f9      	bne.n	8007dfc <_svfprintf_r+0x1d4>
 8007e08:	2320      	movs	r3, #32
 8007e0a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007e0e:	e7f5      	b.n	8007dfc <_svfprintf_r+0x1d4>
 8007e10:	f04a 0a01 	orr.w	sl, sl, #1
 8007e14:	e7f2      	b.n	8007dfc <_svfprintf_r+0x1d4>
 8007e16:	f856 3b04 	ldr.w	r3, [r6], #4
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	9314      	str	r3, [sp, #80]	; 0x50
 8007e1e:	daed      	bge.n	8007dfc <_svfprintf_r+0x1d4>
 8007e20:	425b      	negs	r3, r3
 8007e22:	9314      	str	r3, [sp, #80]	; 0x50
 8007e24:	f04a 0a04 	orr.w	sl, sl, #4
 8007e28:	e7e8      	b.n	8007dfc <_svfprintf_r+0x1d4>
 8007e2a:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8007e2e:	e7e5      	b.n	8007dfc <_svfprintf_r+0x1d4>
 8007e30:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007e32:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007e36:	2b2a      	cmp	r3, #42	; 0x2a
 8007e38:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e3a:	d110      	bne.n	8007e5e <_svfprintf_r+0x236>
 8007e3c:	f856 0b04 	ldr.w	r0, [r6], #4
 8007e40:	920f      	str	r2, [sp, #60]	; 0x3c
 8007e42:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8007e46:	e7d9      	b.n	8007dfc <_svfprintf_r+0x1d4>
 8007e48:	fb07 3808 	mla	r8, r7, r8, r3
 8007e4c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007e50:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e54:	3b30      	subs	r3, #48	; 0x30
 8007e56:	2b09      	cmp	r3, #9
 8007e58:	d9f6      	bls.n	8007e48 <_svfprintf_r+0x220>
 8007e5a:	920f      	str	r2, [sp, #60]	; 0x3c
 8007e5c:	e74b      	b.n	8007cf6 <_svfprintf_r+0xce>
 8007e5e:	f04f 0800 	mov.w	r8, #0
 8007e62:	e7f6      	b.n	8007e52 <_svfprintf_r+0x22a>
 8007e64:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8007e68:	e7c8      	b.n	8007dfc <_svfprintf_r+0x1d4>
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007e6e:	9314      	str	r3, [sp, #80]	; 0x50
 8007e70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e72:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007e74:	3b30      	subs	r3, #48	; 0x30
 8007e76:	fb07 3300 	mla	r3, r7, r0, r3
 8007e7a:	9314      	str	r3, [sp, #80]	; 0x50
 8007e7c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007e80:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e82:	3b30      	subs	r3, #48	; 0x30
 8007e84:	2b09      	cmp	r3, #9
 8007e86:	d9f3      	bls.n	8007e70 <_svfprintf_r+0x248>
 8007e88:	e7e7      	b.n	8007e5a <_svfprintf_r+0x232>
 8007e8a:	f04a 0a08 	orr.w	sl, sl, #8
 8007e8e:	e7b5      	b.n	8007dfc <_svfprintf_r+0x1d4>
 8007e90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	2b68      	cmp	r3, #104	; 0x68
 8007e96:	bf01      	itttt	eq
 8007e98:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8007e9a:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8007e9e:	3301      	addeq	r3, #1
 8007ea0:	930f      	streq	r3, [sp, #60]	; 0x3c
 8007ea2:	bf18      	it	ne
 8007ea4:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8007ea8:	e7a8      	b.n	8007dfc <_svfprintf_r+0x1d4>
 8007eaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007eac:	781b      	ldrb	r3, [r3, #0]
 8007eae:	2b6c      	cmp	r3, #108	; 0x6c
 8007eb0:	d105      	bne.n	8007ebe <_svfprintf_r+0x296>
 8007eb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007eb4:	3301      	adds	r3, #1
 8007eb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8007eb8:	f04a 0a20 	orr.w	sl, sl, #32
 8007ebc:	e79e      	b.n	8007dfc <_svfprintf_r+0x1d4>
 8007ebe:	f04a 0a10 	orr.w	sl, sl, #16
 8007ec2:	e79b      	b.n	8007dfc <_svfprintf_r+0x1d4>
 8007ec4:	4632      	mov	r2, r6
 8007ec6:	2000      	movs	r0, #0
 8007ec8:	f852 3b04 	ldr.w	r3, [r2], #4
 8007ecc:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007ed0:	920a      	str	r2, [sp, #40]	; 0x28
 8007ed2:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007ed6:	ab39      	add	r3, sp, #228	; 0xe4
 8007ed8:	4607      	mov	r7, r0
 8007eda:	f04f 0801 	mov.w	r8, #1
 8007ede:	4606      	mov	r6, r0
 8007ee0:	4605      	mov	r5, r0
 8007ee2:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8007ee6:	9307      	str	r3, [sp, #28]
 8007ee8:	e1a9      	b.n	800823e <_svfprintf_r+0x616>
 8007eea:	f04a 0a10 	orr.w	sl, sl, #16
 8007eee:	f01a 0f20 	tst.w	sl, #32
 8007ef2:	d011      	beq.n	8007f18 <_svfprintf_r+0x2f0>
 8007ef4:	3607      	adds	r6, #7
 8007ef6:	f026 0307 	bic.w	r3, r6, #7
 8007efa:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007efe:	930a      	str	r3, [sp, #40]	; 0x28
 8007f00:	2e00      	cmp	r6, #0
 8007f02:	f177 0300 	sbcs.w	r3, r7, #0
 8007f06:	da05      	bge.n	8007f14 <_svfprintf_r+0x2ec>
 8007f08:	232d      	movs	r3, #45	; 0x2d
 8007f0a:	4276      	negs	r6, r6
 8007f0c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007f10:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007f14:	2301      	movs	r3, #1
 8007f16:	e377      	b.n	8008608 <_svfprintf_r+0x9e0>
 8007f18:	1d33      	adds	r3, r6, #4
 8007f1a:	f01a 0f10 	tst.w	sl, #16
 8007f1e:	930a      	str	r3, [sp, #40]	; 0x28
 8007f20:	d002      	beq.n	8007f28 <_svfprintf_r+0x300>
 8007f22:	6836      	ldr	r6, [r6, #0]
 8007f24:	17f7      	asrs	r7, r6, #31
 8007f26:	e7eb      	b.n	8007f00 <_svfprintf_r+0x2d8>
 8007f28:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007f2c:	6836      	ldr	r6, [r6, #0]
 8007f2e:	d001      	beq.n	8007f34 <_svfprintf_r+0x30c>
 8007f30:	b236      	sxth	r6, r6
 8007f32:	e7f7      	b.n	8007f24 <_svfprintf_r+0x2fc>
 8007f34:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007f38:	bf18      	it	ne
 8007f3a:	b276      	sxtbne	r6, r6
 8007f3c:	e7f2      	b.n	8007f24 <_svfprintf_r+0x2fc>
 8007f3e:	3607      	adds	r6, #7
 8007f40:	f026 0307 	bic.w	r3, r6, #7
 8007f44:	4619      	mov	r1, r3
 8007f46:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007f4a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007f4e:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8007f52:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007f56:	910a      	str	r1, [sp, #40]	; 0x28
 8007f58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007f5c:	4630      	mov	r0, r6
 8007f5e:	4629      	mov	r1, r5
 8007f60:	4b32      	ldr	r3, [pc, #200]	; (800802c <_svfprintf_r+0x404>)
 8007f62:	f7f8 fd53 	bl	8000a0c <__aeabi_dcmpun>
 8007f66:	bb08      	cbnz	r0, 8007fac <_svfprintf_r+0x384>
 8007f68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007f6c:	4630      	mov	r0, r6
 8007f6e:	4629      	mov	r1, r5
 8007f70:	4b2e      	ldr	r3, [pc, #184]	; (800802c <_svfprintf_r+0x404>)
 8007f72:	f7f8 fd2d 	bl	80009d0 <__aeabi_dcmple>
 8007f76:	b9c8      	cbnz	r0, 8007fac <_svfprintf_r+0x384>
 8007f78:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	2300      	movs	r3, #0
 8007f80:	f7f8 fd1c 	bl	80009bc <__aeabi_dcmplt>
 8007f84:	b110      	cbz	r0, 8007f8c <_svfprintf_r+0x364>
 8007f86:	232d      	movs	r3, #45	; 0x2d
 8007f88:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007f8c:	4a28      	ldr	r2, [pc, #160]	; (8008030 <_svfprintf_r+0x408>)
 8007f8e:	4829      	ldr	r0, [pc, #164]	; (8008034 <_svfprintf_r+0x40c>)
 8007f90:	4613      	mov	r3, r2
 8007f92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007f94:	2700      	movs	r7, #0
 8007f96:	2947      	cmp	r1, #71	; 0x47
 8007f98:	bfc8      	it	gt
 8007f9a:	4603      	movgt	r3, r0
 8007f9c:	f04f 0803 	mov.w	r8, #3
 8007fa0:	9307      	str	r3, [sp, #28]
 8007fa2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8007fa6:	463e      	mov	r6, r7
 8007fa8:	f000 bc24 	b.w	80087f4 <_svfprintf_r+0xbcc>
 8007fac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007fb0:	4610      	mov	r0, r2
 8007fb2:	4619      	mov	r1, r3
 8007fb4:	f7f8 fd2a 	bl	8000a0c <__aeabi_dcmpun>
 8007fb8:	4607      	mov	r7, r0
 8007fba:	b148      	cbz	r0, 8007fd0 <_svfprintf_r+0x3a8>
 8007fbc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007fbe:	4a1e      	ldr	r2, [pc, #120]	; (8008038 <_svfprintf_r+0x410>)
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	bfb8      	it	lt
 8007fc4:	232d      	movlt	r3, #45	; 0x2d
 8007fc6:	481d      	ldr	r0, [pc, #116]	; (800803c <_svfprintf_r+0x414>)
 8007fc8:	bfb8      	it	lt
 8007fca:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8007fce:	e7df      	b.n	8007f90 <_svfprintf_r+0x368>
 8007fd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fd2:	f023 0320 	bic.w	r3, r3, #32
 8007fd6:	2b41      	cmp	r3, #65	; 0x41
 8007fd8:	930c      	str	r3, [sp, #48]	; 0x30
 8007fda:	d131      	bne.n	8008040 <_svfprintf_r+0x418>
 8007fdc:	2330      	movs	r3, #48	; 0x30
 8007fde:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007fe2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fe4:	f04a 0a02 	orr.w	sl, sl, #2
 8007fe8:	2b61      	cmp	r3, #97	; 0x61
 8007fea:	bf0c      	ite	eq
 8007fec:	2378      	moveq	r3, #120	; 0x78
 8007fee:	2358      	movne	r3, #88	; 0x58
 8007ff0:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8007ff4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007ff8:	f340 81fa 	ble.w	80083f0 <_svfprintf_r+0x7c8>
 8007ffc:	4648      	mov	r0, r9
 8007ffe:	f108 0101 	add.w	r1, r8, #1
 8008002:	f7ff faa3 	bl	800754c <_malloc_r>
 8008006:	9007      	str	r0, [sp, #28]
 8008008:	2800      	cmp	r0, #0
 800800a:	f040 81f4 	bne.w	80083f6 <_svfprintf_r+0x7ce>
 800800e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8008012:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008016:	f8ab 300c 	strh.w	r3, [fp, #12]
 800801a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800801e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008022:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008024:	bf18      	it	ne
 8008026:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 800802a:	e621      	b.n	8007c70 <_svfprintf_r+0x48>
 800802c:	7fefffff 	.word	0x7fefffff
 8008030:	0800dfd0 	.word	0x0800dfd0
 8008034:	0800dfd4 	.word	0x0800dfd4
 8008038:	0800dfd8 	.word	0x0800dfd8
 800803c:	0800dfdc 	.word	0x0800dfdc
 8008040:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8008044:	f000 81d9 	beq.w	80083fa <_svfprintf_r+0x7d2>
 8008048:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800804a:	2b47      	cmp	r3, #71	; 0x47
 800804c:	d105      	bne.n	800805a <_svfprintf_r+0x432>
 800804e:	f1b8 0f00 	cmp.w	r8, #0
 8008052:	d102      	bne.n	800805a <_svfprintf_r+0x432>
 8008054:	4647      	mov	r7, r8
 8008056:	f04f 0801 	mov.w	r8, #1
 800805a:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800805e:	9315      	str	r3, [sp, #84]	; 0x54
 8008060:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008062:	1e1d      	subs	r5, r3, #0
 8008064:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008066:	9308      	str	r3, [sp, #32]
 8008068:	bfb7      	itett	lt
 800806a:	462b      	movlt	r3, r5
 800806c:	2300      	movge	r3, #0
 800806e:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8008072:	232d      	movlt	r3, #45	; 0x2d
 8008074:	931c      	str	r3, [sp, #112]	; 0x70
 8008076:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008078:	2b41      	cmp	r3, #65	; 0x41
 800807a:	f040 81d7 	bne.w	800842c <_svfprintf_r+0x804>
 800807e:	aa20      	add	r2, sp, #128	; 0x80
 8008080:	4629      	mov	r1, r5
 8008082:	9808      	ldr	r0, [sp, #32]
 8008084:	f004 fa3e 	bl	800c504 <frexp>
 8008088:	2200      	movs	r2, #0
 800808a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800808e:	f7f8 fa23 	bl	80004d8 <__aeabi_dmul>
 8008092:	4602      	mov	r2, r0
 8008094:	460b      	mov	r3, r1
 8008096:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800809a:	2200      	movs	r2, #0
 800809c:	2300      	movs	r3, #0
 800809e:	f7f8 fc83 	bl	80009a8 <__aeabi_dcmpeq>
 80080a2:	b108      	cbz	r0, 80080a8 <_svfprintf_r+0x480>
 80080a4:	2301      	movs	r3, #1
 80080a6:	9320      	str	r3, [sp, #128]	; 0x80
 80080a8:	4eb4      	ldr	r6, [pc, #720]	; (800837c <_svfprintf_r+0x754>)
 80080aa:	4bb5      	ldr	r3, [pc, #724]	; (8008380 <_svfprintf_r+0x758>)
 80080ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080ae:	9d07      	ldr	r5, [sp, #28]
 80080b0:	2a61      	cmp	r2, #97	; 0x61
 80080b2:	bf18      	it	ne
 80080b4:	461e      	movne	r6, r3
 80080b6:	9617      	str	r6, [sp, #92]	; 0x5c
 80080b8:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 80080bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80080c0:	2200      	movs	r2, #0
 80080c2:	4bb0      	ldr	r3, [pc, #704]	; (8008384 <_svfprintf_r+0x75c>)
 80080c4:	f7f8 fa08 	bl	80004d8 <__aeabi_dmul>
 80080c8:	4602      	mov	r2, r0
 80080ca:	460b      	mov	r3, r1
 80080cc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80080d0:	f7f8 fcb2 	bl	8000a38 <__aeabi_d2iz>
 80080d4:	901d      	str	r0, [sp, #116]	; 0x74
 80080d6:	f7f8 f995 	bl	8000404 <__aeabi_i2d>
 80080da:	4602      	mov	r2, r0
 80080dc:	460b      	mov	r3, r1
 80080de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80080e2:	f7f8 f841 	bl	8000168 <__aeabi_dsub>
 80080e6:	4602      	mov	r2, r0
 80080e8:	460b      	mov	r3, r1
 80080ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80080ee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080f0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80080f2:	960d      	str	r6, [sp, #52]	; 0x34
 80080f4:	5c9b      	ldrb	r3, [r3, r2]
 80080f6:	f805 3b01 	strb.w	r3, [r5], #1
 80080fa:	1c73      	adds	r3, r6, #1
 80080fc:	d006      	beq.n	800810c <_svfprintf_r+0x4e4>
 80080fe:	2200      	movs	r2, #0
 8008100:	2300      	movs	r3, #0
 8008102:	3e01      	subs	r6, #1
 8008104:	f7f8 fc50 	bl	80009a8 <__aeabi_dcmpeq>
 8008108:	2800      	cmp	r0, #0
 800810a:	d0d7      	beq.n	80080bc <_svfprintf_r+0x494>
 800810c:	2200      	movs	r2, #0
 800810e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008112:	4b9d      	ldr	r3, [pc, #628]	; (8008388 <_svfprintf_r+0x760>)
 8008114:	f7f8 fc70 	bl	80009f8 <__aeabi_dcmpgt>
 8008118:	b960      	cbnz	r0, 8008134 <_svfprintf_r+0x50c>
 800811a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800811e:	2200      	movs	r2, #0
 8008120:	4b99      	ldr	r3, [pc, #612]	; (8008388 <_svfprintf_r+0x760>)
 8008122:	f7f8 fc41 	bl	80009a8 <__aeabi_dcmpeq>
 8008126:	2800      	cmp	r0, #0
 8008128:	f000 817b 	beq.w	8008422 <_svfprintf_r+0x7fa>
 800812c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800812e:	07d8      	lsls	r0, r3, #31
 8008130:	f140 8177 	bpl.w	8008422 <_svfprintf_r+0x7fa>
 8008134:	2030      	movs	r0, #48	; 0x30
 8008136:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008138:	9524      	str	r5, [sp, #144]	; 0x90
 800813a:	7bd9      	ldrb	r1, [r3, #15]
 800813c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800813e:	1e53      	subs	r3, r2, #1
 8008140:	9324      	str	r3, [sp, #144]	; 0x90
 8008142:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008146:	428b      	cmp	r3, r1
 8008148:	f000 815a 	beq.w	8008400 <_svfprintf_r+0x7d8>
 800814c:	2b39      	cmp	r3, #57	; 0x39
 800814e:	bf0b      	itete	eq
 8008150:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8008152:	3301      	addne	r3, #1
 8008154:	7a9b      	ldrbeq	r3, [r3, #10]
 8008156:	b2db      	uxtbne	r3, r3
 8008158:	f802 3c01 	strb.w	r3, [r2, #-1]
 800815c:	9b07      	ldr	r3, [sp, #28]
 800815e:	1aeb      	subs	r3, r5, r3
 8008160:	9308      	str	r3, [sp, #32]
 8008162:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008164:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008166:	2b47      	cmp	r3, #71	; 0x47
 8008168:	f040 81ad 	bne.w	80084c6 <_svfprintf_r+0x89e>
 800816c:	1ce9      	adds	r1, r5, #3
 800816e:	db02      	blt.n	8008176 <_svfprintf_r+0x54e>
 8008170:	45a8      	cmp	r8, r5
 8008172:	f280 81cf 	bge.w	8008514 <_svfprintf_r+0x8ec>
 8008176:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008178:	3b02      	subs	r3, #2
 800817a:	930b      	str	r3, [sp, #44]	; 0x2c
 800817c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800817e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8008182:	f021 0120 	bic.w	r1, r1, #32
 8008186:	2941      	cmp	r1, #65	; 0x41
 8008188:	bf08      	it	eq
 800818a:	320f      	addeq	r2, #15
 800818c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8008190:	bf06      	itte	eq
 8008192:	b2d2      	uxtbeq	r2, r2
 8008194:	2101      	moveq	r1, #1
 8008196:	2100      	movne	r1, #0
 8008198:	2b00      	cmp	r3, #0
 800819a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800819e:	bfb4      	ite	lt
 80081a0:	222d      	movlt	r2, #45	; 0x2d
 80081a2:	222b      	movge	r2, #43	; 0x2b
 80081a4:	9320      	str	r3, [sp, #128]	; 0x80
 80081a6:	bfb8      	it	lt
 80081a8:	f1c5 0301 	rsblt	r3, r5, #1
 80081ac:	2b09      	cmp	r3, #9
 80081ae:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80081b2:	f340 819e 	ble.w	80084f2 <_svfprintf_r+0x8ca>
 80081b6:	260a      	movs	r6, #10
 80081b8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80081bc:	fb93 f5f6 	sdiv	r5, r3, r6
 80081c0:	4611      	mov	r1, r2
 80081c2:	fb06 3015 	mls	r0, r6, r5, r3
 80081c6:	3030      	adds	r0, #48	; 0x30
 80081c8:	f801 0c01 	strb.w	r0, [r1, #-1]
 80081cc:	4618      	mov	r0, r3
 80081ce:	2863      	cmp	r0, #99	; 0x63
 80081d0:	462b      	mov	r3, r5
 80081d2:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80081d6:	dcf1      	bgt.n	80081bc <_svfprintf_r+0x594>
 80081d8:	3330      	adds	r3, #48	; 0x30
 80081da:	1e88      	subs	r0, r1, #2
 80081dc:	f802 3c01 	strb.w	r3, [r2, #-1]
 80081e0:	4603      	mov	r3, r0
 80081e2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80081e6:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80081ea:	42ab      	cmp	r3, r5
 80081ec:	f0c0 817c 	bcc.w	80084e8 <_svfprintf_r+0x8c0>
 80081f0:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80081f4:	1a52      	subs	r2, r2, r1
 80081f6:	42a8      	cmp	r0, r5
 80081f8:	bf88      	it	hi
 80081fa:	2200      	movhi	r2, #0
 80081fc:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8008200:	441a      	add	r2, r3
 8008202:	ab22      	add	r3, sp, #136	; 0x88
 8008204:	1ad3      	subs	r3, r2, r3
 8008206:	9a08      	ldr	r2, [sp, #32]
 8008208:	931a      	str	r3, [sp, #104]	; 0x68
 800820a:	2a01      	cmp	r2, #1
 800820c:	eb03 0802 	add.w	r8, r3, r2
 8008210:	dc02      	bgt.n	8008218 <_svfprintf_r+0x5f0>
 8008212:	f01a 0f01 	tst.w	sl, #1
 8008216:	d001      	beq.n	800821c <_svfprintf_r+0x5f4>
 8008218:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800821a:	4498      	add	r8, r3
 800821c:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8008220:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008224:	9315      	str	r3, [sp, #84]	; 0x54
 8008226:	2300      	movs	r3, #0
 8008228:	461d      	mov	r5, r3
 800822a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800822e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008230:	b113      	cbz	r3, 8008238 <_svfprintf_r+0x610>
 8008232:	232d      	movs	r3, #45	; 0x2d
 8008234:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008238:	2600      	movs	r6, #0
 800823a:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 800823e:	4546      	cmp	r6, r8
 8008240:	4633      	mov	r3, r6
 8008242:	bfb8      	it	lt
 8008244:	4643      	movlt	r3, r8
 8008246:	9315      	str	r3, [sp, #84]	; 0x54
 8008248:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800824c:	b113      	cbz	r3, 8008254 <_svfprintf_r+0x62c>
 800824e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008250:	3301      	adds	r3, #1
 8008252:	9315      	str	r3, [sp, #84]	; 0x54
 8008254:	f01a 0302 	ands.w	r3, sl, #2
 8008258:	931c      	str	r3, [sp, #112]	; 0x70
 800825a:	bf1e      	ittt	ne
 800825c:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800825e:	3302      	addne	r3, #2
 8008260:	9315      	strne	r3, [sp, #84]	; 0x54
 8008262:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8008266:	931d      	str	r3, [sp, #116]	; 0x74
 8008268:	d121      	bne.n	80082ae <_svfprintf_r+0x686>
 800826a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800826e:	1a9b      	subs	r3, r3, r2
 8008270:	2b00      	cmp	r3, #0
 8008272:	9317      	str	r3, [sp, #92]	; 0x5c
 8008274:	dd1b      	ble.n	80082ae <_svfprintf_r+0x686>
 8008276:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800827a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800827c:	3301      	adds	r3, #1
 800827e:	2810      	cmp	r0, #16
 8008280:	4842      	ldr	r0, [pc, #264]	; (800838c <_svfprintf_r+0x764>)
 8008282:	f104 0108 	add.w	r1, r4, #8
 8008286:	6020      	str	r0, [r4, #0]
 8008288:	f300 82e6 	bgt.w	8008858 <_svfprintf_r+0xc30>
 800828c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800828e:	2b07      	cmp	r3, #7
 8008290:	4402      	add	r2, r0
 8008292:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008296:	6060      	str	r0, [r4, #4]
 8008298:	f340 82f3 	ble.w	8008882 <_svfprintf_r+0xc5a>
 800829c:	4659      	mov	r1, fp
 800829e:	4648      	mov	r0, r9
 80082a0:	aa26      	add	r2, sp, #152	; 0x98
 80082a2:	f004 f9b9 	bl	800c618 <__ssprint_r>
 80082a6:	2800      	cmp	r0, #0
 80082a8:	f040 8636 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 80082ac:	ac29      	add	r4, sp, #164	; 0xa4
 80082ae:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80082b2:	b173      	cbz	r3, 80082d2 <_svfprintf_r+0x6aa>
 80082b4:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80082b8:	6023      	str	r3, [r4, #0]
 80082ba:	2301      	movs	r3, #1
 80082bc:	6063      	str	r3, [r4, #4]
 80082be:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80082c0:	3301      	adds	r3, #1
 80082c2:	9328      	str	r3, [sp, #160]	; 0xa0
 80082c4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80082c6:	3301      	adds	r3, #1
 80082c8:	2b07      	cmp	r3, #7
 80082ca:	9327      	str	r3, [sp, #156]	; 0x9c
 80082cc:	f300 82db 	bgt.w	8008886 <_svfprintf_r+0xc5e>
 80082d0:	3408      	adds	r4, #8
 80082d2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80082d4:	b16b      	cbz	r3, 80082f2 <_svfprintf_r+0x6ca>
 80082d6:	ab1f      	add	r3, sp, #124	; 0x7c
 80082d8:	6023      	str	r3, [r4, #0]
 80082da:	2302      	movs	r3, #2
 80082dc:	6063      	str	r3, [r4, #4]
 80082de:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80082e0:	3302      	adds	r3, #2
 80082e2:	9328      	str	r3, [sp, #160]	; 0xa0
 80082e4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80082e6:	3301      	adds	r3, #1
 80082e8:	2b07      	cmp	r3, #7
 80082ea:	9327      	str	r3, [sp, #156]	; 0x9c
 80082ec:	f300 82d5 	bgt.w	800889a <_svfprintf_r+0xc72>
 80082f0:	3408      	adds	r4, #8
 80082f2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80082f4:	2b80      	cmp	r3, #128	; 0x80
 80082f6:	d121      	bne.n	800833c <_svfprintf_r+0x714>
 80082f8:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80082fc:	1a9b      	subs	r3, r3, r2
 80082fe:	2b00      	cmp	r3, #0
 8008300:	9317      	str	r3, [sp, #92]	; 0x5c
 8008302:	dd1b      	ble.n	800833c <_svfprintf_r+0x714>
 8008304:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008308:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800830a:	3301      	adds	r3, #1
 800830c:	2810      	cmp	r0, #16
 800830e:	4820      	ldr	r0, [pc, #128]	; (8008390 <_svfprintf_r+0x768>)
 8008310:	f104 0108 	add.w	r1, r4, #8
 8008314:	6020      	str	r0, [r4, #0]
 8008316:	f300 82ca 	bgt.w	80088ae <_svfprintf_r+0xc86>
 800831a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800831c:	2b07      	cmp	r3, #7
 800831e:	4402      	add	r2, r0
 8008320:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008324:	6060      	str	r0, [r4, #4]
 8008326:	f340 82d7 	ble.w	80088d8 <_svfprintf_r+0xcb0>
 800832a:	4659      	mov	r1, fp
 800832c:	4648      	mov	r0, r9
 800832e:	aa26      	add	r2, sp, #152	; 0x98
 8008330:	f004 f972 	bl	800c618 <__ssprint_r>
 8008334:	2800      	cmp	r0, #0
 8008336:	f040 85ef 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 800833a:	ac29      	add	r4, sp, #164	; 0xa4
 800833c:	eba6 0608 	sub.w	r6, r6, r8
 8008340:	2e00      	cmp	r6, #0
 8008342:	dd27      	ble.n	8008394 <_svfprintf_r+0x76c>
 8008344:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008348:	4811      	ldr	r0, [pc, #68]	; (8008390 <_svfprintf_r+0x768>)
 800834a:	2e10      	cmp	r6, #16
 800834c:	f103 0301 	add.w	r3, r3, #1
 8008350:	f104 0108 	add.w	r1, r4, #8
 8008354:	6020      	str	r0, [r4, #0]
 8008356:	f300 82c1 	bgt.w	80088dc <_svfprintf_r+0xcb4>
 800835a:	6066      	str	r6, [r4, #4]
 800835c:	2b07      	cmp	r3, #7
 800835e:	4416      	add	r6, r2
 8008360:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008364:	f340 82cd 	ble.w	8008902 <_svfprintf_r+0xcda>
 8008368:	4659      	mov	r1, fp
 800836a:	4648      	mov	r0, r9
 800836c:	aa26      	add	r2, sp, #152	; 0x98
 800836e:	f004 f953 	bl	800c618 <__ssprint_r>
 8008372:	2800      	cmp	r0, #0
 8008374:	f040 85d0 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008378:	ac29      	add	r4, sp, #164	; 0xa4
 800837a:	e00b      	b.n	8008394 <_svfprintf_r+0x76c>
 800837c:	0800dfe0 	.word	0x0800dfe0
 8008380:	0800dff1 	.word	0x0800dff1
 8008384:	40300000 	.word	0x40300000
 8008388:	3fe00000 	.word	0x3fe00000
 800838c:	0800e004 	.word	0x0800e004
 8008390:	0800e014 	.word	0x0800e014
 8008394:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008398:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800839a:	f040 82b9 	bne.w	8008910 <_svfprintf_r+0xce8>
 800839e:	9b07      	ldr	r3, [sp, #28]
 80083a0:	4446      	add	r6, r8
 80083a2:	e9c4 3800 	strd	r3, r8, [r4]
 80083a6:	9628      	str	r6, [sp, #160]	; 0xa0
 80083a8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80083aa:	3301      	adds	r3, #1
 80083ac:	2b07      	cmp	r3, #7
 80083ae:	9327      	str	r3, [sp, #156]	; 0x9c
 80083b0:	f300 82f4 	bgt.w	800899c <_svfprintf_r+0xd74>
 80083b4:	3408      	adds	r4, #8
 80083b6:	f01a 0f04 	tst.w	sl, #4
 80083ba:	f040 858e 	bne.w	8008eda <_svfprintf_r+0x12b2>
 80083be:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80083c2:	9915      	ldr	r1, [sp, #84]	; 0x54
 80083c4:	428a      	cmp	r2, r1
 80083c6:	bfac      	ite	ge
 80083c8:	189b      	addge	r3, r3, r2
 80083ca:	185b      	addlt	r3, r3, r1
 80083cc:	9313      	str	r3, [sp, #76]	; 0x4c
 80083ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80083d0:	b13b      	cbz	r3, 80083e2 <_svfprintf_r+0x7ba>
 80083d2:	4659      	mov	r1, fp
 80083d4:	4648      	mov	r0, r9
 80083d6:	aa26      	add	r2, sp, #152	; 0x98
 80083d8:	f004 f91e 	bl	800c618 <__ssprint_r>
 80083dc:	2800      	cmp	r0, #0
 80083de:	f040 859b 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 80083e2:	2300      	movs	r3, #0
 80083e4:	9327      	str	r3, [sp, #156]	; 0x9c
 80083e6:	2f00      	cmp	r7, #0
 80083e8:	f040 85b2 	bne.w	8008f50 <_svfprintf_r+0x1328>
 80083ec:	ac29      	add	r4, sp, #164	; 0xa4
 80083ee:	e0e3      	b.n	80085b8 <_svfprintf_r+0x990>
 80083f0:	ab39      	add	r3, sp, #228	; 0xe4
 80083f2:	9307      	str	r3, [sp, #28]
 80083f4:	e631      	b.n	800805a <_svfprintf_r+0x432>
 80083f6:	9f07      	ldr	r7, [sp, #28]
 80083f8:	e62f      	b.n	800805a <_svfprintf_r+0x432>
 80083fa:	f04f 0806 	mov.w	r8, #6
 80083fe:	e62c      	b.n	800805a <_svfprintf_r+0x432>
 8008400:	f802 0c01 	strb.w	r0, [r2, #-1]
 8008404:	e69a      	b.n	800813c <_svfprintf_r+0x514>
 8008406:	f803 0b01 	strb.w	r0, [r3], #1
 800840a:	1aca      	subs	r2, r1, r3
 800840c:	2a00      	cmp	r2, #0
 800840e:	dafa      	bge.n	8008406 <_svfprintf_r+0x7de>
 8008410:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008412:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008414:	3201      	adds	r2, #1
 8008416:	f103 0301 	add.w	r3, r3, #1
 800841a:	bfb8      	it	lt
 800841c:	2300      	movlt	r3, #0
 800841e:	441d      	add	r5, r3
 8008420:	e69c      	b.n	800815c <_svfprintf_r+0x534>
 8008422:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008424:	462b      	mov	r3, r5
 8008426:	2030      	movs	r0, #48	; 0x30
 8008428:	18a9      	adds	r1, r5, r2
 800842a:	e7ee      	b.n	800840a <_svfprintf_r+0x7e2>
 800842c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800842e:	2b46      	cmp	r3, #70	; 0x46
 8008430:	d005      	beq.n	800843e <_svfprintf_r+0x816>
 8008432:	2b45      	cmp	r3, #69	; 0x45
 8008434:	d11b      	bne.n	800846e <_svfprintf_r+0x846>
 8008436:	f108 0601 	add.w	r6, r8, #1
 800843a:	2302      	movs	r3, #2
 800843c:	e001      	b.n	8008442 <_svfprintf_r+0x81a>
 800843e:	4646      	mov	r6, r8
 8008440:	2303      	movs	r3, #3
 8008442:	aa24      	add	r2, sp, #144	; 0x90
 8008444:	9204      	str	r2, [sp, #16]
 8008446:	aa21      	add	r2, sp, #132	; 0x84
 8008448:	9203      	str	r2, [sp, #12]
 800844a:	aa20      	add	r2, sp, #128	; 0x80
 800844c:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8008450:	9300      	str	r3, [sp, #0]
 8008452:	4648      	mov	r0, r9
 8008454:	462b      	mov	r3, r5
 8008456:	9a08      	ldr	r2, [sp, #32]
 8008458:	f002 f95a 	bl	800a710 <_dtoa_r>
 800845c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800845e:	9007      	str	r0, [sp, #28]
 8008460:	2b47      	cmp	r3, #71	; 0x47
 8008462:	d106      	bne.n	8008472 <_svfprintf_r+0x84a>
 8008464:	f01a 0f01 	tst.w	sl, #1
 8008468:	d103      	bne.n	8008472 <_svfprintf_r+0x84a>
 800846a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800846c:	e676      	b.n	800815c <_svfprintf_r+0x534>
 800846e:	4646      	mov	r6, r8
 8008470:	e7e3      	b.n	800843a <_svfprintf_r+0x812>
 8008472:	9b07      	ldr	r3, [sp, #28]
 8008474:	4433      	add	r3, r6
 8008476:	930d      	str	r3, [sp, #52]	; 0x34
 8008478:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800847a:	2b46      	cmp	r3, #70	; 0x46
 800847c:	d111      	bne.n	80084a2 <_svfprintf_r+0x87a>
 800847e:	9b07      	ldr	r3, [sp, #28]
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	2b30      	cmp	r3, #48	; 0x30
 8008484:	d109      	bne.n	800849a <_svfprintf_r+0x872>
 8008486:	2200      	movs	r2, #0
 8008488:	2300      	movs	r3, #0
 800848a:	4629      	mov	r1, r5
 800848c:	9808      	ldr	r0, [sp, #32]
 800848e:	f7f8 fa8b 	bl	80009a8 <__aeabi_dcmpeq>
 8008492:	b910      	cbnz	r0, 800849a <_svfprintf_r+0x872>
 8008494:	f1c6 0601 	rsb	r6, r6, #1
 8008498:	9620      	str	r6, [sp, #128]	; 0x80
 800849a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800849c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800849e:	441a      	add	r2, r3
 80084a0:	920d      	str	r2, [sp, #52]	; 0x34
 80084a2:	2200      	movs	r2, #0
 80084a4:	2300      	movs	r3, #0
 80084a6:	4629      	mov	r1, r5
 80084a8:	9808      	ldr	r0, [sp, #32]
 80084aa:	f7f8 fa7d 	bl	80009a8 <__aeabi_dcmpeq>
 80084ae:	b108      	cbz	r0, 80084b4 <_svfprintf_r+0x88c>
 80084b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084b2:	9324      	str	r3, [sp, #144]	; 0x90
 80084b4:	2230      	movs	r2, #48	; 0x30
 80084b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80084b8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80084ba:	4299      	cmp	r1, r3
 80084bc:	d9d5      	bls.n	800846a <_svfprintf_r+0x842>
 80084be:	1c59      	adds	r1, r3, #1
 80084c0:	9124      	str	r1, [sp, #144]	; 0x90
 80084c2:	701a      	strb	r2, [r3, #0]
 80084c4:	e7f7      	b.n	80084b6 <_svfprintf_r+0x88e>
 80084c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084c8:	2b46      	cmp	r3, #70	; 0x46
 80084ca:	f47f ae57 	bne.w	800817c <_svfprintf_r+0x554>
 80084ce:	f00a 0301 	and.w	r3, sl, #1
 80084d2:	2d00      	cmp	r5, #0
 80084d4:	ea43 0308 	orr.w	r3, r3, r8
 80084d8:	dd18      	ble.n	800850c <_svfprintf_r+0x8e4>
 80084da:	b383      	cbz	r3, 800853e <_svfprintf_r+0x916>
 80084dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80084de:	18eb      	adds	r3, r5, r3
 80084e0:	4498      	add	r8, r3
 80084e2:	2366      	movs	r3, #102	; 0x66
 80084e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80084e6:	e030      	b.n	800854a <_svfprintf_r+0x922>
 80084e8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80084ec:	f802 6b01 	strb.w	r6, [r2], #1
 80084f0:	e67b      	b.n	80081ea <_svfprintf_r+0x5c2>
 80084f2:	b941      	cbnz	r1, 8008506 <_svfprintf_r+0x8de>
 80084f4:	2230      	movs	r2, #48	; 0x30
 80084f6:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80084fa:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80084fe:	3330      	adds	r3, #48	; 0x30
 8008500:	f802 3b01 	strb.w	r3, [r2], #1
 8008504:	e67d      	b.n	8008202 <_svfprintf_r+0x5da>
 8008506:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800850a:	e7f8      	b.n	80084fe <_svfprintf_r+0x8d6>
 800850c:	b1cb      	cbz	r3, 8008542 <_svfprintf_r+0x91a>
 800850e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008510:	3301      	adds	r3, #1
 8008512:	e7e5      	b.n	80084e0 <_svfprintf_r+0x8b8>
 8008514:	9b08      	ldr	r3, [sp, #32]
 8008516:	429d      	cmp	r5, r3
 8008518:	db07      	blt.n	800852a <_svfprintf_r+0x902>
 800851a:	f01a 0f01 	tst.w	sl, #1
 800851e:	d029      	beq.n	8008574 <_svfprintf_r+0x94c>
 8008520:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008522:	eb05 0803 	add.w	r8, r5, r3
 8008526:	2367      	movs	r3, #103	; 0x67
 8008528:	e7dc      	b.n	80084e4 <_svfprintf_r+0x8bc>
 800852a:	9b08      	ldr	r3, [sp, #32]
 800852c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800852e:	2d00      	cmp	r5, #0
 8008530:	eb03 0802 	add.w	r8, r3, r2
 8008534:	dcf7      	bgt.n	8008526 <_svfprintf_r+0x8fe>
 8008536:	f1c5 0301 	rsb	r3, r5, #1
 800853a:	4498      	add	r8, r3
 800853c:	e7f3      	b.n	8008526 <_svfprintf_r+0x8fe>
 800853e:	46a8      	mov	r8, r5
 8008540:	e7cf      	b.n	80084e2 <_svfprintf_r+0x8ba>
 8008542:	2366      	movs	r3, #102	; 0x66
 8008544:	f04f 0801 	mov.w	r8, #1
 8008548:	930b      	str	r3, [sp, #44]	; 0x2c
 800854a:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 800854e:	930d      	str	r3, [sp, #52]	; 0x34
 8008550:	d023      	beq.n	800859a <_svfprintf_r+0x972>
 8008552:	2300      	movs	r3, #0
 8008554:	2d00      	cmp	r5, #0
 8008556:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800855a:	f77f ae68 	ble.w	800822e <_svfprintf_r+0x606>
 800855e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008560:	781b      	ldrb	r3, [r3, #0]
 8008562:	2bff      	cmp	r3, #255	; 0xff
 8008564:	d108      	bne.n	8008578 <_svfprintf_r+0x950>
 8008566:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800856a:	4413      	add	r3, r2
 800856c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800856e:	fb02 8803 	mla	r8, r2, r3, r8
 8008572:	e65c      	b.n	800822e <_svfprintf_r+0x606>
 8008574:	46a8      	mov	r8, r5
 8008576:	e7d6      	b.n	8008526 <_svfprintf_r+0x8fe>
 8008578:	42ab      	cmp	r3, r5
 800857a:	daf4      	bge.n	8008566 <_svfprintf_r+0x93e>
 800857c:	1aed      	subs	r5, r5, r3
 800857e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008580:	785b      	ldrb	r3, [r3, #1]
 8008582:	b133      	cbz	r3, 8008592 <_svfprintf_r+0x96a>
 8008584:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008586:	3301      	adds	r3, #1
 8008588:	930d      	str	r3, [sp, #52]	; 0x34
 800858a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800858c:	3301      	adds	r3, #1
 800858e:	930e      	str	r3, [sp, #56]	; 0x38
 8008590:	e7e5      	b.n	800855e <_svfprintf_r+0x936>
 8008592:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008594:	3301      	adds	r3, #1
 8008596:	930c      	str	r3, [sp, #48]	; 0x30
 8008598:	e7e1      	b.n	800855e <_svfprintf_r+0x936>
 800859a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800859c:	930c      	str	r3, [sp, #48]	; 0x30
 800859e:	e646      	b.n	800822e <_svfprintf_r+0x606>
 80085a0:	4632      	mov	r2, r6
 80085a2:	f852 3b04 	ldr.w	r3, [r2], #4
 80085a6:	f01a 0f20 	tst.w	sl, #32
 80085aa:	920a      	str	r2, [sp, #40]	; 0x28
 80085ac:	d009      	beq.n	80085c2 <_svfprintf_r+0x99a>
 80085ae:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80085b0:	4610      	mov	r0, r2
 80085b2:	17d1      	asrs	r1, r2, #31
 80085b4:	e9c3 0100 	strd	r0, r1, [r3]
 80085b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085ba:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80085bc:	9307      	str	r3, [sp, #28]
 80085be:	f7ff bb6f 	b.w	8007ca0 <_svfprintf_r+0x78>
 80085c2:	f01a 0f10 	tst.w	sl, #16
 80085c6:	d002      	beq.n	80085ce <_svfprintf_r+0x9a6>
 80085c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80085ca:	601a      	str	r2, [r3, #0]
 80085cc:	e7f4      	b.n	80085b8 <_svfprintf_r+0x990>
 80085ce:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80085d2:	d002      	beq.n	80085da <_svfprintf_r+0x9b2>
 80085d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80085d6:	801a      	strh	r2, [r3, #0]
 80085d8:	e7ee      	b.n	80085b8 <_svfprintf_r+0x990>
 80085da:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80085de:	d0f3      	beq.n	80085c8 <_svfprintf_r+0x9a0>
 80085e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80085e2:	701a      	strb	r2, [r3, #0]
 80085e4:	e7e8      	b.n	80085b8 <_svfprintf_r+0x990>
 80085e6:	f04a 0a10 	orr.w	sl, sl, #16
 80085ea:	f01a 0f20 	tst.w	sl, #32
 80085ee:	d01e      	beq.n	800862e <_svfprintf_r+0xa06>
 80085f0:	3607      	adds	r6, #7
 80085f2:	f026 0307 	bic.w	r3, r6, #7
 80085f6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80085fa:	930a      	str	r3, [sp, #40]	; 0x28
 80085fc:	2300      	movs	r3, #0
 80085fe:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8008602:	2200      	movs	r2, #0
 8008604:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008608:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800860c:	f000 84b1 	beq.w	8008f72 <_svfprintf_r+0x134a>
 8008610:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8008614:	920c      	str	r2, [sp, #48]	; 0x30
 8008616:	ea56 0207 	orrs.w	r2, r6, r7
 800861a:	f040 84b0 	bne.w	8008f7e <_svfprintf_r+0x1356>
 800861e:	f1b8 0f00 	cmp.w	r8, #0
 8008622:	f000 8103 	beq.w	800882c <_svfprintf_r+0xc04>
 8008626:	2b01      	cmp	r3, #1
 8008628:	f040 84ac 	bne.w	8008f84 <_svfprintf_r+0x135c>
 800862c:	e098      	b.n	8008760 <_svfprintf_r+0xb38>
 800862e:	1d33      	adds	r3, r6, #4
 8008630:	f01a 0f10 	tst.w	sl, #16
 8008634:	930a      	str	r3, [sp, #40]	; 0x28
 8008636:	d001      	beq.n	800863c <_svfprintf_r+0xa14>
 8008638:	6836      	ldr	r6, [r6, #0]
 800863a:	e003      	b.n	8008644 <_svfprintf_r+0xa1c>
 800863c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008640:	d002      	beq.n	8008648 <_svfprintf_r+0xa20>
 8008642:	8836      	ldrh	r6, [r6, #0]
 8008644:	2700      	movs	r7, #0
 8008646:	e7d9      	b.n	80085fc <_svfprintf_r+0x9d4>
 8008648:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800864c:	d0f4      	beq.n	8008638 <_svfprintf_r+0xa10>
 800864e:	7836      	ldrb	r6, [r6, #0]
 8008650:	e7f8      	b.n	8008644 <_svfprintf_r+0xa1c>
 8008652:	4633      	mov	r3, r6
 8008654:	f853 6b04 	ldr.w	r6, [r3], #4
 8008658:	2278      	movs	r2, #120	; 0x78
 800865a:	930a      	str	r3, [sp, #40]	; 0x28
 800865c:	f647 0330 	movw	r3, #30768	; 0x7830
 8008660:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8008664:	4ba8      	ldr	r3, [pc, #672]	; (8008908 <_svfprintf_r+0xce0>)
 8008666:	2700      	movs	r7, #0
 8008668:	931b      	str	r3, [sp, #108]	; 0x6c
 800866a:	f04a 0a02 	orr.w	sl, sl, #2
 800866e:	2302      	movs	r3, #2
 8008670:	920b      	str	r2, [sp, #44]	; 0x2c
 8008672:	e7c6      	b.n	8008602 <_svfprintf_r+0x9da>
 8008674:	4632      	mov	r2, r6
 8008676:	2500      	movs	r5, #0
 8008678:	f852 3b04 	ldr.w	r3, [r2], #4
 800867c:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8008680:	9307      	str	r3, [sp, #28]
 8008682:	920a      	str	r2, [sp, #40]	; 0x28
 8008684:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8008688:	d010      	beq.n	80086ac <_svfprintf_r+0xa84>
 800868a:	4642      	mov	r2, r8
 800868c:	4629      	mov	r1, r5
 800868e:	9807      	ldr	r0, [sp, #28]
 8008690:	f003 fa24 	bl	800badc <memchr>
 8008694:	4607      	mov	r7, r0
 8008696:	2800      	cmp	r0, #0
 8008698:	f43f ac85 	beq.w	8007fa6 <_svfprintf_r+0x37e>
 800869c:	9b07      	ldr	r3, [sp, #28]
 800869e:	462f      	mov	r7, r5
 80086a0:	462e      	mov	r6, r5
 80086a2:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80086a6:	eba0 0803 	sub.w	r8, r0, r3
 80086aa:	e5c8      	b.n	800823e <_svfprintf_r+0x616>
 80086ac:	9807      	ldr	r0, [sp, #28]
 80086ae:	f7f7 fd4f 	bl	8000150 <strlen>
 80086b2:	462f      	mov	r7, r5
 80086b4:	4680      	mov	r8, r0
 80086b6:	e476      	b.n	8007fa6 <_svfprintf_r+0x37e>
 80086b8:	f04a 0a10 	orr.w	sl, sl, #16
 80086bc:	f01a 0f20 	tst.w	sl, #32
 80086c0:	d007      	beq.n	80086d2 <_svfprintf_r+0xaaa>
 80086c2:	3607      	adds	r6, #7
 80086c4:	f026 0307 	bic.w	r3, r6, #7
 80086c8:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80086cc:	930a      	str	r3, [sp, #40]	; 0x28
 80086ce:	2301      	movs	r3, #1
 80086d0:	e797      	b.n	8008602 <_svfprintf_r+0x9da>
 80086d2:	1d33      	adds	r3, r6, #4
 80086d4:	f01a 0f10 	tst.w	sl, #16
 80086d8:	930a      	str	r3, [sp, #40]	; 0x28
 80086da:	d001      	beq.n	80086e0 <_svfprintf_r+0xab8>
 80086dc:	6836      	ldr	r6, [r6, #0]
 80086de:	e003      	b.n	80086e8 <_svfprintf_r+0xac0>
 80086e0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80086e4:	d002      	beq.n	80086ec <_svfprintf_r+0xac4>
 80086e6:	8836      	ldrh	r6, [r6, #0]
 80086e8:	2700      	movs	r7, #0
 80086ea:	e7f0      	b.n	80086ce <_svfprintf_r+0xaa6>
 80086ec:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80086f0:	d0f4      	beq.n	80086dc <_svfprintf_r+0xab4>
 80086f2:	7836      	ldrb	r6, [r6, #0]
 80086f4:	e7f8      	b.n	80086e8 <_svfprintf_r+0xac0>
 80086f6:	4b85      	ldr	r3, [pc, #532]	; (800890c <_svfprintf_r+0xce4>)
 80086f8:	f01a 0f20 	tst.w	sl, #32
 80086fc:	931b      	str	r3, [sp, #108]	; 0x6c
 80086fe:	d019      	beq.n	8008734 <_svfprintf_r+0xb0c>
 8008700:	3607      	adds	r6, #7
 8008702:	f026 0307 	bic.w	r3, r6, #7
 8008706:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800870a:	930a      	str	r3, [sp, #40]	; 0x28
 800870c:	f01a 0f01 	tst.w	sl, #1
 8008710:	d00a      	beq.n	8008728 <_svfprintf_r+0xb00>
 8008712:	ea56 0307 	orrs.w	r3, r6, r7
 8008716:	d007      	beq.n	8008728 <_svfprintf_r+0xb00>
 8008718:	2330      	movs	r3, #48	; 0x30
 800871a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800871e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008720:	f04a 0a02 	orr.w	sl, sl, #2
 8008724:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008728:	2302      	movs	r3, #2
 800872a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800872e:	e768      	b.n	8008602 <_svfprintf_r+0x9da>
 8008730:	4b75      	ldr	r3, [pc, #468]	; (8008908 <_svfprintf_r+0xce0>)
 8008732:	e7e1      	b.n	80086f8 <_svfprintf_r+0xad0>
 8008734:	1d33      	adds	r3, r6, #4
 8008736:	f01a 0f10 	tst.w	sl, #16
 800873a:	930a      	str	r3, [sp, #40]	; 0x28
 800873c:	d001      	beq.n	8008742 <_svfprintf_r+0xb1a>
 800873e:	6836      	ldr	r6, [r6, #0]
 8008740:	e003      	b.n	800874a <_svfprintf_r+0xb22>
 8008742:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008746:	d002      	beq.n	800874e <_svfprintf_r+0xb26>
 8008748:	8836      	ldrh	r6, [r6, #0]
 800874a:	2700      	movs	r7, #0
 800874c:	e7de      	b.n	800870c <_svfprintf_r+0xae4>
 800874e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008752:	d0f4      	beq.n	800873e <_svfprintf_r+0xb16>
 8008754:	7836      	ldrb	r6, [r6, #0]
 8008756:	e7f8      	b.n	800874a <_svfprintf_r+0xb22>
 8008758:	2f00      	cmp	r7, #0
 800875a:	bf08      	it	eq
 800875c:	2e0a      	cmpeq	r6, #10
 800875e:	d206      	bcs.n	800876e <_svfprintf_r+0xb46>
 8008760:	3630      	adds	r6, #48	; 0x30
 8008762:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8008766:	f20d 1347 	addw	r3, sp, #327	; 0x147
 800876a:	f000 bc2d 	b.w	8008fc8 <_svfprintf_r+0x13a0>
 800876e:	2300      	movs	r3, #0
 8008770:	9308      	str	r3, [sp, #32]
 8008772:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008774:	ad52      	add	r5, sp, #328	; 0x148
 8008776:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 800877a:	1e6b      	subs	r3, r5, #1
 800877c:	9307      	str	r3, [sp, #28]
 800877e:	220a      	movs	r2, #10
 8008780:	2300      	movs	r3, #0
 8008782:	4630      	mov	r0, r6
 8008784:	4639      	mov	r1, r7
 8008786:	f7f8 f9cf 	bl	8000b28 <__aeabi_uldivmod>
 800878a:	9b08      	ldr	r3, [sp, #32]
 800878c:	3230      	adds	r2, #48	; 0x30
 800878e:	3301      	adds	r3, #1
 8008790:	f805 2c01 	strb.w	r2, [r5, #-1]
 8008794:	9308      	str	r3, [sp, #32]
 8008796:	f1ba 0f00 	cmp.w	sl, #0
 800879a:	d019      	beq.n	80087d0 <_svfprintf_r+0xba8>
 800879c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800879e:	9a08      	ldr	r2, [sp, #32]
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d114      	bne.n	80087d0 <_svfprintf_r+0xba8>
 80087a6:	2aff      	cmp	r2, #255	; 0xff
 80087a8:	d012      	beq.n	80087d0 <_svfprintf_r+0xba8>
 80087aa:	2f00      	cmp	r7, #0
 80087ac:	bf08      	it	eq
 80087ae:	2e0a      	cmpeq	r6, #10
 80087b0:	d30e      	bcc.n	80087d0 <_svfprintf_r+0xba8>
 80087b2:	9b07      	ldr	r3, [sp, #28]
 80087b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80087b6:	9919      	ldr	r1, [sp, #100]	; 0x64
 80087b8:	1a9b      	subs	r3, r3, r2
 80087ba:	4618      	mov	r0, r3
 80087bc:	9307      	str	r3, [sp, #28]
 80087be:	f003 ff18 	bl	800c5f2 <strncpy>
 80087c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80087c4:	785d      	ldrb	r5, [r3, #1]
 80087c6:	b1ed      	cbz	r5, 8008804 <_svfprintf_r+0xbdc>
 80087c8:	3301      	adds	r3, #1
 80087ca:	930e      	str	r3, [sp, #56]	; 0x38
 80087cc:	2300      	movs	r3, #0
 80087ce:	9308      	str	r3, [sp, #32]
 80087d0:	220a      	movs	r2, #10
 80087d2:	2300      	movs	r3, #0
 80087d4:	4630      	mov	r0, r6
 80087d6:	4639      	mov	r1, r7
 80087d8:	f7f8 f9a6 	bl	8000b28 <__aeabi_uldivmod>
 80087dc:	2f00      	cmp	r7, #0
 80087de:	bf08      	it	eq
 80087e0:	2e0a      	cmpeq	r6, #10
 80087e2:	d20b      	bcs.n	80087fc <_svfprintf_r+0xbd4>
 80087e4:	2700      	movs	r7, #0
 80087e6:	9b07      	ldr	r3, [sp, #28]
 80087e8:	aa52      	add	r2, sp, #328	; 0x148
 80087ea:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80087ee:	4646      	mov	r6, r8
 80087f0:	eba2 0803 	sub.w	r8, r2, r3
 80087f4:	463d      	mov	r5, r7
 80087f6:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80087fa:	e520      	b.n	800823e <_svfprintf_r+0x616>
 80087fc:	4606      	mov	r6, r0
 80087fe:	460f      	mov	r7, r1
 8008800:	9d07      	ldr	r5, [sp, #28]
 8008802:	e7ba      	b.n	800877a <_svfprintf_r+0xb52>
 8008804:	9508      	str	r5, [sp, #32]
 8008806:	e7e3      	b.n	80087d0 <_svfprintf_r+0xba8>
 8008808:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800880a:	f006 030f 	and.w	r3, r6, #15
 800880e:	5cd3      	ldrb	r3, [r2, r3]
 8008810:	9a07      	ldr	r2, [sp, #28]
 8008812:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8008816:	0933      	lsrs	r3, r6, #4
 8008818:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800881c:	9207      	str	r2, [sp, #28]
 800881e:	093a      	lsrs	r2, r7, #4
 8008820:	461e      	mov	r6, r3
 8008822:	4617      	mov	r7, r2
 8008824:	ea56 0307 	orrs.w	r3, r6, r7
 8008828:	d1ee      	bne.n	8008808 <_svfprintf_r+0xbe0>
 800882a:	e7db      	b.n	80087e4 <_svfprintf_r+0xbbc>
 800882c:	b933      	cbnz	r3, 800883c <_svfprintf_r+0xc14>
 800882e:	f01a 0f01 	tst.w	sl, #1
 8008832:	d003      	beq.n	800883c <_svfprintf_r+0xc14>
 8008834:	2330      	movs	r3, #48	; 0x30
 8008836:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800883a:	e794      	b.n	8008766 <_svfprintf_r+0xb3e>
 800883c:	ab52      	add	r3, sp, #328	; 0x148
 800883e:	e3c3      	b.n	8008fc8 <_svfprintf_r+0x13a0>
 8008840:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008842:	2b00      	cmp	r3, #0
 8008844:	f000 838a 	beq.w	8008f5c <_svfprintf_r+0x1334>
 8008848:	2000      	movs	r0, #0
 800884a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800884e:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008852:	960a      	str	r6, [sp, #40]	; 0x28
 8008854:	f7ff bb3f 	b.w	8007ed6 <_svfprintf_r+0x2ae>
 8008858:	2010      	movs	r0, #16
 800885a:	2b07      	cmp	r3, #7
 800885c:	4402      	add	r2, r0
 800885e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008862:	6060      	str	r0, [r4, #4]
 8008864:	dd08      	ble.n	8008878 <_svfprintf_r+0xc50>
 8008866:	4659      	mov	r1, fp
 8008868:	4648      	mov	r0, r9
 800886a:	aa26      	add	r2, sp, #152	; 0x98
 800886c:	f003 fed4 	bl	800c618 <__ssprint_r>
 8008870:	2800      	cmp	r0, #0
 8008872:	f040 8351 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008876:	a929      	add	r1, sp, #164	; 0xa4
 8008878:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800887a:	460c      	mov	r4, r1
 800887c:	3b10      	subs	r3, #16
 800887e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008880:	e4f9      	b.n	8008276 <_svfprintf_r+0x64e>
 8008882:	460c      	mov	r4, r1
 8008884:	e513      	b.n	80082ae <_svfprintf_r+0x686>
 8008886:	4659      	mov	r1, fp
 8008888:	4648      	mov	r0, r9
 800888a:	aa26      	add	r2, sp, #152	; 0x98
 800888c:	f003 fec4 	bl	800c618 <__ssprint_r>
 8008890:	2800      	cmp	r0, #0
 8008892:	f040 8341 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008896:	ac29      	add	r4, sp, #164	; 0xa4
 8008898:	e51b      	b.n	80082d2 <_svfprintf_r+0x6aa>
 800889a:	4659      	mov	r1, fp
 800889c:	4648      	mov	r0, r9
 800889e:	aa26      	add	r2, sp, #152	; 0x98
 80088a0:	f003 feba 	bl	800c618 <__ssprint_r>
 80088a4:	2800      	cmp	r0, #0
 80088a6:	f040 8337 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 80088aa:	ac29      	add	r4, sp, #164	; 0xa4
 80088ac:	e521      	b.n	80082f2 <_svfprintf_r+0x6ca>
 80088ae:	2010      	movs	r0, #16
 80088b0:	2b07      	cmp	r3, #7
 80088b2:	4402      	add	r2, r0
 80088b4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80088b8:	6060      	str	r0, [r4, #4]
 80088ba:	dd08      	ble.n	80088ce <_svfprintf_r+0xca6>
 80088bc:	4659      	mov	r1, fp
 80088be:	4648      	mov	r0, r9
 80088c0:	aa26      	add	r2, sp, #152	; 0x98
 80088c2:	f003 fea9 	bl	800c618 <__ssprint_r>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	f040 8326 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 80088cc:	a929      	add	r1, sp, #164	; 0xa4
 80088ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80088d0:	460c      	mov	r4, r1
 80088d2:	3b10      	subs	r3, #16
 80088d4:	9317      	str	r3, [sp, #92]	; 0x5c
 80088d6:	e515      	b.n	8008304 <_svfprintf_r+0x6dc>
 80088d8:	460c      	mov	r4, r1
 80088da:	e52f      	b.n	800833c <_svfprintf_r+0x714>
 80088dc:	2010      	movs	r0, #16
 80088de:	2b07      	cmp	r3, #7
 80088e0:	4402      	add	r2, r0
 80088e2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80088e6:	6060      	str	r0, [r4, #4]
 80088e8:	dd08      	ble.n	80088fc <_svfprintf_r+0xcd4>
 80088ea:	4659      	mov	r1, fp
 80088ec:	4648      	mov	r0, r9
 80088ee:	aa26      	add	r2, sp, #152	; 0x98
 80088f0:	f003 fe92 	bl	800c618 <__ssprint_r>
 80088f4:	2800      	cmp	r0, #0
 80088f6:	f040 830f 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 80088fa:	a929      	add	r1, sp, #164	; 0xa4
 80088fc:	460c      	mov	r4, r1
 80088fe:	3e10      	subs	r6, #16
 8008900:	e520      	b.n	8008344 <_svfprintf_r+0x71c>
 8008902:	460c      	mov	r4, r1
 8008904:	e546      	b.n	8008394 <_svfprintf_r+0x76c>
 8008906:	bf00      	nop
 8008908:	0800dfe0 	.word	0x0800dfe0
 800890c:	0800dff1 	.word	0x0800dff1
 8008910:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008912:	2b65      	cmp	r3, #101	; 0x65
 8008914:	f340 824a 	ble.w	8008dac <_svfprintf_r+0x1184>
 8008918:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800891c:	2200      	movs	r2, #0
 800891e:	2300      	movs	r3, #0
 8008920:	f7f8 f842 	bl	80009a8 <__aeabi_dcmpeq>
 8008924:	2800      	cmp	r0, #0
 8008926:	d06a      	beq.n	80089fe <_svfprintf_r+0xdd6>
 8008928:	4b6f      	ldr	r3, [pc, #444]	; (8008ae8 <_svfprintf_r+0xec0>)
 800892a:	6023      	str	r3, [r4, #0]
 800892c:	2301      	movs	r3, #1
 800892e:	441e      	add	r6, r3
 8008930:	6063      	str	r3, [r4, #4]
 8008932:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008934:	9628      	str	r6, [sp, #160]	; 0xa0
 8008936:	3301      	adds	r3, #1
 8008938:	2b07      	cmp	r3, #7
 800893a:	9327      	str	r3, [sp, #156]	; 0x9c
 800893c:	dc38      	bgt.n	80089b0 <_svfprintf_r+0xd88>
 800893e:	3408      	adds	r4, #8
 8008940:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008942:	9a08      	ldr	r2, [sp, #32]
 8008944:	4293      	cmp	r3, r2
 8008946:	db03      	blt.n	8008950 <_svfprintf_r+0xd28>
 8008948:	f01a 0f01 	tst.w	sl, #1
 800894c:	f43f ad33 	beq.w	80083b6 <_svfprintf_r+0x78e>
 8008950:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008952:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008954:	6023      	str	r3, [r4, #0]
 8008956:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008958:	6063      	str	r3, [r4, #4]
 800895a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800895c:	4413      	add	r3, r2
 800895e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008960:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008962:	3301      	adds	r3, #1
 8008964:	2b07      	cmp	r3, #7
 8008966:	9327      	str	r3, [sp, #156]	; 0x9c
 8008968:	dc2c      	bgt.n	80089c4 <_svfprintf_r+0xd9c>
 800896a:	3408      	adds	r4, #8
 800896c:	9b08      	ldr	r3, [sp, #32]
 800896e:	1e5d      	subs	r5, r3, #1
 8008970:	2d00      	cmp	r5, #0
 8008972:	f77f ad20 	ble.w	80083b6 <_svfprintf_r+0x78e>
 8008976:	f04f 0810 	mov.w	r8, #16
 800897a:	4e5c      	ldr	r6, [pc, #368]	; (8008aec <_svfprintf_r+0xec4>)
 800897c:	2d10      	cmp	r5, #16
 800897e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008982:	f104 0108 	add.w	r1, r4, #8
 8008986:	f103 0301 	add.w	r3, r3, #1
 800898a:	6026      	str	r6, [r4, #0]
 800898c:	dc24      	bgt.n	80089d8 <_svfprintf_r+0xdb0>
 800898e:	6065      	str	r5, [r4, #4]
 8008990:	2b07      	cmp	r3, #7
 8008992:	4415      	add	r5, r2
 8008994:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008998:	f340 829c 	ble.w	8008ed4 <_svfprintf_r+0x12ac>
 800899c:	4659      	mov	r1, fp
 800899e:	4648      	mov	r0, r9
 80089a0:	aa26      	add	r2, sp, #152	; 0x98
 80089a2:	f003 fe39 	bl	800c618 <__ssprint_r>
 80089a6:	2800      	cmp	r0, #0
 80089a8:	f040 82b6 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 80089ac:	ac29      	add	r4, sp, #164	; 0xa4
 80089ae:	e502      	b.n	80083b6 <_svfprintf_r+0x78e>
 80089b0:	4659      	mov	r1, fp
 80089b2:	4648      	mov	r0, r9
 80089b4:	aa26      	add	r2, sp, #152	; 0x98
 80089b6:	f003 fe2f 	bl	800c618 <__ssprint_r>
 80089ba:	2800      	cmp	r0, #0
 80089bc:	f040 82ac 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 80089c0:	ac29      	add	r4, sp, #164	; 0xa4
 80089c2:	e7bd      	b.n	8008940 <_svfprintf_r+0xd18>
 80089c4:	4659      	mov	r1, fp
 80089c6:	4648      	mov	r0, r9
 80089c8:	aa26      	add	r2, sp, #152	; 0x98
 80089ca:	f003 fe25 	bl	800c618 <__ssprint_r>
 80089ce:	2800      	cmp	r0, #0
 80089d0:	f040 82a2 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 80089d4:	ac29      	add	r4, sp, #164	; 0xa4
 80089d6:	e7c9      	b.n	800896c <_svfprintf_r+0xd44>
 80089d8:	3210      	adds	r2, #16
 80089da:	2b07      	cmp	r3, #7
 80089dc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80089e0:	f8c4 8004 	str.w	r8, [r4, #4]
 80089e4:	dd08      	ble.n	80089f8 <_svfprintf_r+0xdd0>
 80089e6:	4659      	mov	r1, fp
 80089e8:	4648      	mov	r0, r9
 80089ea:	aa26      	add	r2, sp, #152	; 0x98
 80089ec:	f003 fe14 	bl	800c618 <__ssprint_r>
 80089f0:	2800      	cmp	r0, #0
 80089f2:	f040 8291 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 80089f6:	a929      	add	r1, sp, #164	; 0xa4
 80089f8:	460c      	mov	r4, r1
 80089fa:	3d10      	subs	r5, #16
 80089fc:	e7be      	b.n	800897c <_svfprintf_r+0xd54>
 80089fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	dc75      	bgt.n	8008af0 <_svfprintf_r+0xec8>
 8008a04:	4b38      	ldr	r3, [pc, #224]	; (8008ae8 <_svfprintf_r+0xec0>)
 8008a06:	6023      	str	r3, [r4, #0]
 8008a08:	2301      	movs	r3, #1
 8008a0a:	441e      	add	r6, r3
 8008a0c:	6063      	str	r3, [r4, #4]
 8008a0e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a10:	9628      	str	r6, [sp, #160]	; 0xa0
 8008a12:	3301      	adds	r3, #1
 8008a14:	2b07      	cmp	r3, #7
 8008a16:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a18:	dc3e      	bgt.n	8008a98 <_svfprintf_r+0xe70>
 8008a1a:	3408      	adds	r4, #8
 8008a1c:	9908      	ldr	r1, [sp, #32]
 8008a1e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008a20:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008a22:	430a      	orrs	r2, r1
 8008a24:	f00a 0101 	and.w	r1, sl, #1
 8008a28:	430a      	orrs	r2, r1
 8008a2a:	f43f acc4 	beq.w	80083b6 <_svfprintf_r+0x78e>
 8008a2e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008a30:	6022      	str	r2, [r4, #0]
 8008a32:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a34:	4413      	add	r3, r2
 8008a36:	9328      	str	r3, [sp, #160]	; 0xa0
 8008a38:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a3a:	6062      	str	r2, [r4, #4]
 8008a3c:	3301      	adds	r3, #1
 8008a3e:	2b07      	cmp	r3, #7
 8008a40:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a42:	dc33      	bgt.n	8008aac <_svfprintf_r+0xe84>
 8008a44:	3408      	adds	r4, #8
 8008a46:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008a48:	2d00      	cmp	r5, #0
 8008a4a:	da1c      	bge.n	8008a86 <_svfprintf_r+0xe5e>
 8008a4c:	4623      	mov	r3, r4
 8008a4e:	f04f 0810 	mov.w	r8, #16
 8008a52:	4e26      	ldr	r6, [pc, #152]	; (8008aec <_svfprintf_r+0xec4>)
 8008a54:	426d      	negs	r5, r5
 8008a56:	2d10      	cmp	r5, #16
 8008a58:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008a5c:	f104 0408 	add.w	r4, r4, #8
 8008a60:	f102 0201 	add.w	r2, r2, #1
 8008a64:	601e      	str	r6, [r3, #0]
 8008a66:	dc2b      	bgt.n	8008ac0 <_svfprintf_r+0xe98>
 8008a68:	605d      	str	r5, [r3, #4]
 8008a6a:	2a07      	cmp	r2, #7
 8008a6c:	440d      	add	r5, r1
 8008a6e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8008a72:	dd08      	ble.n	8008a86 <_svfprintf_r+0xe5e>
 8008a74:	4659      	mov	r1, fp
 8008a76:	4648      	mov	r0, r9
 8008a78:	aa26      	add	r2, sp, #152	; 0x98
 8008a7a:	f003 fdcd 	bl	800c618 <__ssprint_r>
 8008a7e:	2800      	cmp	r0, #0
 8008a80:	f040 824a 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008a84:	ac29      	add	r4, sp, #164	; 0xa4
 8008a86:	9b07      	ldr	r3, [sp, #28]
 8008a88:	9a08      	ldr	r2, [sp, #32]
 8008a8a:	6023      	str	r3, [r4, #0]
 8008a8c:	9b08      	ldr	r3, [sp, #32]
 8008a8e:	6063      	str	r3, [r4, #4]
 8008a90:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008a92:	4413      	add	r3, r2
 8008a94:	9328      	str	r3, [sp, #160]	; 0xa0
 8008a96:	e487      	b.n	80083a8 <_svfprintf_r+0x780>
 8008a98:	4659      	mov	r1, fp
 8008a9a:	4648      	mov	r0, r9
 8008a9c:	aa26      	add	r2, sp, #152	; 0x98
 8008a9e:	f003 fdbb 	bl	800c618 <__ssprint_r>
 8008aa2:	2800      	cmp	r0, #0
 8008aa4:	f040 8238 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008aa8:	ac29      	add	r4, sp, #164	; 0xa4
 8008aaa:	e7b7      	b.n	8008a1c <_svfprintf_r+0xdf4>
 8008aac:	4659      	mov	r1, fp
 8008aae:	4648      	mov	r0, r9
 8008ab0:	aa26      	add	r2, sp, #152	; 0x98
 8008ab2:	f003 fdb1 	bl	800c618 <__ssprint_r>
 8008ab6:	2800      	cmp	r0, #0
 8008ab8:	f040 822e 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008abc:	ac29      	add	r4, sp, #164	; 0xa4
 8008abe:	e7c2      	b.n	8008a46 <_svfprintf_r+0xe1e>
 8008ac0:	3110      	adds	r1, #16
 8008ac2:	2a07      	cmp	r2, #7
 8008ac4:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008ac8:	f8c3 8004 	str.w	r8, [r3, #4]
 8008acc:	dd08      	ble.n	8008ae0 <_svfprintf_r+0xeb8>
 8008ace:	4659      	mov	r1, fp
 8008ad0:	4648      	mov	r0, r9
 8008ad2:	aa26      	add	r2, sp, #152	; 0x98
 8008ad4:	f003 fda0 	bl	800c618 <__ssprint_r>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	f040 821d 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008ade:	ac29      	add	r4, sp, #164	; 0xa4
 8008ae0:	4623      	mov	r3, r4
 8008ae2:	3d10      	subs	r5, #16
 8008ae4:	e7b7      	b.n	8008a56 <_svfprintf_r+0xe2e>
 8008ae6:	bf00      	nop
 8008ae8:	0800e002 	.word	0x0800e002
 8008aec:	0800e014 	.word	0x0800e014
 8008af0:	9b08      	ldr	r3, [sp, #32]
 8008af2:	42ab      	cmp	r3, r5
 8008af4:	bfa8      	it	ge
 8008af6:	462b      	movge	r3, r5
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	4698      	mov	r8, r3
 8008afc:	dd0b      	ble.n	8008b16 <_svfprintf_r+0xeee>
 8008afe:	9b07      	ldr	r3, [sp, #28]
 8008b00:	4446      	add	r6, r8
 8008b02:	e9c4 3800 	strd	r3, r8, [r4]
 8008b06:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008b08:	9628      	str	r6, [sp, #160]	; 0xa0
 8008b0a:	3301      	adds	r3, #1
 8008b0c:	2b07      	cmp	r3, #7
 8008b0e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008b10:	f300 808f 	bgt.w	8008c32 <_svfprintf_r+0x100a>
 8008b14:	3408      	adds	r4, #8
 8008b16:	f1b8 0f00 	cmp.w	r8, #0
 8008b1a:	bfb4      	ite	lt
 8008b1c:	462e      	movlt	r6, r5
 8008b1e:	eba5 0608 	subge.w	r6, r5, r8
 8008b22:	2e00      	cmp	r6, #0
 8008b24:	dd1c      	ble.n	8008b60 <_svfprintf_r+0xf38>
 8008b26:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8008da8 <_svfprintf_r+0x1180>
 8008b2a:	2e10      	cmp	r6, #16
 8008b2c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008b30:	f104 0108 	add.w	r1, r4, #8
 8008b34:	f103 0301 	add.w	r3, r3, #1
 8008b38:	f8c4 8000 	str.w	r8, [r4]
 8008b3c:	f300 8083 	bgt.w	8008c46 <_svfprintf_r+0x101e>
 8008b40:	6066      	str	r6, [r4, #4]
 8008b42:	2b07      	cmp	r3, #7
 8008b44:	4416      	add	r6, r2
 8008b46:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008b4a:	f340 808f 	ble.w	8008c6c <_svfprintf_r+0x1044>
 8008b4e:	4659      	mov	r1, fp
 8008b50:	4648      	mov	r0, r9
 8008b52:	aa26      	add	r2, sp, #152	; 0x98
 8008b54:	f003 fd60 	bl	800c618 <__ssprint_r>
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	f040 81dd 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008b5e:	ac29      	add	r4, sp, #164	; 0xa4
 8008b60:	9b07      	ldr	r3, [sp, #28]
 8008b62:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8008b66:	441d      	add	r5, r3
 8008b68:	d00c      	beq.n	8008b84 <_svfprintf_r+0xf5c>
 8008b6a:	4e8f      	ldr	r6, [pc, #572]	; (8008da8 <_svfprintf_r+0x1180>)
 8008b6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d17e      	bne.n	8008c70 <_svfprintf_r+0x1048>
 8008b72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d17e      	bne.n	8008c76 <_svfprintf_r+0x104e>
 8008b78:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	429d      	cmp	r5, r3
 8008b80:	bf28      	it	cs
 8008b82:	461d      	movcs	r5, r3
 8008b84:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b86:	9a08      	ldr	r2, [sp, #32]
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	db02      	blt.n	8008b92 <_svfprintf_r+0xf6a>
 8008b8c:	f01a 0f01 	tst.w	sl, #1
 8008b90:	d00e      	beq.n	8008bb0 <_svfprintf_r+0xf88>
 8008b92:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008b94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008b96:	6023      	str	r3, [r4, #0]
 8008b98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b9a:	6063      	str	r3, [r4, #4]
 8008b9c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008b9e:	4413      	add	r3, r2
 8008ba0:	9328      	str	r3, [sp, #160]	; 0xa0
 8008ba2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008ba4:	3301      	adds	r3, #1
 8008ba6:	2b07      	cmp	r3, #7
 8008ba8:	9327      	str	r3, [sp, #156]	; 0x9c
 8008baa:	f300 80e8 	bgt.w	8008d7e <_svfprintf_r+0x1156>
 8008bae:	3408      	adds	r4, #8
 8008bb0:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008bb2:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8008bb6:	440b      	add	r3, r1
 8008bb8:	1b8e      	subs	r6, r1, r6
 8008bba:	1b5a      	subs	r2, r3, r5
 8008bbc:	4296      	cmp	r6, r2
 8008bbe:	bfa8      	it	ge
 8008bc0:	4616      	movge	r6, r2
 8008bc2:	2e00      	cmp	r6, #0
 8008bc4:	dd0b      	ble.n	8008bde <_svfprintf_r+0xfb6>
 8008bc6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008bc8:	e9c4 5600 	strd	r5, r6, [r4]
 8008bcc:	4433      	add	r3, r6
 8008bce:	9328      	str	r3, [sp, #160]	; 0xa0
 8008bd0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	2b07      	cmp	r3, #7
 8008bd6:	9327      	str	r3, [sp, #156]	; 0x9c
 8008bd8:	f300 80db 	bgt.w	8008d92 <_svfprintf_r+0x116a>
 8008bdc:	3408      	adds	r4, #8
 8008bde:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008be0:	9b08      	ldr	r3, [sp, #32]
 8008be2:	2e00      	cmp	r6, #0
 8008be4:	eba3 0505 	sub.w	r5, r3, r5
 8008be8:	bfa8      	it	ge
 8008bea:	1bad      	subge	r5, r5, r6
 8008bec:	2d00      	cmp	r5, #0
 8008bee:	f77f abe2 	ble.w	80083b6 <_svfprintf_r+0x78e>
 8008bf2:	f04f 0810 	mov.w	r8, #16
 8008bf6:	4e6c      	ldr	r6, [pc, #432]	; (8008da8 <_svfprintf_r+0x1180>)
 8008bf8:	2d10      	cmp	r5, #16
 8008bfa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008bfe:	f104 0108 	add.w	r1, r4, #8
 8008c02:	f103 0301 	add.w	r3, r3, #1
 8008c06:	6026      	str	r6, [r4, #0]
 8008c08:	f77f aec1 	ble.w	800898e <_svfprintf_r+0xd66>
 8008c0c:	3210      	adds	r2, #16
 8008c0e:	2b07      	cmp	r3, #7
 8008c10:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008c14:	f8c4 8004 	str.w	r8, [r4, #4]
 8008c18:	dd08      	ble.n	8008c2c <_svfprintf_r+0x1004>
 8008c1a:	4659      	mov	r1, fp
 8008c1c:	4648      	mov	r0, r9
 8008c1e:	aa26      	add	r2, sp, #152	; 0x98
 8008c20:	f003 fcfa 	bl	800c618 <__ssprint_r>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	f040 8177 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008c2a:	a929      	add	r1, sp, #164	; 0xa4
 8008c2c:	460c      	mov	r4, r1
 8008c2e:	3d10      	subs	r5, #16
 8008c30:	e7e2      	b.n	8008bf8 <_svfprintf_r+0xfd0>
 8008c32:	4659      	mov	r1, fp
 8008c34:	4648      	mov	r0, r9
 8008c36:	aa26      	add	r2, sp, #152	; 0x98
 8008c38:	f003 fcee 	bl	800c618 <__ssprint_r>
 8008c3c:	2800      	cmp	r0, #0
 8008c3e:	f040 816b 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008c42:	ac29      	add	r4, sp, #164	; 0xa4
 8008c44:	e767      	b.n	8008b16 <_svfprintf_r+0xeee>
 8008c46:	2010      	movs	r0, #16
 8008c48:	2b07      	cmp	r3, #7
 8008c4a:	4402      	add	r2, r0
 8008c4c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008c50:	6060      	str	r0, [r4, #4]
 8008c52:	dd08      	ble.n	8008c66 <_svfprintf_r+0x103e>
 8008c54:	4659      	mov	r1, fp
 8008c56:	4648      	mov	r0, r9
 8008c58:	aa26      	add	r2, sp, #152	; 0x98
 8008c5a:	f003 fcdd 	bl	800c618 <__ssprint_r>
 8008c5e:	2800      	cmp	r0, #0
 8008c60:	f040 815a 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008c64:	a929      	add	r1, sp, #164	; 0xa4
 8008c66:	460c      	mov	r4, r1
 8008c68:	3e10      	subs	r6, #16
 8008c6a:	e75e      	b.n	8008b2a <_svfprintf_r+0xf02>
 8008c6c:	460c      	mov	r4, r1
 8008c6e:	e777      	b.n	8008b60 <_svfprintf_r+0xf38>
 8008c70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d052      	beq.n	8008d1c <_svfprintf_r+0x10f4>
 8008c76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c78:	3b01      	subs	r3, #1
 8008c7a:	930c      	str	r3, [sp, #48]	; 0x30
 8008c7c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008c7e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008c80:	6023      	str	r3, [r4, #0]
 8008c82:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c84:	6063      	str	r3, [r4, #4]
 8008c86:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008c88:	4413      	add	r3, r2
 8008c8a:	9328      	str	r3, [sp, #160]	; 0xa0
 8008c8c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008c8e:	3301      	adds	r3, #1
 8008c90:	2b07      	cmp	r3, #7
 8008c92:	9327      	str	r3, [sp, #156]	; 0x9c
 8008c94:	dc49      	bgt.n	8008d2a <_svfprintf_r+0x1102>
 8008c96:	3408      	adds	r4, #8
 8008c98:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8008c9c:	eb03 0802 	add.w	r8, r3, r2
 8008ca0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ca2:	eba8 0805 	sub.w	r8, r8, r5
 8008ca6:	781b      	ldrb	r3, [r3, #0]
 8008ca8:	4598      	cmp	r8, r3
 8008caa:	bfa8      	it	ge
 8008cac:	4698      	movge	r8, r3
 8008cae:	f1b8 0f00 	cmp.w	r8, #0
 8008cb2:	dd0a      	ble.n	8008cca <_svfprintf_r+0x10a2>
 8008cb4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008cb6:	e9c4 5800 	strd	r5, r8, [r4]
 8008cba:	4443      	add	r3, r8
 8008cbc:	9328      	str	r3, [sp, #160]	; 0xa0
 8008cbe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008cc0:	3301      	adds	r3, #1
 8008cc2:	2b07      	cmp	r3, #7
 8008cc4:	9327      	str	r3, [sp, #156]	; 0x9c
 8008cc6:	dc3a      	bgt.n	8008d3e <_svfprintf_r+0x1116>
 8008cc8:	3408      	adds	r4, #8
 8008cca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ccc:	f1b8 0f00 	cmp.w	r8, #0
 8008cd0:	781b      	ldrb	r3, [r3, #0]
 8008cd2:	bfb4      	ite	lt
 8008cd4:	4698      	movlt	r8, r3
 8008cd6:	eba3 0808 	subge.w	r8, r3, r8
 8008cda:	f1b8 0f00 	cmp.w	r8, #0
 8008cde:	dd19      	ble.n	8008d14 <_svfprintf_r+0x10ec>
 8008ce0:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008ce4:	f1b8 0f10 	cmp.w	r8, #16
 8008ce8:	f102 0201 	add.w	r2, r2, #1
 8008cec:	f104 0108 	add.w	r1, r4, #8
 8008cf0:	6026      	str	r6, [r4, #0]
 8008cf2:	dc2e      	bgt.n	8008d52 <_svfprintf_r+0x112a>
 8008cf4:	4443      	add	r3, r8
 8008cf6:	2a07      	cmp	r2, #7
 8008cf8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008cfc:	f8c4 8004 	str.w	r8, [r4, #4]
 8008d00:	dd3b      	ble.n	8008d7a <_svfprintf_r+0x1152>
 8008d02:	4659      	mov	r1, fp
 8008d04:	4648      	mov	r0, r9
 8008d06:	aa26      	add	r2, sp, #152	; 0x98
 8008d08:	f003 fc86 	bl	800c618 <__ssprint_r>
 8008d0c:	2800      	cmp	r0, #0
 8008d0e:	f040 8103 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008d12:	ac29      	add	r4, sp, #164	; 0xa4
 8008d14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d16:	781b      	ldrb	r3, [r3, #0]
 8008d18:	441d      	add	r5, r3
 8008d1a:	e727      	b.n	8008b6c <_svfprintf_r+0xf44>
 8008d1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d1e:	3b01      	subs	r3, #1
 8008d20:	930e      	str	r3, [sp, #56]	; 0x38
 8008d22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d24:	3b01      	subs	r3, #1
 8008d26:	930d      	str	r3, [sp, #52]	; 0x34
 8008d28:	e7a8      	b.n	8008c7c <_svfprintf_r+0x1054>
 8008d2a:	4659      	mov	r1, fp
 8008d2c:	4648      	mov	r0, r9
 8008d2e:	aa26      	add	r2, sp, #152	; 0x98
 8008d30:	f003 fc72 	bl	800c618 <__ssprint_r>
 8008d34:	2800      	cmp	r0, #0
 8008d36:	f040 80ef 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008d3a:	ac29      	add	r4, sp, #164	; 0xa4
 8008d3c:	e7ac      	b.n	8008c98 <_svfprintf_r+0x1070>
 8008d3e:	4659      	mov	r1, fp
 8008d40:	4648      	mov	r0, r9
 8008d42:	aa26      	add	r2, sp, #152	; 0x98
 8008d44:	f003 fc68 	bl	800c618 <__ssprint_r>
 8008d48:	2800      	cmp	r0, #0
 8008d4a:	f040 80e5 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008d4e:	ac29      	add	r4, sp, #164	; 0xa4
 8008d50:	e7bb      	b.n	8008cca <_svfprintf_r+0x10a2>
 8008d52:	2010      	movs	r0, #16
 8008d54:	2a07      	cmp	r2, #7
 8008d56:	4403      	add	r3, r0
 8008d58:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008d5c:	6060      	str	r0, [r4, #4]
 8008d5e:	dd08      	ble.n	8008d72 <_svfprintf_r+0x114a>
 8008d60:	4659      	mov	r1, fp
 8008d62:	4648      	mov	r0, r9
 8008d64:	aa26      	add	r2, sp, #152	; 0x98
 8008d66:	f003 fc57 	bl	800c618 <__ssprint_r>
 8008d6a:	2800      	cmp	r0, #0
 8008d6c:	f040 80d4 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008d70:	a929      	add	r1, sp, #164	; 0xa4
 8008d72:	460c      	mov	r4, r1
 8008d74:	f1a8 0810 	sub.w	r8, r8, #16
 8008d78:	e7b2      	b.n	8008ce0 <_svfprintf_r+0x10b8>
 8008d7a:	460c      	mov	r4, r1
 8008d7c:	e7ca      	b.n	8008d14 <_svfprintf_r+0x10ec>
 8008d7e:	4659      	mov	r1, fp
 8008d80:	4648      	mov	r0, r9
 8008d82:	aa26      	add	r2, sp, #152	; 0x98
 8008d84:	f003 fc48 	bl	800c618 <__ssprint_r>
 8008d88:	2800      	cmp	r0, #0
 8008d8a:	f040 80c5 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008d8e:	ac29      	add	r4, sp, #164	; 0xa4
 8008d90:	e70e      	b.n	8008bb0 <_svfprintf_r+0xf88>
 8008d92:	4659      	mov	r1, fp
 8008d94:	4648      	mov	r0, r9
 8008d96:	aa26      	add	r2, sp, #152	; 0x98
 8008d98:	f003 fc3e 	bl	800c618 <__ssprint_r>
 8008d9c:	2800      	cmp	r0, #0
 8008d9e:	f040 80bb 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008da2:	ac29      	add	r4, sp, #164	; 0xa4
 8008da4:	e71b      	b.n	8008bde <_svfprintf_r+0xfb6>
 8008da6:	bf00      	nop
 8008da8:	0800e014 	.word	0x0800e014
 8008dac:	9a08      	ldr	r2, [sp, #32]
 8008dae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008db0:	2a01      	cmp	r2, #1
 8008db2:	9a07      	ldr	r2, [sp, #28]
 8008db4:	f106 0601 	add.w	r6, r6, #1
 8008db8:	6022      	str	r2, [r4, #0]
 8008dba:	f04f 0201 	mov.w	r2, #1
 8008dbe:	f103 0301 	add.w	r3, r3, #1
 8008dc2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008dc6:	f104 0508 	add.w	r5, r4, #8
 8008dca:	6062      	str	r2, [r4, #4]
 8008dcc:	dc02      	bgt.n	8008dd4 <_svfprintf_r+0x11ac>
 8008dce:	f01a 0f01 	tst.w	sl, #1
 8008dd2:	d07a      	beq.n	8008eca <_svfprintf_r+0x12a2>
 8008dd4:	2b07      	cmp	r3, #7
 8008dd6:	dd08      	ble.n	8008dea <_svfprintf_r+0x11c2>
 8008dd8:	4659      	mov	r1, fp
 8008dda:	4648      	mov	r0, r9
 8008ddc:	aa26      	add	r2, sp, #152	; 0x98
 8008dde:	f003 fc1b 	bl	800c618 <__ssprint_r>
 8008de2:	2800      	cmp	r0, #0
 8008de4:	f040 8098 	bne.w	8008f18 <_svfprintf_r+0x12f0>
 8008de8:	ad29      	add	r5, sp, #164	; 0xa4
 8008dea:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008dec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008dee:	602b      	str	r3, [r5, #0]
 8008df0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008df2:	606b      	str	r3, [r5, #4]
 8008df4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008df6:	4413      	add	r3, r2
 8008df8:	9328      	str	r3, [sp, #160]	; 0xa0
 8008dfa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008dfc:	3301      	adds	r3, #1
 8008dfe:	2b07      	cmp	r3, #7
 8008e00:	9327      	str	r3, [sp, #156]	; 0x9c
 8008e02:	dc32      	bgt.n	8008e6a <_svfprintf_r+0x1242>
 8008e04:	3508      	adds	r5, #8
 8008e06:	9b08      	ldr	r3, [sp, #32]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e0e:	1e5c      	subs	r4, r3, #1
 8008e10:	2300      	movs	r3, #0
 8008e12:	f7f7 fdc9 	bl	80009a8 <__aeabi_dcmpeq>
 8008e16:	2800      	cmp	r0, #0
 8008e18:	d130      	bne.n	8008e7c <_svfprintf_r+0x1254>
 8008e1a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8008e1c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008e1e:	9807      	ldr	r0, [sp, #28]
 8008e20:	9a08      	ldr	r2, [sp, #32]
 8008e22:	3101      	adds	r1, #1
 8008e24:	3b01      	subs	r3, #1
 8008e26:	3001      	adds	r0, #1
 8008e28:	4413      	add	r3, r2
 8008e2a:	2907      	cmp	r1, #7
 8008e2c:	e9c5 0400 	strd	r0, r4, [r5]
 8008e30:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008e34:	dd4c      	ble.n	8008ed0 <_svfprintf_r+0x12a8>
 8008e36:	4659      	mov	r1, fp
 8008e38:	4648      	mov	r0, r9
 8008e3a:	aa26      	add	r2, sp, #152	; 0x98
 8008e3c:	f003 fbec 	bl	800c618 <__ssprint_r>
 8008e40:	2800      	cmp	r0, #0
 8008e42:	d169      	bne.n	8008f18 <_svfprintf_r+0x12f0>
 8008e44:	ad29      	add	r5, sp, #164	; 0xa4
 8008e46:	ab22      	add	r3, sp, #136	; 0x88
 8008e48:	602b      	str	r3, [r5, #0]
 8008e4a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008e4c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008e4e:	606b      	str	r3, [r5, #4]
 8008e50:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008e52:	4413      	add	r3, r2
 8008e54:	9328      	str	r3, [sp, #160]	; 0xa0
 8008e56:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008e58:	3301      	adds	r3, #1
 8008e5a:	2b07      	cmp	r3, #7
 8008e5c:	9327      	str	r3, [sp, #156]	; 0x9c
 8008e5e:	f73f ad9d 	bgt.w	800899c <_svfprintf_r+0xd74>
 8008e62:	f105 0408 	add.w	r4, r5, #8
 8008e66:	f7ff baa6 	b.w	80083b6 <_svfprintf_r+0x78e>
 8008e6a:	4659      	mov	r1, fp
 8008e6c:	4648      	mov	r0, r9
 8008e6e:	aa26      	add	r2, sp, #152	; 0x98
 8008e70:	f003 fbd2 	bl	800c618 <__ssprint_r>
 8008e74:	2800      	cmp	r0, #0
 8008e76:	d14f      	bne.n	8008f18 <_svfprintf_r+0x12f0>
 8008e78:	ad29      	add	r5, sp, #164	; 0xa4
 8008e7a:	e7c4      	b.n	8008e06 <_svfprintf_r+0x11de>
 8008e7c:	2c00      	cmp	r4, #0
 8008e7e:	dde2      	ble.n	8008e46 <_svfprintf_r+0x121e>
 8008e80:	f04f 0810 	mov.w	r8, #16
 8008e84:	4e51      	ldr	r6, [pc, #324]	; (8008fcc <_svfprintf_r+0x13a4>)
 8008e86:	2c10      	cmp	r4, #16
 8008e88:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008e8c:	f105 0108 	add.w	r1, r5, #8
 8008e90:	f103 0301 	add.w	r3, r3, #1
 8008e94:	602e      	str	r6, [r5, #0]
 8008e96:	dc07      	bgt.n	8008ea8 <_svfprintf_r+0x1280>
 8008e98:	606c      	str	r4, [r5, #4]
 8008e9a:	2b07      	cmp	r3, #7
 8008e9c:	4414      	add	r4, r2
 8008e9e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8008ea2:	dcc8      	bgt.n	8008e36 <_svfprintf_r+0x120e>
 8008ea4:	460d      	mov	r5, r1
 8008ea6:	e7ce      	b.n	8008e46 <_svfprintf_r+0x121e>
 8008ea8:	3210      	adds	r2, #16
 8008eaa:	2b07      	cmp	r3, #7
 8008eac:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008eb0:	f8c5 8004 	str.w	r8, [r5, #4]
 8008eb4:	dd06      	ble.n	8008ec4 <_svfprintf_r+0x129c>
 8008eb6:	4659      	mov	r1, fp
 8008eb8:	4648      	mov	r0, r9
 8008eba:	aa26      	add	r2, sp, #152	; 0x98
 8008ebc:	f003 fbac 	bl	800c618 <__ssprint_r>
 8008ec0:	bb50      	cbnz	r0, 8008f18 <_svfprintf_r+0x12f0>
 8008ec2:	a929      	add	r1, sp, #164	; 0xa4
 8008ec4:	460d      	mov	r5, r1
 8008ec6:	3c10      	subs	r4, #16
 8008ec8:	e7dd      	b.n	8008e86 <_svfprintf_r+0x125e>
 8008eca:	2b07      	cmp	r3, #7
 8008ecc:	ddbb      	ble.n	8008e46 <_svfprintf_r+0x121e>
 8008ece:	e7b2      	b.n	8008e36 <_svfprintf_r+0x120e>
 8008ed0:	3508      	adds	r5, #8
 8008ed2:	e7b8      	b.n	8008e46 <_svfprintf_r+0x121e>
 8008ed4:	460c      	mov	r4, r1
 8008ed6:	f7ff ba6e 	b.w	80083b6 <_svfprintf_r+0x78e>
 8008eda:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8008ede:	1a9d      	subs	r5, r3, r2
 8008ee0:	2d00      	cmp	r5, #0
 8008ee2:	f77f aa6c 	ble.w	80083be <_svfprintf_r+0x796>
 8008ee6:	f04f 0810 	mov.w	r8, #16
 8008eea:	4e39      	ldr	r6, [pc, #228]	; (8008fd0 <_svfprintf_r+0x13a8>)
 8008eec:	2d10      	cmp	r5, #16
 8008eee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008ef2:	6026      	str	r6, [r4, #0]
 8008ef4:	f103 0301 	add.w	r3, r3, #1
 8008ef8:	dc17      	bgt.n	8008f2a <_svfprintf_r+0x1302>
 8008efa:	6065      	str	r5, [r4, #4]
 8008efc:	2b07      	cmp	r3, #7
 8008efe:	4415      	add	r5, r2
 8008f00:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008f04:	f77f aa5b 	ble.w	80083be <_svfprintf_r+0x796>
 8008f08:	4659      	mov	r1, fp
 8008f0a:	4648      	mov	r0, r9
 8008f0c:	aa26      	add	r2, sp, #152	; 0x98
 8008f0e:	f003 fb83 	bl	800c618 <__ssprint_r>
 8008f12:	2800      	cmp	r0, #0
 8008f14:	f43f aa53 	beq.w	80083be <_svfprintf_r+0x796>
 8008f18:	2f00      	cmp	r7, #0
 8008f1a:	f43f a87e 	beq.w	800801a <_svfprintf_r+0x3f2>
 8008f1e:	4639      	mov	r1, r7
 8008f20:	4648      	mov	r0, r9
 8008f22:	f002 fb3d 	bl	800b5a0 <_free_r>
 8008f26:	f7ff b878 	b.w	800801a <_svfprintf_r+0x3f2>
 8008f2a:	3210      	adds	r2, #16
 8008f2c:	2b07      	cmp	r3, #7
 8008f2e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008f32:	f8c4 8004 	str.w	r8, [r4, #4]
 8008f36:	dc02      	bgt.n	8008f3e <_svfprintf_r+0x1316>
 8008f38:	3408      	adds	r4, #8
 8008f3a:	3d10      	subs	r5, #16
 8008f3c:	e7d6      	b.n	8008eec <_svfprintf_r+0x12c4>
 8008f3e:	4659      	mov	r1, fp
 8008f40:	4648      	mov	r0, r9
 8008f42:	aa26      	add	r2, sp, #152	; 0x98
 8008f44:	f003 fb68 	bl	800c618 <__ssprint_r>
 8008f48:	2800      	cmp	r0, #0
 8008f4a:	d1e5      	bne.n	8008f18 <_svfprintf_r+0x12f0>
 8008f4c:	ac29      	add	r4, sp, #164	; 0xa4
 8008f4e:	e7f4      	b.n	8008f3a <_svfprintf_r+0x1312>
 8008f50:	4639      	mov	r1, r7
 8008f52:	4648      	mov	r0, r9
 8008f54:	f002 fb24 	bl	800b5a0 <_free_r>
 8008f58:	f7ff ba48 	b.w	80083ec <_svfprintf_r+0x7c4>
 8008f5c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	f43f a85b 	beq.w	800801a <_svfprintf_r+0x3f2>
 8008f64:	4659      	mov	r1, fp
 8008f66:	4648      	mov	r0, r9
 8008f68:	aa26      	add	r2, sp, #152	; 0x98
 8008f6a:	f003 fb55 	bl	800c618 <__ssprint_r>
 8008f6e:	f7ff b854 	b.w	800801a <_svfprintf_r+0x3f2>
 8008f72:	ea56 0207 	orrs.w	r2, r6, r7
 8008f76:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008f7a:	f43f ab54 	beq.w	8008626 <_svfprintf_r+0x9fe>
 8008f7e:	2b01      	cmp	r3, #1
 8008f80:	f43f abea 	beq.w	8008758 <_svfprintf_r+0xb30>
 8008f84:	2b02      	cmp	r3, #2
 8008f86:	ab52      	add	r3, sp, #328	; 0x148
 8008f88:	9307      	str	r3, [sp, #28]
 8008f8a:	f43f ac3d 	beq.w	8008808 <_svfprintf_r+0xbe0>
 8008f8e:	9907      	ldr	r1, [sp, #28]
 8008f90:	f006 0307 	and.w	r3, r6, #7
 8008f94:	460a      	mov	r2, r1
 8008f96:	3330      	adds	r3, #48	; 0x30
 8008f98:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8008f9c:	9207      	str	r2, [sp, #28]
 8008f9e:	08f2      	lsrs	r2, r6, #3
 8008fa0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8008fa4:	08f8      	lsrs	r0, r7, #3
 8008fa6:	4616      	mov	r6, r2
 8008fa8:	4607      	mov	r7, r0
 8008faa:	ea56 0207 	orrs.w	r2, r6, r7
 8008fae:	d1ee      	bne.n	8008f8e <_svfprintf_r+0x1366>
 8008fb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008fb2:	07d2      	lsls	r2, r2, #31
 8008fb4:	f57f ac16 	bpl.w	80087e4 <_svfprintf_r+0xbbc>
 8008fb8:	2b30      	cmp	r3, #48	; 0x30
 8008fba:	f43f ac13 	beq.w	80087e4 <_svfprintf_r+0xbbc>
 8008fbe:	2330      	movs	r3, #48	; 0x30
 8008fc0:	9a07      	ldr	r2, [sp, #28]
 8008fc2:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008fc6:	1e8b      	subs	r3, r1, #2
 8008fc8:	9307      	str	r3, [sp, #28]
 8008fca:	e40b      	b.n	80087e4 <_svfprintf_r+0xbbc>
 8008fcc:	0800e014 	.word	0x0800e014
 8008fd0:	0800e004 	.word	0x0800e004

08008fd4 <sysconf>:
 8008fd4:	2808      	cmp	r0, #8
 8008fd6:	b508      	push	{r3, lr}
 8008fd8:	d006      	beq.n	8008fe8 <sysconf+0x14>
 8008fda:	f7fe fa85 	bl	80074e8 <__errno>
 8008fde:	2316      	movs	r3, #22
 8008fe0:	6003      	str	r3, [r0, #0]
 8008fe2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008fe6:	bd08      	pop	{r3, pc}
 8008fe8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008fec:	e7fb      	b.n	8008fe6 <sysconf+0x12>
	...

08008ff0 <_vfprintf_r>:
 8008ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ff4:	b0d3      	sub	sp, #332	; 0x14c
 8008ff6:	468a      	mov	sl, r1
 8008ff8:	4691      	mov	r9, r2
 8008ffa:	461c      	mov	r4, r3
 8008ffc:	461e      	mov	r6, r3
 8008ffe:	4683      	mov	fp, r0
 8009000:	f002 fcf8 	bl	800b9f4 <_localeconv_r>
 8009004:	6803      	ldr	r3, [r0, #0]
 8009006:	4618      	mov	r0, r3
 8009008:	9318      	str	r3, [sp, #96]	; 0x60
 800900a:	f7f7 f8a1 	bl	8000150 <strlen>
 800900e:	9012      	str	r0, [sp, #72]	; 0x48
 8009010:	f1bb 0f00 	cmp.w	fp, #0
 8009014:	d005      	beq.n	8009022 <_vfprintf_r+0x32>
 8009016:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 800901a:	b913      	cbnz	r3, 8009022 <_vfprintf_r+0x32>
 800901c:	4658      	mov	r0, fp
 800901e:	f002 fa2f 	bl	800b480 <__sinit>
 8009022:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009026:	07da      	lsls	r2, r3, #31
 8009028:	d407      	bmi.n	800903a <_vfprintf_r+0x4a>
 800902a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800902e:	059b      	lsls	r3, r3, #22
 8009030:	d403      	bmi.n	800903a <_vfprintf_r+0x4a>
 8009032:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8009036:	f002 fce3 	bl	800ba00 <__retarget_lock_acquire_recursive>
 800903a:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800903e:	049f      	lsls	r7, r3, #18
 8009040:	d409      	bmi.n	8009056 <_vfprintf_r+0x66>
 8009042:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009046:	f8aa 300c 	strh.w	r3, [sl, #12]
 800904a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800904e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009052:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8009056:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800905a:	071d      	lsls	r5, r3, #28
 800905c:	d502      	bpl.n	8009064 <_vfprintf_r+0x74>
 800905e:	f8da 3010 	ldr.w	r3, [sl, #16]
 8009062:	b9c3      	cbnz	r3, 8009096 <_vfprintf_r+0xa6>
 8009064:	4651      	mov	r1, sl
 8009066:	4658      	mov	r0, fp
 8009068:	f001 fa5c 	bl	800a524 <__swsetup_r>
 800906c:	b198      	cbz	r0, 8009096 <_vfprintf_r+0xa6>
 800906e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009072:	07dc      	lsls	r4, r3, #31
 8009074:	d506      	bpl.n	8009084 <_vfprintf_r+0x94>
 8009076:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800907a:	9313      	str	r3, [sp, #76]	; 0x4c
 800907c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800907e:	b053      	add	sp, #332	; 0x14c
 8009080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009084:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009088:	0598      	lsls	r0, r3, #22
 800908a:	d4f4      	bmi.n	8009076 <_vfprintf_r+0x86>
 800908c:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8009090:	f002 fcb7 	bl	800ba02 <__retarget_lock_release_recursive>
 8009094:	e7ef      	b.n	8009076 <_vfprintf_r+0x86>
 8009096:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800909a:	f003 021a 	and.w	r2, r3, #26
 800909e:	2a0a      	cmp	r2, #10
 80090a0:	d115      	bne.n	80090ce <_vfprintf_r+0xde>
 80090a2:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 80090a6:	2a00      	cmp	r2, #0
 80090a8:	db11      	blt.n	80090ce <_vfprintf_r+0xde>
 80090aa:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 80090ae:	07d1      	lsls	r1, r2, #31
 80090b0:	d405      	bmi.n	80090be <_vfprintf_r+0xce>
 80090b2:	059a      	lsls	r2, r3, #22
 80090b4:	d403      	bmi.n	80090be <_vfprintf_r+0xce>
 80090b6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80090ba:	f002 fca2 	bl	800ba02 <__retarget_lock_release_recursive>
 80090be:	4623      	mov	r3, r4
 80090c0:	464a      	mov	r2, r9
 80090c2:	4651      	mov	r1, sl
 80090c4:	4658      	mov	r0, fp
 80090c6:	f001 f9b3 	bl	800a430 <__sbprintf>
 80090ca:	9013      	str	r0, [sp, #76]	; 0x4c
 80090cc:	e7d6      	b.n	800907c <_vfprintf_r+0x8c>
 80090ce:	2500      	movs	r5, #0
 80090d0:	2200      	movs	r2, #0
 80090d2:	2300      	movs	r3, #0
 80090d4:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 80090d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80090dc:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 80090e0:	ac29      	add	r4, sp, #164	; 0xa4
 80090e2:	9426      	str	r4, [sp, #152]	; 0x98
 80090e4:	9508      	str	r5, [sp, #32]
 80090e6:	950e      	str	r5, [sp, #56]	; 0x38
 80090e8:	9516      	str	r5, [sp, #88]	; 0x58
 80090ea:	9519      	str	r5, [sp, #100]	; 0x64
 80090ec:	9513      	str	r5, [sp, #76]	; 0x4c
 80090ee:	464b      	mov	r3, r9
 80090f0:	461d      	mov	r5, r3
 80090f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090f6:	b10a      	cbz	r2, 80090fc <_vfprintf_r+0x10c>
 80090f8:	2a25      	cmp	r2, #37	; 0x25
 80090fa:	d1f9      	bne.n	80090f0 <_vfprintf_r+0x100>
 80090fc:	ebb5 0709 	subs.w	r7, r5, r9
 8009100:	d00d      	beq.n	800911e <_vfprintf_r+0x12e>
 8009102:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009104:	e9c4 9700 	strd	r9, r7, [r4]
 8009108:	443b      	add	r3, r7
 800910a:	9328      	str	r3, [sp, #160]	; 0xa0
 800910c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800910e:	3301      	adds	r3, #1
 8009110:	2b07      	cmp	r3, #7
 8009112:	9327      	str	r3, [sp, #156]	; 0x9c
 8009114:	dc7a      	bgt.n	800920c <_vfprintf_r+0x21c>
 8009116:	3408      	adds	r4, #8
 8009118:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800911a:	443b      	add	r3, r7
 800911c:	9313      	str	r3, [sp, #76]	; 0x4c
 800911e:	782b      	ldrb	r3, [r5, #0]
 8009120:	2b00      	cmp	r3, #0
 8009122:	f001 813d 	beq.w	800a3a0 <_vfprintf_r+0x13b0>
 8009126:	2300      	movs	r3, #0
 8009128:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800912c:	4698      	mov	r8, r3
 800912e:	270a      	movs	r7, #10
 8009130:	212b      	movs	r1, #43	; 0x2b
 8009132:	3501      	adds	r5, #1
 8009134:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009138:	9207      	str	r2, [sp, #28]
 800913a:	9314      	str	r3, [sp, #80]	; 0x50
 800913c:	462a      	mov	r2, r5
 800913e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009142:	930b      	str	r3, [sp, #44]	; 0x2c
 8009144:	4613      	mov	r3, r2
 8009146:	930f      	str	r3, [sp, #60]	; 0x3c
 8009148:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800914a:	3b20      	subs	r3, #32
 800914c:	2b5a      	cmp	r3, #90	; 0x5a
 800914e:	f200 85a6 	bhi.w	8009c9e <_vfprintf_r+0xcae>
 8009152:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009156:	007e      	.short	0x007e
 8009158:	05a405a4 	.word	0x05a405a4
 800915c:	05a40086 	.word	0x05a40086
 8009160:	05a405a4 	.word	0x05a405a4
 8009164:	05a40065 	.word	0x05a40065
 8009168:	008905a4 	.word	0x008905a4
 800916c:	05a40093 	.word	0x05a40093
 8009170:	00960090 	.word	0x00960090
 8009174:	00b205a4 	.word	0x00b205a4
 8009178:	00b500b5 	.word	0x00b500b5
 800917c:	00b500b5 	.word	0x00b500b5
 8009180:	00b500b5 	.word	0x00b500b5
 8009184:	00b500b5 	.word	0x00b500b5
 8009188:	05a400b5 	.word	0x05a400b5
 800918c:	05a405a4 	.word	0x05a405a4
 8009190:	05a405a4 	.word	0x05a405a4
 8009194:	05a405a4 	.word	0x05a405a4
 8009198:	05a4011f 	.word	0x05a4011f
 800919c:	00f500e2 	.word	0x00f500e2
 80091a0:	011f011f 	.word	0x011f011f
 80091a4:	05a4011f 	.word	0x05a4011f
 80091a8:	05a405a4 	.word	0x05a405a4
 80091ac:	00c505a4 	.word	0x00c505a4
 80091b0:	05a405a4 	.word	0x05a405a4
 80091b4:	05a40484 	.word	0x05a40484
 80091b8:	05a405a4 	.word	0x05a405a4
 80091bc:	05a404cb 	.word	0x05a404cb
 80091c0:	05a404ec 	.word	0x05a404ec
 80091c4:	050b05a4 	.word	0x050b05a4
 80091c8:	05a405a4 	.word	0x05a405a4
 80091cc:	05a405a4 	.word	0x05a405a4
 80091d0:	05a405a4 	.word	0x05a405a4
 80091d4:	05a405a4 	.word	0x05a405a4
 80091d8:	05a4011f 	.word	0x05a4011f
 80091dc:	00f700e2 	.word	0x00f700e2
 80091e0:	011f011f 	.word	0x011f011f
 80091e4:	00c8011f 	.word	0x00c8011f
 80091e8:	00dc00f7 	.word	0x00dc00f7
 80091ec:	00d505a4 	.word	0x00d505a4
 80091f0:	046105a4 	.word	0x046105a4
 80091f4:	04ba0486 	.word	0x04ba0486
 80091f8:	05a400dc 	.word	0x05a400dc
 80091fc:	007c04cb 	.word	0x007c04cb
 8009200:	05a404ee 	.word	0x05a404ee
 8009204:	052805a4 	.word	0x052805a4
 8009208:	007c05a4 	.word	0x007c05a4
 800920c:	4651      	mov	r1, sl
 800920e:	4658      	mov	r0, fp
 8009210:	aa26      	add	r2, sp, #152	; 0x98
 8009212:	f003 fa7c 	bl	800c70e <__sprint_r>
 8009216:	2800      	cmp	r0, #0
 8009218:	f040 8127 	bne.w	800946a <_vfprintf_r+0x47a>
 800921c:	ac29      	add	r4, sp, #164	; 0xa4
 800921e:	e77b      	b.n	8009118 <_vfprintf_r+0x128>
 8009220:	4658      	mov	r0, fp
 8009222:	f002 fbe7 	bl	800b9f4 <_localeconv_r>
 8009226:	6843      	ldr	r3, [r0, #4]
 8009228:	4618      	mov	r0, r3
 800922a:	9319      	str	r3, [sp, #100]	; 0x64
 800922c:	f7f6 ff90 	bl	8000150 <strlen>
 8009230:	9016      	str	r0, [sp, #88]	; 0x58
 8009232:	4658      	mov	r0, fp
 8009234:	f002 fbde 	bl	800b9f4 <_localeconv_r>
 8009238:	6883      	ldr	r3, [r0, #8]
 800923a:	212b      	movs	r1, #43	; 0x2b
 800923c:	930e      	str	r3, [sp, #56]	; 0x38
 800923e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009240:	b12b      	cbz	r3, 800924e <_vfprintf_r+0x25e>
 8009242:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009244:	b11b      	cbz	r3, 800924e <_vfprintf_r+0x25e>
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	b10b      	cbz	r3, 800924e <_vfprintf_r+0x25e>
 800924a:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800924e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009250:	e774      	b.n	800913c <_vfprintf_r+0x14c>
 8009252:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009256:	2b00      	cmp	r3, #0
 8009258:	d1f9      	bne.n	800924e <_vfprintf_r+0x25e>
 800925a:	2320      	movs	r3, #32
 800925c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009260:	e7f5      	b.n	800924e <_vfprintf_r+0x25e>
 8009262:	f048 0801 	orr.w	r8, r8, #1
 8009266:	e7f2      	b.n	800924e <_vfprintf_r+0x25e>
 8009268:	f856 3b04 	ldr.w	r3, [r6], #4
 800926c:	2b00      	cmp	r3, #0
 800926e:	9314      	str	r3, [sp, #80]	; 0x50
 8009270:	daed      	bge.n	800924e <_vfprintf_r+0x25e>
 8009272:	425b      	negs	r3, r3
 8009274:	9314      	str	r3, [sp, #80]	; 0x50
 8009276:	f048 0804 	orr.w	r8, r8, #4
 800927a:	e7e8      	b.n	800924e <_vfprintf_r+0x25e>
 800927c:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8009280:	e7e5      	b.n	800924e <_vfprintf_r+0x25e>
 8009282:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009284:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009288:	2a2a      	cmp	r2, #42	; 0x2a
 800928a:	920b      	str	r2, [sp, #44]	; 0x2c
 800928c:	d112      	bne.n	80092b4 <_vfprintf_r+0x2c4>
 800928e:	f856 0b04 	ldr.w	r0, [r6], #4
 8009292:	930f      	str	r3, [sp, #60]	; 0x3c
 8009294:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8009298:	9207      	str	r2, [sp, #28]
 800929a:	e7d8      	b.n	800924e <_vfprintf_r+0x25e>
 800929c:	9807      	ldr	r0, [sp, #28]
 800929e:	fb07 2200 	mla	r2, r7, r0, r2
 80092a2:	9207      	str	r2, [sp, #28]
 80092a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092a8:	920b      	str	r2, [sp, #44]	; 0x2c
 80092aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80092ac:	3a30      	subs	r2, #48	; 0x30
 80092ae:	2a09      	cmp	r2, #9
 80092b0:	d9f4      	bls.n	800929c <_vfprintf_r+0x2ac>
 80092b2:	e748      	b.n	8009146 <_vfprintf_r+0x156>
 80092b4:	2200      	movs	r2, #0
 80092b6:	9207      	str	r2, [sp, #28]
 80092b8:	e7f7      	b.n	80092aa <_vfprintf_r+0x2ba>
 80092ba:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 80092be:	e7c6      	b.n	800924e <_vfprintf_r+0x25e>
 80092c0:	2200      	movs	r2, #0
 80092c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092c4:	9214      	str	r2, [sp, #80]	; 0x50
 80092c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80092c8:	9814      	ldr	r0, [sp, #80]	; 0x50
 80092ca:	3a30      	subs	r2, #48	; 0x30
 80092cc:	fb07 2200 	mla	r2, r7, r0, r2
 80092d0:	9214      	str	r2, [sp, #80]	; 0x50
 80092d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092d6:	920b      	str	r2, [sp, #44]	; 0x2c
 80092d8:	3a30      	subs	r2, #48	; 0x30
 80092da:	2a09      	cmp	r2, #9
 80092dc:	d9f3      	bls.n	80092c6 <_vfprintf_r+0x2d6>
 80092de:	e732      	b.n	8009146 <_vfprintf_r+0x156>
 80092e0:	f048 0808 	orr.w	r8, r8, #8
 80092e4:	e7b3      	b.n	800924e <_vfprintf_r+0x25e>
 80092e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	2b68      	cmp	r3, #104	; 0x68
 80092ec:	bf01      	itttt	eq
 80092ee:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80092f0:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 80092f4:	3301      	addeq	r3, #1
 80092f6:	930f      	streq	r3, [sp, #60]	; 0x3c
 80092f8:	bf18      	it	ne
 80092fa:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80092fe:	e7a6      	b.n	800924e <_vfprintf_r+0x25e>
 8009300:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	2b6c      	cmp	r3, #108	; 0x6c
 8009306:	d105      	bne.n	8009314 <_vfprintf_r+0x324>
 8009308:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800930a:	3301      	adds	r3, #1
 800930c:	930f      	str	r3, [sp, #60]	; 0x3c
 800930e:	f048 0820 	orr.w	r8, r8, #32
 8009312:	e79c      	b.n	800924e <_vfprintf_r+0x25e>
 8009314:	f048 0810 	orr.w	r8, r8, #16
 8009318:	e799      	b.n	800924e <_vfprintf_r+0x25e>
 800931a:	4632      	mov	r2, r6
 800931c:	2000      	movs	r0, #0
 800931e:	f852 3b04 	ldr.w	r3, [r2], #4
 8009322:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8009326:	920a      	str	r2, [sp, #40]	; 0x28
 8009328:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800932c:	2301      	movs	r3, #1
 800932e:	4607      	mov	r7, r0
 8009330:	4606      	mov	r6, r0
 8009332:	4605      	mov	r5, r0
 8009334:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8009338:	9307      	str	r3, [sp, #28]
 800933a:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800933e:	e1b4      	b.n	80096aa <_vfprintf_r+0x6ba>
 8009340:	f048 0810 	orr.w	r8, r8, #16
 8009344:	f018 0f20 	tst.w	r8, #32
 8009348:	d011      	beq.n	800936e <_vfprintf_r+0x37e>
 800934a:	3607      	adds	r6, #7
 800934c:	f026 0307 	bic.w	r3, r6, #7
 8009350:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009354:	930a      	str	r3, [sp, #40]	; 0x28
 8009356:	2e00      	cmp	r6, #0
 8009358:	f177 0300 	sbcs.w	r3, r7, #0
 800935c:	da05      	bge.n	800936a <_vfprintf_r+0x37a>
 800935e:	232d      	movs	r3, #45	; 0x2d
 8009360:	4276      	negs	r6, r6
 8009362:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009366:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800936a:	2301      	movs	r3, #1
 800936c:	e388      	b.n	8009a80 <_vfprintf_r+0xa90>
 800936e:	1d33      	adds	r3, r6, #4
 8009370:	f018 0f10 	tst.w	r8, #16
 8009374:	930a      	str	r3, [sp, #40]	; 0x28
 8009376:	d002      	beq.n	800937e <_vfprintf_r+0x38e>
 8009378:	6836      	ldr	r6, [r6, #0]
 800937a:	17f7      	asrs	r7, r6, #31
 800937c:	e7eb      	b.n	8009356 <_vfprintf_r+0x366>
 800937e:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009382:	6836      	ldr	r6, [r6, #0]
 8009384:	d001      	beq.n	800938a <_vfprintf_r+0x39a>
 8009386:	b236      	sxth	r6, r6
 8009388:	e7f7      	b.n	800937a <_vfprintf_r+0x38a>
 800938a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800938e:	bf18      	it	ne
 8009390:	b276      	sxtbne	r6, r6
 8009392:	e7f2      	b.n	800937a <_vfprintf_r+0x38a>
 8009394:	3607      	adds	r6, #7
 8009396:	f026 0307 	bic.w	r3, r6, #7
 800939a:	4619      	mov	r1, r3
 800939c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80093a0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80093a4:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80093a8:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80093ac:	910a      	str	r1, [sp, #40]	; 0x28
 80093ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80093b2:	4630      	mov	r0, r6
 80093b4:	4629      	mov	r1, r5
 80093b6:	4b3c      	ldr	r3, [pc, #240]	; (80094a8 <_vfprintf_r+0x4b8>)
 80093b8:	f7f7 fb28 	bl	8000a0c <__aeabi_dcmpun>
 80093bc:	bb00      	cbnz	r0, 8009400 <_vfprintf_r+0x410>
 80093be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80093c2:	4630      	mov	r0, r6
 80093c4:	4629      	mov	r1, r5
 80093c6:	4b38      	ldr	r3, [pc, #224]	; (80094a8 <_vfprintf_r+0x4b8>)
 80093c8:	f7f7 fb02 	bl	80009d0 <__aeabi_dcmple>
 80093cc:	b9c0      	cbnz	r0, 8009400 <_vfprintf_r+0x410>
 80093ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80093d2:	2200      	movs	r2, #0
 80093d4:	2300      	movs	r3, #0
 80093d6:	f7f7 faf1 	bl	80009bc <__aeabi_dcmplt>
 80093da:	b110      	cbz	r0, 80093e2 <_vfprintf_r+0x3f2>
 80093dc:	232d      	movs	r3, #45	; 0x2d
 80093de:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80093e2:	4a32      	ldr	r2, [pc, #200]	; (80094ac <_vfprintf_r+0x4bc>)
 80093e4:	4832      	ldr	r0, [pc, #200]	; (80094b0 <_vfprintf_r+0x4c0>)
 80093e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093e8:	2700      	movs	r7, #0
 80093ea:	2b47      	cmp	r3, #71	; 0x47
 80093ec:	bfd4      	ite	le
 80093ee:	4691      	movle	r9, r2
 80093f0:	4681      	movgt	r9, r0
 80093f2:	2303      	movs	r3, #3
 80093f4:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 80093f8:	9307      	str	r3, [sp, #28]
 80093fa:	463e      	mov	r6, r7
 80093fc:	f001 b80e 	b.w	800a41c <_vfprintf_r+0x142c>
 8009400:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009404:	4610      	mov	r0, r2
 8009406:	4619      	mov	r1, r3
 8009408:	f7f7 fb00 	bl	8000a0c <__aeabi_dcmpun>
 800940c:	4607      	mov	r7, r0
 800940e:	b148      	cbz	r0, 8009424 <_vfprintf_r+0x434>
 8009410:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009412:	4a28      	ldr	r2, [pc, #160]	; (80094b4 <_vfprintf_r+0x4c4>)
 8009414:	2b00      	cmp	r3, #0
 8009416:	bfb8      	it	lt
 8009418:	232d      	movlt	r3, #45	; 0x2d
 800941a:	4827      	ldr	r0, [pc, #156]	; (80094b8 <_vfprintf_r+0x4c8>)
 800941c:	bfb8      	it	lt
 800941e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8009422:	e7e0      	b.n	80093e6 <_vfprintf_r+0x3f6>
 8009424:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009426:	f023 0320 	bic.w	r3, r3, #32
 800942a:	2b41      	cmp	r3, #65	; 0x41
 800942c:	930c      	str	r3, [sp, #48]	; 0x30
 800942e:	d12e      	bne.n	800948e <_vfprintf_r+0x49e>
 8009430:	2330      	movs	r3, #48	; 0x30
 8009432:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009436:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009438:	f048 0802 	orr.w	r8, r8, #2
 800943c:	2b61      	cmp	r3, #97	; 0x61
 800943e:	bf0c      	ite	eq
 8009440:	2378      	moveq	r3, #120	; 0x78
 8009442:	2358      	movne	r3, #88	; 0x58
 8009444:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009448:	9b07      	ldr	r3, [sp, #28]
 800944a:	2b63      	cmp	r3, #99	; 0x63
 800944c:	dd36      	ble.n	80094bc <_vfprintf_r+0x4cc>
 800944e:	4658      	mov	r0, fp
 8009450:	1c59      	adds	r1, r3, #1
 8009452:	f7fe f87b 	bl	800754c <_malloc_r>
 8009456:	4681      	mov	r9, r0
 8009458:	2800      	cmp	r0, #0
 800945a:	f040 8201 	bne.w	8009860 <_vfprintf_r+0x870>
 800945e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009462:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009466:	f8aa 300c 	strh.w	r3, [sl, #12]
 800946a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800946e:	07d9      	lsls	r1, r3, #31
 8009470:	d407      	bmi.n	8009482 <_vfprintf_r+0x492>
 8009472:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009476:	059a      	lsls	r2, r3, #22
 8009478:	d403      	bmi.n	8009482 <_vfprintf_r+0x492>
 800947a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800947e:	f002 fac0 	bl	800ba02 <__retarget_lock_release_recursive>
 8009482:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009486:	065b      	lsls	r3, r3, #25
 8009488:	f57f adf8 	bpl.w	800907c <_vfprintf_r+0x8c>
 800948c:	e5f3      	b.n	8009076 <_vfprintf_r+0x86>
 800948e:	9b07      	ldr	r3, [sp, #28]
 8009490:	3301      	adds	r3, #1
 8009492:	f000 81e7 	beq.w	8009864 <_vfprintf_r+0x874>
 8009496:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009498:	2b47      	cmp	r3, #71	; 0x47
 800949a:	d111      	bne.n	80094c0 <_vfprintf_r+0x4d0>
 800949c:	9b07      	ldr	r3, [sp, #28]
 800949e:	b97b      	cbnz	r3, 80094c0 <_vfprintf_r+0x4d0>
 80094a0:	461f      	mov	r7, r3
 80094a2:	2301      	movs	r3, #1
 80094a4:	9307      	str	r3, [sp, #28]
 80094a6:	e00b      	b.n	80094c0 <_vfprintf_r+0x4d0>
 80094a8:	7fefffff 	.word	0x7fefffff
 80094ac:	0800dfd0 	.word	0x0800dfd0
 80094b0:	0800dfd4 	.word	0x0800dfd4
 80094b4:	0800dfd8 	.word	0x0800dfd8
 80094b8:	0800dfdc 	.word	0x0800dfdc
 80094bc:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80094c0:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 80094c4:	9315      	str	r3, [sp, #84]	; 0x54
 80094c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094c8:	1e1d      	subs	r5, r3, #0
 80094ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80094cc:	9308      	str	r3, [sp, #32]
 80094ce:	bfb7      	itett	lt
 80094d0:	462b      	movlt	r3, r5
 80094d2:	2300      	movge	r3, #0
 80094d4:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80094d8:	232d      	movlt	r3, #45	; 0x2d
 80094da:	931c      	str	r3, [sp, #112]	; 0x70
 80094dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094de:	2b41      	cmp	r3, #65	; 0x41
 80094e0:	f040 81d8 	bne.w	8009894 <_vfprintf_r+0x8a4>
 80094e4:	aa20      	add	r2, sp, #128	; 0x80
 80094e6:	4629      	mov	r1, r5
 80094e8:	9808      	ldr	r0, [sp, #32]
 80094ea:	f003 f80b 	bl	800c504 <frexp>
 80094ee:	2200      	movs	r2, #0
 80094f0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80094f4:	f7f6 fff0 	bl	80004d8 <__aeabi_dmul>
 80094f8:	4602      	mov	r2, r0
 80094fa:	460b      	mov	r3, r1
 80094fc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009500:	2200      	movs	r2, #0
 8009502:	2300      	movs	r3, #0
 8009504:	f7f7 fa50 	bl	80009a8 <__aeabi_dcmpeq>
 8009508:	b108      	cbz	r0, 800950e <_vfprintf_r+0x51e>
 800950a:	2301      	movs	r3, #1
 800950c:	9320      	str	r3, [sp, #128]	; 0x80
 800950e:	4bb2      	ldr	r3, [pc, #712]	; (80097d8 <_vfprintf_r+0x7e8>)
 8009510:	4eb2      	ldr	r6, [pc, #712]	; (80097dc <_vfprintf_r+0x7ec>)
 8009512:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009514:	464d      	mov	r5, r9
 8009516:	2a61      	cmp	r2, #97	; 0x61
 8009518:	bf18      	it	ne
 800951a:	461e      	movne	r6, r3
 800951c:	9b07      	ldr	r3, [sp, #28]
 800951e:	9617      	str	r6, [sp, #92]	; 0x5c
 8009520:	1e5e      	subs	r6, r3, #1
 8009522:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009526:	2200      	movs	r2, #0
 8009528:	4bad      	ldr	r3, [pc, #692]	; (80097e0 <_vfprintf_r+0x7f0>)
 800952a:	f7f6 ffd5 	bl	80004d8 <__aeabi_dmul>
 800952e:	4602      	mov	r2, r0
 8009530:	460b      	mov	r3, r1
 8009532:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009536:	f7f7 fa7f 	bl	8000a38 <__aeabi_d2iz>
 800953a:	901d      	str	r0, [sp, #116]	; 0x74
 800953c:	f7f6 ff62 	bl	8000404 <__aeabi_i2d>
 8009540:	4602      	mov	r2, r0
 8009542:	460b      	mov	r3, r1
 8009544:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009548:	f7f6 fe0e 	bl	8000168 <__aeabi_dsub>
 800954c:	4602      	mov	r2, r0
 800954e:	460b      	mov	r3, r1
 8009550:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009554:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009556:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009558:	960d      	str	r6, [sp, #52]	; 0x34
 800955a:	5c9b      	ldrb	r3, [r3, r2]
 800955c:	f805 3b01 	strb.w	r3, [r5], #1
 8009560:	1c73      	adds	r3, r6, #1
 8009562:	d006      	beq.n	8009572 <_vfprintf_r+0x582>
 8009564:	2200      	movs	r2, #0
 8009566:	2300      	movs	r3, #0
 8009568:	3e01      	subs	r6, #1
 800956a:	f7f7 fa1d 	bl	80009a8 <__aeabi_dcmpeq>
 800956e:	2800      	cmp	r0, #0
 8009570:	d0d7      	beq.n	8009522 <_vfprintf_r+0x532>
 8009572:	2200      	movs	r2, #0
 8009574:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009578:	4b9a      	ldr	r3, [pc, #616]	; (80097e4 <_vfprintf_r+0x7f4>)
 800957a:	f7f7 fa3d 	bl	80009f8 <__aeabi_dcmpgt>
 800957e:	b960      	cbnz	r0, 800959a <_vfprintf_r+0x5aa>
 8009580:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009584:	2200      	movs	r2, #0
 8009586:	4b97      	ldr	r3, [pc, #604]	; (80097e4 <_vfprintf_r+0x7f4>)
 8009588:	f7f7 fa0e 	bl	80009a8 <__aeabi_dcmpeq>
 800958c:	2800      	cmp	r0, #0
 800958e:	f000 817c 	beq.w	800988a <_vfprintf_r+0x89a>
 8009592:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009594:	07da      	lsls	r2, r3, #31
 8009596:	f140 8178 	bpl.w	800988a <_vfprintf_r+0x89a>
 800959a:	2030      	movs	r0, #48	; 0x30
 800959c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800959e:	9524      	str	r5, [sp, #144]	; 0x90
 80095a0:	7bd9      	ldrb	r1, [r3, #15]
 80095a2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80095a4:	1e53      	subs	r3, r2, #1
 80095a6:	9324      	str	r3, [sp, #144]	; 0x90
 80095a8:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80095ac:	428b      	cmp	r3, r1
 80095ae:	f000 815b 	beq.w	8009868 <_vfprintf_r+0x878>
 80095b2:	2b39      	cmp	r3, #57	; 0x39
 80095b4:	bf0b      	itete	eq
 80095b6:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80095b8:	3301      	addne	r3, #1
 80095ba:	7a9b      	ldrbeq	r3, [r3, #10]
 80095bc:	b2db      	uxtbne	r3, r3
 80095be:	f802 3c01 	strb.w	r3, [r2, #-1]
 80095c2:	eba5 0309 	sub.w	r3, r5, r9
 80095c6:	9308      	str	r3, [sp, #32]
 80095c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095ca:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80095cc:	2b47      	cmp	r3, #71	; 0x47
 80095ce:	f040 81ae 	bne.w	800992e <_vfprintf_r+0x93e>
 80095d2:	1ceb      	adds	r3, r5, #3
 80095d4:	db03      	blt.n	80095de <_vfprintf_r+0x5ee>
 80095d6:	9b07      	ldr	r3, [sp, #28]
 80095d8:	429d      	cmp	r5, r3
 80095da:	f340 81d3 	ble.w	8009984 <_vfprintf_r+0x994>
 80095de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095e0:	3b02      	subs	r3, #2
 80095e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80095e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80095e6:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80095ea:	f021 0120 	bic.w	r1, r1, #32
 80095ee:	2941      	cmp	r1, #65	; 0x41
 80095f0:	bf08      	it	eq
 80095f2:	320f      	addeq	r2, #15
 80095f4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80095f8:	bf06      	itte	eq
 80095fa:	b2d2      	uxtbeq	r2, r2
 80095fc:	2101      	moveq	r1, #1
 80095fe:	2100      	movne	r1, #0
 8009600:	2b00      	cmp	r3, #0
 8009602:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8009606:	bfb4      	ite	lt
 8009608:	222d      	movlt	r2, #45	; 0x2d
 800960a:	222b      	movge	r2, #43	; 0x2b
 800960c:	9320      	str	r3, [sp, #128]	; 0x80
 800960e:	bfb8      	it	lt
 8009610:	f1c5 0301 	rsblt	r3, r5, #1
 8009614:	2b09      	cmp	r3, #9
 8009616:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800961a:	f340 81a1 	ble.w	8009960 <_vfprintf_r+0x970>
 800961e:	260a      	movs	r6, #10
 8009620:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8009624:	fb93 f5f6 	sdiv	r5, r3, r6
 8009628:	4611      	mov	r1, r2
 800962a:	fb06 3015 	mls	r0, r6, r5, r3
 800962e:	3030      	adds	r0, #48	; 0x30
 8009630:	f801 0c01 	strb.w	r0, [r1, #-1]
 8009634:	4618      	mov	r0, r3
 8009636:	2863      	cmp	r0, #99	; 0x63
 8009638:	462b      	mov	r3, r5
 800963a:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800963e:	dcf1      	bgt.n	8009624 <_vfprintf_r+0x634>
 8009640:	3330      	adds	r3, #48	; 0x30
 8009642:	1e88      	subs	r0, r1, #2
 8009644:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009648:	4603      	mov	r3, r0
 800964a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800964e:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8009652:	42ab      	cmp	r3, r5
 8009654:	f0c0 817f 	bcc.w	8009956 <_vfprintf_r+0x966>
 8009658:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800965c:	1a52      	subs	r2, r2, r1
 800965e:	42a8      	cmp	r0, r5
 8009660:	bf88      	it	hi
 8009662:	2200      	movhi	r2, #0
 8009664:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8009668:	441a      	add	r2, r3
 800966a:	ab22      	add	r3, sp, #136	; 0x88
 800966c:	1ad3      	subs	r3, r2, r3
 800966e:	9a08      	ldr	r2, [sp, #32]
 8009670:	931a      	str	r3, [sp, #104]	; 0x68
 8009672:	2a01      	cmp	r2, #1
 8009674:	4413      	add	r3, r2
 8009676:	9307      	str	r3, [sp, #28]
 8009678:	dc02      	bgt.n	8009680 <_vfprintf_r+0x690>
 800967a:	f018 0f01 	tst.w	r8, #1
 800967e:	d003      	beq.n	8009688 <_vfprintf_r+0x698>
 8009680:	9b07      	ldr	r3, [sp, #28]
 8009682:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009684:	4413      	add	r3, r2
 8009686:	9307      	str	r3, [sp, #28]
 8009688:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800968c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009690:	9315      	str	r3, [sp, #84]	; 0x54
 8009692:	2300      	movs	r3, #0
 8009694:	461d      	mov	r5, r3
 8009696:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800969a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800969c:	b113      	cbz	r3, 80096a4 <_vfprintf_r+0x6b4>
 800969e:	232d      	movs	r3, #45	; 0x2d
 80096a0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80096a4:	2600      	movs	r6, #0
 80096a6:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 80096aa:	9b07      	ldr	r3, [sp, #28]
 80096ac:	42b3      	cmp	r3, r6
 80096ae:	bfb8      	it	lt
 80096b0:	4633      	movlt	r3, r6
 80096b2:	9315      	str	r3, [sp, #84]	; 0x54
 80096b4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80096b8:	b113      	cbz	r3, 80096c0 <_vfprintf_r+0x6d0>
 80096ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80096bc:	3301      	adds	r3, #1
 80096be:	9315      	str	r3, [sp, #84]	; 0x54
 80096c0:	f018 0302 	ands.w	r3, r8, #2
 80096c4:	931c      	str	r3, [sp, #112]	; 0x70
 80096c6:	bf1e      	ittt	ne
 80096c8:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80096ca:	3302      	addne	r3, #2
 80096cc:	9315      	strne	r3, [sp, #84]	; 0x54
 80096ce:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 80096d2:	931d      	str	r3, [sp, #116]	; 0x74
 80096d4:	d121      	bne.n	800971a <_vfprintf_r+0x72a>
 80096d6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80096da:	1a9b      	subs	r3, r3, r2
 80096dc:	2b00      	cmp	r3, #0
 80096de:	9317      	str	r3, [sp, #92]	; 0x5c
 80096e0:	dd1b      	ble.n	800971a <_vfprintf_r+0x72a>
 80096e2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80096e6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80096e8:	3301      	adds	r3, #1
 80096ea:	2810      	cmp	r0, #16
 80096ec:	483e      	ldr	r0, [pc, #248]	; (80097e8 <_vfprintf_r+0x7f8>)
 80096ee:	f104 0108 	add.w	r1, r4, #8
 80096f2:	6020      	str	r0, [r4, #0]
 80096f4:	f300 82df 	bgt.w	8009cb6 <_vfprintf_r+0xcc6>
 80096f8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80096fa:	2b07      	cmp	r3, #7
 80096fc:	4402      	add	r2, r0
 80096fe:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009702:	6060      	str	r0, [r4, #4]
 8009704:	f340 82ec 	ble.w	8009ce0 <_vfprintf_r+0xcf0>
 8009708:	4651      	mov	r1, sl
 800970a:	4658      	mov	r0, fp
 800970c:	aa26      	add	r2, sp, #152	; 0x98
 800970e:	f002 fffe 	bl	800c70e <__sprint_r>
 8009712:	2800      	cmp	r0, #0
 8009714:	f040 8622 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009718:	ac29      	add	r4, sp, #164	; 0xa4
 800971a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800971e:	b173      	cbz	r3, 800973e <_vfprintf_r+0x74e>
 8009720:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8009724:	6023      	str	r3, [r4, #0]
 8009726:	2301      	movs	r3, #1
 8009728:	6063      	str	r3, [r4, #4]
 800972a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800972c:	3301      	adds	r3, #1
 800972e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009730:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009732:	3301      	adds	r3, #1
 8009734:	2b07      	cmp	r3, #7
 8009736:	9327      	str	r3, [sp, #156]	; 0x9c
 8009738:	f300 82d4 	bgt.w	8009ce4 <_vfprintf_r+0xcf4>
 800973c:	3408      	adds	r4, #8
 800973e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009740:	b16b      	cbz	r3, 800975e <_vfprintf_r+0x76e>
 8009742:	ab1f      	add	r3, sp, #124	; 0x7c
 8009744:	6023      	str	r3, [r4, #0]
 8009746:	2302      	movs	r3, #2
 8009748:	6063      	str	r3, [r4, #4]
 800974a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800974c:	3302      	adds	r3, #2
 800974e:	9328      	str	r3, [sp, #160]	; 0xa0
 8009750:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009752:	3301      	adds	r3, #1
 8009754:	2b07      	cmp	r3, #7
 8009756:	9327      	str	r3, [sp, #156]	; 0x9c
 8009758:	f300 82ce 	bgt.w	8009cf8 <_vfprintf_r+0xd08>
 800975c:	3408      	adds	r4, #8
 800975e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009760:	2b80      	cmp	r3, #128	; 0x80
 8009762:	d121      	bne.n	80097a8 <_vfprintf_r+0x7b8>
 8009764:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009768:	1a9b      	subs	r3, r3, r2
 800976a:	2b00      	cmp	r3, #0
 800976c:	9317      	str	r3, [sp, #92]	; 0x5c
 800976e:	dd1b      	ble.n	80097a8 <_vfprintf_r+0x7b8>
 8009770:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009774:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009776:	3301      	adds	r3, #1
 8009778:	2810      	cmp	r0, #16
 800977a:	481c      	ldr	r0, [pc, #112]	; (80097ec <_vfprintf_r+0x7fc>)
 800977c:	f104 0108 	add.w	r1, r4, #8
 8009780:	6020      	str	r0, [r4, #0]
 8009782:	f300 82c3 	bgt.w	8009d0c <_vfprintf_r+0xd1c>
 8009786:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009788:	2b07      	cmp	r3, #7
 800978a:	4402      	add	r2, r0
 800978c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009790:	6060      	str	r0, [r4, #4]
 8009792:	f340 82d0 	ble.w	8009d36 <_vfprintf_r+0xd46>
 8009796:	4651      	mov	r1, sl
 8009798:	4658      	mov	r0, fp
 800979a:	aa26      	add	r2, sp, #152	; 0x98
 800979c:	f002 ffb7 	bl	800c70e <__sprint_r>
 80097a0:	2800      	cmp	r0, #0
 80097a2:	f040 85db 	bne.w	800a35c <_vfprintf_r+0x136c>
 80097a6:	ac29      	add	r4, sp, #164	; 0xa4
 80097a8:	9b07      	ldr	r3, [sp, #28]
 80097aa:	1af6      	subs	r6, r6, r3
 80097ac:	2e00      	cmp	r6, #0
 80097ae:	dd28      	ble.n	8009802 <_vfprintf_r+0x812>
 80097b0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80097b4:	480d      	ldr	r0, [pc, #52]	; (80097ec <_vfprintf_r+0x7fc>)
 80097b6:	2e10      	cmp	r6, #16
 80097b8:	f103 0301 	add.w	r3, r3, #1
 80097bc:	f104 0108 	add.w	r1, r4, #8
 80097c0:	6020      	str	r0, [r4, #0]
 80097c2:	f300 82ba 	bgt.w	8009d3a <_vfprintf_r+0xd4a>
 80097c6:	6066      	str	r6, [r4, #4]
 80097c8:	2b07      	cmp	r3, #7
 80097ca:	4416      	add	r6, r2
 80097cc:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80097d0:	f340 82c6 	ble.w	8009d60 <_vfprintf_r+0xd70>
 80097d4:	e00c      	b.n	80097f0 <_vfprintf_r+0x800>
 80097d6:	bf00      	nop
 80097d8:	0800dff1 	.word	0x0800dff1
 80097dc:	0800dfe0 	.word	0x0800dfe0
 80097e0:	40300000 	.word	0x40300000
 80097e4:	3fe00000 	.word	0x3fe00000
 80097e8:	0800e024 	.word	0x0800e024
 80097ec:	0800e034 	.word	0x0800e034
 80097f0:	4651      	mov	r1, sl
 80097f2:	4658      	mov	r0, fp
 80097f4:	aa26      	add	r2, sp, #152	; 0x98
 80097f6:	f002 ff8a 	bl	800c70e <__sprint_r>
 80097fa:	2800      	cmp	r0, #0
 80097fc:	f040 85ae 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009800:	ac29      	add	r4, sp, #164	; 0xa4
 8009802:	f418 7f80 	tst.w	r8, #256	; 0x100
 8009806:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8009808:	f040 82b0 	bne.w	8009d6c <_vfprintf_r+0xd7c>
 800980c:	9b07      	ldr	r3, [sp, #28]
 800980e:	f8c4 9000 	str.w	r9, [r4]
 8009812:	441e      	add	r6, r3
 8009814:	6063      	str	r3, [r4, #4]
 8009816:	9628      	str	r6, [sp, #160]	; 0xa0
 8009818:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800981a:	3301      	adds	r3, #1
 800981c:	2b07      	cmp	r3, #7
 800981e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009820:	f300 82ea 	bgt.w	8009df8 <_vfprintf_r+0xe08>
 8009824:	3408      	adds	r4, #8
 8009826:	f018 0f04 	tst.w	r8, #4
 800982a:	f040 8578 	bne.w	800a31e <_vfprintf_r+0x132e>
 800982e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8009832:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009834:	428a      	cmp	r2, r1
 8009836:	bfac      	ite	ge
 8009838:	189b      	addge	r3, r3, r2
 800983a:	185b      	addlt	r3, r3, r1
 800983c:	9313      	str	r3, [sp, #76]	; 0x4c
 800983e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009840:	b13b      	cbz	r3, 8009852 <_vfprintf_r+0x862>
 8009842:	4651      	mov	r1, sl
 8009844:	4658      	mov	r0, fp
 8009846:	aa26      	add	r2, sp, #152	; 0x98
 8009848:	f002 ff61 	bl	800c70e <__sprint_r>
 800984c:	2800      	cmp	r0, #0
 800984e:	f040 8585 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009852:	2300      	movs	r3, #0
 8009854:	9327      	str	r3, [sp, #156]	; 0x9c
 8009856:	2f00      	cmp	r7, #0
 8009858:	f040 859c 	bne.w	800a394 <_vfprintf_r+0x13a4>
 800985c:	ac29      	add	r4, sp, #164	; 0xa4
 800985e:	e0e7      	b.n	8009a30 <_vfprintf_r+0xa40>
 8009860:	4607      	mov	r7, r0
 8009862:	e62d      	b.n	80094c0 <_vfprintf_r+0x4d0>
 8009864:	2306      	movs	r3, #6
 8009866:	e61d      	b.n	80094a4 <_vfprintf_r+0x4b4>
 8009868:	f802 0c01 	strb.w	r0, [r2, #-1]
 800986c:	e699      	b.n	80095a2 <_vfprintf_r+0x5b2>
 800986e:	f803 0b01 	strb.w	r0, [r3], #1
 8009872:	1aca      	subs	r2, r1, r3
 8009874:	2a00      	cmp	r2, #0
 8009876:	dafa      	bge.n	800986e <_vfprintf_r+0x87e>
 8009878:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800987a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800987c:	3201      	adds	r2, #1
 800987e:	f103 0301 	add.w	r3, r3, #1
 8009882:	bfb8      	it	lt
 8009884:	2300      	movlt	r3, #0
 8009886:	441d      	add	r5, r3
 8009888:	e69b      	b.n	80095c2 <_vfprintf_r+0x5d2>
 800988a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800988c:	462b      	mov	r3, r5
 800988e:	2030      	movs	r0, #48	; 0x30
 8009890:	18a9      	adds	r1, r5, r2
 8009892:	e7ee      	b.n	8009872 <_vfprintf_r+0x882>
 8009894:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009896:	2b46      	cmp	r3, #70	; 0x46
 8009898:	d005      	beq.n	80098a6 <_vfprintf_r+0x8b6>
 800989a:	2b45      	cmp	r3, #69	; 0x45
 800989c:	d11b      	bne.n	80098d6 <_vfprintf_r+0x8e6>
 800989e:	9b07      	ldr	r3, [sp, #28]
 80098a0:	1c5e      	adds	r6, r3, #1
 80098a2:	2302      	movs	r3, #2
 80098a4:	e001      	b.n	80098aa <_vfprintf_r+0x8ba>
 80098a6:	2303      	movs	r3, #3
 80098a8:	9e07      	ldr	r6, [sp, #28]
 80098aa:	aa24      	add	r2, sp, #144	; 0x90
 80098ac:	9204      	str	r2, [sp, #16]
 80098ae:	aa21      	add	r2, sp, #132	; 0x84
 80098b0:	9203      	str	r2, [sp, #12]
 80098b2:	aa20      	add	r2, sp, #128	; 0x80
 80098b4:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80098b8:	9300      	str	r3, [sp, #0]
 80098ba:	4658      	mov	r0, fp
 80098bc:	462b      	mov	r3, r5
 80098be:	9a08      	ldr	r2, [sp, #32]
 80098c0:	f000 ff26 	bl	800a710 <_dtoa_r>
 80098c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098c6:	4681      	mov	r9, r0
 80098c8:	2b47      	cmp	r3, #71	; 0x47
 80098ca:	d106      	bne.n	80098da <_vfprintf_r+0x8ea>
 80098cc:	f018 0f01 	tst.w	r8, #1
 80098d0:	d103      	bne.n	80098da <_vfprintf_r+0x8ea>
 80098d2:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80098d4:	e675      	b.n	80095c2 <_vfprintf_r+0x5d2>
 80098d6:	9e07      	ldr	r6, [sp, #28]
 80098d8:	e7e3      	b.n	80098a2 <_vfprintf_r+0x8b2>
 80098da:	eb09 0306 	add.w	r3, r9, r6
 80098de:	930d      	str	r3, [sp, #52]	; 0x34
 80098e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098e2:	2b46      	cmp	r3, #70	; 0x46
 80098e4:	d111      	bne.n	800990a <_vfprintf_r+0x91a>
 80098e6:	f899 3000 	ldrb.w	r3, [r9]
 80098ea:	2b30      	cmp	r3, #48	; 0x30
 80098ec:	d109      	bne.n	8009902 <_vfprintf_r+0x912>
 80098ee:	2200      	movs	r2, #0
 80098f0:	2300      	movs	r3, #0
 80098f2:	4629      	mov	r1, r5
 80098f4:	9808      	ldr	r0, [sp, #32]
 80098f6:	f7f7 f857 	bl	80009a8 <__aeabi_dcmpeq>
 80098fa:	b910      	cbnz	r0, 8009902 <_vfprintf_r+0x912>
 80098fc:	f1c6 0601 	rsb	r6, r6, #1
 8009900:	9620      	str	r6, [sp, #128]	; 0x80
 8009902:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009904:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009906:	441a      	add	r2, r3
 8009908:	920d      	str	r2, [sp, #52]	; 0x34
 800990a:	2200      	movs	r2, #0
 800990c:	2300      	movs	r3, #0
 800990e:	4629      	mov	r1, r5
 8009910:	9808      	ldr	r0, [sp, #32]
 8009912:	f7f7 f849 	bl	80009a8 <__aeabi_dcmpeq>
 8009916:	b108      	cbz	r0, 800991c <_vfprintf_r+0x92c>
 8009918:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800991a:	9324      	str	r3, [sp, #144]	; 0x90
 800991c:	2230      	movs	r2, #48	; 0x30
 800991e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009920:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009922:	4299      	cmp	r1, r3
 8009924:	d9d5      	bls.n	80098d2 <_vfprintf_r+0x8e2>
 8009926:	1c59      	adds	r1, r3, #1
 8009928:	9124      	str	r1, [sp, #144]	; 0x90
 800992a:	701a      	strb	r2, [r3, #0]
 800992c:	e7f7      	b.n	800991e <_vfprintf_r+0x92e>
 800992e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009930:	2b46      	cmp	r3, #70	; 0x46
 8009932:	f47f ae57 	bne.w	80095e4 <_vfprintf_r+0x5f4>
 8009936:	9a07      	ldr	r2, [sp, #28]
 8009938:	f008 0301 	and.w	r3, r8, #1
 800993c:	2d00      	cmp	r5, #0
 800993e:	ea43 0302 	orr.w	r3, r3, r2
 8009942:	dd1a      	ble.n	800997a <_vfprintf_r+0x98a>
 8009944:	2b00      	cmp	r3, #0
 8009946:	d034      	beq.n	80099b2 <_vfprintf_r+0x9c2>
 8009948:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800994a:	18eb      	adds	r3, r5, r3
 800994c:	441a      	add	r2, r3
 800994e:	9207      	str	r2, [sp, #28]
 8009950:	2366      	movs	r3, #102	; 0x66
 8009952:	930b      	str	r3, [sp, #44]	; 0x2c
 8009954:	e033      	b.n	80099be <_vfprintf_r+0x9ce>
 8009956:	f813 6b01 	ldrb.w	r6, [r3], #1
 800995a:	f802 6b01 	strb.w	r6, [r2], #1
 800995e:	e678      	b.n	8009652 <_vfprintf_r+0x662>
 8009960:	b941      	cbnz	r1, 8009974 <_vfprintf_r+0x984>
 8009962:	2230      	movs	r2, #48	; 0x30
 8009964:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8009968:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800996c:	3330      	adds	r3, #48	; 0x30
 800996e:	f802 3b01 	strb.w	r3, [r2], #1
 8009972:	e67a      	b.n	800966a <_vfprintf_r+0x67a>
 8009974:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009978:	e7f8      	b.n	800996c <_vfprintf_r+0x97c>
 800997a:	b1e3      	cbz	r3, 80099b6 <_vfprintf_r+0x9c6>
 800997c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800997e:	9a07      	ldr	r2, [sp, #28]
 8009980:	3301      	adds	r3, #1
 8009982:	e7e3      	b.n	800994c <_vfprintf_r+0x95c>
 8009984:	9b08      	ldr	r3, [sp, #32]
 8009986:	429d      	cmp	r5, r3
 8009988:	db07      	blt.n	800999a <_vfprintf_r+0x9aa>
 800998a:	f018 0f01 	tst.w	r8, #1
 800998e:	d02d      	beq.n	80099ec <_vfprintf_r+0x9fc>
 8009990:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009992:	18eb      	adds	r3, r5, r3
 8009994:	9307      	str	r3, [sp, #28]
 8009996:	2367      	movs	r3, #103	; 0x67
 8009998:	e7db      	b.n	8009952 <_vfprintf_r+0x962>
 800999a:	9b08      	ldr	r3, [sp, #32]
 800999c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800999e:	2d00      	cmp	r5, #0
 80099a0:	4413      	add	r3, r2
 80099a2:	9307      	str	r3, [sp, #28]
 80099a4:	dcf7      	bgt.n	8009996 <_vfprintf_r+0x9a6>
 80099a6:	9a07      	ldr	r2, [sp, #28]
 80099a8:	f1c5 0301 	rsb	r3, r5, #1
 80099ac:	441a      	add	r2, r3
 80099ae:	4613      	mov	r3, r2
 80099b0:	e7f0      	b.n	8009994 <_vfprintf_r+0x9a4>
 80099b2:	9507      	str	r5, [sp, #28]
 80099b4:	e7cc      	b.n	8009950 <_vfprintf_r+0x960>
 80099b6:	2366      	movs	r3, #102	; 0x66
 80099b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80099ba:	2301      	movs	r3, #1
 80099bc:	9307      	str	r3, [sp, #28]
 80099be:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 80099c2:	930d      	str	r3, [sp, #52]	; 0x34
 80099c4:	d025      	beq.n	8009a12 <_vfprintf_r+0xa22>
 80099c6:	2300      	movs	r3, #0
 80099c8:	2d00      	cmp	r5, #0
 80099ca:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80099ce:	f77f ae64 	ble.w	800969a <_vfprintf_r+0x6aa>
 80099d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	2bff      	cmp	r3, #255	; 0xff
 80099d8:	d10a      	bne.n	80099f0 <_vfprintf_r+0xa00>
 80099da:	9907      	ldr	r1, [sp, #28]
 80099dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80099e0:	4413      	add	r3, r2
 80099e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80099e4:	fb02 1303 	mla	r3, r2, r3, r1
 80099e8:	9307      	str	r3, [sp, #28]
 80099ea:	e656      	b.n	800969a <_vfprintf_r+0x6aa>
 80099ec:	9507      	str	r5, [sp, #28]
 80099ee:	e7d2      	b.n	8009996 <_vfprintf_r+0x9a6>
 80099f0:	42ab      	cmp	r3, r5
 80099f2:	daf2      	bge.n	80099da <_vfprintf_r+0x9ea>
 80099f4:	1aed      	subs	r5, r5, r3
 80099f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80099f8:	785b      	ldrb	r3, [r3, #1]
 80099fa:	b133      	cbz	r3, 8009a0a <_vfprintf_r+0xa1a>
 80099fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80099fe:	3301      	adds	r3, #1
 8009a00:	930d      	str	r3, [sp, #52]	; 0x34
 8009a02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a04:	3301      	adds	r3, #1
 8009a06:	930e      	str	r3, [sp, #56]	; 0x38
 8009a08:	e7e3      	b.n	80099d2 <_vfprintf_r+0x9e2>
 8009a0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a0c:	3301      	adds	r3, #1
 8009a0e:	930c      	str	r3, [sp, #48]	; 0x30
 8009a10:	e7df      	b.n	80099d2 <_vfprintf_r+0x9e2>
 8009a12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a14:	930c      	str	r3, [sp, #48]	; 0x30
 8009a16:	e640      	b.n	800969a <_vfprintf_r+0x6aa>
 8009a18:	4632      	mov	r2, r6
 8009a1a:	f852 3b04 	ldr.w	r3, [r2], #4
 8009a1e:	f018 0f20 	tst.w	r8, #32
 8009a22:	920a      	str	r2, [sp, #40]	; 0x28
 8009a24:	d009      	beq.n	8009a3a <_vfprintf_r+0xa4a>
 8009a26:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009a28:	4610      	mov	r0, r2
 8009a2a:	17d1      	asrs	r1, r2, #31
 8009a2c:	e9c3 0100 	strd	r0, r1, [r3]
 8009a30:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009a32:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8009a36:	f7ff bb5a 	b.w	80090ee <_vfprintf_r+0xfe>
 8009a3a:	f018 0f10 	tst.w	r8, #16
 8009a3e:	d002      	beq.n	8009a46 <_vfprintf_r+0xa56>
 8009a40:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009a42:	601a      	str	r2, [r3, #0]
 8009a44:	e7f4      	b.n	8009a30 <_vfprintf_r+0xa40>
 8009a46:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009a4a:	d002      	beq.n	8009a52 <_vfprintf_r+0xa62>
 8009a4c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009a4e:	801a      	strh	r2, [r3, #0]
 8009a50:	e7ee      	b.n	8009a30 <_vfprintf_r+0xa40>
 8009a52:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009a56:	d0f3      	beq.n	8009a40 <_vfprintf_r+0xa50>
 8009a58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009a5a:	701a      	strb	r2, [r3, #0]
 8009a5c:	e7e8      	b.n	8009a30 <_vfprintf_r+0xa40>
 8009a5e:	f048 0810 	orr.w	r8, r8, #16
 8009a62:	f018 0f20 	tst.w	r8, #32
 8009a66:	d01e      	beq.n	8009aa6 <_vfprintf_r+0xab6>
 8009a68:	3607      	adds	r6, #7
 8009a6a:	f026 0307 	bic.w	r3, r6, #7
 8009a6e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009a72:	930a      	str	r3, [sp, #40]	; 0x28
 8009a74:	2300      	movs	r3, #0
 8009a76:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8009a80:	9a07      	ldr	r2, [sp, #28]
 8009a82:	3201      	adds	r2, #1
 8009a84:	f000 849b 	beq.w	800a3be <_vfprintf_r+0x13ce>
 8009a88:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8009a8c:	920c      	str	r2, [sp, #48]	; 0x30
 8009a8e:	ea56 0207 	orrs.w	r2, r6, r7
 8009a92:	f040 849a 	bne.w	800a3ca <_vfprintf_r+0x13da>
 8009a96:	9a07      	ldr	r2, [sp, #28]
 8009a98:	2a00      	cmp	r2, #0
 8009a9a:	f000 80f5 	beq.w	8009c88 <_vfprintf_r+0xc98>
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	f040 8496 	bne.w	800a3d0 <_vfprintf_r+0x13e0>
 8009aa4:	e097      	b.n	8009bd6 <_vfprintf_r+0xbe6>
 8009aa6:	1d33      	adds	r3, r6, #4
 8009aa8:	f018 0f10 	tst.w	r8, #16
 8009aac:	930a      	str	r3, [sp, #40]	; 0x28
 8009aae:	d001      	beq.n	8009ab4 <_vfprintf_r+0xac4>
 8009ab0:	6836      	ldr	r6, [r6, #0]
 8009ab2:	e003      	b.n	8009abc <_vfprintf_r+0xacc>
 8009ab4:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009ab8:	d002      	beq.n	8009ac0 <_vfprintf_r+0xad0>
 8009aba:	8836      	ldrh	r6, [r6, #0]
 8009abc:	2700      	movs	r7, #0
 8009abe:	e7d9      	b.n	8009a74 <_vfprintf_r+0xa84>
 8009ac0:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009ac4:	d0f4      	beq.n	8009ab0 <_vfprintf_r+0xac0>
 8009ac6:	7836      	ldrb	r6, [r6, #0]
 8009ac8:	e7f8      	b.n	8009abc <_vfprintf_r+0xacc>
 8009aca:	4633      	mov	r3, r6
 8009acc:	f853 6b04 	ldr.w	r6, [r3], #4
 8009ad0:	2278      	movs	r2, #120	; 0x78
 8009ad2:	930a      	str	r3, [sp, #40]	; 0x28
 8009ad4:	f647 0330 	movw	r3, #30768	; 0x7830
 8009ad8:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8009adc:	4ba1      	ldr	r3, [pc, #644]	; (8009d64 <_vfprintf_r+0xd74>)
 8009ade:	2700      	movs	r7, #0
 8009ae0:	931b      	str	r3, [sp, #108]	; 0x6c
 8009ae2:	f048 0802 	orr.w	r8, r8, #2
 8009ae6:	2302      	movs	r3, #2
 8009ae8:	920b      	str	r2, [sp, #44]	; 0x2c
 8009aea:	e7c6      	b.n	8009a7a <_vfprintf_r+0xa8a>
 8009aec:	4633      	mov	r3, r6
 8009aee:	2500      	movs	r5, #0
 8009af0:	f853 9b04 	ldr.w	r9, [r3], #4
 8009af4:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8009af8:	930a      	str	r3, [sp, #40]	; 0x28
 8009afa:	9b07      	ldr	r3, [sp, #28]
 8009afc:	1c5e      	adds	r6, r3, #1
 8009afe:	d010      	beq.n	8009b22 <_vfprintf_r+0xb32>
 8009b00:	461a      	mov	r2, r3
 8009b02:	4629      	mov	r1, r5
 8009b04:	4648      	mov	r0, r9
 8009b06:	f001 ffe9 	bl	800badc <memchr>
 8009b0a:	4607      	mov	r7, r0
 8009b0c:	2800      	cmp	r0, #0
 8009b0e:	f43f ac74 	beq.w	80093fa <_vfprintf_r+0x40a>
 8009b12:	eba0 0309 	sub.w	r3, r0, r9
 8009b16:	462f      	mov	r7, r5
 8009b18:	462e      	mov	r6, r5
 8009b1a:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8009b1e:	9307      	str	r3, [sp, #28]
 8009b20:	e5c3      	b.n	80096aa <_vfprintf_r+0x6ba>
 8009b22:	4648      	mov	r0, r9
 8009b24:	f7f6 fb14 	bl	8000150 <strlen>
 8009b28:	462f      	mov	r7, r5
 8009b2a:	9007      	str	r0, [sp, #28]
 8009b2c:	e465      	b.n	80093fa <_vfprintf_r+0x40a>
 8009b2e:	f048 0810 	orr.w	r8, r8, #16
 8009b32:	f018 0f20 	tst.w	r8, #32
 8009b36:	d007      	beq.n	8009b48 <_vfprintf_r+0xb58>
 8009b38:	3607      	adds	r6, #7
 8009b3a:	f026 0307 	bic.w	r3, r6, #7
 8009b3e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009b42:	930a      	str	r3, [sp, #40]	; 0x28
 8009b44:	2301      	movs	r3, #1
 8009b46:	e798      	b.n	8009a7a <_vfprintf_r+0xa8a>
 8009b48:	1d33      	adds	r3, r6, #4
 8009b4a:	f018 0f10 	tst.w	r8, #16
 8009b4e:	930a      	str	r3, [sp, #40]	; 0x28
 8009b50:	d001      	beq.n	8009b56 <_vfprintf_r+0xb66>
 8009b52:	6836      	ldr	r6, [r6, #0]
 8009b54:	e003      	b.n	8009b5e <_vfprintf_r+0xb6e>
 8009b56:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009b5a:	d002      	beq.n	8009b62 <_vfprintf_r+0xb72>
 8009b5c:	8836      	ldrh	r6, [r6, #0]
 8009b5e:	2700      	movs	r7, #0
 8009b60:	e7f0      	b.n	8009b44 <_vfprintf_r+0xb54>
 8009b62:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009b66:	d0f4      	beq.n	8009b52 <_vfprintf_r+0xb62>
 8009b68:	7836      	ldrb	r6, [r6, #0]
 8009b6a:	e7f8      	b.n	8009b5e <_vfprintf_r+0xb6e>
 8009b6c:	4b7e      	ldr	r3, [pc, #504]	; (8009d68 <_vfprintf_r+0xd78>)
 8009b6e:	f018 0f20 	tst.w	r8, #32
 8009b72:	931b      	str	r3, [sp, #108]	; 0x6c
 8009b74:	d019      	beq.n	8009baa <_vfprintf_r+0xbba>
 8009b76:	3607      	adds	r6, #7
 8009b78:	f026 0307 	bic.w	r3, r6, #7
 8009b7c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009b80:	930a      	str	r3, [sp, #40]	; 0x28
 8009b82:	f018 0f01 	tst.w	r8, #1
 8009b86:	d00a      	beq.n	8009b9e <_vfprintf_r+0xbae>
 8009b88:	ea56 0307 	orrs.w	r3, r6, r7
 8009b8c:	d007      	beq.n	8009b9e <_vfprintf_r+0xbae>
 8009b8e:	2330      	movs	r3, #48	; 0x30
 8009b90:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009b94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b96:	f048 0802 	orr.w	r8, r8, #2
 8009b9a:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009b9e:	2302      	movs	r3, #2
 8009ba0:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8009ba4:	e769      	b.n	8009a7a <_vfprintf_r+0xa8a>
 8009ba6:	4b6f      	ldr	r3, [pc, #444]	; (8009d64 <_vfprintf_r+0xd74>)
 8009ba8:	e7e1      	b.n	8009b6e <_vfprintf_r+0xb7e>
 8009baa:	1d33      	adds	r3, r6, #4
 8009bac:	f018 0f10 	tst.w	r8, #16
 8009bb0:	930a      	str	r3, [sp, #40]	; 0x28
 8009bb2:	d001      	beq.n	8009bb8 <_vfprintf_r+0xbc8>
 8009bb4:	6836      	ldr	r6, [r6, #0]
 8009bb6:	e003      	b.n	8009bc0 <_vfprintf_r+0xbd0>
 8009bb8:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009bbc:	d002      	beq.n	8009bc4 <_vfprintf_r+0xbd4>
 8009bbe:	8836      	ldrh	r6, [r6, #0]
 8009bc0:	2700      	movs	r7, #0
 8009bc2:	e7de      	b.n	8009b82 <_vfprintf_r+0xb92>
 8009bc4:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009bc8:	d0f4      	beq.n	8009bb4 <_vfprintf_r+0xbc4>
 8009bca:	7836      	ldrb	r6, [r6, #0]
 8009bcc:	e7f8      	b.n	8009bc0 <_vfprintf_r+0xbd0>
 8009bce:	2f00      	cmp	r7, #0
 8009bd0:	bf08      	it	eq
 8009bd2:	2e0a      	cmpeq	r6, #10
 8009bd4:	d206      	bcs.n	8009be4 <_vfprintf_r+0xbf4>
 8009bd6:	3630      	adds	r6, #48	; 0x30
 8009bd8:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8009bdc:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8009be0:	f000 bc14 	b.w	800a40c <_vfprintf_r+0x141c>
 8009be4:	2300      	movs	r3, #0
 8009be6:	9308      	str	r3, [sp, #32]
 8009be8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bea:	ad52      	add	r5, sp, #328	; 0x148
 8009bec:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8009bf0:	220a      	movs	r2, #10
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	4630      	mov	r0, r6
 8009bf6:	4639      	mov	r1, r7
 8009bf8:	f7f6 ff96 	bl	8000b28 <__aeabi_uldivmod>
 8009bfc:	9b08      	ldr	r3, [sp, #32]
 8009bfe:	3230      	adds	r2, #48	; 0x30
 8009c00:	3301      	adds	r3, #1
 8009c02:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8009c06:	f805 2c01 	strb.w	r2, [r5, #-1]
 8009c0a:	9308      	str	r3, [sp, #32]
 8009c0c:	f1b8 0f00 	cmp.w	r8, #0
 8009c10:	d019      	beq.n	8009c46 <_vfprintf_r+0xc56>
 8009c12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c14:	9a08      	ldr	r2, [sp, #32]
 8009c16:	781b      	ldrb	r3, [r3, #0]
 8009c18:	429a      	cmp	r2, r3
 8009c1a:	d114      	bne.n	8009c46 <_vfprintf_r+0xc56>
 8009c1c:	2aff      	cmp	r2, #255	; 0xff
 8009c1e:	d012      	beq.n	8009c46 <_vfprintf_r+0xc56>
 8009c20:	2f00      	cmp	r7, #0
 8009c22:	bf08      	it	eq
 8009c24:	2e0a      	cmpeq	r6, #10
 8009c26:	d30e      	bcc.n	8009c46 <_vfprintf_r+0xc56>
 8009c28:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009c2a:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009c2c:	eba9 0903 	sub.w	r9, r9, r3
 8009c30:	461a      	mov	r2, r3
 8009c32:	4648      	mov	r0, r9
 8009c34:	f002 fcdd 	bl	800c5f2 <strncpy>
 8009c38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c3a:	785d      	ldrb	r5, [r3, #1]
 8009c3c:	b195      	cbz	r5, 8009c64 <_vfprintf_r+0xc74>
 8009c3e:	3301      	adds	r3, #1
 8009c40:	930e      	str	r3, [sp, #56]	; 0x38
 8009c42:	2300      	movs	r3, #0
 8009c44:	9308      	str	r3, [sp, #32]
 8009c46:	220a      	movs	r2, #10
 8009c48:	2300      	movs	r3, #0
 8009c4a:	4630      	mov	r0, r6
 8009c4c:	4639      	mov	r1, r7
 8009c4e:	f7f6 ff6b 	bl	8000b28 <__aeabi_uldivmod>
 8009c52:	2f00      	cmp	r7, #0
 8009c54:	bf08      	it	eq
 8009c56:	2e0a      	cmpeq	r6, #10
 8009c58:	f0c0 83d8 	bcc.w	800a40c <_vfprintf_r+0x141c>
 8009c5c:	4606      	mov	r6, r0
 8009c5e:	460f      	mov	r7, r1
 8009c60:	464d      	mov	r5, r9
 8009c62:	e7c5      	b.n	8009bf0 <_vfprintf_r+0xc00>
 8009c64:	9508      	str	r5, [sp, #32]
 8009c66:	e7ee      	b.n	8009c46 <_vfprintf_r+0xc56>
 8009c68:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009c6a:	f006 030f 	and.w	r3, r6, #15
 8009c6e:	5cd3      	ldrb	r3, [r2, r3]
 8009c70:	093a      	lsrs	r2, r7, #4
 8009c72:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8009c76:	0933      	lsrs	r3, r6, #4
 8009c78:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8009c7c:	461e      	mov	r6, r3
 8009c7e:	4617      	mov	r7, r2
 8009c80:	ea56 0307 	orrs.w	r3, r6, r7
 8009c84:	d1f0      	bne.n	8009c68 <_vfprintf_r+0xc78>
 8009c86:	e3c1      	b.n	800a40c <_vfprintf_r+0x141c>
 8009c88:	b933      	cbnz	r3, 8009c98 <_vfprintf_r+0xca8>
 8009c8a:	f018 0f01 	tst.w	r8, #1
 8009c8e:	d003      	beq.n	8009c98 <_vfprintf_r+0xca8>
 8009c90:	2330      	movs	r3, #48	; 0x30
 8009c92:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8009c96:	e7a1      	b.n	8009bdc <_vfprintf_r+0xbec>
 8009c98:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8009c9c:	e3b6      	b.n	800a40c <_vfprintf_r+0x141c>
 8009c9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	f000 837d 	beq.w	800a3a0 <_vfprintf_r+0x13b0>
 8009ca6:	2000      	movs	r0, #0
 8009ca8:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009cac:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8009cb0:	960a      	str	r6, [sp, #40]	; 0x28
 8009cb2:	f7ff bb3b 	b.w	800932c <_vfprintf_r+0x33c>
 8009cb6:	2010      	movs	r0, #16
 8009cb8:	2b07      	cmp	r3, #7
 8009cba:	4402      	add	r2, r0
 8009cbc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009cc0:	6060      	str	r0, [r4, #4]
 8009cc2:	dd08      	ble.n	8009cd6 <_vfprintf_r+0xce6>
 8009cc4:	4651      	mov	r1, sl
 8009cc6:	4658      	mov	r0, fp
 8009cc8:	aa26      	add	r2, sp, #152	; 0x98
 8009cca:	f002 fd20 	bl	800c70e <__sprint_r>
 8009cce:	2800      	cmp	r0, #0
 8009cd0:	f040 8344 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009cd4:	a929      	add	r1, sp, #164	; 0xa4
 8009cd6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cd8:	460c      	mov	r4, r1
 8009cda:	3b10      	subs	r3, #16
 8009cdc:	9317      	str	r3, [sp, #92]	; 0x5c
 8009cde:	e500      	b.n	80096e2 <_vfprintf_r+0x6f2>
 8009ce0:	460c      	mov	r4, r1
 8009ce2:	e51a      	b.n	800971a <_vfprintf_r+0x72a>
 8009ce4:	4651      	mov	r1, sl
 8009ce6:	4658      	mov	r0, fp
 8009ce8:	aa26      	add	r2, sp, #152	; 0x98
 8009cea:	f002 fd10 	bl	800c70e <__sprint_r>
 8009cee:	2800      	cmp	r0, #0
 8009cf0:	f040 8334 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009cf4:	ac29      	add	r4, sp, #164	; 0xa4
 8009cf6:	e522      	b.n	800973e <_vfprintf_r+0x74e>
 8009cf8:	4651      	mov	r1, sl
 8009cfa:	4658      	mov	r0, fp
 8009cfc:	aa26      	add	r2, sp, #152	; 0x98
 8009cfe:	f002 fd06 	bl	800c70e <__sprint_r>
 8009d02:	2800      	cmp	r0, #0
 8009d04:	f040 832a 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009d08:	ac29      	add	r4, sp, #164	; 0xa4
 8009d0a:	e528      	b.n	800975e <_vfprintf_r+0x76e>
 8009d0c:	2010      	movs	r0, #16
 8009d0e:	2b07      	cmp	r3, #7
 8009d10:	4402      	add	r2, r0
 8009d12:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009d16:	6060      	str	r0, [r4, #4]
 8009d18:	dd08      	ble.n	8009d2c <_vfprintf_r+0xd3c>
 8009d1a:	4651      	mov	r1, sl
 8009d1c:	4658      	mov	r0, fp
 8009d1e:	aa26      	add	r2, sp, #152	; 0x98
 8009d20:	f002 fcf5 	bl	800c70e <__sprint_r>
 8009d24:	2800      	cmp	r0, #0
 8009d26:	f040 8319 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009d2a:	a929      	add	r1, sp, #164	; 0xa4
 8009d2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d2e:	460c      	mov	r4, r1
 8009d30:	3b10      	subs	r3, #16
 8009d32:	9317      	str	r3, [sp, #92]	; 0x5c
 8009d34:	e51c      	b.n	8009770 <_vfprintf_r+0x780>
 8009d36:	460c      	mov	r4, r1
 8009d38:	e536      	b.n	80097a8 <_vfprintf_r+0x7b8>
 8009d3a:	2010      	movs	r0, #16
 8009d3c:	2b07      	cmp	r3, #7
 8009d3e:	4402      	add	r2, r0
 8009d40:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009d44:	6060      	str	r0, [r4, #4]
 8009d46:	dd08      	ble.n	8009d5a <_vfprintf_r+0xd6a>
 8009d48:	4651      	mov	r1, sl
 8009d4a:	4658      	mov	r0, fp
 8009d4c:	aa26      	add	r2, sp, #152	; 0x98
 8009d4e:	f002 fcde 	bl	800c70e <__sprint_r>
 8009d52:	2800      	cmp	r0, #0
 8009d54:	f040 8302 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009d58:	a929      	add	r1, sp, #164	; 0xa4
 8009d5a:	460c      	mov	r4, r1
 8009d5c:	3e10      	subs	r6, #16
 8009d5e:	e527      	b.n	80097b0 <_vfprintf_r+0x7c0>
 8009d60:	460c      	mov	r4, r1
 8009d62:	e54e      	b.n	8009802 <_vfprintf_r+0x812>
 8009d64:	0800dfe0 	.word	0x0800dfe0
 8009d68:	0800dff1 	.word	0x0800dff1
 8009d6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d6e:	2b65      	cmp	r3, #101	; 0x65
 8009d70:	f340 8238 	ble.w	800a1e4 <_vfprintf_r+0x11f4>
 8009d74:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009d78:	2200      	movs	r2, #0
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	f7f6 fe14 	bl	80009a8 <__aeabi_dcmpeq>
 8009d80:	2800      	cmp	r0, #0
 8009d82:	d06a      	beq.n	8009e5a <_vfprintf_r+0xe6a>
 8009d84:	4b6e      	ldr	r3, [pc, #440]	; (8009f40 <_vfprintf_r+0xf50>)
 8009d86:	6023      	str	r3, [r4, #0]
 8009d88:	2301      	movs	r3, #1
 8009d8a:	441e      	add	r6, r3
 8009d8c:	6063      	str	r3, [r4, #4]
 8009d8e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009d90:	9628      	str	r6, [sp, #160]	; 0xa0
 8009d92:	3301      	adds	r3, #1
 8009d94:	2b07      	cmp	r3, #7
 8009d96:	9327      	str	r3, [sp, #156]	; 0x9c
 8009d98:	dc38      	bgt.n	8009e0c <_vfprintf_r+0xe1c>
 8009d9a:	3408      	adds	r4, #8
 8009d9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009d9e:	9a08      	ldr	r2, [sp, #32]
 8009da0:	4293      	cmp	r3, r2
 8009da2:	db03      	blt.n	8009dac <_vfprintf_r+0xdbc>
 8009da4:	f018 0f01 	tst.w	r8, #1
 8009da8:	f43f ad3d 	beq.w	8009826 <_vfprintf_r+0x836>
 8009dac:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009dae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009db0:	6023      	str	r3, [r4, #0]
 8009db2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009db4:	6063      	str	r3, [r4, #4]
 8009db6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009db8:	4413      	add	r3, r2
 8009dba:	9328      	str	r3, [sp, #160]	; 0xa0
 8009dbc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	2b07      	cmp	r3, #7
 8009dc2:	9327      	str	r3, [sp, #156]	; 0x9c
 8009dc4:	dc2c      	bgt.n	8009e20 <_vfprintf_r+0xe30>
 8009dc6:	3408      	adds	r4, #8
 8009dc8:	9b08      	ldr	r3, [sp, #32]
 8009dca:	1e5d      	subs	r5, r3, #1
 8009dcc:	2d00      	cmp	r5, #0
 8009dce:	f77f ad2a 	ble.w	8009826 <_vfprintf_r+0x836>
 8009dd2:	f04f 0910 	mov.w	r9, #16
 8009dd6:	4e5b      	ldr	r6, [pc, #364]	; (8009f44 <_vfprintf_r+0xf54>)
 8009dd8:	2d10      	cmp	r5, #16
 8009dda:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009dde:	f104 0108 	add.w	r1, r4, #8
 8009de2:	f103 0301 	add.w	r3, r3, #1
 8009de6:	6026      	str	r6, [r4, #0]
 8009de8:	dc24      	bgt.n	8009e34 <_vfprintf_r+0xe44>
 8009dea:	6065      	str	r5, [r4, #4]
 8009dec:	2b07      	cmp	r3, #7
 8009dee:	4415      	add	r5, r2
 8009df0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009df4:	f340 8290 	ble.w	800a318 <_vfprintf_r+0x1328>
 8009df8:	4651      	mov	r1, sl
 8009dfa:	4658      	mov	r0, fp
 8009dfc:	aa26      	add	r2, sp, #152	; 0x98
 8009dfe:	f002 fc86 	bl	800c70e <__sprint_r>
 8009e02:	2800      	cmp	r0, #0
 8009e04:	f040 82aa 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009e08:	ac29      	add	r4, sp, #164	; 0xa4
 8009e0a:	e50c      	b.n	8009826 <_vfprintf_r+0x836>
 8009e0c:	4651      	mov	r1, sl
 8009e0e:	4658      	mov	r0, fp
 8009e10:	aa26      	add	r2, sp, #152	; 0x98
 8009e12:	f002 fc7c 	bl	800c70e <__sprint_r>
 8009e16:	2800      	cmp	r0, #0
 8009e18:	f040 82a0 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009e1c:	ac29      	add	r4, sp, #164	; 0xa4
 8009e1e:	e7bd      	b.n	8009d9c <_vfprintf_r+0xdac>
 8009e20:	4651      	mov	r1, sl
 8009e22:	4658      	mov	r0, fp
 8009e24:	aa26      	add	r2, sp, #152	; 0x98
 8009e26:	f002 fc72 	bl	800c70e <__sprint_r>
 8009e2a:	2800      	cmp	r0, #0
 8009e2c:	f040 8296 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009e30:	ac29      	add	r4, sp, #164	; 0xa4
 8009e32:	e7c9      	b.n	8009dc8 <_vfprintf_r+0xdd8>
 8009e34:	3210      	adds	r2, #16
 8009e36:	2b07      	cmp	r3, #7
 8009e38:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009e3c:	f8c4 9004 	str.w	r9, [r4, #4]
 8009e40:	dd08      	ble.n	8009e54 <_vfprintf_r+0xe64>
 8009e42:	4651      	mov	r1, sl
 8009e44:	4658      	mov	r0, fp
 8009e46:	aa26      	add	r2, sp, #152	; 0x98
 8009e48:	f002 fc61 	bl	800c70e <__sprint_r>
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	f040 8285 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009e52:	a929      	add	r1, sp, #164	; 0xa4
 8009e54:	460c      	mov	r4, r1
 8009e56:	3d10      	subs	r5, #16
 8009e58:	e7be      	b.n	8009dd8 <_vfprintf_r+0xde8>
 8009e5a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	dc73      	bgt.n	8009f48 <_vfprintf_r+0xf58>
 8009e60:	4b37      	ldr	r3, [pc, #220]	; (8009f40 <_vfprintf_r+0xf50>)
 8009e62:	6023      	str	r3, [r4, #0]
 8009e64:	2301      	movs	r3, #1
 8009e66:	441e      	add	r6, r3
 8009e68:	6063      	str	r3, [r4, #4]
 8009e6a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009e6c:	9628      	str	r6, [sp, #160]	; 0xa0
 8009e6e:	3301      	adds	r3, #1
 8009e70:	2b07      	cmp	r3, #7
 8009e72:	9327      	str	r3, [sp, #156]	; 0x9c
 8009e74:	dc3c      	bgt.n	8009ef0 <_vfprintf_r+0xf00>
 8009e76:	3408      	adds	r4, #8
 8009e78:	9908      	ldr	r1, [sp, #32]
 8009e7a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009e7c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009e7e:	430a      	orrs	r2, r1
 8009e80:	f008 0101 	and.w	r1, r8, #1
 8009e84:	430a      	orrs	r2, r1
 8009e86:	f43f acce 	beq.w	8009826 <_vfprintf_r+0x836>
 8009e8a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009e8c:	6022      	str	r2, [r4, #0]
 8009e8e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009e90:	4413      	add	r3, r2
 8009e92:	9328      	str	r3, [sp, #160]	; 0xa0
 8009e94:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009e96:	6062      	str	r2, [r4, #4]
 8009e98:	3301      	adds	r3, #1
 8009e9a:	2b07      	cmp	r3, #7
 8009e9c:	9327      	str	r3, [sp, #156]	; 0x9c
 8009e9e:	dc31      	bgt.n	8009f04 <_vfprintf_r+0xf14>
 8009ea0:	3408      	adds	r4, #8
 8009ea2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009ea4:	2d00      	cmp	r5, #0
 8009ea6:	da1a      	bge.n	8009ede <_vfprintf_r+0xeee>
 8009ea8:	4623      	mov	r3, r4
 8009eaa:	4e26      	ldr	r6, [pc, #152]	; (8009f44 <_vfprintf_r+0xf54>)
 8009eac:	426d      	negs	r5, r5
 8009eae:	2d10      	cmp	r5, #16
 8009eb0:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8009eb4:	f104 0408 	add.w	r4, r4, #8
 8009eb8:	f102 0201 	add.w	r2, r2, #1
 8009ebc:	601e      	str	r6, [r3, #0]
 8009ebe:	dc2b      	bgt.n	8009f18 <_vfprintf_r+0xf28>
 8009ec0:	605d      	str	r5, [r3, #4]
 8009ec2:	2a07      	cmp	r2, #7
 8009ec4:	440d      	add	r5, r1
 8009ec6:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8009eca:	dd08      	ble.n	8009ede <_vfprintf_r+0xeee>
 8009ecc:	4651      	mov	r1, sl
 8009ece:	4658      	mov	r0, fp
 8009ed0:	aa26      	add	r2, sp, #152	; 0x98
 8009ed2:	f002 fc1c 	bl	800c70e <__sprint_r>
 8009ed6:	2800      	cmp	r0, #0
 8009ed8:	f040 8240 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009edc:	ac29      	add	r4, sp, #164	; 0xa4
 8009ede:	9b08      	ldr	r3, [sp, #32]
 8009ee0:	9a08      	ldr	r2, [sp, #32]
 8009ee2:	6063      	str	r3, [r4, #4]
 8009ee4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ee6:	f8c4 9000 	str.w	r9, [r4]
 8009eea:	4413      	add	r3, r2
 8009eec:	9328      	str	r3, [sp, #160]	; 0xa0
 8009eee:	e493      	b.n	8009818 <_vfprintf_r+0x828>
 8009ef0:	4651      	mov	r1, sl
 8009ef2:	4658      	mov	r0, fp
 8009ef4:	aa26      	add	r2, sp, #152	; 0x98
 8009ef6:	f002 fc0a 	bl	800c70e <__sprint_r>
 8009efa:	2800      	cmp	r0, #0
 8009efc:	f040 822e 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009f00:	ac29      	add	r4, sp, #164	; 0xa4
 8009f02:	e7b9      	b.n	8009e78 <_vfprintf_r+0xe88>
 8009f04:	4651      	mov	r1, sl
 8009f06:	4658      	mov	r0, fp
 8009f08:	aa26      	add	r2, sp, #152	; 0x98
 8009f0a:	f002 fc00 	bl	800c70e <__sprint_r>
 8009f0e:	2800      	cmp	r0, #0
 8009f10:	f040 8224 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009f14:	ac29      	add	r4, sp, #164	; 0xa4
 8009f16:	e7c4      	b.n	8009ea2 <_vfprintf_r+0xeb2>
 8009f18:	2010      	movs	r0, #16
 8009f1a:	2a07      	cmp	r2, #7
 8009f1c:	4401      	add	r1, r0
 8009f1e:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8009f22:	6058      	str	r0, [r3, #4]
 8009f24:	dd08      	ble.n	8009f38 <_vfprintf_r+0xf48>
 8009f26:	4651      	mov	r1, sl
 8009f28:	4658      	mov	r0, fp
 8009f2a:	aa26      	add	r2, sp, #152	; 0x98
 8009f2c:	f002 fbef 	bl	800c70e <__sprint_r>
 8009f30:	2800      	cmp	r0, #0
 8009f32:	f040 8213 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009f36:	ac29      	add	r4, sp, #164	; 0xa4
 8009f38:	4623      	mov	r3, r4
 8009f3a:	3d10      	subs	r5, #16
 8009f3c:	e7b7      	b.n	8009eae <_vfprintf_r+0xebe>
 8009f3e:	bf00      	nop
 8009f40:	0800e002 	.word	0x0800e002
 8009f44:	0800e034 	.word	0x0800e034
 8009f48:	9b08      	ldr	r3, [sp, #32]
 8009f4a:	42ab      	cmp	r3, r5
 8009f4c:	bfa8      	it	ge
 8009f4e:	462b      	movge	r3, r5
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	9307      	str	r3, [sp, #28]
 8009f54:	dd0a      	ble.n	8009f6c <_vfprintf_r+0xf7c>
 8009f56:	441e      	add	r6, r3
 8009f58:	e9c4 9300 	strd	r9, r3, [r4]
 8009f5c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009f5e:	9628      	str	r6, [sp, #160]	; 0xa0
 8009f60:	3301      	adds	r3, #1
 8009f62:	2b07      	cmp	r3, #7
 8009f64:	9327      	str	r3, [sp, #156]	; 0x9c
 8009f66:	f300 8088 	bgt.w	800a07a <_vfprintf_r+0x108a>
 8009f6a:	3408      	adds	r4, #8
 8009f6c:	9b07      	ldr	r3, [sp, #28]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	bfb4      	ite	lt
 8009f72:	462e      	movlt	r6, r5
 8009f74:	1aee      	subge	r6, r5, r3
 8009f76:	2e00      	cmp	r6, #0
 8009f78:	dd19      	ble.n	8009fae <_vfprintf_r+0xfbe>
 8009f7a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009f7e:	4898      	ldr	r0, [pc, #608]	; (800a1e0 <_vfprintf_r+0x11f0>)
 8009f80:	2e10      	cmp	r6, #16
 8009f82:	f103 0301 	add.w	r3, r3, #1
 8009f86:	f104 0108 	add.w	r1, r4, #8
 8009f8a:	6020      	str	r0, [r4, #0]
 8009f8c:	dc7f      	bgt.n	800a08e <_vfprintf_r+0x109e>
 8009f8e:	6066      	str	r6, [r4, #4]
 8009f90:	2b07      	cmp	r3, #7
 8009f92:	4416      	add	r6, r2
 8009f94:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009f98:	f340 808c 	ble.w	800a0b4 <_vfprintf_r+0x10c4>
 8009f9c:	4651      	mov	r1, sl
 8009f9e:	4658      	mov	r0, fp
 8009fa0:	aa26      	add	r2, sp, #152	; 0x98
 8009fa2:	f002 fbb4 	bl	800c70e <__sprint_r>
 8009fa6:	2800      	cmp	r0, #0
 8009fa8:	f040 81d8 	bne.w	800a35c <_vfprintf_r+0x136c>
 8009fac:	ac29      	add	r4, sp, #164	; 0xa4
 8009fae:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8009fb2:	444d      	add	r5, r9
 8009fb4:	d00a      	beq.n	8009fcc <_vfprintf_r+0xfdc>
 8009fb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d17d      	bne.n	800a0b8 <_vfprintf_r+0x10c8>
 8009fbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d17d      	bne.n	800a0be <_vfprintf_r+0x10ce>
 8009fc2:	9b08      	ldr	r3, [sp, #32]
 8009fc4:	444b      	add	r3, r9
 8009fc6:	429d      	cmp	r5, r3
 8009fc8:	bf28      	it	cs
 8009fca:	461d      	movcs	r5, r3
 8009fcc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009fce:	9a08      	ldr	r2, [sp, #32]
 8009fd0:	4293      	cmp	r3, r2
 8009fd2:	db02      	blt.n	8009fda <_vfprintf_r+0xfea>
 8009fd4:	f018 0f01 	tst.w	r8, #1
 8009fd8:	d00e      	beq.n	8009ff8 <_vfprintf_r+0x1008>
 8009fda:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009fdc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009fde:	6023      	str	r3, [r4, #0]
 8009fe0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009fe2:	6063      	str	r3, [r4, #4]
 8009fe4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009fe6:	4413      	add	r3, r2
 8009fe8:	9328      	str	r3, [sp, #160]	; 0xa0
 8009fea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009fec:	3301      	adds	r3, #1
 8009fee:	2b07      	cmp	r3, #7
 8009ff0:	9327      	str	r3, [sp, #156]	; 0x9c
 8009ff2:	f300 80e0 	bgt.w	800a1b6 <_vfprintf_r+0x11c6>
 8009ff6:	3408      	adds	r4, #8
 8009ff8:	9b08      	ldr	r3, [sp, #32]
 8009ffa:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8009ffc:	eb09 0203 	add.w	r2, r9, r3
 800a000:	1b9e      	subs	r6, r3, r6
 800a002:	1b52      	subs	r2, r2, r5
 800a004:	4296      	cmp	r6, r2
 800a006:	bfa8      	it	ge
 800a008:	4616      	movge	r6, r2
 800a00a:	2e00      	cmp	r6, #0
 800a00c:	dd0b      	ble.n	800a026 <_vfprintf_r+0x1036>
 800a00e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a010:	e9c4 5600 	strd	r5, r6, [r4]
 800a014:	4433      	add	r3, r6
 800a016:	9328      	str	r3, [sp, #160]	; 0xa0
 800a018:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a01a:	3301      	adds	r3, #1
 800a01c:	2b07      	cmp	r3, #7
 800a01e:	9327      	str	r3, [sp, #156]	; 0x9c
 800a020:	f300 80d3 	bgt.w	800a1ca <_vfprintf_r+0x11da>
 800a024:	3408      	adds	r4, #8
 800a026:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a028:	9b08      	ldr	r3, [sp, #32]
 800a02a:	2e00      	cmp	r6, #0
 800a02c:	eba3 0505 	sub.w	r5, r3, r5
 800a030:	bfa8      	it	ge
 800a032:	1bad      	subge	r5, r5, r6
 800a034:	2d00      	cmp	r5, #0
 800a036:	f77f abf6 	ble.w	8009826 <_vfprintf_r+0x836>
 800a03a:	f04f 0910 	mov.w	r9, #16
 800a03e:	4e68      	ldr	r6, [pc, #416]	; (800a1e0 <_vfprintf_r+0x11f0>)
 800a040:	2d10      	cmp	r5, #16
 800a042:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a046:	f104 0108 	add.w	r1, r4, #8
 800a04a:	f103 0301 	add.w	r3, r3, #1
 800a04e:	6026      	str	r6, [r4, #0]
 800a050:	f77f aecb 	ble.w	8009dea <_vfprintf_r+0xdfa>
 800a054:	3210      	adds	r2, #16
 800a056:	2b07      	cmp	r3, #7
 800a058:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a05c:	f8c4 9004 	str.w	r9, [r4, #4]
 800a060:	dd08      	ble.n	800a074 <_vfprintf_r+0x1084>
 800a062:	4651      	mov	r1, sl
 800a064:	4658      	mov	r0, fp
 800a066:	aa26      	add	r2, sp, #152	; 0x98
 800a068:	f002 fb51 	bl	800c70e <__sprint_r>
 800a06c:	2800      	cmp	r0, #0
 800a06e:	f040 8175 	bne.w	800a35c <_vfprintf_r+0x136c>
 800a072:	a929      	add	r1, sp, #164	; 0xa4
 800a074:	460c      	mov	r4, r1
 800a076:	3d10      	subs	r5, #16
 800a078:	e7e2      	b.n	800a040 <_vfprintf_r+0x1050>
 800a07a:	4651      	mov	r1, sl
 800a07c:	4658      	mov	r0, fp
 800a07e:	aa26      	add	r2, sp, #152	; 0x98
 800a080:	f002 fb45 	bl	800c70e <__sprint_r>
 800a084:	2800      	cmp	r0, #0
 800a086:	f040 8169 	bne.w	800a35c <_vfprintf_r+0x136c>
 800a08a:	ac29      	add	r4, sp, #164	; 0xa4
 800a08c:	e76e      	b.n	8009f6c <_vfprintf_r+0xf7c>
 800a08e:	2010      	movs	r0, #16
 800a090:	2b07      	cmp	r3, #7
 800a092:	4402      	add	r2, r0
 800a094:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a098:	6060      	str	r0, [r4, #4]
 800a09a:	dd08      	ble.n	800a0ae <_vfprintf_r+0x10be>
 800a09c:	4651      	mov	r1, sl
 800a09e:	4658      	mov	r0, fp
 800a0a0:	aa26      	add	r2, sp, #152	; 0x98
 800a0a2:	f002 fb34 	bl	800c70e <__sprint_r>
 800a0a6:	2800      	cmp	r0, #0
 800a0a8:	f040 8158 	bne.w	800a35c <_vfprintf_r+0x136c>
 800a0ac:	a929      	add	r1, sp, #164	; 0xa4
 800a0ae:	460c      	mov	r4, r1
 800a0b0:	3e10      	subs	r6, #16
 800a0b2:	e762      	b.n	8009f7a <_vfprintf_r+0xf8a>
 800a0b4:	460c      	mov	r4, r1
 800a0b6:	e77a      	b.n	8009fae <_vfprintf_r+0xfbe>
 800a0b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d04b      	beq.n	800a156 <_vfprintf_r+0x1166>
 800a0be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0c0:	3b01      	subs	r3, #1
 800a0c2:	930c      	str	r3, [sp, #48]	; 0x30
 800a0c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a0c6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a0c8:	6023      	str	r3, [r4, #0]
 800a0ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a0cc:	6063      	str	r3, [r4, #4]
 800a0ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a0d0:	4413      	add	r3, r2
 800a0d2:	9328      	str	r3, [sp, #160]	; 0xa0
 800a0d4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a0d6:	3301      	adds	r3, #1
 800a0d8:	2b07      	cmp	r3, #7
 800a0da:	9327      	str	r3, [sp, #156]	; 0x9c
 800a0dc:	dc42      	bgt.n	800a164 <_vfprintf_r+0x1174>
 800a0de:	3408      	adds	r4, #8
 800a0e0:	9b08      	ldr	r3, [sp, #32]
 800a0e2:	444b      	add	r3, r9
 800a0e4:	1b5a      	subs	r2, r3, r5
 800a0e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0e8:	781b      	ldrb	r3, [r3, #0]
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	bfa8      	it	ge
 800a0ee:	4613      	movge	r3, r2
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	461e      	mov	r6, r3
 800a0f4:	dd0a      	ble.n	800a10c <_vfprintf_r+0x111c>
 800a0f6:	e9c4 5300 	strd	r5, r3, [r4]
 800a0fa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a0fc:	4433      	add	r3, r6
 800a0fe:	9328      	str	r3, [sp, #160]	; 0xa0
 800a100:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a102:	3301      	adds	r3, #1
 800a104:	2b07      	cmp	r3, #7
 800a106:	9327      	str	r3, [sp, #156]	; 0x9c
 800a108:	dc36      	bgt.n	800a178 <_vfprintf_r+0x1188>
 800a10a:	3408      	adds	r4, #8
 800a10c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a10e:	2e00      	cmp	r6, #0
 800a110:	781b      	ldrb	r3, [r3, #0]
 800a112:	bfb4      	ite	lt
 800a114:	461e      	movlt	r6, r3
 800a116:	1b9e      	subge	r6, r3, r6
 800a118:	2e00      	cmp	r6, #0
 800a11a:	dd18      	ble.n	800a14e <_vfprintf_r+0x115e>
 800a11c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800a120:	482f      	ldr	r0, [pc, #188]	; (800a1e0 <_vfprintf_r+0x11f0>)
 800a122:	2e10      	cmp	r6, #16
 800a124:	f102 0201 	add.w	r2, r2, #1
 800a128:	f104 0108 	add.w	r1, r4, #8
 800a12c:	6020      	str	r0, [r4, #0]
 800a12e:	dc2d      	bgt.n	800a18c <_vfprintf_r+0x119c>
 800a130:	4433      	add	r3, r6
 800a132:	2a07      	cmp	r2, #7
 800a134:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a138:	6066      	str	r6, [r4, #4]
 800a13a:	dd3a      	ble.n	800a1b2 <_vfprintf_r+0x11c2>
 800a13c:	4651      	mov	r1, sl
 800a13e:	4658      	mov	r0, fp
 800a140:	aa26      	add	r2, sp, #152	; 0x98
 800a142:	f002 fae4 	bl	800c70e <__sprint_r>
 800a146:	2800      	cmp	r0, #0
 800a148:	f040 8108 	bne.w	800a35c <_vfprintf_r+0x136c>
 800a14c:	ac29      	add	r4, sp, #164	; 0xa4
 800a14e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a150:	781b      	ldrb	r3, [r3, #0]
 800a152:	441d      	add	r5, r3
 800a154:	e72f      	b.n	8009fb6 <_vfprintf_r+0xfc6>
 800a156:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a158:	3b01      	subs	r3, #1
 800a15a:	930e      	str	r3, [sp, #56]	; 0x38
 800a15c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a15e:	3b01      	subs	r3, #1
 800a160:	930d      	str	r3, [sp, #52]	; 0x34
 800a162:	e7af      	b.n	800a0c4 <_vfprintf_r+0x10d4>
 800a164:	4651      	mov	r1, sl
 800a166:	4658      	mov	r0, fp
 800a168:	aa26      	add	r2, sp, #152	; 0x98
 800a16a:	f002 fad0 	bl	800c70e <__sprint_r>
 800a16e:	2800      	cmp	r0, #0
 800a170:	f040 80f4 	bne.w	800a35c <_vfprintf_r+0x136c>
 800a174:	ac29      	add	r4, sp, #164	; 0xa4
 800a176:	e7b3      	b.n	800a0e0 <_vfprintf_r+0x10f0>
 800a178:	4651      	mov	r1, sl
 800a17a:	4658      	mov	r0, fp
 800a17c:	aa26      	add	r2, sp, #152	; 0x98
 800a17e:	f002 fac6 	bl	800c70e <__sprint_r>
 800a182:	2800      	cmp	r0, #0
 800a184:	f040 80ea 	bne.w	800a35c <_vfprintf_r+0x136c>
 800a188:	ac29      	add	r4, sp, #164	; 0xa4
 800a18a:	e7bf      	b.n	800a10c <_vfprintf_r+0x111c>
 800a18c:	2010      	movs	r0, #16
 800a18e:	2a07      	cmp	r2, #7
 800a190:	4403      	add	r3, r0
 800a192:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a196:	6060      	str	r0, [r4, #4]
 800a198:	dd08      	ble.n	800a1ac <_vfprintf_r+0x11bc>
 800a19a:	4651      	mov	r1, sl
 800a19c:	4658      	mov	r0, fp
 800a19e:	aa26      	add	r2, sp, #152	; 0x98
 800a1a0:	f002 fab5 	bl	800c70e <__sprint_r>
 800a1a4:	2800      	cmp	r0, #0
 800a1a6:	f040 80d9 	bne.w	800a35c <_vfprintf_r+0x136c>
 800a1aa:	a929      	add	r1, sp, #164	; 0xa4
 800a1ac:	460c      	mov	r4, r1
 800a1ae:	3e10      	subs	r6, #16
 800a1b0:	e7b4      	b.n	800a11c <_vfprintf_r+0x112c>
 800a1b2:	460c      	mov	r4, r1
 800a1b4:	e7cb      	b.n	800a14e <_vfprintf_r+0x115e>
 800a1b6:	4651      	mov	r1, sl
 800a1b8:	4658      	mov	r0, fp
 800a1ba:	aa26      	add	r2, sp, #152	; 0x98
 800a1bc:	f002 faa7 	bl	800c70e <__sprint_r>
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	f040 80cb 	bne.w	800a35c <_vfprintf_r+0x136c>
 800a1c6:	ac29      	add	r4, sp, #164	; 0xa4
 800a1c8:	e716      	b.n	8009ff8 <_vfprintf_r+0x1008>
 800a1ca:	4651      	mov	r1, sl
 800a1cc:	4658      	mov	r0, fp
 800a1ce:	aa26      	add	r2, sp, #152	; 0x98
 800a1d0:	f002 fa9d 	bl	800c70e <__sprint_r>
 800a1d4:	2800      	cmp	r0, #0
 800a1d6:	f040 80c1 	bne.w	800a35c <_vfprintf_r+0x136c>
 800a1da:	ac29      	add	r4, sp, #164	; 0xa4
 800a1dc:	e723      	b.n	800a026 <_vfprintf_r+0x1036>
 800a1de:	bf00      	nop
 800a1e0:	0800e034 	.word	0x0800e034
 800a1e4:	9a08      	ldr	r2, [sp, #32]
 800a1e6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a1e8:	2a01      	cmp	r2, #1
 800a1ea:	f106 0601 	add.w	r6, r6, #1
 800a1ee:	f103 0301 	add.w	r3, r3, #1
 800a1f2:	f104 0508 	add.w	r5, r4, #8
 800a1f6:	dc03      	bgt.n	800a200 <_vfprintf_r+0x1210>
 800a1f8:	f018 0f01 	tst.w	r8, #1
 800a1fc:	f000 8081 	beq.w	800a302 <_vfprintf_r+0x1312>
 800a200:	2201      	movs	r2, #1
 800a202:	2b07      	cmp	r3, #7
 800a204:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a208:	f8c4 9000 	str.w	r9, [r4]
 800a20c:	6062      	str	r2, [r4, #4]
 800a20e:	dd08      	ble.n	800a222 <_vfprintf_r+0x1232>
 800a210:	4651      	mov	r1, sl
 800a212:	4658      	mov	r0, fp
 800a214:	aa26      	add	r2, sp, #152	; 0x98
 800a216:	f002 fa7a 	bl	800c70e <__sprint_r>
 800a21a:	2800      	cmp	r0, #0
 800a21c:	f040 809e 	bne.w	800a35c <_vfprintf_r+0x136c>
 800a220:	ad29      	add	r5, sp, #164	; 0xa4
 800a222:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a224:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a226:	602b      	str	r3, [r5, #0]
 800a228:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a22a:	606b      	str	r3, [r5, #4]
 800a22c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a22e:	4413      	add	r3, r2
 800a230:	9328      	str	r3, [sp, #160]	; 0xa0
 800a232:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a234:	3301      	adds	r3, #1
 800a236:	2b07      	cmp	r3, #7
 800a238:	9327      	str	r3, [sp, #156]	; 0x9c
 800a23a:	dc32      	bgt.n	800a2a2 <_vfprintf_r+0x12b2>
 800a23c:	3508      	adds	r5, #8
 800a23e:	9b08      	ldr	r3, [sp, #32]
 800a240:	2200      	movs	r2, #0
 800a242:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a246:	1e5c      	subs	r4, r3, #1
 800a248:	2300      	movs	r3, #0
 800a24a:	f7f6 fbad 	bl	80009a8 <__aeabi_dcmpeq>
 800a24e:	2800      	cmp	r0, #0
 800a250:	d130      	bne.n	800a2b4 <_vfprintf_r+0x12c4>
 800a252:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a254:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a256:	9a08      	ldr	r2, [sp, #32]
 800a258:	3101      	adds	r1, #1
 800a25a:	3b01      	subs	r3, #1
 800a25c:	f109 0001 	add.w	r0, r9, #1
 800a260:	4413      	add	r3, r2
 800a262:	2907      	cmp	r1, #7
 800a264:	e9c5 0400 	strd	r0, r4, [r5]
 800a268:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800a26c:	dd52      	ble.n	800a314 <_vfprintf_r+0x1324>
 800a26e:	4651      	mov	r1, sl
 800a270:	4658      	mov	r0, fp
 800a272:	aa26      	add	r2, sp, #152	; 0x98
 800a274:	f002 fa4b 	bl	800c70e <__sprint_r>
 800a278:	2800      	cmp	r0, #0
 800a27a:	d16f      	bne.n	800a35c <_vfprintf_r+0x136c>
 800a27c:	ad29      	add	r5, sp, #164	; 0xa4
 800a27e:	ab22      	add	r3, sp, #136	; 0x88
 800a280:	602b      	str	r3, [r5, #0]
 800a282:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a284:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a286:	606b      	str	r3, [r5, #4]
 800a288:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a28a:	4413      	add	r3, r2
 800a28c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a28e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a290:	3301      	adds	r3, #1
 800a292:	2b07      	cmp	r3, #7
 800a294:	9327      	str	r3, [sp, #156]	; 0x9c
 800a296:	f73f adaf 	bgt.w	8009df8 <_vfprintf_r+0xe08>
 800a29a:	f105 0408 	add.w	r4, r5, #8
 800a29e:	f7ff bac2 	b.w	8009826 <_vfprintf_r+0x836>
 800a2a2:	4651      	mov	r1, sl
 800a2a4:	4658      	mov	r0, fp
 800a2a6:	aa26      	add	r2, sp, #152	; 0x98
 800a2a8:	f002 fa31 	bl	800c70e <__sprint_r>
 800a2ac:	2800      	cmp	r0, #0
 800a2ae:	d155      	bne.n	800a35c <_vfprintf_r+0x136c>
 800a2b0:	ad29      	add	r5, sp, #164	; 0xa4
 800a2b2:	e7c4      	b.n	800a23e <_vfprintf_r+0x124e>
 800a2b4:	2c00      	cmp	r4, #0
 800a2b6:	dde2      	ble.n	800a27e <_vfprintf_r+0x128e>
 800a2b8:	f04f 0910 	mov.w	r9, #16
 800a2bc:	4e5a      	ldr	r6, [pc, #360]	; (800a428 <_vfprintf_r+0x1438>)
 800a2be:	2c10      	cmp	r4, #16
 800a2c0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a2c4:	f105 0108 	add.w	r1, r5, #8
 800a2c8:	f103 0301 	add.w	r3, r3, #1
 800a2cc:	602e      	str	r6, [r5, #0]
 800a2ce:	dc07      	bgt.n	800a2e0 <_vfprintf_r+0x12f0>
 800a2d0:	606c      	str	r4, [r5, #4]
 800a2d2:	2b07      	cmp	r3, #7
 800a2d4:	4414      	add	r4, r2
 800a2d6:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800a2da:	dcc8      	bgt.n	800a26e <_vfprintf_r+0x127e>
 800a2dc:	460d      	mov	r5, r1
 800a2de:	e7ce      	b.n	800a27e <_vfprintf_r+0x128e>
 800a2e0:	3210      	adds	r2, #16
 800a2e2:	2b07      	cmp	r3, #7
 800a2e4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a2e8:	f8c5 9004 	str.w	r9, [r5, #4]
 800a2ec:	dd06      	ble.n	800a2fc <_vfprintf_r+0x130c>
 800a2ee:	4651      	mov	r1, sl
 800a2f0:	4658      	mov	r0, fp
 800a2f2:	aa26      	add	r2, sp, #152	; 0x98
 800a2f4:	f002 fa0b 	bl	800c70e <__sprint_r>
 800a2f8:	bb80      	cbnz	r0, 800a35c <_vfprintf_r+0x136c>
 800a2fa:	a929      	add	r1, sp, #164	; 0xa4
 800a2fc:	460d      	mov	r5, r1
 800a2fe:	3c10      	subs	r4, #16
 800a300:	e7dd      	b.n	800a2be <_vfprintf_r+0x12ce>
 800a302:	2201      	movs	r2, #1
 800a304:	2b07      	cmp	r3, #7
 800a306:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a30a:	f8c4 9000 	str.w	r9, [r4]
 800a30e:	6062      	str	r2, [r4, #4]
 800a310:	ddb5      	ble.n	800a27e <_vfprintf_r+0x128e>
 800a312:	e7ac      	b.n	800a26e <_vfprintf_r+0x127e>
 800a314:	3508      	adds	r5, #8
 800a316:	e7b2      	b.n	800a27e <_vfprintf_r+0x128e>
 800a318:	460c      	mov	r4, r1
 800a31a:	f7ff ba84 	b.w	8009826 <_vfprintf_r+0x836>
 800a31e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a322:	1a9d      	subs	r5, r3, r2
 800a324:	2d00      	cmp	r5, #0
 800a326:	f77f aa82 	ble.w	800982e <_vfprintf_r+0x83e>
 800a32a:	f04f 0810 	mov.w	r8, #16
 800a32e:	4e3f      	ldr	r6, [pc, #252]	; (800a42c <_vfprintf_r+0x143c>)
 800a330:	2d10      	cmp	r5, #16
 800a332:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a336:	6026      	str	r6, [r4, #0]
 800a338:	f103 0301 	add.w	r3, r3, #1
 800a33c:	dc17      	bgt.n	800a36e <_vfprintf_r+0x137e>
 800a33e:	6065      	str	r5, [r4, #4]
 800a340:	2b07      	cmp	r3, #7
 800a342:	4415      	add	r5, r2
 800a344:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a348:	f77f aa71 	ble.w	800982e <_vfprintf_r+0x83e>
 800a34c:	4651      	mov	r1, sl
 800a34e:	4658      	mov	r0, fp
 800a350:	aa26      	add	r2, sp, #152	; 0x98
 800a352:	f002 f9dc 	bl	800c70e <__sprint_r>
 800a356:	2800      	cmp	r0, #0
 800a358:	f43f aa69 	beq.w	800982e <_vfprintf_r+0x83e>
 800a35c:	2f00      	cmp	r7, #0
 800a35e:	f43f a884 	beq.w	800946a <_vfprintf_r+0x47a>
 800a362:	4639      	mov	r1, r7
 800a364:	4658      	mov	r0, fp
 800a366:	f001 f91b 	bl	800b5a0 <_free_r>
 800a36a:	f7ff b87e 	b.w	800946a <_vfprintf_r+0x47a>
 800a36e:	3210      	adds	r2, #16
 800a370:	2b07      	cmp	r3, #7
 800a372:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a376:	f8c4 8004 	str.w	r8, [r4, #4]
 800a37a:	dc02      	bgt.n	800a382 <_vfprintf_r+0x1392>
 800a37c:	3408      	adds	r4, #8
 800a37e:	3d10      	subs	r5, #16
 800a380:	e7d6      	b.n	800a330 <_vfprintf_r+0x1340>
 800a382:	4651      	mov	r1, sl
 800a384:	4658      	mov	r0, fp
 800a386:	aa26      	add	r2, sp, #152	; 0x98
 800a388:	f002 f9c1 	bl	800c70e <__sprint_r>
 800a38c:	2800      	cmp	r0, #0
 800a38e:	d1e5      	bne.n	800a35c <_vfprintf_r+0x136c>
 800a390:	ac29      	add	r4, sp, #164	; 0xa4
 800a392:	e7f4      	b.n	800a37e <_vfprintf_r+0x138e>
 800a394:	4639      	mov	r1, r7
 800a396:	4658      	mov	r0, fp
 800a398:	f001 f902 	bl	800b5a0 <_free_r>
 800a39c:	f7ff ba5e 	b.w	800985c <_vfprintf_r+0x86c>
 800a3a0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a3a2:	b91b      	cbnz	r3, 800a3ac <_vfprintf_r+0x13bc>
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	9327      	str	r3, [sp, #156]	; 0x9c
 800a3a8:	f7ff b85f 	b.w	800946a <_vfprintf_r+0x47a>
 800a3ac:	4651      	mov	r1, sl
 800a3ae:	4658      	mov	r0, fp
 800a3b0:	aa26      	add	r2, sp, #152	; 0x98
 800a3b2:	f002 f9ac 	bl	800c70e <__sprint_r>
 800a3b6:	2800      	cmp	r0, #0
 800a3b8:	d0f4      	beq.n	800a3a4 <_vfprintf_r+0x13b4>
 800a3ba:	f7ff b856 	b.w	800946a <_vfprintf_r+0x47a>
 800a3be:	ea56 0207 	orrs.w	r2, r6, r7
 800a3c2:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800a3c6:	f43f ab6a 	beq.w	8009a9e <_vfprintf_r+0xaae>
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	f43f abff 	beq.w	8009bce <_vfprintf_r+0xbde>
 800a3d0:	2b02      	cmp	r3, #2
 800a3d2:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800a3d6:	f43f ac47 	beq.w	8009c68 <_vfprintf_r+0xc78>
 800a3da:	08f2      	lsrs	r2, r6, #3
 800a3dc:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800a3e0:	08f8      	lsrs	r0, r7, #3
 800a3e2:	f006 0307 	and.w	r3, r6, #7
 800a3e6:	4607      	mov	r7, r0
 800a3e8:	4616      	mov	r6, r2
 800a3ea:	3330      	adds	r3, #48	; 0x30
 800a3ec:	ea56 0207 	orrs.w	r2, r6, r7
 800a3f0:	4649      	mov	r1, r9
 800a3f2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800a3f6:	d1f0      	bne.n	800a3da <_vfprintf_r+0x13ea>
 800a3f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3fa:	07d0      	lsls	r0, r2, #31
 800a3fc:	d506      	bpl.n	800a40c <_vfprintf_r+0x141c>
 800a3fe:	2b30      	cmp	r3, #48	; 0x30
 800a400:	d004      	beq.n	800a40c <_vfprintf_r+0x141c>
 800a402:	2330      	movs	r3, #48	; 0x30
 800a404:	f809 3c01 	strb.w	r3, [r9, #-1]
 800a408:	f1a1 0902 	sub.w	r9, r1, #2
 800a40c:	2700      	movs	r7, #0
 800a40e:	ab52      	add	r3, sp, #328	; 0x148
 800a410:	eba3 0309 	sub.w	r3, r3, r9
 800a414:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800a418:	9e07      	ldr	r6, [sp, #28]
 800a41a:	9307      	str	r3, [sp, #28]
 800a41c:	463d      	mov	r5, r7
 800a41e:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800a422:	f7ff b942 	b.w	80096aa <_vfprintf_r+0x6ba>
 800a426:	bf00      	nop
 800a428:	0800e034 	.word	0x0800e034
 800a42c:	0800e024 	.word	0x0800e024

0800a430 <__sbprintf>:
 800a430:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a432:	461f      	mov	r7, r3
 800a434:	898b      	ldrh	r3, [r1, #12]
 800a436:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800a43a:	f023 0302 	bic.w	r3, r3, #2
 800a43e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a442:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a444:	4615      	mov	r5, r2
 800a446:	9319      	str	r3, [sp, #100]	; 0x64
 800a448:	89cb      	ldrh	r3, [r1, #14]
 800a44a:	4606      	mov	r6, r0
 800a44c:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a450:	69cb      	ldr	r3, [r1, #28]
 800a452:	a816      	add	r0, sp, #88	; 0x58
 800a454:	9307      	str	r3, [sp, #28]
 800a456:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800a458:	460c      	mov	r4, r1
 800a45a:	9309      	str	r3, [sp, #36]	; 0x24
 800a45c:	ab1a      	add	r3, sp, #104	; 0x68
 800a45e:	9300      	str	r3, [sp, #0]
 800a460:	9304      	str	r3, [sp, #16]
 800a462:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a466:	9302      	str	r3, [sp, #8]
 800a468:	9305      	str	r3, [sp, #20]
 800a46a:	2300      	movs	r3, #0
 800a46c:	9306      	str	r3, [sp, #24]
 800a46e:	f001 fac5 	bl	800b9fc <__retarget_lock_init_recursive>
 800a472:	462a      	mov	r2, r5
 800a474:	463b      	mov	r3, r7
 800a476:	4669      	mov	r1, sp
 800a478:	4630      	mov	r0, r6
 800a47a:	f7fe fdb9 	bl	8008ff0 <_vfprintf_r>
 800a47e:	1e05      	subs	r5, r0, #0
 800a480:	db07      	blt.n	800a492 <__sbprintf+0x62>
 800a482:	4669      	mov	r1, sp
 800a484:	4630      	mov	r0, r6
 800a486:	f000 ff8f 	bl	800b3a8 <_fflush_r>
 800a48a:	2800      	cmp	r0, #0
 800a48c:	bf18      	it	ne
 800a48e:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800a492:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800a496:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a498:	065b      	lsls	r3, r3, #25
 800a49a:	bf42      	ittt	mi
 800a49c:	89a3      	ldrhmi	r3, [r4, #12]
 800a49e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800a4a2:	81a3      	strhmi	r3, [r4, #12]
 800a4a4:	f001 faab 	bl	800b9fe <__retarget_lock_close_recursive>
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800a4ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a4b0 <_vsnprintf_r>:
 800a4b0:	b530      	push	{r4, r5, lr}
 800a4b2:	1e14      	subs	r4, r2, #0
 800a4b4:	4605      	mov	r5, r0
 800a4b6:	b09b      	sub	sp, #108	; 0x6c
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	da05      	bge.n	800a4c8 <_vsnprintf_r+0x18>
 800a4bc:	238b      	movs	r3, #139	; 0x8b
 800a4be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a4c2:	602b      	str	r3, [r5, #0]
 800a4c4:	b01b      	add	sp, #108	; 0x6c
 800a4c6:	bd30      	pop	{r4, r5, pc}
 800a4c8:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a4cc:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a4d0:	bf0c      	ite	eq
 800a4d2:	4623      	moveq	r3, r4
 800a4d4:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800a4d8:	9302      	str	r3, [sp, #8]
 800a4da:	9305      	str	r3, [sp, #20]
 800a4dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a4e0:	4602      	mov	r2, r0
 800a4e2:	9100      	str	r1, [sp, #0]
 800a4e4:	9104      	str	r1, [sp, #16]
 800a4e6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a4ea:	4669      	mov	r1, sp
 800a4ec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a4ee:	4628      	mov	r0, r5
 800a4f0:	f7fd fb9a 	bl	8007c28 <_svfprintf_r>
 800a4f4:	1c43      	adds	r3, r0, #1
 800a4f6:	bfbc      	itt	lt
 800a4f8:	238b      	movlt	r3, #139	; 0x8b
 800a4fa:	602b      	strlt	r3, [r5, #0]
 800a4fc:	2c00      	cmp	r4, #0
 800a4fe:	d0e1      	beq.n	800a4c4 <_vsnprintf_r+0x14>
 800a500:	2200      	movs	r2, #0
 800a502:	9b00      	ldr	r3, [sp, #0]
 800a504:	701a      	strb	r2, [r3, #0]
 800a506:	e7dd      	b.n	800a4c4 <_vsnprintf_r+0x14>

0800a508 <vsnprintf>:
 800a508:	b507      	push	{r0, r1, r2, lr}
 800a50a:	9300      	str	r3, [sp, #0]
 800a50c:	4613      	mov	r3, r2
 800a50e:	460a      	mov	r2, r1
 800a510:	4601      	mov	r1, r0
 800a512:	4803      	ldr	r0, [pc, #12]	; (800a520 <vsnprintf+0x18>)
 800a514:	6800      	ldr	r0, [r0, #0]
 800a516:	f7ff ffcb 	bl	800a4b0 <_vsnprintf_r>
 800a51a:	b003      	add	sp, #12
 800a51c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a520:	2000002c 	.word	0x2000002c

0800a524 <__swsetup_r>:
 800a524:	b538      	push	{r3, r4, r5, lr}
 800a526:	4b2a      	ldr	r3, [pc, #168]	; (800a5d0 <__swsetup_r+0xac>)
 800a528:	4605      	mov	r5, r0
 800a52a:	6818      	ldr	r0, [r3, #0]
 800a52c:	460c      	mov	r4, r1
 800a52e:	b118      	cbz	r0, 800a538 <__swsetup_r+0x14>
 800a530:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a532:	b90b      	cbnz	r3, 800a538 <__swsetup_r+0x14>
 800a534:	f000 ffa4 	bl	800b480 <__sinit>
 800a538:	89a3      	ldrh	r3, [r4, #12]
 800a53a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a53e:	0718      	lsls	r0, r3, #28
 800a540:	d422      	bmi.n	800a588 <__swsetup_r+0x64>
 800a542:	06d9      	lsls	r1, r3, #27
 800a544:	d407      	bmi.n	800a556 <__swsetup_r+0x32>
 800a546:	2309      	movs	r3, #9
 800a548:	602b      	str	r3, [r5, #0]
 800a54a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a54e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a552:	81a3      	strh	r3, [r4, #12]
 800a554:	e034      	b.n	800a5c0 <__swsetup_r+0x9c>
 800a556:	0758      	lsls	r0, r3, #29
 800a558:	d512      	bpl.n	800a580 <__swsetup_r+0x5c>
 800a55a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a55c:	b141      	cbz	r1, 800a570 <__swsetup_r+0x4c>
 800a55e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a562:	4299      	cmp	r1, r3
 800a564:	d002      	beq.n	800a56c <__swsetup_r+0x48>
 800a566:	4628      	mov	r0, r5
 800a568:	f001 f81a 	bl	800b5a0 <_free_r>
 800a56c:	2300      	movs	r3, #0
 800a56e:	6323      	str	r3, [r4, #48]	; 0x30
 800a570:	89a3      	ldrh	r3, [r4, #12]
 800a572:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a576:	81a3      	strh	r3, [r4, #12]
 800a578:	2300      	movs	r3, #0
 800a57a:	6063      	str	r3, [r4, #4]
 800a57c:	6923      	ldr	r3, [r4, #16]
 800a57e:	6023      	str	r3, [r4, #0]
 800a580:	89a3      	ldrh	r3, [r4, #12]
 800a582:	f043 0308 	orr.w	r3, r3, #8
 800a586:	81a3      	strh	r3, [r4, #12]
 800a588:	6923      	ldr	r3, [r4, #16]
 800a58a:	b94b      	cbnz	r3, 800a5a0 <__swsetup_r+0x7c>
 800a58c:	89a3      	ldrh	r3, [r4, #12]
 800a58e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a592:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a596:	d003      	beq.n	800a5a0 <__swsetup_r+0x7c>
 800a598:	4621      	mov	r1, r4
 800a59a:	4628      	mov	r0, r5
 800a59c:	f001 fa5e 	bl	800ba5c <__smakebuf_r>
 800a5a0:	89a0      	ldrh	r0, [r4, #12]
 800a5a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a5a6:	f010 0301 	ands.w	r3, r0, #1
 800a5aa:	d00a      	beq.n	800a5c2 <__swsetup_r+0x9e>
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	60a3      	str	r3, [r4, #8]
 800a5b0:	6963      	ldr	r3, [r4, #20]
 800a5b2:	425b      	negs	r3, r3
 800a5b4:	61a3      	str	r3, [r4, #24]
 800a5b6:	6923      	ldr	r3, [r4, #16]
 800a5b8:	b943      	cbnz	r3, 800a5cc <__swsetup_r+0xa8>
 800a5ba:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a5be:	d1c4      	bne.n	800a54a <__swsetup_r+0x26>
 800a5c0:	bd38      	pop	{r3, r4, r5, pc}
 800a5c2:	0781      	lsls	r1, r0, #30
 800a5c4:	bf58      	it	pl
 800a5c6:	6963      	ldrpl	r3, [r4, #20]
 800a5c8:	60a3      	str	r3, [r4, #8]
 800a5ca:	e7f4      	b.n	800a5b6 <__swsetup_r+0x92>
 800a5cc:	2000      	movs	r0, #0
 800a5ce:	e7f7      	b.n	800a5c0 <__swsetup_r+0x9c>
 800a5d0:	2000002c 	.word	0x2000002c

0800a5d4 <register_fini>:
 800a5d4:	4b02      	ldr	r3, [pc, #8]	; (800a5e0 <register_fini+0xc>)
 800a5d6:	b113      	cbz	r3, 800a5de <register_fini+0xa>
 800a5d8:	4802      	ldr	r0, [pc, #8]	; (800a5e4 <register_fini+0x10>)
 800a5da:	f000 b805 	b.w	800a5e8 <atexit>
 800a5de:	4770      	bx	lr
 800a5e0:	00000000 	.word	0x00000000
 800a5e4:	0800b4d1 	.word	0x0800b4d1

0800a5e8 <atexit>:
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	4601      	mov	r1, r0
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	f002 bd92 	b.w	800d118 <__register_exitproc>

0800a5f4 <quorem>:
 800a5f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f8:	6903      	ldr	r3, [r0, #16]
 800a5fa:	690c      	ldr	r4, [r1, #16]
 800a5fc:	4607      	mov	r7, r0
 800a5fe:	42a3      	cmp	r3, r4
 800a600:	f2c0 8083 	blt.w	800a70a <quorem+0x116>
 800a604:	3c01      	subs	r4, #1
 800a606:	f100 0514 	add.w	r5, r0, #20
 800a60a:	f101 0814 	add.w	r8, r1, #20
 800a60e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a612:	9301      	str	r3, [sp, #4]
 800a614:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a618:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a61c:	3301      	adds	r3, #1
 800a61e:	429a      	cmp	r2, r3
 800a620:	fbb2 f6f3 	udiv	r6, r2, r3
 800a624:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a628:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a62c:	d332      	bcc.n	800a694 <quorem+0xa0>
 800a62e:	f04f 0e00 	mov.w	lr, #0
 800a632:	4640      	mov	r0, r8
 800a634:	46ac      	mov	ip, r5
 800a636:	46f2      	mov	sl, lr
 800a638:	f850 2b04 	ldr.w	r2, [r0], #4
 800a63c:	b293      	uxth	r3, r2
 800a63e:	fb06 e303 	mla	r3, r6, r3, lr
 800a642:	0c12      	lsrs	r2, r2, #16
 800a644:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a648:	fb06 e202 	mla	r2, r6, r2, lr
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	ebaa 0303 	sub.w	r3, sl, r3
 800a652:	f8dc a000 	ldr.w	sl, [ip]
 800a656:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a65a:	fa1f fa8a 	uxth.w	sl, sl
 800a65e:	4453      	add	r3, sl
 800a660:	fa1f fa82 	uxth.w	sl, r2
 800a664:	f8dc 2000 	ldr.w	r2, [ip]
 800a668:	4581      	cmp	r9, r0
 800a66a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a66e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a672:	b29b      	uxth	r3, r3
 800a674:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a678:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a67c:	f84c 3b04 	str.w	r3, [ip], #4
 800a680:	d2da      	bcs.n	800a638 <quorem+0x44>
 800a682:	f855 300b 	ldr.w	r3, [r5, fp]
 800a686:	b92b      	cbnz	r3, 800a694 <quorem+0xa0>
 800a688:	9b01      	ldr	r3, [sp, #4]
 800a68a:	3b04      	subs	r3, #4
 800a68c:	429d      	cmp	r5, r3
 800a68e:	461a      	mov	r2, r3
 800a690:	d32f      	bcc.n	800a6f2 <quorem+0xfe>
 800a692:	613c      	str	r4, [r7, #16]
 800a694:	4638      	mov	r0, r7
 800a696:	f001 fc83 	bl	800bfa0 <__mcmp>
 800a69a:	2800      	cmp	r0, #0
 800a69c:	db25      	blt.n	800a6ea <quorem+0xf6>
 800a69e:	4628      	mov	r0, r5
 800a6a0:	f04f 0c00 	mov.w	ip, #0
 800a6a4:	3601      	adds	r6, #1
 800a6a6:	f858 1b04 	ldr.w	r1, [r8], #4
 800a6aa:	f8d0 e000 	ldr.w	lr, [r0]
 800a6ae:	b28b      	uxth	r3, r1
 800a6b0:	ebac 0303 	sub.w	r3, ip, r3
 800a6b4:	fa1f f28e 	uxth.w	r2, lr
 800a6b8:	4413      	add	r3, r2
 800a6ba:	0c0a      	lsrs	r2, r1, #16
 800a6bc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a6c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a6c4:	b29b      	uxth	r3, r3
 800a6c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6ca:	45c1      	cmp	r9, r8
 800a6cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a6d0:	f840 3b04 	str.w	r3, [r0], #4
 800a6d4:	d2e7      	bcs.n	800a6a6 <quorem+0xb2>
 800a6d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6de:	b922      	cbnz	r2, 800a6ea <quorem+0xf6>
 800a6e0:	3b04      	subs	r3, #4
 800a6e2:	429d      	cmp	r5, r3
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	d30a      	bcc.n	800a6fe <quorem+0x10a>
 800a6e8:	613c      	str	r4, [r7, #16]
 800a6ea:	4630      	mov	r0, r6
 800a6ec:	b003      	add	sp, #12
 800a6ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6f2:	6812      	ldr	r2, [r2, #0]
 800a6f4:	3b04      	subs	r3, #4
 800a6f6:	2a00      	cmp	r2, #0
 800a6f8:	d1cb      	bne.n	800a692 <quorem+0x9e>
 800a6fa:	3c01      	subs	r4, #1
 800a6fc:	e7c6      	b.n	800a68c <quorem+0x98>
 800a6fe:	6812      	ldr	r2, [r2, #0]
 800a700:	3b04      	subs	r3, #4
 800a702:	2a00      	cmp	r2, #0
 800a704:	d1f0      	bne.n	800a6e8 <quorem+0xf4>
 800a706:	3c01      	subs	r4, #1
 800a708:	e7eb      	b.n	800a6e2 <quorem+0xee>
 800a70a:	2000      	movs	r0, #0
 800a70c:	e7ee      	b.n	800a6ec <quorem+0xf8>
	...

0800a710 <_dtoa_r>:
 800a710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a714:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800a716:	b097      	sub	sp, #92	; 0x5c
 800a718:	4681      	mov	r9, r0
 800a71a:	4614      	mov	r4, r2
 800a71c:	461d      	mov	r5, r3
 800a71e:	4692      	mov	sl, r2
 800a720:	469b      	mov	fp, r3
 800a722:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800a724:	b149      	cbz	r1, 800a73a <_dtoa_r+0x2a>
 800a726:	2301      	movs	r3, #1
 800a728:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a72a:	4093      	lsls	r3, r2
 800a72c:	608b      	str	r3, [r1, #8]
 800a72e:	604a      	str	r2, [r1, #4]
 800a730:	f001 fa2f 	bl	800bb92 <_Bfree>
 800a734:	2300      	movs	r3, #0
 800a736:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800a73a:	1e2b      	subs	r3, r5, #0
 800a73c:	bfad      	iteet	ge
 800a73e:	2300      	movge	r3, #0
 800a740:	2201      	movlt	r2, #1
 800a742:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a746:	6033      	strge	r3, [r6, #0]
 800a748:	4ba3      	ldr	r3, [pc, #652]	; (800a9d8 <_dtoa_r+0x2c8>)
 800a74a:	bfb8      	it	lt
 800a74c:	6032      	strlt	r2, [r6, #0]
 800a74e:	ea33 030b 	bics.w	r3, r3, fp
 800a752:	f8cd b00c 	str.w	fp, [sp, #12]
 800a756:	d119      	bne.n	800a78c <_dtoa_r+0x7c>
 800a758:	f242 730f 	movw	r3, #9999	; 0x270f
 800a75c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a75e:	6013      	str	r3, [r2, #0]
 800a760:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a764:	4323      	orrs	r3, r4
 800a766:	f000 857b 	beq.w	800b260 <_dtoa_r+0xb50>
 800a76a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a76c:	b90b      	cbnz	r3, 800a772 <_dtoa_r+0x62>
 800a76e:	4b9b      	ldr	r3, [pc, #620]	; (800a9dc <_dtoa_r+0x2cc>)
 800a770:	e020      	b.n	800a7b4 <_dtoa_r+0xa4>
 800a772:	4b9a      	ldr	r3, [pc, #616]	; (800a9dc <_dtoa_r+0x2cc>)
 800a774:	9306      	str	r3, [sp, #24]
 800a776:	3303      	adds	r3, #3
 800a778:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a77a:	6013      	str	r3, [r2, #0]
 800a77c:	9806      	ldr	r0, [sp, #24]
 800a77e:	b017      	add	sp, #92	; 0x5c
 800a780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a784:	4b96      	ldr	r3, [pc, #600]	; (800a9e0 <_dtoa_r+0x2d0>)
 800a786:	9306      	str	r3, [sp, #24]
 800a788:	3308      	adds	r3, #8
 800a78a:	e7f5      	b.n	800a778 <_dtoa_r+0x68>
 800a78c:	2200      	movs	r2, #0
 800a78e:	2300      	movs	r3, #0
 800a790:	4650      	mov	r0, sl
 800a792:	4659      	mov	r1, fp
 800a794:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800a798:	f7f6 f906 	bl	80009a8 <__aeabi_dcmpeq>
 800a79c:	4607      	mov	r7, r0
 800a79e:	b158      	cbz	r0, 800a7b8 <_dtoa_r+0xa8>
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a7a4:	6013      	str	r3, [r2, #0]
 800a7a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	f000 8556 	beq.w	800b25a <_dtoa_r+0xb4a>
 800a7ae:	488d      	ldr	r0, [pc, #564]	; (800a9e4 <_dtoa_r+0x2d4>)
 800a7b0:	6018      	str	r0, [r3, #0]
 800a7b2:	1e43      	subs	r3, r0, #1
 800a7b4:	9306      	str	r3, [sp, #24]
 800a7b6:	e7e1      	b.n	800a77c <_dtoa_r+0x6c>
 800a7b8:	ab14      	add	r3, sp, #80	; 0x50
 800a7ba:	9301      	str	r3, [sp, #4]
 800a7bc:	ab15      	add	r3, sp, #84	; 0x54
 800a7be:	9300      	str	r3, [sp, #0]
 800a7c0:	4648      	mov	r0, r9
 800a7c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a7c6:	f001 fc97 	bl	800c0f8 <__d2b>
 800a7ca:	9b03      	ldr	r3, [sp, #12]
 800a7cc:	4680      	mov	r8, r0
 800a7ce:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800a7d2:	2e00      	cmp	r6, #0
 800a7d4:	d07f      	beq.n	800a8d6 <_dtoa_r+0x1c6>
 800a7d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a7da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7dc:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800a7e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7e4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a7e8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a7ec:	9713      	str	r7, [sp, #76]	; 0x4c
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	4b7d      	ldr	r3, [pc, #500]	; (800a9e8 <_dtoa_r+0x2d8>)
 800a7f2:	f7f5 fcb9 	bl	8000168 <__aeabi_dsub>
 800a7f6:	a372      	add	r3, pc, #456	; (adr r3, 800a9c0 <_dtoa_r+0x2b0>)
 800a7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7fc:	f7f5 fe6c 	bl	80004d8 <__aeabi_dmul>
 800a800:	a371      	add	r3, pc, #452	; (adr r3, 800a9c8 <_dtoa_r+0x2b8>)
 800a802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a806:	f7f5 fcb1 	bl	800016c <__adddf3>
 800a80a:	4604      	mov	r4, r0
 800a80c:	4630      	mov	r0, r6
 800a80e:	460d      	mov	r5, r1
 800a810:	f7f5 fdf8 	bl	8000404 <__aeabi_i2d>
 800a814:	a36e      	add	r3, pc, #440	; (adr r3, 800a9d0 <_dtoa_r+0x2c0>)
 800a816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a81a:	f7f5 fe5d 	bl	80004d8 <__aeabi_dmul>
 800a81e:	4602      	mov	r2, r0
 800a820:	460b      	mov	r3, r1
 800a822:	4620      	mov	r0, r4
 800a824:	4629      	mov	r1, r5
 800a826:	f7f5 fca1 	bl	800016c <__adddf3>
 800a82a:	4604      	mov	r4, r0
 800a82c:	460d      	mov	r5, r1
 800a82e:	f7f6 f903 	bl	8000a38 <__aeabi_d2iz>
 800a832:	2200      	movs	r2, #0
 800a834:	9003      	str	r0, [sp, #12]
 800a836:	2300      	movs	r3, #0
 800a838:	4620      	mov	r0, r4
 800a83a:	4629      	mov	r1, r5
 800a83c:	f7f6 f8be 	bl	80009bc <__aeabi_dcmplt>
 800a840:	b150      	cbz	r0, 800a858 <_dtoa_r+0x148>
 800a842:	9803      	ldr	r0, [sp, #12]
 800a844:	f7f5 fdde 	bl	8000404 <__aeabi_i2d>
 800a848:	4622      	mov	r2, r4
 800a84a:	462b      	mov	r3, r5
 800a84c:	f7f6 f8ac 	bl	80009a8 <__aeabi_dcmpeq>
 800a850:	b910      	cbnz	r0, 800a858 <_dtoa_r+0x148>
 800a852:	9b03      	ldr	r3, [sp, #12]
 800a854:	3b01      	subs	r3, #1
 800a856:	9303      	str	r3, [sp, #12]
 800a858:	9b03      	ldr	r3, [sp, #12]
 800a85a:	2b16      	cmp	r3, #22
 800a85c:	d858      	bhi.n	800a910 <_dtoa_r+0x200>
 800a85e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a862:	9a03      	ldr	r2, [sp, #12]
 800a864:	4b61      	ldr	r3, [pc, #388]	; (800a9ec <_dtoa_r+0x2dc>)
 800a866:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a86e:	f7f6 f8a5 	bl	80009bc <__aeabi_dcmplt>
 800a872:	2800      	cmp	r0, #0
 800a874:	d04e      	beq.n	800a914 <_dtoa_r+0x204>
 800a876:	9b03      	ldr	r3, [sp, #12]
 800a878:	3b01      	subs	r3, #1
 800a87a:	9303      	str	r3, [sp, #12]
 800a87c:	2300      	movs	r3, #0
 800a87e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a880:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a882:	1b9e      	subs	r6, r3, r6
 800a884:	1e73      	subs	r3, r6, #1
 800a886:	9309      	str	r3, [sp, #36]	; 0x24
 800a888:	bf49      	itett	mi
 800a88a:	f1c6 0301 	rsbmi	r3, r6, #1
 800a88e:	2300      	movpl	r3, #0
 800a890:	9308      	strmi	r3, [sp, #32]
 800a892:	2300      	movmi	r3, #0
 800a894:	bf54      	ite	pl
 800a896:	9308      	strpl	r3, [sp, #32]
 800a898:	9309      	strmi	r3, [sp, #36]	; 0x24
 800a89a:	9b03      	ldr	r3, [sp, #12]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	db3b      	blt.n	800a918 <_dtoa_r+0x208>
 800a8a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8a2:	9a03      	ldr	r2, [sp, #12]
 800a8a4:	4413      	add	r3, r2
 800a8a6:	9309      	str	r3, [sp, #36]	; 0x24
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	920e      	str	r2, [sp, #56]	; 0x38
 800a8ac:	930a      	str	r3, [sp, #40]	; 0x28
 800a8ae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a8b0:	2b09      	cmp	r3, #9
 800a8b2:	d86b      	bhi.n	800a98c <_dtoa_r+0x27c>
 800a8b4:	2b05      	cmp	r3, #5
 800a8b6:	bfc4      	itt	gt
 800a8b8:	3b04      	subgt	r3, #4
 800a8ba:	9320      	strgt	r3, [sp, #128]	; 0x80
 800a8bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a8be:	bfc8      	it	gt
 800a8c0:	2400      	movgt	r4, #0
 800a8c2:	f1a3 0302 	sub.w	r3, r3, #2
 800a8c6:	bfd8      	it	le
 800a8c8:	2401      	movle	r4, #1
 800a8ca:	2b03      	cmp	r3, #3
 800a8cc:	d869      	bhi.n	800a9a2 <_dtoa_r+0x292>
 800a8ce:	e8df f003 	tbb	[pc, r3]
 800a8d2:	392c      	.short	0x392c
 800a8d4:	5b37      	.short	0x5b37
 800a8d6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800a8da:	441e      	add	r6, r3
 800a8dc:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800a8e0:	2b20      	cmp	r3, #32
 800a8e2:	dd10      	ble.n	800a906 <_dtoa_r+0x1f6>
 800a8e4:	9a03      	ldr	r2, [sp, #12]
 800a8e6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800a8ea:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800a8ee:	409a      	lsls	r2, r3
 800a8f0:	fa24 f000 	lsr.w	r0, r4, r0
 800a8f4:	4310      	orrs	r0, r2
 800a8f6:	f7f5 fd75 	bl	80003e4 <__aeabi_ui2d>
 800a8fa:	2301      	movs	r3, #1
 800a8fc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a900:	3e01      	subs	r6, #1
 800a902:	9313      	str	r3, [sp, #76]	; 0x4c
 800a904:	e773      	b.n	800a7ee <_dtoa_r+0xde>
 800a906:	f1c3 0320 	rsb	r3, r3, #32
 800a90a:	fa04 f003 	lsl.w	r0, r4, r3
 800a90e:	e7f2      	b.n	800a8f6 <_dtoa_r+0x1e6>
 800a910:	2301      	movs	r3, #1
 800a912:	e7b4      	b.n	800a87e <_dtoa_r+0x16e>
 800a914:	900f      	str	r0, [sp, #60]	; 0x3c
 800a916:	e7b3      	b.n	800a880 <_dtoa_r+0x170>
 800a918:	9b08      	ldr	r3, [sp, #32]
 800a91a:	9a03      	ldr	r2, [sp, #12]
 800a91c:	1a9b      	subs	r3, r3, r2
 800a91e:	9308      	str	r3, [sp, #32]
 800a920:	4253      	negs	r3, r2
 800a922:	930a      	str	r3, [sp, #40]	; 0x28
 800a924:	2300      	movs	r3, #0
 800a926:	930e      	str	r3, [sp, #56]	; 0x38
 800a928:	e7c1      	b.n	800a8ae <_dtoa_r+0x19e>
 800a92a:	2300      	movs	r3, #0
 800a92c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a92e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a930:	2b00      	cmp	r3, #0
 800a932:	dc39      	bgt.n	800a9a8 <_dtoa_r+0x298>
 800a934:	2301      	movs	r3, #1
 800a936:	461a      	mov	r2, r3
 800a938:	9304      	str	r3, [sp, #16]
 800a93a:	9307      	str	r3, [sp, #28]
 800a93c:	9221      	str	r2, [sp, #132]	; 0x84
 800a93e:	e00c      	b.n	800a95a <_dtoa_r+0x24a>
 800a940:	2301      	movs	r3, #1
 800a942:	e7f3      	b.n	800a92c <_dtoa_r+0x21c>
 800a944:	2300      	movs	r3, #0
 800a946:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a948:	930b      	str	r3, [sp, #44]	; 0x2c
 800a94a:	9b03      	ldr	r3, [sp, #12]
 800a94c:	4413      	add	r3, r2
 800a94e:	9304      	str	r3, [sp, #16]
 800a950:	3301      	adds	r3, #1
 800a952:	2b01      	cmp	r3, #1
 800a954:	9307      	str	r3, [sp, #28]
 800a956:	bfb8      	it	lt
 800a958:	2301      	movlt	r3, #1
 800a95a:	2200      	movs	r2, #0
 800a95c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800a960:	2204      	movs	r2, #4
 800a962:	f102 0014 	add.w	r0, r2, #20
 800a966:	4298      	cmp	r0, r3
 800a968:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800a96c:	d920      	bls.n	800a9b0 <_dtoa_r+0x2a0>
 800a96e:	4648      	mov	r0, r9
 800a970:	f001 f8ea 	bl	800bb48 <_Balloc>
 800a974:	9006      	str	r0, [sp, #24]
 800a976:	2800      	cmp	r0, #0
 800a978:	d13e      	bne.n	800a9f8 <_dtoa_r+0x2e8>
 800a97a:	4602      	mov	r2, r0
 800a97c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a980:	4b1b      	ldr	r3, [pc, #108]	; (800a9f0 <_dtoa_r+0x2e0>)
 800a982:	481c      	ldr	r0, [pc, #112]	; (800a9f4 <_dtoa_r+0x2e4>)
 800a984:	f002 fc08 	bl	800d198 <__assert_func>
 800a988:	2301      	movs	r3, #1
 800a98a:	e7dc      	b.n	800a946 <_dtoa_r+0x236>
 800a98c:	2401      	movs	r4, #1
 800a98e:	2300      	movs	r3, #0
 800a990:	940b      	str	r4, [sp, #44]	; 0x2c
 800a992:	9320      	str	r3, [sp, #128]	; 0x80
 800a994:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a998:	2200      	movs	r2, #0
 800a99a:	9304      	str	r3, [sp, #16]
 800a99c:	9307      	str	r3, [sp, #28]
 800a99e:	2312      	movs	r3, #18
 800a9a0:	e7cc      	b.n	800a93c <_dtoa_r+0x22c>
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a9a6:	e7f5      	b.n	800a994 <_dtoa_r+0x284>
 800a9a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9aa:	9304      	str	r3, [sp, #16]
 800a9ac:	9307      	str	r3, [sp, #28]
 800a9ae:	e7d4      	b.n	800a95a <_dtoa_r+0x24a>
 800a9b0:	3101      	adds	r1, #1
 800a9b2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800a9b6:	0052      	lsls	r2, r2, #1
 800a9b8:	e7d3      	b.n	800a962 <_dtoa_r+0x252>
 800a9ba:	bf00      	nop
 800a9bc:	f3af 8000 	nop.w
 800a9c0:	636f4361 	.word	0x636f4361
 800a9c4:	3fd287a7 	.word	0x3fd287a7
 800a9c8:	8b60c8b3 	.word	0x8b60c8b3
 800a9cc:	3fc68a28 	.word	0x3fc68a28
 800a9d0:	509f79fb 	.word	0x509f79fb
 800a9d4:	3fd34413 	.word	0x3fd34413
 800a9d8:	7ff00000 	.word	0x7ff00000
 800a9dc:	0800e044 	.word	0x0800e044
 800a9e0:	0800e048 	.word	0x0800e048
 800a9e4:	0800e003 	.word	0x0800e003
 800a9e8:	3ff80000 	.word	0x3ff80000
 800a9ec:	0800e150 	.word	0x0800e150
 800a9f0:	0800e051 	.word	0x0800e051
 800a9f4:	0800e062 	.word	0x0800e062
 800a9f8:	9b06      	ldr	r3, [sp, #24]
 800a9fa:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800a9fe:	9b07      	ldr	r3, [sp, #28]
 800aa00:	2b0e      	cmp	r3, #14
 800aa02:	f200 80a1 	bhi.w	800ab48 <_dtoa_r+0x438>
 800aa06:	2c00      	cmp	r4, #0
 800aa08:	f000 809e 	beq.w	800ab48 <_dtoa_r+0x438>
 800aa0c:	9b03      	ldr	r3, [sp, #12]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	dd34      	ble.n	800aa7c <_dtoa_r+0x36c>
 800aa12:	4a96      	ldr	r2, [pc, #600]	; (800ac6c <_dtoa_r+0x55c>)
 800aa14:	f003 030f 	and.w	r3, r3, #15
 800aa18:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800aa1c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800aa20:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800aa24:	9b03      	ldr	r3, [sp, #12]
 800aa26:	05d8      	lsls	r0, r3, #23
 800aa28:	ea4f 1523 	mov.w	r5, r3, asr #4
 800aa2c:	d516      	bpl.n	800aa5c <_dtoa_r+0x34c>
 800aa2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa32:	4b8f      	ldr	r3, [pc, #572]	; (800ac70 <_dtoa_r+0x560>)
 800aa34:	2603      	movs	r6, #3
 800aa36:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa3a:	f7f5 fe77 	bl	800072c <__aeabi_ddiv>
 800aa3e:	4682      	mov	sl, r0
 800aa40:	468b      	mov	fp, r1
 800aa42:	f005 050f 	and.w	r5, r5, #15
 800aa46:	4c8a      	ldr	r4, [pc, #552]	; (800ac70 <_dtoa_r+0x560>)
 800aa48:	b955      	cbnz	r5, 800aa60 <_dtoa_r+0x350>
 800aa4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800aa4e:	4650      	mov	r0, sl
 800aa50:	4659      	mov	r1, fp
 800aa52:	f7f5 fe6b 	bl	800072c <__aeabi_ddiv>
 800aa56:	4682      	mov	sl, r0
 800aa58:	468b      	mov	fp, r1
 800aa5a:	e028      	b.n	800aaae <_dtoa_r+0x39e>
 800aa5c:	2602      	movs	r6, #2
 800aa5e:	e7f2      	b.n	800aa46 <_dtoa_r+0x336>
 800aa60:	07e9      	lsls	r1, r5, #31
 800aa62:	d508      	bpl.n	800aa76 <_dtoa_r+0x366>
 800aa64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800aa68:	e9d4 2300 	ldrd	r2, r3, [r4]
 800aa6c:	f7f5 fd34 	bl	80004d8 <__aeabi_dmul>
 800aa70:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800aa74:	3601      	adds	r6, #1
 800aa76:	106d      	asrs	r5, r5, #1
 800aa78:	3408      	adds	r4, #8
 800aa7a:	e7e5      	b.n	800aa48 <_dtoa_r+0x338>
 800aa7c:	f000 809f 	beq.w	800abbe <_dtoa_r+0x4ae>
 800aa80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa84:	9b03      	ldr	r3, [sp, #12]
 800aa86:	2602      	movs	r6, #2
 800aa88:	425c      	negs	r4, r3
 800aa8a:	4b78      	ldr	r3, [pc, #480]	; (800ac6c <_dtoa_r+0x55c>)
 800aa8c:	f004 020f 	and.w	r2, r4, #15
 800aa90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa98:	f7f5 fd1e 	bl	80004d8 <__aeabi_dmul>
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	4682      	mov	sl, r0
 800aaa0:	468b      	mov	fp, r1
 800aaa2:	4d73      	ldr	r5, [pc, #460]	; (800ac70 <_dtoa_r+0x560>)
 800aaa4:	1124      	asrs	r4, r4, #4
 800aaa6:	2c00      	cmp	r4, #0
 800aaa8:	d17e      	bne.n	800aba8 <_dtoa_r+0x498>
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d1d3      	bne.n	800aa56 <_dtoa_r+0x346>
 800aaae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	f000 8086 	beq.w	800abc2 <_dtoa_r+0x4b2>
 800aab6:	2200      	movs	r2, #0
 800aab8:	4650      	mov	r0, sl
 800aaba:	4659      	mov	r1, fp
 800aabc:	4b6d      	ldr	r3, [pc, #436]	; (800ac74 <_dtoa_r+0x564>)
 800aabe:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800aac2:	f7f5 ff7b 	bl	80009bc <__aeabi_dcmplt>
 800aac6:	2800      	cmp	r0, #0
 800aac8:	d07b      	beq.n	800abc2 <_dtoa_r+0x4b2>
 800aaca:	9b07      	ldr	r3, [sp, #28]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d078      	beq.n	800abc2 <_dtoa_r+0x4b2>
 800aad0:	9b04      	ldr	r3, [sp, #16]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	dd36      	ble.n	800ab44 <_dtoa_r+0x434>
 800aad6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800aada:	9b03      	ldr	r3, [sp, #12]
 800aadc:	2200      	movs	r2, #0
 800aade:	1e5d      	subs	r5, r3, #1
 800aae0:	4b65      	ldr	r3, [pc, #404]	; (800ac78 <_dtoa_r+0x568>)
 800aae2:	f7f5 fcf9 	bl	80004d8 <__aeabi_dmul>
 800aae6:	4682      	mov	sl, r0
 800aae8:	468b      	mov	fp, r1
 800aaea:	9c04      	ldr	r4, [sp, #16]
 800aaec:	3601      	adds	r6, #1
 800aaee:	4630      	mov	r0, r6
 800aaf0:	f7f5 fc88 	bl	8000404 <__aeabi_i2d>
 800aaf4:	4652      	mov	r2, sl
 800aaf6:	465b      	mov	r3, fp
 800aaf8:	f7f5 fcee 	bl	80004d8 <__aeabi_dmul>
 800aafc:	2200      	movs	r2, #0
 800aafe:	4b5f      	ldr	r3, [pc, #380]	; (800ac7c <_dtoa_r+0x56c>)
 800ab00:	f7f5 fb34 	bl	800016c <__adddf3>
 800ab04:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ab08:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ab0c:	9611      	str	r6, [sp, #68]	; 0x44
 800ab0e:	2c00      	cmp	r4, #0
 800ab10:	d15a      	bne.n	800abc8 <_dtoa_r+0x4b8>
 800ab12:	2200      	movs	r2, #0
 800ab14:	4650      	mov	r0, sl
 800ab16:	4659      	mov	r1, fp
 800ab18:	4b59      	ldr	r3, [pc, #356]	; (800ac80 <_dtoa_r+0x570>)
 800ab1a:	f7f5 fb25 	bl	8000168 <__aeabi_dsub>
 800ab1e:	4633      	mov	r3, r6
 800ab20:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ab22:	4682      	mov	sl, r0
 800ab24:	468b      	mov	fp, r1
 800ab26:	f7f5 ff67 	bl	80009f8 <__aeabi_dcmpgt>
 800ab2a:	2800      	cmp	r0, #0
 800ab2c:	f040 828b 	bne.w	800b046 <_dtoa_r+0x936>
 800ab30:	4650      	mov	r0, sl
 800ab32:	4659      	mov	r1, fp
 800ab34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ab36:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ab3a:	f7f5 ff3f 	bl	80009bc <__aeabi_dcmplt>
 800ab3e:	2800      	cmp	r0, #0
 800ab40:	f040 827f 	bne.w	800b042 <_dtoa_r+0x932>
 800ab44:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800ab48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	f2c0 814d 	blt.w	800adea <_dtoa_r+0x6da>
 800ab50:	9a03      	ldr	r2, [sp, #12]
 800ab52:	2a0e      	cmp	r2, #14
 800ab54:	f300 8149 	bgt.w	800adea <_dtoa_r+0x6da>
 800ab58:	4b44      	ldr	r3, [pc, #272]	; (800ac6c <_dtoa_r+0x55c>)
 800ab5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab5e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ab62:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ab66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	f280 80d6 	bge.w	800ad1a <_dtoa_r+0x60a>
 800ab6e:	9b07      	ldr	r3, [sp, #28]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	f300 80d2 	bgt.w	800ad1a <_dtoa_r+0x60a>
 800ab76:	f040 8263 	bne.w	800b040 <_dtoa_r+0x930>
 800ab7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab7e:	2200      	movs	r2, #0
 800ab80:	4b3f      	ldr	r3, [pc, #252]	; (800ac80 <_dtoa_r+0x570>)
 800ab82:	f7f5 fca9 	bl	80004d8 <__aeabi_dmul>
 800ab86:	4652      	mov	r2, sl
 800ab88:	465b      	mov	r3, fp
 800ab8a:	f7f5 ff2b 	bl	80009e4 <__aeabi_dcmpge>
 800ab8e:	9c07      	ldr	r4, [sp, #28]
 800ab90:	4625      	mov	r5, r4
 800ab92:	2800      	cmp	r0, #0
 800ab94:	f040 823c 	bne.w	800b010 <_dtoa_r+0x900>
 800ab98:	2331      	movs	r3, #49	; 0x31
 800ab9a:	9e06      	ldr	r6, [sp, #24]
 800ab9c:	f806 3b01 	strb.w	r3, [r6], #1
 800aba0:	9b03      	ldr	r3, [sp, #12]
 800aba2:	3301      	adds	r3, #1
 800aba4:	9303      	str	r3, [sp, #12]
 800aba6:	e237      	b.n	800b018 <_dtoa_r+0x908>
 800aba8:	07e2      	lsls	r2, r4, #31
 800abaa:	d505      	bpl.n	800abb8 <_dtoa_r+0x4a8>
 800abac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800abb0:	f7f5 fc92 	bl	80004d8 <__aeabi_dmul>
 800abb4:	2301      	movs	r3, #1
 800abb6:	3601      	adds	r6, #1
 800abb8:	1064      	asrs	r4, r4, #1
 800abba:	3508      	adds	r5, #8
 800abbc:	e773      	b.n	800aaa6 <_dtoa_r+0x396>
 800abbe:	2602      	movs	r6, #2
 800abc0:	e775      	b.n	800aaae <_dtoa_r+0x39e>
 800abc2:	9d03      	ldr	r5, [sp, #12]
 800abc4:	9c07      	ldr	r4, [sp, #28]
 800abc6:	e792      	b.n	800aaee <_dtoa_r+0x3de>
 800abc8:	9906      	ldr	r1, [sp, #24]
 800abca:	4b28      	ldr	r3, [pc, #160]	; (800ac6c <_dtoa_r+0x55c>)
 800abcc:	4421      	add	r1, r4
 800abce:	9112      	str	r1, [sp, #72]	; 0x48
 800abd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800abd2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800abd6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800abda:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800abde:	2900      	cmp	r1, #0
 800abe0:	d052      	beq.n	800ac88 <_dtoa_r+0x578>
 800abe2:	2000      	movs	r0, #0
 800abe4:	4927      	ldr	r1, [pc, #156]	; (800ac84 <_dtoa_r+0x574>)
 800abe6:	f7f5 fda1 	bl	800072c <__aeabi_ddiv>
 800abea:	4632      	mov	r2, r6
 800abec:	463b      	mov	r3, r7
 800abee:	f7f5 fabb 	bl	8000168 <__aeabi_dsub>
 800abf2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800abf6:	9e06      	ldr	r6, [sp, #24]
 800abf8:	4659      	mov	r1, fp
 800abfa:	4650      	mov	r0, sl
 800abfc:	f7f5 ff1c 	bl	8000a38 <__aeabi_d2iz>
 800ac00:	4604      	mov	r4, r0
 800ac02:	f7f5 fbff 	bl	8000404 <__aeabi_i2d>
 800ac06:	4602      	mov	r2, r0
 800ac08:	460b      	mov	r3, r1
 800ac0a:	4650      	mov	r0, sl
 800ac0c:	4659      	mov	r1, fp
 800ac0e:	f7f5 faab 	bl	8000168 <__aeabi_dsub>
 800ac12:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ac16:	3430      	adds	r4, #48	; 0x30
 800ac18:	f806 4b01 	strb.w	r4, [r6], #1
 800ac1c:	4682      	mov	sl, r0
 800ac1e:	468b      	mov	fp, r1
 800ac20:	f7f5 fecc 	bl	80009bc <__aeabi_dcmplt>
 800ac24:	2800      	cmp	r0, #0
 800ac26:	d170      	bne.n	800ad0a <_dtoa_r+0x5fa>
 800ac28:	4652      	mov	r2, sl
 800ac2a:	465b      	mov	r3, fp
 800ac2c:	2000      	movs	r0, #0
 800ac2e:	4911      	ldr	r1, [pc, #68]	; (800ac74 <_dtoa_r+0x564>)
 800ac30:	f7f5 fa9a 	bl	8000168 <__aeabi_dsub>
 800ac34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ac38:	f7f5 fec0 	bl	80009bc <__aeabi_dcmplt>
 800ac3c:	2800      	cmp	r0, #0
 800ac3e:	f040 80b6 	bne.w	800adae <_dtoa_r+0x69e>
 800ac42:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac44:	429e      	cmp	r6, r3
 800ac46:	f43f af7d 	beq.w	800ab44 <_dtoa_r+0x434>
 800ac4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ac4e:	2200      	movs	r2, #0
 800ac50:	4b09      	ldr	r3, [pc, #36]	; (800ac78 <_dtoa_r+0x568>)
 800ac52:	f7f5 fc41 	bl	80004d8 <__aeabi_dmul>
 800ac56:	2200      	movs	r2, #0
 800ac58:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ac5c:	4b06      	ldr	r3, [pc, #24]	; (800ac78 <_dtoa_r+0x568>)
 800ac5e:	4650      	mov	r0, sl
 800ac60:	4659      	mov	r1, fp
 800ac62:	f7f5 fc39 	bl	80004d8 <__aeabi_dmul>
 800ac66:	4682      	mov	sl, r0
 800ac68:	468b      	mov	fp, r1
 800ac6a:	e7c5      	b.n	800abf8 <_dtoa_r+0x4e8>
 800ac6c:	0800e150 	.word	0x0800e150
 800ac70:	0800e128 	.word	0x0800e128
 800ac74:	3ff00000 	.word	0x3ff00000
 800ac78:	40240000 	.word	0x40240000
 800ac7c:	401c0000 	.word	0x401c0000
 800ac80:	40140000 	.word	0x40140000
 800ac84:	3fe00000 	.word	0x3fe00000
 800ac88:	4630      	mov	r0, r6
 800ac8a:	4639      	mov	r1, r7
 800ac8c:	f7f5 fc24 	bl	80004d8 <__aeabi_dmul>
 800ac90:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ac94:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800ac96:	9e06      	ldr	r6, [sp, #24]
 800ac98:	4659      	mov	r1, fp
 800ac9a:	4650      	mov	r0, sl
 800ac9c:	f7f5 fecc 	bl	8000a38 <__aeabi_d2iz>
 800aca0:	4604      	mov	r4, r0
 800aca2:	f7f5 fbaf 	bl	8000404 <__aeabi_i2d>
 800aca6:	4602      	mov	r2, r0
 800aca8:	460b      	mov	r3, r1
 800acaa:	4650      	mov	r0, sl
 800acac:	4659      	mov	r1, fp
 800acae:	f7f5 fa5b 	bl	8000168 <__aeabi_dsub>
 800acb2:	3430      	adds	r4, #48	; 0x30
 800acb4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800acb6:	f806 4b01 	strb.w	r4, [r6], #1
 800acba:	429e      	cmp	r6, r3
 800acbc:	4682      	mov	sl, r0
 800acbe:	468b      	mov	fp, r1
 800acc0:	f04f 0200 	mov.w	r2, #0
 800acc4:	d123      	bne.n	800ad0e <_dtoa_r+0x5fe>
 800acc6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800acca:	4bb2      	ldr	r3, [pc, #712]	; (800af94 <_dtoa_r+0x884>)
 800accc:	f7f5 fa4e 	bl	800016c <__adddf3>
 800acd0:	4602      	mov	r2, r0
 800acd2:	460b      	mov	r3, r1
 800acd4:	4650      	mov	r0, sl
 800acd6:	4659      	mov	r1, fp
 800acd8:	f7f5 fe8e 	bl	80009f8 <__aeabi_dcmpgt>
 800acdc:	2800      	cmp	r0, #0
 800acde:	d166      	bne.n	800adae <_dtoa_r+0x69e>
 800ace0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ace4:	2000      	movs	r0, #0
 800ace6:	49ab      	ldr	r1, [pc, #684]	; (800af94 <_dtoa_r+0x884>)
 800ace8:	f7f5 fa3e 	bl	8000168 <__aeabi_dsub>
 800acec:	4602      	mov	r2, r0
 800acee:	460b      	mov	r3, r1
 800acf0:	4650      	mov	r0, sl
 800acf2:	4659      	mov	r1, fp
 800acf4:	f7f5 fe62 	bl	80009bc <__aeabi_dcmplt>
 800acf8:	2800      	cmp	r0, #0
 800acfa:	f43f af23 	beq.w	800ab44 <_dtoa_r+0x434>
 800acfe:	463e      	mov	r6, r7
 800ad00:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ad04:	3f01      	subs	r7, #1
 800ad06:	2b30      	cmp	r3, #48	; 0x30
 800ad08:	d0f9      	beq.n	800acfe <_dtoa_r+0x5ee>
 800ad0a:	9503      	str	r5, [sp, #12]
 800ad0c:	e03e      	b.n	800ad8c <_dtoa_r+0x67c>
 800ad0e:	4ba2      	ldr	r3, [pc, #648]	; (800af98 <_dtoa_r+0x888>)
 800ad10:	f7f5 fbe2 	bl	80004d8 <__aeabi_dmul>
 800ad14:	4682      	mov	sl, r0
 800ad16:	468b      	mov	fp, r1
 800ad18:	e7be      	b.n	800ac98 <_dtoa_r+0x588>
 800ad1a:	4654      	mov	r4, sl
 800ad1c:	f04f 0a00 	mov.w	sl, #0
 800ad20:	465d      	mov	r5, fp
 800ad22:	9e06      	ldr	r6, [sp, #24]
 800ad24:	f8df b270 	ldr.w	fp, [pc, #624]	; 800af98 <_dtoa_r+0x888>
 800ad28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad2c:	4620      	mov	r0, r4
 800ad2e:	4629      	mov	r1, r5
 800ad30:	f7f5 fcfc 	bl	800072c <__aeabi_ddiv>
 800ad34:	f7f5 fe80 	bl	8000a38 <__aeabi_d2iz>
 800ad38:	4607      	mov	r7, r0
 800ad3a:	f7f5 fb63 	bl	8000404 <__aeabi_i2d>
 800ad3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad42:	f7f5 fbc9 	bl	80004d8 <__aeabi_dmul>
 800ad46:	4602      	mov	r2, r0
 800ad48:	460b      	mov	r3, r1
 800ad4a:	4620      	mov	r0, r4
 800ad4c:	4629      	mov	r1, r5
 800ad4e:	f7f5 fa0b 	bl	8000168 <__aeabi_dsub>
 800ad52:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800ad56:	f806 4b01 	strb.w	r4, [r6], #1
 800ad5a:	9c06      	ldr	r4, [sp, #24]
 800ad5c:	9d07      	ldr	r5, [sp, #28]
 800ad5e:	1b34      	subs	r4, r6, r4
 800ad60:	42a5      	cmp	r5, r4
 800ad62:	4602      	mov	r2, r0
 800ad64:	460b      	mov	r3, r1
 800ad66:	d133      	bne.n	800add0 <_dtoa_r+0x6c0>
 800ad68:	f7f5 fa00 	bl	800016c <__adddf3>
 800ad6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad70:	4604      	mov	r4, r0
 800ad72:	460d      	mov	r5, r1
 800ad74:	f7f5 fe40 	bl	80009f8 <__aeabi_dcmpgt>
 800ad78:	b9c0      	cbnz	r0, 800adac <_dtoa_r+0x69c>
 800ad7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad7e:	4620      	mov	r0, r4
 800ad80:	4629      	mov	r1, r5
 800ad82:	f7f5 fe11 	bl	80009a8 <__aeabi_dcmpeq>
 800ad86:	b108      	cbz	r0, 800ad8c <_dtoa_r+0x67c>
 800ad88:	07fb      	lsls	r3, r7, #31
 800ad8a:	d40f      	bmi.n	800adac <_dtoa_r+0x69c>
 800ad8c:	4648      	mov	r0, r9
 800ad8e:	4641      	mov	r1, r8
 800ad90:	f000 feff 	bl	800bb92 <_Bfree>
 800ad94:	2300      	movs	r3, #0
 800ad96:	9803      	ldr	r0, [sp, #12]
 800ad98:	7033      	strb	r3, [r6, #0]
 800ad9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ad9c:	3001      	adds	r0, #1
 800ad9e:	6018      	str	r0, [r3, #0]
 800ada0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	f43f acea 	beq.w	800a77c <_dtoa_r+0x6c>
 800ada8:	601e      	str	r6, [r3, #0]
 800adaa:	e4e7      	b.n	800a77c <_dtoa_r+0x6c>
 800adac:	9d03      	ldr	r5, [sp, #12]
 800adae:	4633      	mov	r3, r6
 800adb0:	461e      	mov	r6, r3
 800adb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800adb6:	2a39      	cmp	r2, #57	; 0x39
 800adb8:	d106      	bne.n	800adc8 <_dtoa_r+0x6b8>
 800adba:	9a06      	ldr	r2, [sp, #24]
 800adbc:	429a      	cmp	r2, r3
 800adbe:	d1f7      	bne.n	800adb0 <_dtoa_r+0x6a0>
 800adc0:	2230      	movs	r2, #48	; 0x30
 800adc2:	9906      	ldr	r1, [sp, #24]
 800adc4:	3501      	adds	r5, #1
 800adc6:	700a      	strb	r2, [r1, #0]
 800adc8:	781a      	ldrb	r2, [r3, #0]
 800adca:	3201      	adds	r2, #1
 800adcc:	701a      	strb	r2, [r3, #0]
 800adce:	e79c      	b.n	800ad0a <_dtoa_r+0x5fa>
 800add0:	4652      	mov	r2, sl
 800add2:	465b      	mov	r3, fp
 800add4:	f7f5 fb80 	bl	80004d8 <__aeabi_dmul>
 800add8:	2200      	movs	r2, #0
 800adda:	2300      	movs	r3, #0
 800addc:	4604      	mov	r4, r0
 800adde:	460d      	mov	r5, r1
 800ade0:	f7f5 fde2 	bl	80009a8 <__aeabi_dcmpeq>
 800ade4:	2800      	cmp	r0, #0
 800ade6:	d09f      	beq.n	800ad28 <_dtoa_r+0x618>
 800ade8:	e7d0      	b.n	800ad8c <_dtoa_r+0x67c>
 800adea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800adec:	2a00      	cmp	r2, #0
 800adee:	f000 80cb 	beq.w	800af88 <_dtoa_r+0x878>
 800adf2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800adf4:	2a01      	cmp	r2, #1
 800adf6:	f300 80ae 	bgt.w	800af56 <_dtoa_r+0x846>
 800adfa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800adfc:	2a00      	cmp	r2, #0
 800adfe:	f000 80a6 	beq.w	800af4e <_dtoa_r+0x83e>
 800ae02:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ae06:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ae08:	9e08      	ldr	r6, [sp, #32]
 800ae0a:	9a08      	ldr	r2, [sp, #32]
 800ae0c:	2101      	movs	r1, #1
 800ae0e:	441a      	add	r2, r3
 800ae10:	9208      	str	r2, [sp, #32]
 800ae12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae14:	4648      	mov	r0, r9
 800ae16:	441a      	add	r2, r3
 800ae18:	9209      	str	r2, [sp, #36]	; 0x24
 800ae1a:	f000 ff5b 	bl	800bcd4 <__i2b>
 800ae1e:	4605      	mov	r5, r0
 800ae20:	2e00      	cmp	r6, #0
 800ae22:	dd0c      	ble.n	800ae3e <_dtoa_r+0x72e>
 800ae24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	dd09      	ble.n	800ae3e <_dtoa_r+0x72e>
 800ae2a:	42b3      	cmp	r3, r6
 800ae2c:	bfa8      	it	ge
 800ae2e:	4633      	movge	r3, r6
 800ae30:	9a08      	ldr	r2, [sp, #32]
 800ae32:	1af6      	subs	r6, r6, r3
 800ae34:	1ad2      	subs	r2, r2, r3
 800ae36:	9208      	str	r2, [sp, #32]
 800ae38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae3a:	1ad3      	subs	r3, r2, r3
 800ae3c:	9309      	str	r3, [sp, #36]	; 0x24
 800ae3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae40:	b1f3      	cbz	r3, 800ae80 <_dtoa_r+0x770>
 800ae42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	f000 80a3 	beq.w	800af90 <_dtoa_r+0x880>
 800ae4a:	2c00      	cmp	r4, #0
 800ae4c:	dd10      	ble.n	800ae70 <_dtoa_r+0x760>
 800ae4e:	4629      	mov	r1, r5
 800ae50:	4622      	mov	r2, r4
 800ae52:	4648      	mov	r0, r9
 800ae54:	f000 fff8 	bl	800be48 <__pow5mult>
 800ae58:	4642      	mov	r2, r8
 800ae5a:	4601      	mov	r1, r0
 800ae5c:	4605      	mov	r5, r0
 800ae5e:	4648      	mov	r0, r9
 800ae60:	f000 ff4e 	bl	800bd00 <__multiply>
 800ae64:	4607      	mov	r7, r0
 800ae66:	4641      	mov	r1, r8
 800ae68:	4648      	mov	r0, r9
 800ae6a:	f000 fe92 	bl	800bb92 <_Bfree>
 800ae6e:	46b8      	mov	r8, r7
 800ae70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae72:	1b1a      	subs	r2, r3, r4
 800ae74:	d004      	beq.n	800ae80 <_dtoa_r+0x770>
 800ae76:	4641      	mov	r1, r8
 800ae78:	4648      	mov	r0, r9
 800ae7a:	f000 ffe5 	bl	800be48 <__pow5mult>
 800ae7e:	4680      	mov	r8, r0
 800ae80:	2101      	movs	r1, #1
 800ae82:	4648      	mov	r0, r9
 800ae84:	f000 ff26 	bl	800bcd4 <__i2b>
 800ae88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae8a:	4604      	mov	r4, r0
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	f340 8085 	ble.w	800af9c <_dtoa_r+0x88c>
 800ae92:	461a      	mov	r2, r3
 800ae94:	4601      	mov	r1, r0
 800ae96:	4648      	mov	r0, r9
 800ae98:	f000 ffd6 	bl	800be48 <__pow5mult>
 800ae9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ae9e:	4604      	mov	r4, r0
 800aea0:	2b01      	cmp	r3, #1
 800aea2:	dd7e      	ble.n	800afa2 <_dtoa_r+0x892>
 800aea4:	2700      	movs	r7, #0
 800aea6:	6923      	ldr	r3, [r4, #16]
 800aea8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aeac:	6918      	ldr	r0, [r3, #16]
 800aeae:	f000 fec3 	bl	800bc38 <__hi0bits>
 800aeb2:	f1c0 0020 	rsb	r0, r0, #32
 800aeb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeb8:	4418      	add	r0, r3
 800aeba:	f010 001f 	ands.w	r0, r0, #31
 800aebe:	f000 808e 	beq.w	800afde <_dtoa_r+0x8ce>
 800aec2:	f1c0 0320 	rsb	r3, r0, #32
 800aec6:	2b04      	cmp	r3, #4
 800aec8:	f340 8087 	ble.w	800afda <_dtoa_r+0x8ca>
 800aecc:	f1c0 001c 	rsb	r0, r0, #28
 800aed0:	9b08      	ldr	r3, [sp, #32]
 800aed2:	4406      	add	r6, r0
 800aed4:	4403      	add	r3, r0
 800aed6:	9308      	str	r3, [sp, #32]
 800aed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeda:	4403      	add	r3, r0
 800aedc:	9309      	str	r3, [sp, #36]	; 0x24
 800aede:	9b08      	ldr	r3, [sp, #32]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	dd05      	ble.n	800aef0 <_dtoa_r+0x7e0>
 800aee4:	4641      	mov	r1, r8
 800aee6:	461a      	mov	r2, r3
 800aee8:	4648      	mov	r0, r9
 800aeea:	f000 ffed 	bl	800bec8 <__lshift>
 800aeee:	4680      	mov	r8, r0
 800aef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	dd05      	ble.n	800af02 <_dtoa_r+0x7f2>
 800aef6:	4621      	mov	r1, r4
 800aef8:	461a      	mov	r2, r3
 800aefa:	4648      	mov	r0, r9
 800aefc:	f000 ffe4 	bl	800bec8 <__lshift>
 800af00:	4604      	mov	r4, r0
 800af02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af04:	2b00      	cmp	r3, #0
 800af06:	d06c      	beq.n	800afe2 <_dtoa_r+0x8d2>
 800af08:	4621      	mov	r1, r4
 800af0a:	4640      	mov	r0, r8
 800af0c:	f001 f848 	bl	800bfa0 <__mcmp>
 800af10:	2800      	cmp	r0, #0
 800af12:	da66      	bge.n	800afe2 <_dtoa_r+0x8d2>
 800af14:	9b03      	ldr	r3, [sp, #12]
 800af16:	4641      	mov	r1, r8
 800af18:	3b01      	subs	r3, #1
 800af1a:	9303      	str	r3, [sp, #12]
 800af1c:	220a      	movs	r2, #10
 800af1e:	2300      	movs	r3, #0
 800af20:	4648      	mov	r0, r9
 800af22:	f000 fe3f 	bl	800bba4 <__multadd>
 800af26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af28:	4680      	mov	r8, r0
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	f000 819f 	beq.w	800b26e <_dtoa_r+0xb5e>
 800af30:	2300      	movs	r3, #0
 800af32:	4629      	mov	r1, r5
 800af34:	220a      	movs	r2, #10
 800af36:	4648      	mov	r0, r9
 800af38:	f000 fe34 	bl	800bba4 <__multadd>
 800af3c:	9b04      	ldr	r3, [sp, #16]
 800af3e:	4605      	mov	r5, r0
 800af40:	2b00      	cmp	r3, #0
 800af42:	f300 8089 	bgt.w	800b058 <_dtoa_r+0x948>
 800af46:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800af48:	2b02      	cmp	r3, #2
 800af4a:	dc52      	bgt.n	800aff2 <_dtoa_r+0x8e2>
 800af4c:	e084      	b.n	800b058 <_dtoa_r+0x948>
 800af4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800af50:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800af54:	e757      	b.n	800ae06 <_dtoa_r+0x6f6>
 800af56:	9b07      	ldr	r3, [sp, #28]
 800af58:	1e5c      	subs	r4, r3, #1
 800af5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af5c:	42a3      	cmp	r3, r4
 800af5e:	bfb7      	itett	lt
 800af60:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800af62:	1b1c      	subge	r4, r3, r4
 800af64:	1ae2      	sublt	r2, r4, r3
 800af66:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800af68:	bfbe      	ittt	lt
 800af6a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800af6c:	189b      	addlt	r3, r3, r2
 800af6e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800af70:	9b07      	ldr	r3, [sp, #28]
 800af72:	bfb8      	it	lt
 800af74:	2400      	movlt	r4, #0
 800af76:	2b00      	cmp	r3, #0
 800af78:	bfb7      	itett	lt
 800af7a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800af7e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800af82:	1a9e      	sublt	r6, r3, r2
 800af84:	2300      	movlt	r3, #0
 800af86:	e740      	b.n	800ae0a <_dtoa_r+0x6fa>
 800af88:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800af8a:	9e08      	ldr	r6, [sp, #32]
 800af8c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800af8e:	e747      	b.n	800ae20 <_dtoa_r+0x710>
 800af90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af92:	e770      	b.n	800ae76 <_dtoa_r+0x766>
 800af94:	3fe00000 	.word	0x3fe00000
 800af98:	40240000 	.word	0x40240000
 800af9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800af9e:	2b01      	cmp	r3, #1
 800afa0:	dc17      	bgt.n	800afd2 <_dtoa_r+0x8c2>
 800afa2:	f1ba 0f00 	cmp.w	sl, #0
 800afa6:	d114      	bne.n	800afd2 <_dtoa_r+0x8c2>
 800afa8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800afac:	b99b      	cbnz	r3, 800afd6 <_dtoa_r+0x8c6>
 800afae:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800afb2:	0d3f      	lsrs	r7, r7, #20
 800afb4:	053f      	lsls	r7, r7, #20
 800afb6:	b137      	cbz	r7, 800afc6 <_dtoa_r+0x8b6>
 800afb8:	2701      	movs	r7, #1
 800afba:	9b08      	ldr	r3, [sp, #32]
 800afbc:	3301      	adds	r3, #1
 800afbe:	9308      	str	r3, [sp, #32]
 800afc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afc2:	3301      	adds	r3, #1
 800afc4:	9309      	str	r3, [sp, #36]	; 0x24
 800afc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800afc8:	2b00      	cmp	r3, #0
 800afca:	f47f af6c 	bne.w	800aea6 <_dtoa_r+0x796>
 800afce:	2001      	movs	r0, #1
 800afd0:	e771      	b.n	800aeb6 <_dtoa_r+0x7a6>
 800afd2:	2700      	movs	r7, #0
 800afd4:	e7f7      	b.n	800afc6 <_dtoa_r+0x8b6>
 800afd6:	4657      	mov	r7, sl
 800afd8:	e7f5      	b.n	800afc6 <_dtoa_r+0x8b6>
 800afda:	d080      	beq.n	800aede <_dtoa_r+0x7ce>
 800afdc:	4618      	mov	r0, r3
 800afde:	301c      	adds	r0, #28
 800afe0:	e776      	b.n	800aed0 <_dtoa_r+0x7c0>
 800afe2:	9b07      	ldr	r3, [sp, #28]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	dc31      	bgt.n	800b04c <_dtoa_r+0x93c>
 800afe8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800afea:	2b02      	cmp	r3, #2
 800afec:	dd2e      	ble.n	800b04c <_dtoa_r+0x93c>
 800afee:	9b07      	ldr	r3, [sp, #28]
 800aff0:	9304      	str	r3, [sp, #16]
 800aff2:	9b04      	ldr	r3, [sp, #16]
 800aff4:	b963      	cbnz	r3, 800b010 <_dtoa_r+0x900>
 800aff6:	4621      	mov	r1, r4
 800aff8:	2205      	movs	r2, #5
 800affa:	4648      	mov	r0, r9
 800affc:	f000 fdd2 	bl	800bba4 <__multadd>
 800b000:	4601      	mov	r1, r0
 800b002:	4604      	mov	r4, r0
 800b004:	4640      	mov	r0, r8
 800b006:	f000 ffcb 	bl	800bfa0 <__mcmp>
 800b00a:	2800      	cmp	r0, #0
 800b00c:	f73f adc4 	bgt.w	800ab98 <_dtoa_r+0x488>
 800b010:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b012:	9e06      	ldr	r6, [sp, #24]
 800b014:	43db      	mvns	r3, r3
 800b016:	9303      	str	r3, [sp, #12]
 800b018:	2700      	movs	r7, #0
 800b01a:	4621      	mov	r1, r4
 800b01c:	4648      	mov	r0, r9
 800b01e:	f000 fdb8 	bl	800bb92 <_Bfree>
 800b022:	2d00      	cmp	r5, #0
 800b024:	f43f aeb2 	beq.w	800ad8c <_dtoa_r+0x67c>
 800b028:	b12f      	cbz	r7, 800b036 <_dtoa_r+0x926>
 800b02a:	42af      	cmp	r7, r5
 800b02c:	d003      	beq.n	800b036 <_dtoa_r+0x926>
 800b02e:	4639      	mov	r1, r7
 800b030:	4648      	mov	r0, r9
 800b032:	f000 fdae 	bl	800bb92 <_Bfree>
 800b036:	4629      	mov	r1, r5
 800b038:	4648      	mov	r0, r9
 800b03a:	f000 fdaa 	bl	800bb92 <_Bfree>
 800b03e:	e6a5      	b.n	800ad8c <_dtoa_r+0x67c>
 800b040:	2400      	movs	r4, #0
 800b042:	4625      	mov	r5, r4
 800b044:	e7e4      	b.n	800b010 <_dtoa_r+0x900>
 800b046:	9503      	str	r5, [sp, #12]
 800b048:	4625      	mov	r5, r4
 800b04a:	e5a5      	b.n	800ab98 <_dtoa_r+0x488>
 800b04c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b04e:	2b00      	cmp	r3, #0
 800b050:	f000 80c4 	beq.w	800b1dc <_dtoa_r+0xacc>
 800b054:	9b07      	ldr	r3, [sp, #28]
 800b056:	9304      	str	r3, [sp, #16]
 800b058:	2e00      	cmp	r6, #0
 800b05a:	dd05      	ble.n	800b068 <_dtoa_r+0x958>
 800b05c:	4629      	mov	r1, r5
 800b05e:	4632      	mov	r2, r6
 800b060:	4648      	mov	r0, r9
 800b062:	f000 ff31 	bl	800bec8 <__lshift>
 800b066:	4605      	mov	r5, r0
 800b068:	2f00      	cmp	r7, #0
 800b06a:	d058      	beq.n	800b11e <_dtoa_r+0xa0e>
 800b06c:	4648      	mov	r0, r9
 800b06e:	6869      	ldr	r1, [r5, #4]
 800b070:	f000 fd6a 	bl	800bb48 <_Balloc>
 800b074:	4606      	mov	r6, r0
 800b076:	b920      	cbnz	r0, 800b082 <_dtoa_r+0x972>
 800b078:	4602      	mov	r2, r0
 800b07a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b07e:	4b80      	ldr	r3, [pc, #512]	; (800b280 <_dtoa_r+0xb70>)
 800b080:	e47f      	b.n	800a982 <_dtoa_r+0x272>
 800b082:	692a      	ldr	r2, [r5, #16]
 800b084:	f105 010c 	add.w	r1, r5, #12
 800b088:	3202      	adds	r2, #2
 800b08a:	0092      	lsls	r2, r2, #2
 800b08c:	300c      	adds	r0, #12
 800b08e:	f000 fd33 	bl	800baf8 <memcpy>
 800b092:	2201      	movs	r2, #1
 800b094:	4631      	mov	r1, r6
 800b096:	4648      	mov	r0, r9
 800b098:	f000 ff16 	bl	800bec8 <__lshift>
 800b09c:	462f      	mov	r7, r5
 800b09e:	4605      	mov	r5, r0
 800b0a0:	9b06      	ldr	r3, [sp, #24]
 800b0a2:	9a06      	ldr	r2, [sp, #24]
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	9307      	str	r3, [sp, #28]
 800b0a8:	9b04      	ldr	r3, [sp, #16]
 800b0aa:	4413      	add	r3, r2
 800b0ac:	930a      	str	r3, [sp, #40]	; 0x28
 800b0ae:	f00a 0301 	and.w	r3, sl, #1
 800b0b2:	9309      	str	r3, [sp, #36]	; 0x24
 800b0b4:	9b07      	ldr	r3, [sp, #28]
 800b0b6:	4621      	mov	r1, r4
 800b0b8:	4640      	mov	r0, r8
 800b0ba:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800b0be:	f7ff fa99 	bl	800a5f4 <quorem>
 800b0c2:	4639      	mov	r1, r7
 800b0c4:	9004      	str	r0, [sp, #16]
 800b0c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b0ca:	4640      	mov	r0, r8
 800b0cc:	f000 ff68 	bl	800bfa0 <__mcmp>
 800b0d0:	462a      	mov	r2, r5
 800b0d2:	9008      	str	r0, [sp, #32]
 800b0d4:	4621      	mov	r1, r4
 800b0d6:	4648      	mov	r0, r9
 800b0d8:	f000 ff7e 	bl	800bfd8 <__mdiff>
 800b0dc:	68c2      	ldr	r2, [r0, #12]
 800b0de:	4606      	mov	r6, r0
 800b0e0:	b9fa      	cbnz	r2, 800b122 <_dtoa_r+0xa12>
 800b0e2:	4601      	mov	r1, r0
 800b0e4:	4640      	mov	r0, r8
 800b0e6:	f000 ff5b 	bl	800bfa0 <__mcmp>
 800b0ea:	4602      	mov	r2, r0
 800b0ec:	4631      	mov	r1, r6
 800b0ee:	4648      	mov	r0, r9
 800b0f0:	920b      	str	r2, [sp, #44]	; 0x2c
 800b0f2:	f000 fd4e 	bl	800bb92 <_Bfree>
 800b0f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b0f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b0fa:	9e07      	ldr	r6, [sp, #28]
 800b0fc:	ea43 0102 	orr.w	r1, r3, r2
 800b100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b102:	430b      	orrs	r3, r1
 800b104:	d10f      	bne.n	800b126 <_dtoa_r+0xa16>
 800b106:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b10a:	d028      	beq.n	800b15e <_dtoa_r+0xa4e>
 800b10c:	9b08      	ldr	r3, [sp, #32]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	dd02      	ble.n	800b118 <_dtoa_r+0xa08>
 800b112:	9b04      	ldr	r3, [sp, #16]
 800b114:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b118:	f88b a000 	strb.w	sl, [fp]
 800b11c:	e77d      	b.n	800b01a <_dtoa_r+0x90a>
 800b11e:	4628      	mov	r0, r5
 800b120:	e7bc      	b.n	800b09c <_dtoa_r+0x98c>
 800b122:	2201      	movs	r2, #1
 800b124:	e7e2      	b.n	800b0ec <_dtoa_r+0x9dc>
 800b126:	9b08      	ldr	r3, [sp, #32]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	db04      	blt.n	800b136 <_dtoa_r+0xa26>
 800b12c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800b12e:	430b      	orrs	r3, r1
 800b130:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b132:	430b      	orrs	r3, r1
 800b134:	d120      	bne.n	800b178 <_dtoa_r+0xa68>
 800b136:	2a00      	cmp	r2, #0
 800b138:	ddee      	ble.n	800b118 <_dtoa_r+0xa08>
 800b13a:	4641      	mov	r1, r8
 800b13c:	2201      	movs	r2, #1
 800b13e:	4648      	mov	r0, r9
 800b140:	f000 fec2 	bl	800bec8 <__lshift>
 800b144:	4621      	mov	r1, r4
 800b146:	4680      	mov	r8, r0
 800b148:	f000 ff2a 	bl	800bfa0 <__mcmp>
 800b14c:	2800      	cmp	r0, #0
 800b14e:	dc03      	bgt.n	800b158 <_dtoa_r+0xa48>
 800b150:	d1e2      	bne.n	800b118 <_dtoa_r+0xa08>
 800b152:	f01a 0f01 	tst.w	sl, #1
 800b156:	d0df      	beq.n	800b118 <_dtoa_r+0xa08>
 800b158:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b15c:	d1d9      	bne.n	800b112 <_dtoa_r+0xa02>
 800b15e:	2339      	movs	r3, #57	; 0x39
 800b160:	f88b 3000 	strb.w	r3, [fp]
 800b164:	4633      	mov	r3, r6
 800b166:	461e      	mov	r6, r3
 800b168:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b16c:	3b01      	subs	r3, #1
 800b16e:	2a39      	cmp	r2, #57	; 0x39
 800b170:	d06a      	beq.n	800b248 <_dtoa_r+0xb38>
 800b172:	3201      	adds	r2, #1
 800b174:	701a      	strb	r2, [r3, #0]
 800b176:	e750      	b.n	800b01a <_dtoa_r+0x90a>
 800b178:	2a00      	cmp	r2, #0
 800b17a:	dd07      	ble.n	800b18c <_dtoa_r+0xa7c>
 800b17c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b180:	d0ed      	beq.n	800b15e <_dtoa_r+0xa4e>
 800b182:	f10a 0301 	add.w	r3, sl, #1
 800b186:	f88b 3000 	strb.w	r3, [fp]
 800b18a:	e746      	b.n	800b01a <_dtoa_r+0x90a>
 800b18c:	9b07      	ldr	r3, [sp, #28]
 800b18e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b190:	f803 ac01 	strb.w	sl, [r3, #-1]
 800b194:	4293      	cmp	r3, r2
 800b196:	d041      	beq.n	800b21c <_dtoa_r+0xb0c>
 800b198:	4641      	mov	r1, r8
 800b19a:	2300      	movs	r3, #0
 800b19c:	220a      	movs	r2, #10
 800b19e:	4648      	mov	r0, r9
 800b1a0:	f000 fd00 	bl	800bba4 <__multadd>
 800b1a4:	42af      	cmp	r7, r5
 800b1a6:	4680      	mov	r8, r0
 800b1a8:	f04f 0300 	mov.w	r3, #0
 800b1ac:	f04f 020a 	mov.w	r2, #10
 800b1b0:	4639      	mov	r1, r7
 800b1b2:	4648      	mov	r0, r9
 800b1b4:	d107      	bne.n	800b1c6 <_dtoa_r+0xab6>
 800b1b6:	f000 fcf5 	bl	800bba4 <__multadd>
 800b1ba:	4607      	mov	r7, r0
 800b1bc:	4605      	mov	r5, r0
 800b1be:	9b07      	ldr	r3, [sp, #28]
 800b1c0:	3301      	adds	r3, #1
 800b1c2:	9307      	str	r3, [sp, #28]
 800b1c4:	e776      	b.n	800b0b4 <_dtoa_r+0x9a4>
 800b1c6:	f000 fced 	bl	800bba4 <__multadd>
 800b1ca:	4629      	mov	r1, r5
 800b1cc:	4607      	mov	r7, r0
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	220a      	movs	r2, #10
 800b1d2:	4648      	mov	r0, r9
 800b1d4:	f000 fce6 	bl	800bba4 <__multadd>
 800b1d8:	4605      	mov	r5, r0
 800b1da:	e7f0      	b.n	800b1be <_dtoa_r+0xaae>
 800b1dc:	9b07      	ldr	r3, [sp, #28]
 800b1de:	9304      	str	r3, [sp, #16]
 800b1e0:	9e06      	ldr	r6, [sp, #24]
 800b1e2:	4621      	mov	r1, r4
 800b1e4:	4640      	mov	r0, r8
 800b1e6:	f7ff fa05 	bl	800a5f4 <quorem>
 800b1ea:	9b06      	ldr	r3, [sp, #24]
 800b1ec:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b1f0:	f806 ab01 	strb.w	sl, [r6], #1
 800b1f4:	1af2      	subs	r2, r6, r3
 800b1f6:	9b04      	ldr	r3, [sp, #16]
 800b1f8:	4293      	cmp	r3, r2
 800b1fa:	dd07      	ble.n	800b20c <_dtoa_r+0xafc>
 800b1fc:	4641      	mov	r1, r8
 800b1fe:	2300      	movs	r3, #0
 800b200:	220a      	movs	r2, #10
 800b202:	4648      	mov	r0, r9
 800b204:	f000 fcce 	bl	800bba4 <__multadd>
 800b208:	4680      	mov	r8, r0
 800b20a:	e7ea      	b.n	800b1e2 <_dtoa_r+0xad2>
 800b20c:	9b04      	ldr	r3, [sp, #16]
 800b20e:	2700      	movs	r7, #0
 800b210:	2b00      	cmp	r3, #0
 800b212:	bfcc      	ite	gt
 800b214:	461e      	movgt	r6, r3
 800b216:	2601      	movle	r6, #1
 800b218:	9b06      	ldr	r3, [sp, #24]
 800b21a:	441e      	add	r6, r3
 800b21c:	4641      	mov	r1, r8
 800b21e:	2201      	movs	r2, #1
 800b220:	4648      	mov	r0, r9
 800b222:	f000 fe51 	bl	800bec8 <__lshift>
 800b226:	4621      	mov	r1, r4
 800b228:	4680      	mov	r8, r0
 800b22a:	f000 feb9 	bl	800bfa0 <__mcmp>
 800b22e:	2800      	cmp	r0, #0
 800b230:	dc98      	bgt.n	800b164 <_dtoa_r+0xa54>
 800b232:	d102      	bne.n	800b23a <_dtoa_r+0xb2a>
 800b234:	f01a 0f01 	tst.w	sl, #1
 800b238:	d194      	bne.n	800b164 <_dtoa_r+0xa54>
 800b23a:	4633      	mov	r3, r6
 800b23c:	461e      	mov	r6, r3
 800b23e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b242:	2a30      	cmp	r2, #48	; 0x30
 800b244:	d0fa      	beq.n	800b23c <_dtoa_r+0xb2c>
 800b246:	e6e8      	b.n	800b01a <_dtoa_r+0x90a>
 800b248:	9a06      	ldr	r2, [sp, #24]
 800b24a:	429a      	cmp	r2, r3
 800b24c:	d18b      	bne.n	800b166 <_dtoa_r+0xa56>
 800b24e:	9b03      	ldr	r3, [sp, #12]
 800b250:	3301      	adds	r3, #1
 800b252:	9303      	str	r3, [sp, #12]
 800b254:	2331      	movs	r3, #49	; 0x31
 800b256:	7013      	strb	r3, [r2, #0]
 800b258:	e6df      	b.n	800b01a <_dtoa_r+0x90a>
 800b25a:	4b0a      	ldr	r3, [pc, #40]	; (800b284 <_dtoa_r+0xb74>)
 800b25c:	f7ff baaa 	b.w	800a7b4 <_dtoa_r+0xa4>
 800b260:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b262:	2b00      	cmp	r3, #0
 800b264:	f47f aa8e 	bne.w	800a784 <_dtoa_r+0x74>
 800b268:	4b07      	ldr	r3, [pc, #28]	; (800b288 <_dtoa_r+0xb78>)
 800b26a:	f7ff baa3 	b.w	800a7b4 <_dtoa_r+0xa4>
 800b26e:	9b04      	ldr	r3, [sp, #16]
 800b270:	2b00      	cmp	r3, #0
 800b272:	dcb5      	bgt.n	800b1e0 <_dtoa_r+0xad0>
 800b274:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b276:	2b02      	cmp	r3, #2
 800b278:	f73f aebb 	bgt.w	800aff2 <_dtoa_r+0x8e2>
 800b27c:	e7b0      	b.n	800b1e0 <_dtoa_r+0xad0>
 800b27e:	bf00      	nop
 800b280:	0800e051 	.word	0x0800e051
 800b284:	0800e002 	.word	0x0800e002
 800b288:	0800e048 	.word	0x0800e048

0800b28c <__sflush_r>:
 800b28c:	898b      	ldrh	r3, [r1, #12]
 800b28e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b292:	4605      	mov	r5, r0
 800b294:	0718      	lsls	r0, r3, #28
 800b296:	460c      	mov	r4, r1
 800b298:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b29c:	d45f      	bmi.n	800b35e <__sflush_r+0xd2>
 800b29e:	684b      	ldr	r3, [r1, #4]
 800b2a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	818a      	strh	r2, [r1, #12]
 800b2a8:	dc05      	bgt.n	800b2b6 <__sflush_r+0x2a>
 800b2aa:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	dc02      	bgt.n	800b2b6 <__sflush_r+0x2a>
 800b2b0:	2000      	movs	r0, #0
 800b2b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b2b8:	2e00      	cmp	r6, #0
 800b2ba:	d0f9      	beq.n	800b2b0 <__sflush_r+0x24>
 800b2bc:	2300      	movs	r3, #0
 800b2be:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b2c2:	682f      	ldr	r7, [r5, #0]
 800b2c4:	602b      	str	r3, [r5, #0]
 800b2c6:	d036      	beq.n	800b336 <__sflush_r+0xaa>
 800b2c8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800b2ca:	89a3      	ldrh	r3, [r4, #12]
 800b2cc:	075a      	lsls	r2, r3, #29
 800b2ce:	d505      	bpl.n	800b2dc <__sflush_r+0x50>
 800b2d0:	6863      	ldr	r3, [r4, #4]
 800b2d2:	1ac0      	subs	r0, r0, r3
 800b2d4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b2d6:	b10b      	cbz	r3, 800b2dc <__sflush_r+0x50>
 800b2d8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b2da:	1ac0      	subs	r0, r0, r3
 800b2dc:	2300      	movs	r3, #0
 800b2de:	4602      	mov	r2, r0
 800b2e0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b2e2:	4628      	mov	r0, r5
 800b2e4:	69e1      	ldr	r1, [r4, #28]
 800b2e6:	47b0      	blx	r6
 800b2e8:	1c43      	adds	r3, r0, #1
 800b2ea:	89a3      	ldrh	r3, [r4, #12]
 800b2ec:	d106      	bne.n	800b2fc <__sflush_r+0x70>
 800b2ee:	6829      	ldr	r1, [r5, #0]
 800b2f0:	291d      	cmp	r1, #29
 800b2f2:	d830      	bhi.n	800b356 <__sflush_r+0xca>
 800b2f4:	4a2b      	ldr	r2, [pc, #172]	; (800b3a4 <__sflush_r+0x118>)
 800b2f6:	40ca      	lsrs	r2, r1
 800b2f8:	07d6      	lsls	r6, r2, #31
 800b2fa:	d52c      	bpl.n	800b356 <__sflush_r+0xca>
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b302:	b21b      	sxth	r3, r3
 800b304:	6062      	str	r2, [r4, #4]
 800b306:	6922      	ldr	r2, [r4, #16]
 800b308:	04d9      	lsls	r1, r3, #19
 800b30a:	81a3      	strh	r3, [r4, #12]
 800b30c:	6022      	str	r2, [r4, #0]
 800b30e:	d504      	bpl.n	800b31a <__sflush_r+0x8e>
 800b310:	1c42      	adds	r2, r0, #1
 800b312:	d101      	bne.n	800b318 <__sflush_r+0x8c>
 800b314:	682b      	ldr	r3, [r5, #0]
 800b316:	b903      	cbnz	r3, 800b31a <__sflush_r+0x8e>
 800b318:	6520      	str	r0, [r4, #80]	; 0x50
 800b31a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b31c:	602f      	str	r7, [r5, #0]
 800b31e:	2900      	cmp	r1, #0
 800b320:	d0c6      	beq.n	800b2b0 <__sflush_r+0x24>
 800b322:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b326:	4299      	cmp	r1, r3
 800b328:	d002      	beq.n	800b330 <__sflush_r+0xa4>
 800b32a:	4628      	mov	r0, r5
 800b32c:	f000 f938 	bl	800b5a0 <_free_r>
 800b330:	2000      	movs	r0, #0
 800b332:	6320      	str	r0, [r4, #48]	; 0x30
 800b334:	e7bd      	b.n	800b2b2 <__sflush_r+0x26>
 800b336:	69e1      	ldr	r1, [r4, #28]
 800b338:	2301      	movs	r3, #1
 800b33a:	4628      	mov	r0, r5
 800b33c:	47b0      	blx	r6
 800b33e:	1c41      	adds	r1, r0, #1
 800b340:	d1c3      	bne.n	800b2ca <__sflush_r+0x3e>
 800b342:	682b      	ldr	r3, [r5, #0]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d0c0      	beq.n	800b2ca <__sflush_r+0x3e>
 800b348:	2b1d      	cmp	r3, #29
 800b34a:	d001      	beq.n	800b350 <__sflush_r+0xc4>
 800b34c:	2b16      	cmp	r3, #22
 800b34e:	d101      	bne.n	800b354 <__sflush_r+0xc8>
 800b350:	602f      	str	r7, [r5, #0]
 800b352:	e7ad      	b.n	800b2b0 <__sflush_r+0x24>
 800b354:	89a3      	ldrh	r3, [r4, #12]
 800b356:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b35a:	81a3      	strh	r3, [r4, #12]
 800b35c:	e7a9      	b.n	800b2b2 <__sflush_r+0x26>
 800b35e:	690f      	ldr	r7, [r1, #16]
 800b360:	2f00      	cmp	r7, #0
 800b362:	d0a5      	beq.n	800b2b0 <__sflush_r+0x24>
 800b364:	079b      	lsls	r3, r3, #30
 800b366:	bf18      	it	ne
 800b368:	2300      	movne	r3, #0
 800b36a:	680e      	ldr	r6, [r1, #0]
 800b36c:	bf08      	it	eq
 800b36e:	694b      	ldreq	r3, [r1, #20]
 800b370:	eba6 0807 	sub.w	r8, r6, r7
 800b374:	600f      	str	r7, [r1, #0]
 800b376:	608b      	str	r3, [r1, #8]
 800b378:	f1b8 0f00 	cmp.w	r8, #0
 800b37c:	dd98      	ble.n	800b2b0 <__sflush_r+0x24>
 800b37e:	4643      	mov	r3, r8
 800b380:	463a      	mov	r2, r7
 800b382:	4628      	mov	r0, r5
 800b384:	69e1      	ldr	r1, [r4, #28]
 800b386:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b388:	47b0      	blx	r6
 800b38a:	2800      	cmp	r0, #0
 800b38c:	dc06      	bgt.n	800b39c <__sflush_r+0x110>
 800b38e:	89a3      	ldrh	r3, [r4, #12]
 800b390:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b394:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b398:	81a3      	strh	r3, [r4, #12]
 800b39a:	e78a      	b.n	800b2b2 <__sflush_r+0x26>
 800b39c:	4407      	add	r7, r0
 800b39e:	eba8 0800 	sub.w	r8, r8, r0
 800b3a2:	e7e9      	b.n	800b378 <__sflush_r+0xec>
 800b3a4:	20400001 	.word	0x20400001

0800b3a8 <_fflush_r>:
 800b3a8:	b538      	push	{r3, r4, r5, lr}
 800b3aa:	460c      	mov	r4, r1
 800b3ac:	4605      	mov	r5, r0
 800b3ae:	b118      	cbz	r0, 800b3b8 <_fflush_r+0x10>
 800b3b0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b3b2:	b90b      	cbnz	r3, 800b3b8 <_fflush_r+0x10>
 800b3b4:	f000 f864 	bl	800b480 <__sinit>
 800b3b8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800b3bc:	b1b8      	cbz	r0, 800b3ee <_fflush_r+0x46>
 800b3be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3c0:	07db      	lsls	r3, r3, #31
 800b3c2:	d404      	bmi.n	800b3ce <_fflush_r+0x26>
 800b3c4:	0581      	lsls	r1, r0, #22
 800b3c6:	d402      	bmi.n	800b3ce <_fflush_r+0x26>
 800b3c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3ca:	f000 fb19 	bl	800ba00 <__retarget_lock_acquire_recursive>
 800b3ce:	4628      	mov	r0, r5
 800b3d0:	4621      	mov	r1, r4
 800b3d2:	f7ff ff5b 	bl	800b28c <__sflush_r>
 800b3d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b3d8:	4605      	mov	r5, r0
 800b3da:	07da      	lsls	r2, r3, #31
 800b3dc:	d405      	bmi.n	800b3ea <_fflush_r+0x42>
 800b3de:	89a3      	ldrh	r3, [r4, #12]
 800b3e0:	059b      	lsls	r3, r3, #22
 800b3e2:	d402      	bmi.n	800b3ea <_fflush_r+0x42>
 800b3e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b3e6:	f000 fb0c 	bl	800ba02 <__retarget_lock_release_recursive>
 800b3ea:	4628      	mov	r0, r5
 800b3ec:	bd38      	pop	{r3, r4, r5, pc}
 800b3ee:	4605      	mov	r5, r0
 800b3f0:	e7fb      	b.n	800b3ea <_fflush_r+0x42>
	...

0800b3f4 <std>:
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	b510      	push	{r4, lr}
 800b3f8:	4604      	mov	r4, r0
 800b3fa:	e9c0 3300 	strd	r3, r3, [r0]
 800b3fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b402:	6083      	str	r3, [r0, #8]
 800b404:	8181      	strh	r1, [r0, #12]
 800b406:	6643      	str	r3, [r0, #100]	; 0x64
 800b408:	81c2      	strh	r2, [r0, #14]
 800b40a:	6183      	str	r3, [r0, #24]
 800b40c:	4619      	mov	r1, r3
 800b40e:	2208      	movs	r2, #8
 800b410:	305c      	adds	r0, #92	; 0x5c
 800b412:	f7fc fadd 	bl	80079d0 <memset>
 800b416:	4b07      	ldr	r3, [pc, #28]	; (800b434 <std+0x40>)
 800b418:	61e4      	str	r4, [r4, #28]
 800b41a:	6223      	str	r3, [r4, #32]
 800b41c:	4b06      	ldr	r3, [pc, #24]	; (800b438 <std+0x44>)
 800b41e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b422:	6263      	str	r3, [r4, #36]	; 0x24
 800b424:	4b05      	ldr	r3, [pc, #20]	; (800b43c <std+0x48>)
 800b426:	62a3      	str	r3, [r4, #40]	; 0x28
 800b428:	4b05      	ldr	r3, [pc, #20]	; (800b440 <std+0x4c>)
 800b42a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b42c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b430:	f000 bae4 	b.w	800b9fc <__retarget_lock_init_recursive>
 800b434:	0800c56d 	.word	0x0800c56d
 800b438:	0800c58f 	.word	0x0800c58f
 800b43c:	0800c5c7 	.word	0x0800c5c7
 800b440:	0800c5eb 	.word	0x0800c5eb

0800b444 <_cleanup_r>:
 800b444:	4901      	ldr	r1, [pc, #4]	; (800b44c <_cleanup_r+0x8>)
 800b446:	f000 bab5 	b.w	800b9b4 <_fwalk_reent>
 800b44a:	bf00      	nop
 800b44c:	0800d251 	.word	0x0800d251

0800b450 <__sfp_lock_acquire>:
 800b450:	4801      	ldr	r0, [pc, #4]	; (800b458 <__sfp_lock_acquire+0x8>)
 800b452:	f000 bad5 	b.w	800ba00 <__retarget_lock_acquire_recursive>
 800b456:	bf00      	nop
 800b458:	2000117c 	.word	0x2000117c

0800b45c <__sfp_lock_release>:
 800b45c:	4801      	ldr	r0, [pc, #4]	; (800b464 <__sfp_lock_release+0x8>)
 800b45e:	f000 bad0 	b.w	800ba02 <__retarget_lock_release_recursive>
 800b462:	bf00      	nop
 800b464:	2000117c 	.word	0x2000117c

0800b468 <__sinit_lock_acquire>:
 800b468:	4801      	ldr	r0, [pc, #4]	; (800b470 <__sinit_lock_acquire+0x8>)
 800b46a:	f000 bac9 	b.w	800ba00 <__retarget_lock_acquire_recursive>
 800b46e:	bf00      	nop
 800b470:	20001177 	.word	0x20001177

0800b474 <__sinit_lock_release>:
 800b474:	4801      	ldr	r0, [pc, #4]	; (800b47c <__sinit_lock_release+0x8>)
 800b476:	f000 bac4 	b.w	800ba02 <__retarget_lock_release_recursive>
 800b47a:	bf00      	nop
 800b47c:	20001177 	.word	0x20001177

0800b480 <__sinit>:
 800b480:	b510      	push	{r4, lr}
 800b482:	4604      	mov	r4, r0
 800b484:	f7ff fff0 	bl	800b468 <__sinit_lock_acquire>
 800b488:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800b48a:	b11a      	cbz	r2, 800b494 <__sinit+0x14>
 800b48c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b490:	f7ff bff0 	b.w	800b474 <__sinit_lock_release>
 800b494:	4b0d      	ldr	r3, [pc, #52]	; (800b4cc <__sinit+0x4c>)
 800b496:	2104      	movs	r1, #4
 800b498:	63e3      	str	r3, [r4, #60]	; 0x3c
 800b49a:	2303      	movs	r3, #3
 800b49c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800b4a0:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800b4a4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800b4a8:	6860      	ldr	r0, [r4, #4]
 800b4aa:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800b4ae:	f7ff ffa1 	bl	800b3f4 <std>
 800b4b2:	2201      	movs	r2, #1
 800b4b4:	2109      	movs	r1, #9
 800b4b6:	68a0      	ldr	r0, [r4, #8]
 800b4b8:	f7ff ff9c 	bl	800b3f4 <std>
 800b4bc:	2202      	movs	r2, #2
 800b4be:	2112      	movs	r1, #18
 800b4c0:	68e0      	ldr	r0, [r4, #12]
 800b4c2:	f7ff ff97 	bl	800b3f4 <std>
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	63a3      	str	r3, [r4, #56]	; 0x38
 800b4ca:	e7df      	b.n	800b48c <__sinit+0xc>
 800b4cc:	0800b445 	.word	0x0800b445

0800b4d0 <__libc_fini_array>:
 800b4d0:	b538      	push	{r3, r4, r5, lr}
 800b4d2:	4d07      	ldr	r5, [pc, #28]	; (800b4f0 <__libc_fini_array+0x20>)
 800b4d4:	4c07      	ldr	r4, [pc, #28]	; (800b4f4 <__libc_fini_array+0x24>)
 800b4d6:	1b64      	subs	r4, r4, r5
 800b4d8:	10a4      	asrs	r4, r4, #2
 800b4da:	b91c      	cbnz	r4, 800b4e4 <__libc_fini_array+0x14>
 800b4dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4e0:	f002 b960 	b.w	800d7a4 <_fini>
 800b4e4:	3c01      	subs	r4, #1
 800b4e6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800b4ea:	4798      	blx	r3
 800b4ec:	e7f5      	b.n	800b4da <__libc_fini_array+0xa>
 800b4ee:	bf00      	nop
 800b4f0:	0800e39c 	.word	0x0800e39c
 800b4f4:	0800e3a0 	.word	0x0800e3a0

0800b4f8 <_malloc_trim_r>:
 800b4f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4fc:	4606      	mov	r6, r0
 800b4fe:	2008      	movs	r0, #8
 800b500:	460c      	mov	r4, r1
 800b502:	f7fd fd67 	bl	8008fd4 <sysconf>
 800b506:	4680      	mov	r8, r0
 800b508:	4f22      	ldr	r7, [pc, #136]	; (800b594 <_malloc_trim_r+0x9c>)
 800b50a:	4630      	mov	r0, r6
 800b50c:	f7fc fa68 	bl	80079e0 <__malloc_lock>
 800b510:	68bb      	ldr	r3, [r7, #8]
 800b512:	685d      	ldr	r5, [r3, #4]
 800b514:	f025 0503 	bic.w	r5, r5, #3
 800b518:	1b2c      	subs	r4, r5, r4
 800b51a:	3c11      	subs	r4, #17
 800b51c:	4444      	add	r4, r8
 800b51e:	fbb4 f4f8 	udiv	r4, r4, r8
 800b522:	3c01      	subs	r4, #1
 800b524:	fb08 f404 	mul.w	r4, r8, r4
 800b528:	45a0      	cmp	r8, r4
 800b52a:	dd05      	ble.n	800b538 <_malloc_trim_r+0x40>
 800b52c:	4630      	mov	r0, r6
 800b52e:	f7fc fa5d 	bl	80079ec <__malloc_unlock>
 800b532:	2000      	movs	r0, #0
 800b534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b538:	2100      	movs	r1, #0
 800b53a:	4630      	mov	r0, r6
 800b53c:	f7f7 fb2a 	bl	8002b94 <_sbrk_r>
 800b540:	68bb      	ldr	r3, [r7, #8]
 800b542:	442b      	add	r3, r5
 800b544:	4298      	cmp	r0, r3
 800b546:	d1f1      	bne.n	800b52c <_malloc_trim_r+0x34>
 800b548:	4630      	mov	r0, r6
 800b54a:	4261      	negs	r1, r4
 800b54c:	f7f7 fb22 	bl	8002b94 <_sbrk_r>
 800b550:	3001      	adds	r0, #1
 800b552:	d110      	bne.n	800b576 <_malloc_trim_r+0x7e>
 800b554:	2100      	movs	r1, #0
 800b556:	4630      	mov	r0, r6
 800b558:	f7f7 fb1c 	bl	8002b94 <_sbrk_r>
 800b55c:	68ba      	ldr	r2, [r7, #8]
 800b55e:	1a83      	subs	r3, r0, r2
 800b560:	2b0f      	cmp	r3, #15
 800b562:	dde3      	ble.n	800b52c <_malloc_trim_r+0x34>
 800b564:	490c      	ldr	r1, [pc, #48]	; (800b598 <_malloc_trim_r+0xa0>)
 800b566:	f043 0301 	orr.w	r3, r3, #1
 800b56a:	6809      	ldr	r1, [r1, #0]
 800b56c:	6053      	str	r3, [r2, #4]
 800b56e:	1a40      	subs	r0, r0, r1
 800b570:	490a      	ldr	r1, [pc, #40]	; (800b59c <_malloc_trim_r+0xa4>)
 800b572:	6008      	str	r0, [r1, #0]
 800b574:	e7da      	b.n	800b52c <_malloc_trim_r+0x34>
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	4a08      	ldr	r2, [pc, #32]	; (800b59c <_malloc_trim_r+0xa4>)
 800b57a:	1b2d      	subs	r5, r5, r4
 800b57c:	f045 0501 	orr.w	r5, r5, #1
 800b580:	605d      	str	r5, [r3, #4]
 800b582:	6813      	ldr	r3, [r2, #0]
 800b584:	4630      	mov	r0, r6
 800b586:	1b1c      	subs	r4, r3, r4
 800b588:	6014      	str	r4, [r2, #0]
 800b58a:	f7fc fa2f 	bl	80079ec <__malloc_unlock>
 800b58e:	2001      	movs	r0, #1
 800b590:	e7d0      	b.n	800b534 <_malloc_trim_r+0x3c>
 800b592:	bf00      	nop
 800b594:	20000458 	.word	0x20000458
 800b598:	20000860 	.word	0x20000860
 800b59c:	20001090 	.word	0x20001090

0800b5a0 <_free_r>:
 800b5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5a2:	4605      	mov	r5, r0
 800b5a4:	460f      	mov	r7, r1
 800b5a6:	2900      	cmp	r1, #0
 800b5a8:	f000 80b1 	beq.w	800b70e <_free_r+0x16e>
 800b5ac:	f7fc fa18 	bl	80079e0 <__malloc_lock>
 800b5b0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800b5b4:	4856      	ldr	r0, [pc, #344]	; (800b710 <_free_r+0x170>)
 800b5b6:	f022 0401 	bic.w	r4, r2, #1
 800b5ba:	f1a7 0308 	sub.w	r3, r7, #8
 800b5be:	eb03 0c04 	add.w	ip, r3, r4
 800b5c2:	6881      	ldr	r1, [r0, #8]
 800b5c4:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800b5c8:	4561      	cmp	r1, ip
 800b5ca:	f026 0603 	bic.w	r6, r6, #3
 800b5ce:	f002 0201 	and.w	r2, r2, #1
 800b5d2:	d11b      	bne.n	800b60c <_free_r+0x6c>
 800b5d4:	4434      	add	r4, r6
 800b5d6:	b93a      	cbnz	r2, 800b5e8 <_free_r+0x48>
 800b5d8:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800b5dc:	1a9b      	subs	r3, r3, r2
 800b5de:	4414      	add	r4, r2
 800b5e0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800b5e4:	60ca      	str	r2, [r1, #12]
 800b5e6:	6091      	str	r1, [r2, #8]
 800b5e8:	f044 0201 	orr.w	r2, r4, #1
 800b5ec:	605a      	str	r2, [r3, #4]
 800b5ee:	6083      	str	r3, [r0, #8]
 800b5f0:	4b48      	ldr	r3, [pc, #288]	; (800b714 <_free_r+0x174>)
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	42a3      	cmp	r3, r4
 800b5f6:	d804      	bhi.n	800b602 <_free_r+0x62>
 800b5f8:	4b47      	ldr	r3, [pc, #284]	; (800b718 <_free_r+0x178>)
 800b5fa:	4628      	mov	r0, r5
 800b5fc:	6819      	ldr	r1, [r3, #0]
 800b5fe:	f7ff ff7b 	bl	800b4f8 <_malloc_trim_r>
 800b602:	4628      	mov	r0, r5
 800b604:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b608:	f7fc b9f0 	b.w	80079ec <__malloc_unlock>
 800b60c:	f8cc 6004 	str.w	r6, [ip, #4]
 800b610:	2a00      	cmp	r2, #0
 800b612:	d138      	bne.n	800b686 <_free_r+0xe6>
 800b614:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800b618:	f100 0708 	add.w	r7, r0, #8
 800b61c:	1a5b      	subs	r3, r3, r1
 800b61e:	440c      	add	r4, r1
 800b620:	6899      	ldr	r1, [r3, #8]
 800b622:	42b9      	cmp	r1, r7
 800b624:	d031      	beq.n	800b68a <_free_r+0xea>
 800b626:	68df      	ldr	r7, [r3, #12]
 800b628:	60cf      	str	r7, [r1, #12]
 800b62a:	60b9      	str	r1, [r7, #8]
 800b62c:	eb0c 0106 	add.w	r1, ip, r6
 800b630:	6849      	ldr	r1, [r1, #4]
 800b632:	07c9      	lsls	r1, r1, #31
 800b634:	d40b      	bmi.n	800b64e <_free_r+0xae>
 800b636:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800b63a:	4434      	add	r4, r6
 800b63c:	bb3a      	cbnz	r2, 800b68e <_free_r+0xee>
 800b63e:	4e37      	ldr	r6, [pc, #220]	; (800b71c <_free_r+0x17c>)
 800b640:	42b1      	cmp	r1, r6
 800b642:	d124      	bne.n	800b68e <_free_r+0xee>
 800b644:	2201      	movs	r2, #1
 800b646:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b64a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800b64e:	f044 0101 	orr.w	r1, r4, #1
 800b652:	6059      	str	r1, [r3, #4]
 800b654:	511c      	str	r4, [r3, r4]
 800b656:	2a00      	cmp	r2, #0
 800b658:	d1d3      	bne.n	800b602 <_free_r+0x62>
 800b65a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800b65e:	d21b      	bcs.n	800b698 <_free_r+0xf8>
 800b660:	0961      	lsrs	r1, r4, #5
 800b662:	08e2      	lsrs	r2, r4, #3
 800b664:	2401      	movs	r4, #1
 800b666:	408c      	lsls	r4, r1
 800b668:	6841      	ldr	r1, [r0, #4]
 800b66a:	3201      	adds	r2, #1
 800b66c:	430c      	orrs	r4, r1
 800b66e:	6044      	str	r4, [r0, #4]
 800b670:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800b674:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800b678:	3908      	subs	r1, #8
 800b67a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800b67e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800b682:	60e3      	str	r3, [r4, #12]
 800b684:	e7bd      	b.n	800b602 <_free_r+0x62>
 800b686:	2200      	movs	r2, #0
 800b688:	e7d0      	b.n	800b62c <_free_r+0x8c>
 800b68a:	2201      	movs	r2, #1
 800b68c:	e7ce      	b.n	800b62c <_free_r+0x8c>
 800b68e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800b692:	60ce      	str	r6, [r1, #12]
 800b694:	60b1      	str	r1, [r6, #8]
 800b696:	e7da      	b.n	800b64e <_free_r+0xae>
 800b698:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800b69c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800b6a0:	d214      	bcs.n	800b6cc <_free_r+0x12c>
 800b6a2:	09a2      	lsrs	r2, r4, #6
 800b6a4:	3238      	adds	r2, #56	; 0x38
 800b6a6:	1c51      	adds	r1, r2, #1
 800b6a8:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800b6ac:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800b6b0:	428e      	cmp	r6, r1
 800b6b2:	d125      	bne.n	800b700 <_free_r+0x160>
 800b6b4:	2401      	movs	r4, #1
 800b6b6:	1092      	asrs	r2, r2, #2
 800b6b8:	fa04 f202 	lsl.w	r2, r4, r2
 800b6bc:	6844      	ldr	r4, [r0, #4]
 800b6be:	4322      	orrs	r2, r4
 800b6c0:	6042      	str	r2, [r0, #4]
 800b6c2:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800b6c6:	60b3      	str	r3, [r6, #8]
 800b6c8:	60cb      	str	r3, [r1, #12]
 800b6ca:	e79a      	b.n	800b602 <_free_r+0x62>
 800b6cc:	2a14      	cmp	r2, #20
 800b6ce:	d801      	bhi.n	800b6d4 <_free_r+0x134>
 800b6d0:	325b      	adds	r2, #91	; 0x5b
 800b6d2:	e7e8      	b.n	800b6a6 <_free_r+0x106>
 800b6d4:	2a54      	cmp	r2, #84	; 0x54
 800b6d6:	d802      	bhi.n	800b6de <_free_r+0x13e>
 800b6d8:	0b22      	lsrs	r2, r4, #12
 800b6da:	326e      	adds	r2, #110	; 0x6e
 800b6dc:	e7e3      	b.n	800b6a6 <_free_r+0x106>
 800b6de:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800b6e2:	d802      	bhi.n	800b6ea <_free_r+0x14a>
 800b6e4:	0be2      	lsrs	r2, r4, #15
 800b6e6:	3277      	adds	r2, #119	; 0x77
 800b6e8:	e7dd      	b.n	800b6a6 <_free_r+0x106>
 800b6ea:	f240 5154 	movw	r1, #1364	; 0x554
 800b6ee:	428a      	cmp	r2, r1
 800b6f0:	bf96      	itet	ls
 800b6f2:	0ca2      	lsrls	r2, r4, #18
 800b6f4:	227e      	movhi	r2, #126	; 0x7e
 800b6f6:	327c      	addls	r2, #124	; 0x7c
 800b6f8:	e7d5      	b.n	800b6a6 <_free_r+0x106>
 800b6fa:	6889      	ldr	r1, [r1, #8]
 800b6fc:	428e      	cmp	r6, r1
 800b6fe:	d004      	beq.n	800b70a <_free_r+0x16a>
 800b700:	684a      	ldr	r2, [r1, #4]
 800b702:	f022 0203 	bic.w	r2, r2, #3
 800b706:	42a2      	cmp	r2, r4
 800b708:	d8f7      	bhi.n	800b6fa <_free_r+0x15a>
 800b70a:	68ce      	ldr	r6, [r1, #12]
 800b70c:	e7d9      	b.n	800b6c2 <_free_r+0x122>
 800b70e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b710:	20000458 	.word	0x20000458
 800b714:	20000864 	.word	0x20000864
 800b718:	200010c0 	.word	0x200010c0
 800b71c:	20000460 	.word	0x20000460

0800b720 <__sfvwrite_r>:
 800b720:	6893      	ldr	r3, [r2, #8]
 800b722:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b726:	4606      	mov	r6, r0
 800b728:	460c      	mov	r4, r1
 800b72a:	4690      	mov	r8, r2
 800b72c:	b91b      	cbnz	r3, 800b736 <__sfvwrite_r+0x16>
 800b72e:	2000      	movs	r0, #0
 800b730:	b003      	add	sp, #12
 800b732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b736:	898b      	ldrh	r3, [r1, #12]
 800b738:	0718      	lsls	r0, r3, #28
 800b73a:	d550      	bpl.n	800b7de <__sfvwrite_r+0xbe>
 800b73c:	690b      	ldr	r3, [r1, #16]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d04d      	beq.n	800b7de <__sfvwrite_r+0xbe>
 800b742:	89a3      	ldrh	r3, [r4, #12]
 800b744:	f8d8 7000 	ldr.w	r7, [r8]
 800b748:	f013 0902 	ands.w	r9, r3, #2
 800b74c:	d16c      	bne.n	800b828 <__sfvwrite_r+0x108>
 800b74e:	f013 0301 	ands.w	r3, r3, #1
 800b752:	f000 809c 	beq.w	800b88e <__sfvwrite_r+0x16e>
 800b756:	4648      	mov	r0, r9
 800b758:	46ca      	mov	sl, r9
 800b75a:	46cb      	mov	fp, r9
 800b75c:	f1bb 0f00 	cmp.w	fp, #0
 800b760:	f000 8103 	beq.w	800b96a <__sfvwrite_r+0x24a>
 800b764:	b950      	cbnz	r0, 800b77c <__sfvwrite_r+0x5c>
 800b766:	465a      	mov	r2, fp
 800b768:	210a      	movs	r1, #10
 800b76a:	4650      	mov	r0, sl
 800b76c:	f000 f9b6 	bl	800badc <memchr>
 800b770:	2800      	cmp	r0, #0
 800b772:	f000 80ff 	beq.w	800b974 <__sfvwrite_r+0x254>
 800b776:	3001      	adds	r0, #1
 800b778:	eba0 090a 	sub.w	r9, r0, sl
 800b77c:	6820      	ldr	r0, [r4, #0]
 800b77e:	6921      	ldr	r1, [r4, #16]
 800b780:	45d9      	cmp	r9, fp
 800b782:	464a      	mov	r2, r9
 800b784:	bf28      	it	cs
 800b786:	465a      	movcs	r2, fp
 800b788:	4288      	cmp	r0, r1
 800b78a:	6963      	ldr	r3, [r4, #20]
 800b78c:	f240 80f5 	bls.w	800b97a <__sfvwrite_r+0x25a>
 800b790:	68a5      	ldr	r5, [r4, #8]
 800b792:	441d      	add	r5, r3
 800b794:	42aa      	cmp	r2, r5
 800b796:	f340 80f0 	ble.w	800b97a <__sfvwrite_r+0x25a>
 800b79a:	4651      	mov	r1, sl
 800b79c:	462a      	mov	r2, r5
 800b79e:	f000 f9b9 	bl	800bb14 <memmove>
 800b7a2:	6823      	ldr	r3, [r4, #0]
 800b7a4:	4621      	mov	r1, r4
 800b7a6:	442b      	add	r3, r5
 800b7a8:	4630      	mov	r0, r6
 800b7aa:	6023      	str	r3, [r4, #0]
 800b7ac:	f7ff fdfc 	bl	800b3a8 <_fflush_r>
 800b7b0:	2800      	cmp	r0, #0
 800b7b2:	d167      	bne.n	800b884 <__sfvwrite_r+0x164>
 800b7b4:	ebb9 0905 	subs.w	r9, r9, r5
 800b7b8:	f040 80f7 	bne.w	800b9aa <__sfvwrite_r+0x28a>
 800b7bc:	4621      	mov	r1, r4
 800b7be:	4630      	mov	r0, r6
 800b7c0:	f7ff fdf2 	bl	800b3a8 <_fflush_r>
 800b7c4:	2800      	cmp	r0, #0
 800b7c6:	d15d      	bne.n	800b884 <__sfvwrite_r+0x164>
 800b7c8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800b7cc:	44aa      	add	sl, r5
 800b7ce:	ebab 0b05 	sub.w	fp, fp, r5
 800b7d2:	1b55      	subs	r5, r2, r5
 800b7d4:	f8c8 5008 	str.w	r5, [r8, #8]
 800b7d8:	2d00      	cmp	r5, #0
 800b7da:	d1bf      	bne.n	800b75c <__sfvwrite_r+0x3c>
 800b7dc:	e7a7      	b.n	800b72e <__sfvwrite_r+0xe>
 800b7de:	4621      	mov	r1, r4
 800b7e0:	4630      	mov	r0, r6
 800b7e2:	f7fe fe9f 	bl	800a524 <__swsetup_r>
 800b7e6:	2800      	cmp	r0, #0
 800b7e8:	d0ab      	beq.n	800b742 <__sfvwrite_r+0x22>
 800b7ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b7ee:	e79f      	b.n	800b730 <__sfvwrite_r+0x10>
 800b7f0:	e9d7 b900 	ldrd	fp, r9, [r7]
 800b7f4:	3708      	adds	r7, #8
 800b7f6:	f1b9 0f00 	cmp.w	r9, #0
 800b7fa:	d0f9      	beq.n	800b7f0 <__sfvwrite_r+0xd0>
 800b7fc:	45d1      	cmp	r9, sl
 800b7fe:	464b      	mov	r3, r9
 800b800:	465a      	mov	r2, fp
 800b802:	bf28      	it	cs
 800b804:	4653      	movcs	r3, sl
 800b806:	4630      	mov	r0, r6
 800b808:	69e1      	ldr	r1, [r4, #28]
 800b80a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b80c:	47a8      	blx	r5
 800b80e:	2800      	cmp	r0, #0
 800b810:	dd38      	ble.n	800b884 <__sfvwrite_r+0x164>
 800b812:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b816:	4483      	add	fp, r0
 800b818:	eba9 0900 	sub.w	r9, r9, r0
 800b81c:	1a18      	subs	r0, r3, r0
 800b81e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b822:	2800      	cmp	r0, #0
 800b824:	d1e7      	bne.n	800b7f6 <__sfvwrite_r+0xd6>
 800b826:	e782      	b.n	800b72e <__sfvwrite_r+0xe>
 800b828:	f04f 0b00 	mov.w	fp, #0
 800b82c:	f8df a180 	ldr.w	sl, [pc, #384]	; 800b9b0 <__sfvwrite_r+0x290>
 800b830:	46d9      	mov	r9, fp
 800b832:	e7e0      	b.n	800b7f6 <__sfvwrite_r+0xd6>
 800b834:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800b838:	3708      	adds	r7, #8
 800b83a:	f1ba 0f00 	cmp.w	sl, #0
 800b83e:	d0f9      	beq.n	800b834 <__sfvwrite_r+0x114>
 800b840:	89a3      	ldrh	r3, [r4, #12]
 800b842:	68a2      	ldr	r2, [r4, #8]
 800b844:	0599      	lsls	r1, r3, #22
 800b846:	6820      	ldr	r0, [r4, #0]
 800b848:	d563      	bpl.n	800b912 <__sfvwrite_r+0x1f2>
 800b84a:	4552      	cmp	r2, sl
 800b84c:	d836      	bhi.n	800b8bc <__sfvwrite_r+0x19c>
 800b84e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800b852:	d033      	beq.n	800b8bc <__sfvwrite_r+0x19c>
 800b854:	6921      	ldr	r1, [r4, #16]
 800b856:	6965      	ldr	r5, [r4, #20]
 800b858:	eba0 0b01 	sub.w	fp, r0, r1
 800b85c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b860:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b864:	f10b 0201 	add.w	r2, fp, #1
 800b868:	106d      	asrs	r5, r5, #1
 800b86a:	4452      	add	r2, sl
 800b86c:	4295      	cmp	r5, r2
 800b86e:	bf38      	it	cc
 800b870:	4615      	movcc	r5, r2
 800b872:	055b      	lsls	r3, r3, #21
 800b874:	d53d      	bpl.n	800b8f2 <__sfvwrite_r+0x1d2>
 800b876:	4629      	mov	r1, r5
 800b878:	4630      	mov	r0, r6
 800b87a:	f7fb fe67 	bl	800754c <_malloc_r>
 800b87e:	b948      	cbnz	r0, 800b894 <__sfvwrite_r+0x174>
 800b880:	230c      	movs	r3, #12
 800b882:	6033      	str	r3, [r6, #0]
 800b884:	89a3      	ldrh	r3, [r4, #12]
 800b886:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b88a:	81a3      	strh	r3, [r4, #12]
 800b88c:	e7ad      	b.n	800b7ea <__sfvwrite_r+0xca>
 800b88e:	4699      	mov	r9, r3
 800b890:	469a      	mov	sl, r3
 800b892:	e7d2      	b.n	800b83a <__sfvwrite_r+0x11a>
 800b894:	465a      	mov	r2, fp
 800b896:	6921      	ldr	r1, [r4, #16]
 800b898:	9001      	str	r0, [sp, #4]
 800b89a:	f000 f92d 	bl	800baf8 <memcpy>
 800b89e:	89a2      	ldrh	r2, [r4, #12]
 800b8a0:	9b01      	ldr	r3, [sp, #4]
 800b8a2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b8a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b8aa:	81a2      	strh	r2, [r4, #12]
 800b8ac:	4652      	mov	r2, sl
 800b8ae:	6123      	str	r3, [r4, #16]
 800b8b0:	6165      	str	r5, [r4, #20]
 800b8b2:	445b      	add	r3, fp
 800b8b4:	eba5 050b 	sub.w	r5, r5, fp
 800b8b8:	6023      	str	r3, [r4, #0]
 800b8ba:	60a5      	str	r5, [r4, #8]
 800b8bc:	4552      	cmp	r2, sl
 800b8be:	bf28      	it	cs
 800b8c0:	4652      	movcs	r2, sl
 800b8c2:	4655      	mov	r5, sl
 800b8c4:	4649      	mov	r1, r9
 800b8c6:	6820      	ldr	r0, [r4, #0]
 800b8c8:	9201      	str	r2, [sp, #4]
 800b8ca:	f000 f923 	bl	800bb14 <memmove>
 800b8ce:	68a3      	ldr	r3, [r4, #8]
 800b8d0:	9a01      	ldr	r2, [sp, #4]
 800b8d2:	1a9b      	subs	r3, r3, r2
 800b8d4:	60a3      	str	r3, [r4, #8]
 800b8d6:	6823      	ldr	r3, [r4, #0]
 800b8d8:	441a      	add	r2, r3
 800b8da:	6022      	str	r2, [r4, #0]
 800b8dc:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800b8e0:	44a9      	add	r9, r5
 800b8e2:	ebaa 0a05 	sub.w	sl, sl, r5
 800b8e6:	1b45      	subs	r5, r0, r5
 800b8e8:	f8c8 5008 	str.w	r5, [r8, #8]
 800b8ec:	2d00      	cmp	r5, #0
 800b8ee:	d1a4      	bne.n	800b83a <__sfvwrite_r+0x11a>
 800b8f0:	e71d      	b.n	800b72e <__sfvwrite_r+0xe>
 800b8f2:	462a      	mov	r2, r5
 800b8f4:	4630      	mov	r0, r6
 800b8f6:	f000 fc5b 	bl	800c1b0 <_realloc_r>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	2800      	cmp	r0, #0
 800b8fe:	d1d5      	bne.n	800b8ac <__sfvwrite_r+0x18c>
 800b900:	4630      	mov	r0, r6
 800b902:	6921      	ldr	r1, [r4, #16]
 800b904:	f7ff fe4c 	bl	800b5a0 <_free_r>
 800b908:	89a3      	ldrh	r3, [r4, #12]
 800b90a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b90e:	81a3      	strh	r3, [r4, #12]
 800b910:	e7b6      	b.n	800b880 <__sfvwrite_r+0x160>
 800b912:	6923      	ldr	r3, [r4, #16]
 800b914:	4283      	cmp	r3, r0
 800b916:	d302      	bcc.n	800b91e <__sfvwrite_r+0x1fe>
 800b918:	6961      	ldr	r1, [r4, #20]
 800b91a:	4551      	cmp	r1, sl
 800b91c:	d915      	bls.n	800b94a <__sfvwrite_r+0x22a>
 800b91e:	4552      	cmp	r2, sl
 800b920:	bf28      	it	cs
 800b922:	4652      	movcs	r2, sl
 800b924:	4615      	mov	r5, r2
 800b926:	4649      	mov	r1, r9
 800b928:	f000 f8f4 	bl	800bb14 <memmove>
 800b92c:	68a3      	ldr	r3, [r4, #8]
 800b92e:	6822      	ldr	r2, [r4, #0]
 800b930:	1b5b      	subs	r3, r3, r5
 800b932:	442a      	add	r2, r5
 800b934:	60a3      	str	r3, [r4, #8]
 800b936:	6022      	str	r2, [r4, #0]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d1cf      	bne.n	800b8dc <__sfvwrite_r+0x1bc>
 800b93c:	4621      	mov	r1, r4
 800b93e:	4630      	mov	r0, r6
 800b940:	f7ff fd32 	bl	800b3a8 <_fflush_r>
 800b944:	2800      	cmp	r0, #0
 800b946:	d0c9      	beq.n	800b8dc <__sfvwrite_r+0x1bc>
 800b948:	e79c      	b.n	800b884 <__sfvwrite_r+0x164>
 800b94a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800b94e:	459a      	cmp	sl, r3
 800b950:	bf38      	it	cc
 800b952:	4653      	movcc	r3, sl
 800b954:	fb93 f3f1 	sdiv	r3, r3, r1
 800b958:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b95a:	434b      	muls	r3, r1
 800b95c:	464a      	mov	r2, r9
 800b95e:	4630      	mov	r0, r6
 800b960:	69e1      	ldr	r1, [r4, #28]
 800b962:	47a8      	blx	r5
 800b964:	1e05      	subs	r5, r0, #0
 800b966:	dcb9      	bgt.n	800b8dc <__sfvwrite_r+0x1bc>
 800b968:	e78c      	b.n	800b884 <__sfvwrite_r+0x164>
 800b96a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b96e:	2000      	movs	r0, #0
 800b970:	3708      	adds	r7, #8
 800b972:	e6f3      	b.n	800b75c <__sfvwrite_r+0x3c>
 800b974:	f10b 0901 	add.w	r9, fp, #1
 800b978:	e700      	b.n	800b77c <__sfvwrite_r+0x5c>
 800b97a:	4293      	cmp	r3, r2
 800b97c:	dc08      	bgt.n	800b990 <__sfvwrite_r+0x270>
 800b97e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b980:	4652      	mov	r2, sl
 800b982:	4630      	mov	r0, r6
 800b984:	69e1      	ldr	r1, [r4, #28]
 800b986:	47a8      	blx	r5
 800b988:	1e05      	subs	r5, r0, #0
 800b98a:	f73f af13 	bgt.w	800b7b4 <__sfvwrite_r+0x94>
 800b98e:	e779      	b.n	800b884 <__sfvwrite_r+0x164>
 800b990:	4651      	mov	r1, sl
 800b992:	9201      	str	r2, [sp, #4]
 800b994:	f000 f8be 	bl	800bb14 <memmove>
 800b998:	9a01      	ldr	r2, [sp, #4]
 800b99a:	68a3      	ldr	r3, [r4, #8]
 800b99c:	4615      	mov	r5, r2
 800b99e:	1a9b      	subs	r3, r3, r2
 800b9a0:	60a3      	str	r3, [r4, #8]
 800b9a2:	6823      	ldr	r3, [r4, #0]
 800b9a4:	4413      	add	r3, r2
 800b9a6:	6023      	str	r3, [r4, #0]
 800b9a8:	e704      	b.n	800b7b4 <__sfvwrite_r+0x94>
 800b9aa:	2001      	movs	r0, #1
 800b9ac:	e70c      	b.n	800b7c8 <__sfvwrite_r+0xa8>
 800b9ae:	bf00      	nop
 800b9b0:	7ffffc00 	.word	0x7ffffc00

0800b9b4 <_fwalk_reent>:
 800b9b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9b8:	4606      	mov	r6, r0
 800b9ba:	4688      	mov	r8, r1
 800b9bc:	2700      	movs	r7, #0
 800b9be:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800b9c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b9c6:	f1b9 0901 	subs.w	r9, r9, #1
 800b9ca:	d505      	bpl.n	800b9d8 <_fwalk_reent+0x24>
 800b9cc:	6824      	ldr	r4, [r4, #0]
 800b9ce:	2c00      	cmp	r4, #0
 800b9d0:	d1f7      	bne.n	800b9c2 <_fwalk_reent+0xe>
 800b9d2:	4638      	mov	r0, r7
 800b9d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9d8:	89ab      	ldrh	r3, [r5, #12]
 800b9da:	2b01      	cmp	r3, #1
 800b9dc:	d907      	bls.n	800b9ee <_fwalk_reent+0x3a>
 800b9de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b9e2:	3301      	adds	r3, #1
 800b9e4:	d003      	beq.n	800b9ee <_fwalk_reent+0x3a>
 800b9e6:	4629      	mov	r1, r5
 800b9e8:	4630      	mov	r0, r6
 800b9ea:	47c0      	blx	r8
 800b9ec:	4307      	orrs	r7, r0
 800b9ee:	3568      	adds	r5, #104	; 0x68
 800b9f0:	e7e9      	b.n	800b9c6 <_fwalk_reent+0x12>
	...

0800b9f4 <_localeconv_r>:
 800b9f4:	4800      	ldr	r0, [pc, #0]	; (800b9f8 <_localeconv_r+0x4>)
 800b9f6:	4770      	bx	lr
 800b9f8:	2000095c 	.word	0x2000095c

0800b9fc <__retarget_lock_init_recursive>:
 800b9fc:	4770      	bx	lr

0800b9fe <__retarget_lock_close_recursive>:
 800b9fe:	4770      	bx	lr

0800ba00 <__retarget_lock_acquire_recursive>:
 800ba00:	4770      	bx	lr

0800ba02 <__retarget_lock_release_recursive>:
 800ba02:	4770      	bx	lr

0800ba04 <__swhatbuf_r>:
 800ba04:	b570      	push	{r4, r5, r6, lr}
 800ba06:	460e      	mov	r6, r1
 800ba08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba0c:	4614      	mov	r4, r2
 800ba0e:	2900      	cmp	r1, #0
 800ba10:	461d      	mov	r5, r3
 800ba12:	b096      	sub	sp, #88	; 0x58
 800ba14:	da09      	bge.n	800ba2a <__swhatbuf_r+0x26>
 800ba16:	2200      	movs	r2, #0
 800ba18:	89b3      	ldrh	r3, [r6, #12]
 800ba1a:	602a      	str	r2, [r5, #0]
 800ba1c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800ba20:	d116      	bne.n	800ba50 <__swhatbuf_r+0x4c>
 800ba22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba26:	6023      	str	r3, [r4, #0]
 800ba28:	e015      	b.n	800ba56 <__swhatbuf_r+0x52>
 800ba2a:	466a      	mov	r2, sp
 800ba2c:	f001 fce4 	bl	800d3f8 <_fstat_r>
 800ba30:	2800      	cmp	r0, #0
 800ba32:	dbf0      	blt.n	800ba16 <__swhatbuf_r+0x12>
 800ba34:	9a01      	ldr	r2, [sp, #4]
 800ba36:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ba3a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ba3e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ba42:	425a      	negs	r2, r3
 800ba44:	415a      	adcs	r2, r3
 800ba46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba4a:	602a      	str	r2, [r5, #0]
 800ba4c:	6023      	str	r3, [r4, #0]
 800ba4e:	e002      	b.n	800ba56 <__swhatbuf_r+0x52>
 800ba50:	2340      	movs	r3, #64	; 0x40
 800ba52:	4610      	mov	r0, r2
 800ba54:	6023      	str	r3, [r4, #0]
 800ba56:	b016      	add	sp, #88	; 0x58
 800ba58:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ba5c <__smakebuf_r>:
 800ba5c:	898b      	ldrh	r3, [r1, #12]
 800ba5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ba60:	079d      	lsls	r5, r3, #30
 800ba62:	4606      	mov	r6, r0
 800ba64:	460c      	mov	r4, r1
 800ba66:	d507      	bpl.n	800ba78 <__smakebuf_r+0x1c>
 800ba68:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800ba6c:	6023      	str	r3, [r4, #0]
 800ba6e:	6123      	str	r3, [r4, #16]
 800ba70:	2301      	movs	r3, #1
 800ba72:	6163      	str	r3, [r4, #20]
 800ba74:	b002      	add	sp, #8
 800ba76:	bd70      	pop	{r4, r5, r6, pc}
 800ba78:	466a      	mov	r2, sp
 800ba7a:	ab01      	add	r3, sp, #4
 800ba7c:	f7ff ffc2 	bl	800ba04 <__swhatbuf_r>
 800ba80:	9900      	ldr	r1, [sp, #0]
 800ba82:	4605      	mov	r5, r0
 800ba84:	4630      	mov	r0, r6
 800ba86:	f7fb fd61 	bl	800754c <_malloc_r>
 800ba8a:	b948      	cbnz	r0, 800baa0 <__smakebuf_r+0x44>
 800ba8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba90:	059a      	lsls	r2, r3, #22
 800ba92:	d4ef      	bmi.n	800ba74 <__smakebuf_r+0x18>
 800ba94:	f023 0303 	bic.w	r3, r3, #3
 800ba98:	f043 0302 	orr.w	r3, r3, #2
 800ba9c:	81a3      	strh	r3, [r4, #12]
 800ba9e:	e7e3      	b.n	800ba68 <__smakebuf_r+0xc>
 800baa0:	4b0d      	ldr	r3, [pc, #52]	; (800bad8 <__smakebuf_r+0x7c>)
 800baa2:	63f3      	str	r3, [r6, #60]	; 0x3c
 800baa4:	89a3      	ldrh	r3, [r4, #12]
 800baa6:	6020      	str	r0, [r4, #0]
 800baa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800baac:	81a3      	strh	r3, [r4, #12]
 800baae:	9b00      	ldr	r3, [sp, #0]
 800bab0:	6120      	str	r0, [r4, #16]
 800bab2:	6163      	str	r3, [r4, #20]
 800bab4:	9b01      	ldr	r3, [sp, #4]
 800bab6:	b15b      	cbz	r3, 800bad0 <__smakebuf_r+0x74>
 800bab8:	4630      	mov	r0, r6
 800baba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800babe:	f001 fcad 	bl	800d41c <_isatty_r>
 800bac2:	b128      	cbz	r0, 800bad0 <__smakebuf_r+0x74>
 800bac4:	89a3      	ldrh	r3, [r4, #12]
 800bac6:	f023 0303 	bic.w	r3, r3, #3
 800baca:	f043 0301 	orr.w	r3, r3, #1
 800bace:	81a3      	strh	r3, [r4, #12]
 800bad0:	89a0      	ldrh	r0, [r4, #12]
 800bad2:	4305      	orrs	r5, r0
 800bad4:	81a5      	strh	r5, [r4, #12]
 800bad6:	e7cd      	b.n	800ba74 <__smakebuf_r+0x18>
 800bad8:	0800b445 	.word	0x0800b445

0800badc <memchr>:
 800badc:	4603      	mov	r3, r0
 800bade:	b510      	push	{r4, lr}
 800bae0:	b2c9      	uxtb	r1, r1
 800bae2:	4402      	add	r2, r0
 800bae4:	4293      	cmp	r3, r2
 800bae6:	4618      	mov	r0, r3
 800bae8:	d101      	bne.n	800baee <memchr+0x12>
 800baea:	2000      	movs	r0, #0
 800baec:	e003      	b.n	800baf6 <memchr+0x1a>
 800baee:	7804      	ldrb	r4, [r0, #0]
 800baf0:	3301      	adds	r3, #1
 800baf2:	428c      	cmp	r4, r1
 800baf4:	d1f6      	bne.n	800bae4 <memchr+0x8>
 800baf6:	bd10      	pop	{r4, pc}

0800baf8 <memcpy>:
 800baf8:	440a      	add	r2, r1
 800bafa:	4291      	cmp	r1, r2
 800bafc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bb00:	d100      	bne.n	800bb04 <memcpy+0xc>
 800bb02:	4770      	bx	lr
 800bb04:	b510      	push	{r4, lr}
 800bb06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb0a:	4291      	cmp	r1, r2
 800bb0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb10:	d1f9      	bne.n	800bb06 <memcpy+0xe>
 800bb12:	bd10      	pop	{r4, pc}

0800bb14 <memmove>:
 800bb14:	4288      	cmp	r0, r1
 800bb16:	b510      	push	{r4, lr}
 800bb18:	eb01 0402 	add.w	r4, r1, r2
 800bb1c:	d902      	bls.n	800bb24 <memmove+0x10>
 800bb1e:	4284      	cmp	r4, r0
 800bb20:	4623      	mov	r3, r4
 800bb22:	d807      	bhi.n	800bb34 <memmove+0x20>
 800bb24:	1e43      	subs	r3, r0, #1
 800bb26:	42a1      	cmp	r1, r4
 800bb28:	d008      	beq.n	800bb3c <memmove+0x28>
 800bb2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bb32:	e7f8      	b.n	800bb26 <memmove+0x12>
 800bb34:	4601      	mov	r1, r0
 800bb36:	4402      	add	r2, r0
 800bb38:	428a      	cmp	r2, r1
 800bb3a:	d100      	bne.n	800bb3e <memmove+0x2a>
 800bb3c:	bd10      	pop	{r4, pc}
 800bb3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bb42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bb46:	e7f7      	b.n	800bb38 <memmove+0x24>

0800bb48 <_Balloc>:
 800bb48:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800bb4a:	b570      	push	{r4, r5, r6, lr}
 800bb4c:	4605      	mov	r5, r0
 800bb4e:	460c      	mov	r4, r1
 800bb50:	b17b      	cbz	r3, 800bb72 <_Balloc+0x2a>
 800bb52:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800bb54:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bb58:	b9a0      	cbnz	r0, 800bb84 <_Balloc+0x3c>
 800bb5a:	2101      	movs	r1, #1
 800bb5c:	fa01 f604 	lsl.w	r6, r1, r4
 800bb60:	1d72      	adds	r2, r6, #5
 800bb62:	4628      	mov	r0, r5
 800bb64:	0092      	lsls	r2, r2, #2
 800bb66:	f001 fb35 	bl	800d1d4 <_calloc_r>
 800bb6a:	b148      	cbz	r0, 800bb80 <_Balloc+0x38>
 800bb6c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800bb70:	e00b      	b.n	800bb8a <_Balloc+0x42>
 800bb72:	2221      	movs	r2, #33	; 0x21
 800bb74:	2104      	movs	r1, #4
 800bb76:	f001 fb2d 	bl	800d1d4 <_calloc_r>
 800bb7a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800bb7c:	2800      	cmp	r0, #0
 800bb7e:	d1e8      	bne.n	800bb52 <_Balloc+0xa>
 800bb80:	2000      	movs	r0, #0
 800bb82:	bd70      	pop	{r4, r5, r6, pc}
 800bb84:	6802      	ldr	r2, [r0, #0]
 800bb86:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bb90:	e7f7      	b.n	800bb82 <_Balloc+0x3a>

0800bb92 <_Bfree>:
 800bb92:	b131      	cbz	r1, 800bba2 <_Bfree+0x10>
 800bb94:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800bb96:	684a      	ldr	r2, [r1, #4]
 800bb98:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bb9c:	6008      	str	r0, [r1, #0]
 800bb9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800bba2:	4770      	bx	lr

0800bba4 <__multadd>:
 800bba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bba8:	4698      	mov	r8, r3
 800bbaa:	460c      	mov	r4, r1
 800bbac:	2300      	movs	r3, #0
 800bbae:	690e      	ldr	r6, [r1, #16]
 800bbb0:	4607      	mov	r7, r0
 800bbb2:	f101 0014 	add.w	r0, r1, #20
 800bbb6:	6805      	ldr	r5, [r0, #0]
 800bbb8:	3301      	adds	r3, #1
 800bbba:	b2a9      	uxth	r1, r5
 800bbbc:	fb02 8101 	mla	r1, r2, r1, r8
 800bbc0:	0c2d      	lsrs	r5, r5, #16
 800bbc2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800bbc6:	fb02 c505 	mla	r5, r2, r5, ip
 800bbca:	b289      	uxth	r1, r1
 800bbcc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800bbd0:	429e      	cmp	r6, r3
 800bbd2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800bbd6:	f840 1b04 	str.w	r1, [r0], #4
 800bbda:	dcec      	bgt.n	800bbb6 <__multadd+0x12>
 800bbdc:	f1b8 0f00 	cmp.w	r8, #0
 800bbe0:	d022      	beq.n	800bc28 <__multadd+0x84>
 800bbe2:	68a3      	ldr	r3, [r4, #8]
 800bbe4:	42b3      	cmp	r3, r6
 800bbe6:	dc19      	bgt.n	800bc1c <__multadd+0x78>
 800bbe8:	6861      	ldr	r1, [r4, #4]
 800bbea:	4638      	mov	r0, r7
 800bbec:	3101      	adds	r1, #1
 800bbee:	f7ff ffab 	bl	800bb48 <_Balloc>
 800bbf2:	4605      	mov	r5, r0
 800bbf4:	b928      	cbnz	r0, 800bc02 <__multadd+0x5e>
 800bbf6:	4602      	mov	r2, r0
 800bbf8:	21b5      	movs	r1, #181	; 0xb5
 800bbfa:	4b0d      	ldr	r3, [pc, #52]	; (800bc30 <__multadd+0x8c>)
 800bbfc:	480d      	ldr	r0, [pc, #52]	; (800bc34 <__multadd+0x90>)
 800bbfe:	f001 facb 	bl	800d198 <__assert_func>
 800bc02:	6922      	ldr	r2, [r4, #16]
 800bc04:	f104 010c 	add.w	r1, r4, #12
 800bc08:	3202      	adds	r2, #2
 800bc0a:	0092      	lsls	r2, r2, #2
 800bc0c:	300c      	adds	r0, #12
 800bc0e:	f7ff ff73 	bl	800baf8 <memcpy>
 800bc12:	4621      	mov	r1, r4
 800bc14:	4638      	mov	r0, r7
 800bc16:	f7ff ffbc 	bl	800bb92 <_Bfree>
 800bc1a:	462c      	mov	r4, r5
 800bc1c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800bc20:	3601      	adds	r6, #1
 800bc22:	f8c3 8014 	str.w	r8, [r3, #20]
 800bc26:	6126      	str	r6, [r4, #16]
 800bc28:	4620      	mov	r0, r4
 800bc2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc2e:	bf00      	nop
 800bc30:	0800e051 	.word	0x0800e051
 800bc34:	0800e0c1 	.word	0x0800e0c1

0800bc38 <__hi0bits>:
 800bc38:	0c02      	lsrs	r2, r0, #16
 800bc3a:	0412      	lsls	r2, r2, #16
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	b9ca      	cbnz	r2, 800bc74 <__hi0bits+0x3c>
 800bc40:	0403      	lsls	r3, r0, #16
 800bc42:	2010      	movs	r0, #16
 800bc44:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800bc48:	bf04      	itt	eq
 800bc4a:	021b      	lsleq	r3, r3, #8
 800bc4c:	3008      	addeq	r0, #8
 800bc4e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bc52:	bf04      	itt	eq
 800bc54:	011b      	lsleq	r3, r3, #4
 800bc56:	3004      	addeq	r0, #4
 800bc58:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bc5c:	bf04      	itt	eq
 800bc5e:	009b      	lsleq	r3, r3, #2
 800bc60:	3002      	addeq	r0, #2
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	db05      	blt.n	800bc72 <__hi0bits+0x3a>
 800bc66:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800bc6a:	f100 0001 	add.w	r0, r0, #1
 800bc6e:	bf08      	it	eq
 800bc70:	2020      	moveq	r0, #32
 800bc72:	4770      	bx	lr
 800bc74:	2000      	movs	r0, #0
 800bc76:	e7e5      	b.n	800bc44 <__hi0bits+0xc>

0800bc78 <__lo0bits>:
 800bc78:	6803      	ldr	r3, [r0, #0]
 800bc7a:	4602      	mov	r2, r0
 800bc7c:	f013 0007 	ands.w	r0, r3, #7
 800bc80:	d00b      	beq.n	800bc9a <__lo0bits+0x22>
 800bc82:	07d9      	lsls	r1, r3, #31
 800bc84:	d422      	bmi.n	800bccc <__lo0bits+0x54>
 800bc86:	0798      	lsls	r0, r3, #30
 800bc88:	bf49      	itett	mi
 800bc8a:	085b      	lsrmi	r3, r3, #1
 800bc8c:	089b      	lsrpl	r3, r3, #2
 800bc8e:	2001      	movmi	r0, #1
 800bc90:	6013      	strmi	r3, [r2, #0]
 800bc92:	bf5c      	itt	pl
 800bc94:	2002      	movpl	r0, #2
 800bc96:	6013      	strpl	r3, [r2, #0]
 800bc98:	4770      	bx	lr
 800bc9a:	b299      	uxth	r1, r3
 800bc9c:	b909      	cbnz	r1, 800bca2 <__lo0bits+0x2a>
 800bc9e:	2010      	movs	r0, #16
 800bca0:	0c1b      	lsrs	r3, r3, #16
 800bca2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bca6:	bf04      	itt	eq
 800bca8:	0a1b      	lsreq	r3, r3, #8
 800bcaa:	3008      	addeq	r0, #8
 800bcac:	0719      	lsls	r1, r3, #28
 800bcae:	bf04      	itt	eq
 800bcb0:	091b      	lsreq	r3, r3, #4
 800bcb2:	3004      	addeq	r0, #4
 800bcb4:	0799      	lsls	r1, r3, #30
 800bcb6:	bf04      	itt	eq
 800bcb8:	089b      	lsreq	r3, r3, #2
 800bcba:	3002      	addeq	r0, #2
 800bcbc:	07d9      	lsls	r1, r3, #31
 800bcbe:	d403      	bmi.n	800bcc8 <__lo0bits+0x50>
 800bcc0:	085b      	lsrs	r3, r3, #1
 800bcc2:	f100 0001 	add.w	r0, r0, #1
 800bcc6:	d003      	beq.n	800bcd0 <__lo0bits+0x58>
 800bcc8:	6013      	str	r3, [r2, #0]
 800bcca:	4770      	bx	lr
 800bccc:	2000      	movs	r0, #0
 800bcce:	4770      	bx	lr
 800bcd0:	2020      	movs	r0, #32
 800bcd2:	4770      	bx	lr

0800bcd4 <__i2b>:
 800bcd4:	b510      	push	{r4, lr}
 800bcd6:	460c      	mov	r4, r1
 800bcd8:	2101      	movs	r1, #1
 800bcda:	f7ff ff35 	bl	800bb48 <_Balloc>
 800bcde:	4602      	mov	r2, r0
 800bce0:	b928      	cbnz	r0, 800bcee <__i2b+0x1a>
 800bce2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bce6:	4b04      	ldr	r3, [pc, #16]	; (800bcf8 <__i2b+0x24>)
 800bce8:	4804      	ldr	r0, [pc, #16]	; (800bcfc <__i2b+0x28>)
 800bcea:	f001 fa55 	bl	800d198 <__assert_func>
 800bcee:	2301      	movs	r3, #1
 800bcf0:	6144      	str	r4, [r0, #20]
 800bcf2:	6103      	str	r3, [r0, #16]
 800bcf4:	bd10      	pop	{r4, pc}
 800bcf6:	bf00      	nop
 800bcf8:	0800e051 	.word	0x0800e051
 800bcfc:	0800e0c1 	.word	0x0800e0c1

0800bd00 <__multiply>:
 800bd00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd04:	4614      	mov	r4, r2
 800bd06:	690a      	ldr	r2, [r1, #16]
 800bd08:	6923      	ldr	r3, [r4, #16]
 800bd0a:	460d      	mov	r5, r1
 800bd0c:	429a      	cmp	r2, r3
 800bd0e:	bfbe      	ittt	lt
 800bd10:	460b      	movlt	r3, r1
 800bd12:	4625      	movlt	r5, r4
 800bd14:	461c      	movlt	r4, r3
 800bd16:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800bd1a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bd1e:	68ab      	ldr	r3, [r5, #8]
 800bd20:	6869      	ldr	r1, [r5, #4]
 800bd22:	eb0a 0709 	add.w	r7, sl, r9
 800bd26:	42bb      	cmp	r3, r7
 800bd28:	b085      	sub	sp, #20
 800bd2a:	bfb8      	it	lt
 800bd2c:	3101      	addlt	r1, #1
 800bd2e:	f7ff ff0b 	bl	800bb48 <_Balloc>
 800bd32:	b930      	cbnz	r0, 800bd42 <__multiply+0x42>
 800bd34:	4602      	mov	r2, r0
 800bd36:	f240 115d 	movw	r1, #349	; 0x15d
 800bd3a:	4b41      	ldr	r3, [pc, #260]	; (800be40 <__multiply+0x140>)
 800bd3c:	4841      	ldr	r0, [pc, #260]	; (800be44 <__multiply+0x144>)
 800bd3e:	f001 fa2b 	bl	800d198 <__assert_func>
 800bd42:	f100 0614 	add.w	r6, r0, #20
 800bd46:	4633      	mov	r3, r6
 800bd48:	2200      	movs	r2, #0
 800bd4a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800bd4e:	4543      	cmp	r3, r8
 800bd50:	d31e      	bcc.n	800bd90 <__multiply+0x90>
 800bd52:	f105 0c14 	add.w	ip, r5, #20
 800bd56:	f104 0314 	add.w	r3, r4, #20
 800bd5a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800bd5e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800bd62:	9202      	str	r2, [sp, #8]
 800bd64:	ebac 0205 	sub.w	r2, ip, r5
 800bd68:	3a15      	subs	r2, #21
 800bd6a:	f022 0203 	bic.w	r2, r2, #3
 800bd6e:	3204      	adds	r2, #4
 800bd70:	f105 0115 	add.w	r1, r5, #21
 800bd74:	458c      	cmp	ip, r1
 800bd76:	bf38      	it	cc
 800bd78:	2204      	movcc	r2, #4
 800bd7a:	9201      	str	r2, [sp, #4]
 800bd7c:	9a02      	ldr	r2, [sp, #8]
 800bd7e:	9303      	str	r3, [sp, #12]
 800bd80:	429a      	cmp	r2, r3
 800bd82:	d808      	bhi.n	800bd96 <__multiply+0x96>
 800bd84:	2f00      	cmp	r7, #0
 800bd86:	dc55      	bgt.n	800be34 <__multiply+0x134>
 800bd88:	6107      	str	r7, [r0, #16]
 800bd8a:	b005      	add	sp, #20
 800bd8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd90:	f843 2b04 	str.w	r2, [r3], #4
 800bd94:	e7db      	b.n	800bd4e <__multiply+0x4e>
 800bd96:	f8b3 a000 	ldrh.w	sl, [r3]
 800bd9a:	f1ba 0f00 	cmp.w	sl, #0
 800bd9e:	d020      	beq.n	800bde2 <__multiply+0xe2>
 800bda0:	46b1      	mov	r9, r6
 800bda2:	2200      	movs	r2, #0
 800bda4:	f105 0e14 	add.w	lr, r5, #20
 800bda8:	f85e 4b04 	ldr.w	r4, [lr], #4
 800bdac:	f8d9 b000 	ldr.w	fp, [r9]
 800bdb0:	b2a1      	uxth	r1, r4
 800bdb2:	fa1f fb8b 	uxth.w	fp, fp
 800bdb6:	fb0a b101 	mla	r1, sl, r1, fp
 800bdba:	4411      	add	r1, r2
 800bdbc:	f8d9 2000 	ldr.w	r2, [r9]
 800bdc0:	0c24      	lsrs	r4, r4, #16
 800bdc2:	0c12      	lsrs	r2, r2, #16
 800bdc4:	fb0a 2404 	mla	r4, sl, r4, r2
 800bdc8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800bdcc:	b289      	uxth	r1, r1
 800bdce:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bdd2:	45f4      	cmp	ip, lr
 800bdd4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800bdd8:	f849 1b04 	str.w	r1, [r9], #4
 800bddc:	d8e4      	bhi.n	800bda8 <__multiply+0xa8>
 800bdde:	9901      	ldr	r1, [sp, #4]
 800bde0:	5072      	str	r2, [r6, r1]
 800bde2:	9a03      	ldr	r2, [sp, #12]
 800bde4:	3304      	adds	r3, #4
 800bde6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bdea:	f1b9 0f00 	cmp.w	r9, #0
 800bdee:	d01f      	beq.n	800be30 <__multiply+0x130>
 800bdf0:	46b6      	mov	lr, r6
 800bdf2:	f04f 0a00 	mov.w	sl, #0
 800bdf6:	6834      	ldr	r4, [r6, #0]
 800bdf8:	f105 0114 	add.w	r1, r5, #20
 800bdfc:	880a      	ldrh	r2, [r1, #0]
 800bdfe:	f8be b002 	ldrh.w	fp, [lr, #2]
 800be02:	b2a4      	uxth	r4, r4
 800be04:	fb09 b202 	mla	r2, r9, r2, fp
 800be08:	4492      	add	sl, r2
 800be0a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800be0e:	f84e 4b04 	str.w	r4, [lr], #4
 800be12:	f851 4b04 	ldr.w	r4, [r1], #4
 800be16:	f8be 2000 	ldrh.w	r2, [lr]
 800be1a:	0c24      	lsrs	r4, r4, #16
 800be1c:	fb09 2404 	mla	r4, r9, r4, r2
 800be20:	458c      	cmp	ip, r1
 800be22:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800be26:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800be2a:	d8e7      	bhi.n	800bdfc <__multiply+0xfc>
 800be2c:	9a01      	ldr	r2, [sp, #4]
 800be2e:	50b4      	str	r4, [r6, r2]
 800be30:	3604      	adds	r6, #4
 800be32:	e7a3      	b.n	800bd7c <__multiply+0x7c>
 800be34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d1a5      	bne.n	800bd88 <__multiply+0x88>
 800be3c:	3f01      	subs	r7, #1
 800be3e:	e7a1      	b.n	800bd84 <__multiply+0x84>
 800be40:	0800e051 	.word	0x0800e051
 800be44:	0800e0c1 	.word	0x0800e0c1

0800be48 <__pow5mult>:
 800be48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be4c:	4615      	mov	r5, r2
 800be4e:	f012 0203 	ands.w	r2, r2, #3
 800be52:	4606      	mov	r6, r0
 800be54:	460f      	mov	r7, r1
 800be56:	d007      	beq.n	800be68 <__pow5mult+0x20>
 800be58:	4c1a      	ldr	r4, [pc, #104]	; (800bec4 <__pow5mult+0x7c>)
 800be5a:	3a01      	subs	r2, #1
 800be5c:	2300      	movs	r3, #0
 800be5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800be62:	f7ff fe9f 	bl	800bba4 <__multadd>
 800be66:	4607      	mov	r7, r0
 800be68:	10ad      	asrs	r5, r5, #2
 800be6a:	d027      	beq.n	800bebc <__pow5mult+0x74>
 800be6c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800be6e:	b944      	cbnz	r4, 800be82 <__pow5mult+0x3a>
 800be70:	f240 2171 	movw	r1, #625	; 0x271
 800be74:	4630      	mov	r0, r6
 800be76:	f7ff ff2d 	bl	800bcd4 <__i2b>
 800be7a:	2300      	movs	r3, #0
 800be7c:	4604      	mov	r4, r0
 800be7e:	64b0      	str	r0, [r6, #72]	; 0x48
 800be80:	6003      	str	r3, [r0, #0]
 800be82:	f04f 0900 	mov.w	r9, #0
 800be86:	07eb      	lsls	r3, r5, #31
 800be88:	d50a      	bpl.n	800bea0 <__pow5mult+0x58>
 800be8a:	4639      	mov	r1, r7
 800be8c:	4622      	mov	r2, r4
 800be8e:	4630      	mov	r0, r6
 800be90:	f7ff ff36 	bl	800bd00 <__multiply>
 800be94:	4680      	mov	r8, r0
 800be96:	4639      	mov	r1, r7
 800be98:	4630      	mov	r0, r6
 800be9a:	f7ff fe7a 	bl	800bb92 <_Bfree>
 800be9e:	4647      	mov	r7, r8
 800bea0:	106d      	asrs	r5, r5, #1
 800bea2:	d00b      	beq.n	800bebc <__pow5mult+0x74>
 800bea4:	6820      	ldr	r0, [r4, #0]
 800bea6:	b938      	cbnz	r0, 800beb8 <__pow5mult+0x70>
 800bea8:	4622      	mov	r2, r4
 800beaa:	4621      	mov	r1, r4
 800beac:	4630      	mov	r0, r6
 800beae:	f7ff ff27 	bl	800bd00 <__multiply>
 800beb2:	6020      	str	r0, [r4, #0]
 800beb4:	f8c0 9000 	str.w	r9, [r0]
 800beb8:	4604      	mov	r4, r0
 800beba:	e7e4      	b.n	800be86 <__pow5mult+0x3e>
 800bebc:	4638      	mov	r0, r7
 800bebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bec2:	bf00      	nop
 800bec4:	0800e218 	.word	0x0800e218

0800bec8 <__lshift>:
 800bec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800becc:	460c      	mov	r4, r1
 800bece:	4607      	mov	r7, r0
 800bed0:	4691      	mov	r9, r2
 800bed2:	6923      	ldr	r3, [r4, #16]
 800bed4:	6849      	ldr	r1, [r1, #4]
 800bed6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800beda:	68a3      	ldr	r3, [r4, #8]
 800bedc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bee0:	f108 0601 	add.w	r6, r8, #1
 800bee4:	42b3      	cmp	r3, r6
 800bee6:	db0b      	blt.n	800bf00 <__lshift+0x38>
 800bee8:	4638      	mov	r0, r7
 800beea:	f7ff fe2d 	bl	800bb48 <_Balloc>
 800beee:	4605      	mov	r5, r0
 800bef0:	b948      	cbnz	r0, 800bf06 <__lshift+0x3e>
 800bef2:	4602      	mov	r2, r0
 800bef4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bef8:	4b27      	ldr	r3, [pc, #156]	; (800bf98 <__lshift+0xd0>)
 800befa:	4828      	ldr	r0, [pc, #160]	; (800bf9c <__lshift+0xd4>)
 800befc:	f001 f94c 	bl	800d198 <__assert_func>
 800bf00:	3101      	adds	r1, #1
 800bf02:	005b      	lsls	r3, r3, #1
 800bf04:	e7ee      	b.n	800bee4 <__lshift+0x1c>
 800bf06:	2300      	movs	r3, #0
 800bf08:	f100 0114 	add.w	r1, r0, #20
 800bf0c:	f100 0210 	add.w	r2, r0, #16
 800bf10:	4618      	mov	r0, r3
 800bf12:	4553      	cmp	r3, sl
 800bf14:	db33      	blt.n	800bf7e <__lshift+0xb6>
 800bf16:	6920      	ldr	r0, [r4, #16]
 800bf18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bf1c:	f104 0314 	add.w	r3, r4, #20
 800bf20:	f019 091f 	ands.w	r9, r9, #31
 800bf24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bf28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bf2c:	d02b      	beq.n	800bf86 <__lshift+0xbe>
 800bf2e:	468a      	mov	sl, r1
 800bf30:	2200      	movs	r2, #0
 800bf32:	f1c9 0e20 	rsb	lr, r9, #32
 800bf36:	6818      	ldr	r0, [r3, #0]
 800bf38:	fa00 f009 	lsl.w	r0, r0, r9
 800bf3c:	4302      	orrs	r2, r0
 800bf3e:	f84a 2b04 	str.w	r2, [sl], #4
 800bf42:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf46:	459c      	cmp	ip, r3
 800bf48:	fa22 f20e 	lsr.w	r2, r2, lr
 800bf4c:	d8f3      	bhi.n	800bf36 <__lshift+0x6e>
 800bf4e:	ebac 0304 	sub.w	r3, ip, r4
 800bf52:	3b15      	subs	r3, #21
 800bf54:	f023 0303 	bic.w	r3, r3, #3
 800bf58:	3304      	adds	r3, #4
 800bf5a:	f104 0015 	add.w	r0, r4, #21
 800bf5e:	4584      	cmp	ip, r0
 800bf60:	bf38      	it	cc
 800bf62:	2304      	movcc	r3, #4
 800bf64:	50ca      	str	r2, [r1, r3]
 800bf66:	b10a      	cbz	r2, 800bf6c <__lshift+0xa4>
 800bf68:	f108 0602 	add.w	r6, r8, #2
 800bf6c:	3e01      	subs	r6, #1
 800bf6e:	4638      	mov	r0, r7
 800bf70:	4621      	mov	r1, r4
 800bf72:	612e      	str	r6, [r5, #16]
 800bf74:	f7ff fe0d 	bl	800bb92 <_Bfree>
 800bf78:	4628      	mov	r0, r5
 800bf7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf7e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bf82:	3301      	adds	r3, #1
 800bf84:	e7c5      	b.n	800bf12 <__lshift+0x4a>
 800bf86:	3904      	subs	r1, #4
 800bf88:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf8c:	459c      	cmp	ip, r3
 800bf8e:	f841 2f04 	str.w	r2, [r1, #4]!
 800bf92:	d8f9      	bhi.n	800bf88 <__lshift+0xc0>
 800bf94:	e7ea      	b.n	800bf6c <__lshift+0xa4>
 800bf96:	bf00      	nop
 800bf98:	0800e051 	.word	0x0800e051
 800bf9c:	0800e0c1 	.word	0x0800e0c1

0800bfa0 <__mcmp>:
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	690a      	ldr	r2, [r1, #16]
 800bfa4:	6900      	ldr	r0, [r0, #16]
 800bfa6:	b530      	push	{r4, r5, lr}
 800bfa8:	1a80      	subs	r0, r0, r2
 800bfaa:	d10d      	bne.n	800bfc8 <__mcmp+0x28>
 800bfac:	3314      	adds	r3, #20
 800bfae:	3114      	adds	r1, #20
 800bfb0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bfb4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bfb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bfbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bfc0:	4295      	cmp	r5, r2
 800bfc2:	d002      	beq.n	800bfca <__mcmp+0x2a>
 800bfc4:	d304      	bcc.n	800bfd0 <__mcmp+0x30>
 800bfc6:	2001      	movs	r0, #1
 800bfc8:	bd30      	pop	{r4, r5, pc}
 800bfca:	42a3      	cmp	r3, r4
 800bfcc:	d3f4      	bcc.n	800bfb8 <__mcmp+0x18>
 800bfce:	e7fb      	b.n	800bfc8 <__mcmp+0x28>
 800bfd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bfd4:	e7f8      	b.n	800bfc8 <__mcmp+0x28>
	...

0800bfd8 <__mdiff>:
 800bfd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfdc:	460c      	mov	r4, r1
 800bfde:	4606      	mov	r6, r0
 800bfe0:	4611      	mov	r1, r2
 800bfe2:	4620      	mov	r0, r4
 800bfe4:	4692      	mov	sl, r2
 800bfe6:	f7ff ffdb 	bl	800bfa0 <__mcmp>
 800bfea:	1e05      	subs	r5, r0, #0
 800bfec:	d111      	bne.n	800c012 <__mdiff+0x3a>
 800bfee:	4629      	mov	r1, r5
 800bff0:	4630      	mov	r0, r6
 800bff2:	f7ff fda9 	bl	800bb48 <_Balloc>
 800bff6:	4602      	mov	r2, r0
 800bff8:	b928      	cbnz	r0, 800c006 <__mdiff+0x2e>
 800bffa:	f240 2132 	movw	r1, #562	; 0x232
 800bffe:	4b3c      	ldr	r3, [pc, #240]	; (800c0f0 <__mdiff+0x118>)
 800c000:	483c      	ldr	r0, [pc, #240]	; (800c0f4 <__mdiff+0x11c>)
 800c002:	f001 f8c9 	bl	800d198 <__assert_func>
 800c006:	2301      	movs	r3, #1
 800c008:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c00c:	4610      	mov	r0, r2
 800c00e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c012:	bfa4      	itt	ge
 800c014:	4653      	movge	r3, sl
 800c016:	46a2      	movge	sl, r4
 800c018:	4630      	mov	r0, r6
 800c01a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800c01e:	bfa6      	itte	ge
 800c020:	461c      	movge	r4, r3
 800c022:	2500      	movge	r5, #0
 800c024:	2501      	movlt	r5, #1
 800c026:	f7ff fd8f 	bl	800bb48 <_Balloc>
 800c02a:	4602      	mov	r2, r0
 800c02c:	b918      	cbnz	r0, 800c036 <__mdiff+0x5e>
 800c02e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c032:	4b2f      	ldr	r3, [pc, #188]	; (800c0f0 <__mdiff+0x118>)
 800c034:	e7e4      	b.n	800c000 <__mdiff+0x28>
 800c036:	f100 0814 	add.w	r8, r0, #20
 800c03a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800c03e:	60c5      	str	r5, [r0, #12]
 800c040:	f04f 0c00 	mov.w	ip, #0
 800c044:	f10a 0514 	add.w	r5, sl, #20
 800c048:	f10a 0010 	add.w	r0, sl, #16
 800c04c:	46c2      	mov	sl, r8
 800c04e:	6926      	ldr	r6, [r4, #16]
 800c050:	f104 0914 	add.w	r9, r4, #20
 800c054:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800c058:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c05c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800c060:	f859 3b04 	ldr.w	r3, [r9], #4
 800c064:	fa1f f18b 	uxth.w	r1, fp
 800c068:	4461      	add	r1, ip
 800c06a:	fa1f fc83 	uxth.w	ip, r3
 800c06e:	0c1b      	lsrs	r3, r3, #16
 800c070:	eba1 010c 	sub.w	r1, r1, ip
 800c074:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c078:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c07c:	b289      	uxth	r1, r1
 800c07e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800c082:	454e      	cmp	r6, r9
 800c084:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c088:	f84a 3b04 	str.w	r3, [sl], #4
 800c08c:	d8e6      	bhi.n	800c05c <__mdiff+0x84>
 800c08e:	1b33      	subs	r3, r6, r4
 800c090:	3b15      	subs	r3, #21
 800c092:	f023 0303 	bic.w	r3, r3, #3
 800c096:	3415      	adds	r4, #21
 800c098:	3304      	adds	r3, #4
 800c09a:	42a6      	cmp	r6, r4
 800c09c:	bf38      	it	cc
 800c09e:	2304      	movcc	r3, #4
 800c0a0:	441d      	add	r5, r3
 800c0a2:	4443      	add	r3, r8
 800c0a4:	461e      	mov	r6, r3
 800c0a6:	462c      	mov	r4, r5
 800c0a8:	4574      	cmp	r4, lr
 800c0aa:	d30e      	bcc.n	800c0ca <__mdiff+0xf2>
 800c0ac:	f10e 0103 	add.w	r1, lr, #3
 800c0b0:	1b49      	subs	r1, r1, r5
 800c0b2:	f021 0103 	bic.w	r1, r1, #3
 800c0b6:	3d03      	subs	r5, #3
 800c0b8:	45ae      	cmp	lr, r5
 800c0ba:	bf38      	it	cc
 800c0bc:	2100      	movcc	r1, #0
 800c0be:	4419      	add	r1, r3
 800c0c0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800c0c4:	b18b      	cbz	r3, 800c0ea <__mdiff+0x112>
 800c0c6:	6117      	str	r7, [r2, #16]
 800c0c8:	e7a0      	b.n	800c00c <__mdiff+0x34>
 800c0ca:	f854 8b04 	ldr.w	r8, [r4], #4
 800c0ce:	fa1f f188 	uxth.w	r1, r8
 800c0d2:	4461      	add	r1, ip
 800c0d4:	1408      	asrs	r0, r1, #16
 800c0d6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800c0da:	b289      	uxth	r1, r1
 800c0dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c0e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c0e4:	f846 1b04 	str.w	r1, [r6], #4
 800c0e8:	e7de      	b.n	800c0a8 <__mdiff+0xd0>
 800c0ea:	3f01      	subs	r7, #1
 800c0ec:	e7e8      	b.n	800c0c0 <__mdiff+0xe8>
 800c0ee:	bf00      	nop
 800c0f0:	0800e051 	.word	0x0800e051
 800c0f4:	0800e0c1 	.word	0x0800e0c1

0800c0f8 <__d2b>:
 800c0f8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c0fc:	2101      	movs	r1, #1
 800c0fe:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800c102:	4690      	mov	r8, r2
 800c104:	461d      	mov	r5, r3
 800c106:	f7ff fd1f 	bl	800bb48 <_Balloc>
 800c10a:	4604      	mov	r4, r0
 800c10c:	b930      	cbnz	r0, 800c11c <__d2b+0x24>
 800c10e:	4602      	mov	r2, r0
 800c110:	f240 310a 	movw	r1, #778	; 0x30a
 800c114:	4b24      	ldr	r3, [pc, #144]	; (800c1a8 <__d2b+0xb0>)
 800c116:	4825      	ldr	r0, [pc, #148]	; (800c1ac <__d2b+0xb4>)
 800c118:	f001 f83e 	bl	800d198 <__assert_func>
 800c11c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800c120:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800c124:	bb2d      	cbnz	r5, 800c172 <__d2b+0x7a>
 800c126:	9301      	str	r3, [sp, #4]
 800c128:	f1b8 0300 	subs.w	r3, r8, #0
 800c12c:	d026      	beq.n	800c17c <__d2b+0x84>
 800c12e:	4668      	mov	r0, sp
 800c130:	9300      	str	r3, [sp, #0]
 800c132:	f7ff fda1 	bl	800bc78 <__lo0bits>
 800c136:	9900      	ldr	r1, [sp, #0]
 800c138:	b1f0      	cbz	r0, 800c178 <__d2b+0x80>
 800c13a:	9a01      	ldr	r2, [sp, #4]
 800c13c:	f1c0 0320 	rsb	r3, r0, #32
 800c140:	fa02 f303 	lsl.w	r3, r2, r3
 800c144:	430b      	orrs	r3, r1
 800c146:	40c2      	lsrs	r2, r0
 800c148:	6163      	str	r3, [r4, #20]
 800c14a:	9201      	str	r2, [sp, #4]
 800c14c:	9b01      	ldr	r3, [sp, #4]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	bf14      	ite	ne
 800c152:	2102      	movne	r1, #2
 800c154:	2101      	moveq	r1, #1
 800c156:	61a3      	str	r3, [r4, #24]
 800c158:	6121      	str	r1, [r4, #16]
 800c15a:	b1c5      	cbz	r5, 800c18e <__d2b+0x96>
 800c15c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c160:	4405      	add	r5, r0
 800c162:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c166:	603d      	str	r5, [r7, #0]
 800c168:	6030      	str	r0, [r6, #0]
 800c16a:	4620      	mov	r0, r4
 800c16c:	b002      	add	sp, #8
 800c16e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c172:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c176:	e7d6      	b.n	800c126 <__d2b+0x2e>
 800c178:	6161      	str	r1, [r4, #20]
 800c17a:	e7e7      	b.n	800c14c <__d2b+0x54>
 800c17c:	a801      	add	r0, sp, #4
 800c17e:	f7ff fd7b 	bl	800bc78 <__lo0bits>
 800c182:	2101      	movs	r1, #1
 800c184:	9b01      	ldr	r3, [sp, #4]
 800c186:	6121      	str	r1, [r4, #16]
 800c188:	6163      	str	r3, [r4, #20]
 800c18a:	3020      	adds	r0, #32
 800c18c:	e7e5      	b.n	800c15a <__d2b+0x62>
 800c18e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800c192:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c196:	6038      	str	r0, [r7, #0]
 800c198:	6918      	ldr	r0, [r3, #16]
 800c19a:	f7ff fd4d 	bl	800bc38 <__hi0bits>
 800c19e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800c1a2:	6031      	str	r1, [r6, #0]
 800c1a4:	e7e1      	b.n	800c16a <__d2b+0x72>
 800c1a6:	bf00      	nop
 800c1a8:	0800e051 	.word	0x0800e051
 800c1ac:	0800e0c1 	.word	0x0800e0c1

0800c1b0 <_realloc_r>:
 800c1b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1b4:	460c      	mov	r4, r1
 800c1b6:	4681      	mov	r9, r0
 800c1b8:	4611      	mov	r1, r2
 800c1ba:	b924      	cbnz	r4, 800c1c6 <_realloc_r+0x16>
 800c1bc:	b003      	add	sp, #12
 800c1be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1c2:	f7fb b9c3 	b.w	800754c <_malloc_r>
 800c1c6:	9201      	str	r2, [sp, #4]
 800c1c8:	f7fb fc0a 	bl	80079e0 <__malloc_lock>
 800c1cc:	9901      	ldr	r1, [sp, #4]
 800c1ce:	f101 080b 	add.w	r8, r1, #11
 800c1d2:	f1b8 0f16 	cmp.w	r8, #22
 800c1d6:	d90b      	bls.n	800c1f0 <_realloc_r+0x40>
 800c1d8:	f038 0807 	bics.w	r8, r8, #7
 800c1dc:	d50a      	bpl.n	800c1f4 <_realloc_r+0x44>
 800c1de:	230c      	movs	r3, #12
 800c1e0:	f04f 0b00 	mov.w	fp, #0
 800c1e4:	f8c9 3000 	str.w	r3, [r9]
 800c1e8:	4658      	mov	r0, fp
 800c1ea:	b003      	add	sp, #12
 800c1ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1f0:	f04f 0810 	mov.w	r8, #16
 800c1f4:	4588      	cmp	r8, r1
 800c1f6:	d3f2      	bcc.n	800c1de <_realloc_r+0x2e>
 800c1f8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c1fc:	f1a4 0a08 	sub.w	sl, r4, #8
 800c200:	f025 0603 	bic.w	r6, r5, #3
 800c204:	45b0      	cmp	r8, r6
 800c206:	f340 8173 	ble.w	800c4f0 <_realloc_r+0x340>
 800c20a:	48aa      	ldr	r0, [pc, #680]	; (800c4b4 <_realloc_r+0x304>)
 800c20c:	eb0a 0306 	add.w	r3, sl, r6
 800c210:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800c214:	685a      	ldr	r2, [r3, #4]
 800c216:	459c      	cmp	ip, r3
 800c218:	9001      	str	r0, [sp, #4]
 800c21a:	d005      	beq.n	800c228 <_realloc_r+0x78>
 800c21c:	f022 0001 	bic.w	r0, r2, #1
 800c220:	4418      	add	r0, r3
 800c222:	6840      	ldr	r0, [r0, #4]
 800c224:	07c7      	lsls	r7, r0, #31
 800c226:	d427      	bmi.n	800c278 <_realloc_r+0xc8>
 800c228:	f022 0203 	bic.w	r2, r2, #3
 800c22c:	459c      	cmp	ip, r3
 800c22e:	eb06 0702 	add.w	r7, r6, r2
 800c232:	d119      	bne.n	800c268 <_realloc_r+0xb8>
 800c234:	f108 0010 	add.w	r0, r8, #16
 800c238:	42b8      	cmp	r0, r7
 800c23a:	dc1f      	bgt.n	800c27c <_realloc_r+0xcc>
 800c23c:	9a01      	ldr	r2, [sp, #4]
 800c23e:	eba7 0708 	sub.w	r7, r7, r8
 800c242:	eb0a 0308 	add.w	r3, sl, r8
 800c246:	f047 0701 	orr.w	r7, r7, #1
 800c24a:	6093      	str	r3, [r2, #8]
 800c24c:	605f      	str	r7, [r3, #4]
 800c24e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c252:	4648      	mov	r0, r9
 800c254:	f003 0301 	and.w	r3, r3, #1
 800c258:	ea43 0308 	orr.w	r3, r3, r8
 800c25c:	f844 3c04 	str.w	r3, [r4, #-4]
 800c260:	f7fb fbc4 	bl	80079ec <__malloc_unlock>
 800c264:	46a3      	mov	fp, r4
 800c266:	e7bf      	b.n	800c1e8 <_realloc_r+0x38>
 800c268:	45b8      	cmp	r8, r7
 800c26a:	dc07      	bgt.n	800c27c <_realloc_r+0xcc>
 800c26c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c270:	60da      	str	r2, [r3, #12]
 800c272:	6093      	str	r3, [r2, #8]
 800c274:	4655      	mov	r5, sl
 800c276:	e080      	b.n	800c37a <_realloc_r+0x1ca>
 800c278:	2200      	movs	r2, #0
 800c27a:	4613      	mov	r3, r2
 800c27c:	07e8      	lsls	r0, r5, #31
 800c27e:	f100 80e8 	bmi.w	800c452 <_realloc_r+0x2a2>
 800c282:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c286:	ebaa 0505 	sub.w	r5, sl, r5
 800c28a:	6868      	ldr	r0, [r5, #4]
 800c28c:	f020 0003 	bic.w	r0, r0, #3
 800c290:	eb00 0b06 	add.w	fp, r0, r6
 800c294:	2b00      	cmp	r3, #0
 800c296:	f000 80a7 	beq.w	800c3e8 <_realloc_r+0x238>
 800c29a:	459c      	cmp	ip, r3
 800c29c:	eb02 070b 	add.w	r7, r2, fp
 800c2a0:	d14b      	bne.n	800c33a <_realloc_r+0x18a>
 800c2a2:	f108 0310 	add.w	r3, r8, #16
 800c2a6:	42bb      	cmp	r3, r7
 800c2a8:	f300 809e 	bgt.w	800c3e8 <_realloc_r+0x238>
 800c2ac:	46ab      	mov	fp, r5
 800c2ae:	68eb      	ldr	r3, [r5, #12]
 800c2b0:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800c2b4:	60d3      	str	r3, [r2, #12]
 800c2b6:	609a      	str	r2, [r3, #8]
 800c2b8:	1f32      	subs	r2, r6, #4
 800c2ba:	2a24      	cmp	r2, #36	; 0x24
 800c2bc:	d838      	bhi.n	800c330 <_realloc_r+0x180>
 800c2be:	2a13      	cmp	r2, #19
 800c2c0:	d934      	bls.n	800c32c <_realloc_r+0x17c>
 800c2c2:	6823      	ldr	r3, [r4, #0]
 800c2c4:	2a1b      	cmp	r2, #27
 800c2c6:	60ab      	str	r3, [r5, #8]
 800c2c8:	6863      	ldr	r3, [r4, #4]
 800c2ca:	60eb      	str	r3, [r5, #12]
 800c2cc:	d81b      	bhi.n	800c306 <_realloc_r+0x156>
 800c2ce:	3408      	adds	r4, #8
 800c2d0:	f105 0310 	add.w	r3, r5, #16
 800c2d4:	6822      	ldr	r2, [r4, #0]
 800c2d6:	601a      	str	r2, [r3, #0]
 800c2d8:	6862      	ldr	r2, [r4, #4]
 800c2da:	605a      	str	r2, [r3, #4]
 800c2dc:	68a2      	ldr	r2, [r4, #8]
 800c2de:	609a      	str	r2, [r3, #8]
 800c2e0:	9a01      	ldr	r2, [sp, #4]
 800c2e2:	eba7 0708 	sub.w	r7, r7, r8
 800c2e6:	eb05 0308 	add.w	r3, r5, r8
 800c2ea:	f047 0701 	orr.w	r7, r7, #1
 800c2ee:	6093      	str	r3, [r2, #8]
 800c2f0:	605f      	str	r7, [r3, #4]
 800c2f2:	686b      	ldr	r3, [r5, #4]
 800c2f4:	f003 0301 	and.w	r3, r3, #1
 800c2f8:	ea43 0308 	orr.w	r3, r3, r8
 800c2fc:	606b      	str	r3, [r5, #4]
 800c2fe:	4648      	mov	r0, r9
 800c300:	f7fb fb74 	bl	80079ec <__malloc_unlock>
 800c304:	e770      	b.n	800c1e8 <_realloc_r+0x38>
 800c306:	68a3      	ldr	r3, [r4, #8]
 800c308:	2a24      	cmp	r2, #36	; 0x24
 800c30a:	612b      	str	r3, [r5, #16]
 800c30c:	68e3      	ldr	r3, [r4, #12]
 800c30e:	bf18      	it	ne
 800c310:	3410      	addne	r4, #16
 800c312:	616b      	str	r3, [r5, #20]
 800c314:	bf09      	itett	eq
 800c316:	6923      	ldreq	r3, [r4, #16]
 800c318:	f105 0318 	addne.w	r3, r5, #24
 800c31c:	61ab      	streq	r3, [r5, #24]
 800c31e:	6962      	ldreq	r2, [r4, #20]
 800c320:	bf02      	ittt	eq
 800c322:	f105 0320 	addeq.w	r3, r5, #32
 800c326:	61ea      	streq	r2, [r5, #28]
 800c328:	3418      	addeq	r4, #24
 800c32a:	e7d3      	b.n	800c2d4 <_realloc_r+0x124>
 800c32c:	465b      	mov	r3, fp
 800c32e:	e7d1      	b.n	800c2d4 <_realloc_r+0x124>
 800c330:	4621      	mov	r1, r4
 800c332:	4658      	mov	r0, fp
 800c334:	f7ff fbee 	bl	800bb14 <memmove>
 800c338:	e7d2      	b.n	800c2e0 <_realloc_r+0x130>
 800c33a:	45b8      	cmp	r8, r7
 800c33c:	dc54      	bgt.n	800c3e8 <_realloc_r+0x238>
 800c33e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c342:	4628      	mov	r0, r5
 800c344:	60da      	str	r2, [r3, #12]
 800c346:	6093      	str	r3, [r2, #8]
 800c348:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c34c:	68eb      	ldr	r3, [r5, #12]
 800c34e:	60d3      	str	r3, [r2, #12]
 800c350:	609a      	str	r2, [r3, #8]
 800c352:	1f32      	subs	r2, r6, #4
 800c354:	2a24      	cmp	r2, #36	; 0x24
 800c356:	d843      	bhi.n	800c3e0 <_realloc_r+0x230>
 800c358:	2a13      	cmp	r2, #19
 800c35a:	d908      	bls.n	800c36e <_realloc_r+0x1be>
 800c35c:	6823      	ldr	r3, [r4, #0]
 800c35e:	2a1b      	cmp	r2, #27
 800c360:	60ab      	str	r3, [r5, #8]
 800c362:	6863      	ldr	r3, [r4, #4]
 800c364:	60eb      	str	r3, [r5, #12]
 800c366:	d828      	bhi.n	800c3ba <_realloc_r+0x20a>
 800c368:	3408      	adds	r4, #8
 800c36a:	f105 0010 	add.w	r0, r5, #16
 800c36e:	6823      	ldr	r3, [r4, #0]
 800c370:	6003      	str	r3, [r0, #0]
 800c372:	6863      	ldr	r3, [r4, #4]
 800c374:	6043      	str	r3, [r0, #4]
 800c376:	68a3      	ldr	r3, [r4, #8]
 800c378:	6083      	str	r3, [r0, #8]
 800c37a:	686a      	ldr	r2, [r5, #4]
 800c37c:	eba7 0008 	sub.w	r0, r7, r8
 800c380:	280f      	cmp	r0, #15
 800c382:	f002 0201 	and.w	r2, r2, #1
 800c386:	eb05 0307 	add.w	r3, r5, r7
 800c38a:	f240 80b3 	bls.w	800c4f4 <_realloc_r+0x344>
 800c38e:	eb05 0108 	add.w	r1, r5, r8
 800c392:	ea48 0202 	orr.w	r2, r8, r2
 800c396:	f040 0001 	orr.w	r0, r0, #1
 800c39a:	606a      	str	r2, [r5, #4]
 800c39c:	6048      	str	r0, [r1, #4]
 800c39e:	685a      	ldr	r2, [r3, #4]
 800c3a0:	4648      	mov	r0, r9
 800c3a2:	f042 0201 	orr.w	r2, r2, #1
 800c3a6:	605a      	str	r2, [r3, #4]
 800c3a8:	3108      	adds	r1, #8
 800c3aa:	f7ff f8f9 	bl	800b5a0 <_free_r>
 800c3ae:	4648      	mov	r0, r9
 800c3b0:	f7fb fb1c 	bl	80079ec <__malloc_unlock>
 800c3b4:	f105 0b08 	add.w	fp, r5, #8
 800c3b8:	e716      	b.n	800c1e8 <_realloc_r+0x38>
 800c3ba:	68a3      	ldr	r3, [r4, #8]
 800c3bc:	2a24      	cmp	r2, #36	; 0x24
 800c3be:	612b      	str	r3, [r5, #16]
 800c3c0:	68e3      	ldr	r3, [r4, #12]
 800c3c2:	bf18      	it	ne
 800c3c4:	f105 0018 	addne.w	r0, r5, #24
 800c3c8:	616b      	str	r3, [r5, #20]
 800c3ca:	bf09      	itett	eq
 800c3cc:	6923      	ldreq	r3, [r4, #16]
 800c3ce:	3410      	addne	r4, #16
 800c3d0:	61ab      	streq	r3, [r5, #24]
 800c3d2:	6963      	ldreq	r3, [r4, #20]
 800c3d4:	bf02      	ittt	eq
 800c3d6:	f105 0020 	addeq.w	r0, r5, #32
 800c3da:	61eb      	streq	r3, [r5, #28]
 800c3dc:	3418      	addeq	r4, #24
 800c3de:	e7c6      	b.n	800c36e <_realloc_r+0x1be>
 800c3e0:	4621      	mov	r1, r4
 800c3e2:	f7ff fb97 	bl	800bb14 <memmove>
 800c3e6:	e7c8      	b.n	800c37a <_realloc_r+0x1ca>
 800c3e8:	45d8      	cmp	r8, fp
 800c3ea:	dc32      	bgt.n	800c452 <_realloc_r+0x2a2>
 800c3ec:	4628      	mov	r0, r5
 800c3ee:	68eb      	ldr	r3, [r5, #12]
 800c3f0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c3f4:	60d3      	str	r3, [r2, #12]
 800c3f6:	609a      	str	r2, [r3, #8]
 800c3f8:	1f32      	subs	r2, r6, #4
 800c3fa:	2a24      	cmp	r2, #36	; 0x24
 800c3fc:	d825      	bhi.n	800c44a <_realloc_r+0x29a>
 800c3fe:	2a13      	cmp	r2, #19
 800c400:	d908      	bls.n	800c414 <_realloc_r+0x264>
 800c402:	6823      	ldr	r3, [r4, #0]
 800c404:	2a1b      	cmp	r2, #27
 800c406:	60ab      	str	r3, [r5, #8]
 800c408:	6863      	ldr	r3, [r4, #4]
 800c40a:	60eb      	str	r3, [r5, #12]
 800c40c:	d80a      	bhi.n	800c424 <_realloc_r+0x274>
 800c40e:	3408      	adds	r4, #8
 800c410:	f105 0010 	add.w	r0, r5, #16
 800c414:	6823      	ldr	r3, [r4, #0]
 800c416:	6003      	str	r3, [r0, #0]
 800c418:	6863      	ldr	r3, [r4, #4]
 800c41a:	6043      	str	r3, [r0, #4]
 800c41c:	68a3      	ldr	r3, [r4, #8]
 800c41e:	6083      	str	r3, [r0, #8]
 800c420:	465f      	mov	r7, fp
 800c422:	e7aa      	b.n	800c37a <_realloc_r+0x1ca>
 800c424:	68a3      	ldr	r3, [r4, #8]
 800c426:	2a24      	cmp	r2, #36	; 0x24
 800c428:	612b      	str	r3, [r5, #16]
 800c42a:	68e3      	ldr	r3, [r4, #12]
 800c42c:	bf18      	it	ne
 800c42e:	f105 0018 	addne.w	r0, r5, #24
 800c432:	616b      	str	r3, [r5, #20]
 800c434:	bf09      	itett	eq
 800c436:	6923      	ldreq	r3, [r4, #16]
 800c438:	3410      	addne	r4, #16
 800c43a:	61ab      	streq	r3, [r5, #24]
 800c43c:	6963      	ldreq	r3, [r4, #20]
 800c43e:	bf02      	ittt	eq
 800c440:	f105 0020 	addeq.w	r0, r5, #32
 800c444:	61eb      	streq	r3, [r5, #28]
 800c446:	3418      	addeq	r4, #24
 800c448:	e7e4      	b.n	800c414 <_realloc_r+0x264>
 800c44a:	4621      	mov	r1, r4
 800c44c:	f7ff fb62 	bl	800bb14 <memmove>
 800c450:	e7e6      	b.n	800c420 <_realloc_r+0x270>
 800c452:	4648      	mov	r0, r9
 800c454:	f7fb f87a 	bl	800754c <_malloc_r>
 800c458:	4683      	mov	fp, r0
 800c45a:	2800      	cmp	r0, #0
 800c45c:	f43f af4f 	beq.w	800c2fe <_realloc_r+0x14e>
 800c460:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c464:	f1a0 0208 	sub.w	r2, r0, #8
 800c468:	f023 0301 	bic.w	r3, r3, #1
 800c46c:	4453      	add	r3, sl
 800c46e:	4293      	cmp	r3, r2
 800c470:	d105      	bne.n	800c47e <_realloc_r+0x2ce>
 800c472:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800c476:	f027 0703 	bic.w	r7, r7, #3
 800c47a:	4437      	add	r7, r6
 800c47c:	e6fa      	b.n	800c274 <_realloc_r+0xc4>
 800c47e:	1f32      	subs	r2, r6, #4
 800c480:	2a24      	cmp	r2, #36	; 0x24
 800c482:	d831      	bhi.n	800c4e8 <_realloc_r+0x338>
 800c484:	2a13      	cmp	r2, #19
 800c486:	d92c      	bls.n	800c4e2 <_realloc_r+0x332>
 800c488:	6823      	ldr	r3, [r4, #0]
 800c48a:	2a1b      	cmp	r2, #27
 800c48c:	6003      	str	r3, [r0, #0]
 800c48e:	6863      	ldr	r3, [r4, #4]
 800c490:	6043      	str	r3, [r0, #4]
 800c492:	d811      	bhi.n	800c4b8 <_realloc_r+0x308>
 800c494:	f104 0208 	add.w	r2, r4, #8
 800c498:	f100 0308 	add.w	r3, r0, #8
 800c49c:	6811      	ldr	r1, [r2, #0]
 800c49e:	6019      	str	r1, [r3, #0]
 800c4a0:	6851      	ldr	r1, [r2, #4]
 800c4a2:	6059      	str	r1, [r3, #4]
 800c4a4:	6892      	ldr	r2, [r2, #8]
 800c4a6:	609a      	str	r2, [r3, #8]
 800c4a8:	4621      	mov	r1, r4
 800c4aa:	4648      	mov	r0, r9
 800c4ac:	f7ff f878 	bl	800b5a0 <_free_r>
 800c4b0:	e725      	b.n	800c2fe <_realloc_r+0x14e>
 800c4b2:	bf00      	nop
 800c4b4:	20000458 	.word	0x20000458
 800c4b8:	68a3      	ldr	r3, [r4, #8]
 800c4ba:	2a24      	cmp	r2, #36	; 0x24
 800c4bc:	6083      	str	r3, [r0, #8]
 800c4be:	68e3      	ldr	r3, [r4, #12]
 800c4c0:	bf18      	it	ne
 800c4c2:	f104 0210 	addne.w	r2, r4, #16
 800c4c6:	60c3      	str	r3, [r0, #12]
 800c4c8:	bf09      	itett	eq
 800c4ca:	6923      	ldreq	r3, [r4, #16]
 800c4cc:	f100 0310 	addne.w	r3, r0, #16
 800c4d0:	6103      	streq	r3, [r0, #16]
 800c4d2:	6961      	ldreq	r1, [r4, #20]
 800c4d4:	bf02      	ittt	eq
 800c4d6:	f104 0218 	addeq.w	r2, r4, #24
 800c4da:	f100 0318 	addeq.w	r3, r0, #24
 800c4de:	6141      	streq	r1, [r0, #20]
 800c4e0:	e7dc      	b.n	800c49c <_realloc_r+0x2ec>
 800c4e2:	4603      	mov	r3, r0
 800c4e4:	4622      	mov	r2, r4
 800c4e6:	e7d9      	b.n	800c49c <_realloc_r+0x2ec>
 800c4e8:	4621      	mov	r1, r4
 800c4ea:	f7ff fb13 	bl	800bb14 <memmove>
 800c4ee:	e7db      	b.n	800c4a8 <_realloc_r+0x2f8>
 800c4f0:	4637      	mov	r7, r6
 800c4f2:	e6bf      	b.n	800c274 <_realloc_r+0xc4>
 800c4f4:	4317      	orrs	r7, r2
 800c4f6:	606f      	str	r7, [r5, #4]
 800c4f8:	685a      	ldr	r2, [r3, #4]
 800c4fa:	f042 0201 	orr.w	r2, r2, #1
 800c4fe:	605a      	str	r2, [r3, #4]
 800c500:	e755      	b.n	800c3ae <_realloc_r+0x1fe>
 800c502:	bf00      	nop

0800c504 <frexp>:
 800c504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c506:	4617      	mov	r7, r2
 800c508:	2200      	movs	r2, #0
 800c50a:	603a      	str	r2, [r7, #0]
 800c50c:	4a14      	ldr	r2, [pc, #80]	; (800c560 <frexp+0x5c>)
 800c50e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c512:	4296      	cmp	r6, r2
 800c514:	4604      	mov	r4, r0
 800c516:	460d      	mov	r5, r1
 800c518:	460b      	mov	r3, r1
 800c51a:	dc1e      	bgt.n	800c55a <frexp+0x56>
 800c51c:	4602      	mov	r2, r0
 800c51e:	4332      	orrs	r2, r6
 800c520:	d01b      	beq.n	800c55a <frexp+0x56>
 800c522:	4a10      	ldr	r2, [pc, #64]	; (800c564 <frexp+0x60>)
 800c524:	400a      	ands	r2, r1
 800c526:	b952      	cbnz	r2, 800c53e <frexp+0x3a>
 800c528:	2200      	movs	r2, #0
 800c52a:	4b0f      	ldr	r3, [pc, #60]	; (800c568 <frexp+0x64>)
 800c52c:	f7f3 ffd4 	bl	80004d8 <__aeabi_dmul>
 800c530:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800c534:	4604      	mov	r4, r0
 800c536:	460b      	mov	r3, r1
 800c538:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c53c:	603a      	str	r2, [r7, #0]
 800c53e:	683a      	ldr	r2, [r7, #0]
 800c540:	1536      	asrs	r6, r6, #20
 800c542:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c546:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800c54a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c54e:	4416      	add	r6, r2
 800c550:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800c554:	603e      	str	r6, [r7, #0]
 800c556:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800c55a:	4620      	mov	r0, r4
 800c55c:	4629      	mov	r1, r5
 800c55e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c560:	7fefffff 	.word	0x7fefffff
 800c564:	7ff00000 	.word	0x7ff00000
 800c568:	43500000 	.word	0x43500000

0800c56c <__sread>:
 800c56c:	b510      	push	{r4, lr}
 800c56e:	460c      	mov	r4, r1
 800c570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c574:	f000 ff8c 	bl	800d490 <_read_r>
 800c578:	2800      	cmp	r0, #0
 800c57a:	bfab      	itete	ge
 800c57c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800c57e:	89a3      	ldrhlt	r3, [r4, #12]
 800c580:	181b      	addge	r3, r3, r0
 800c582:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c586:	bfac      	ite	ge
 800c588:	6523      	strge	r3, [r4, #80]	; 0x50
 800c58a:	81a3      	strhlt	r3, [r4, #12]
 800c58c:	bd10      	pop	{r4, pc}

0800c58e <__swrite>:
 800c58e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c592:	461f      	mov	r7, r3
 800c594:	898b      	ldrh	r3, [r1, #12]
 800c596:	4605      	mov	r5, r0
 800c598:	05db      	lsls	r3, r3, #23
 800c59a:	460c      	mov	r4, r1
 800c59c:	4616      	mov	r6, r2
 800c59e:	d505      	bpl.n	800c5ac <__swrite+0x1e>
 800c5a0:	2302      	movs	r3, #2
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5a8:	f000 ff4e 	bl	800d448 <_lseek_r>
 800c5ac:	89a3      	ldrh	r3, [r4, #12]
 800c5ae:	4632      	mov	r2, r6
 800c5b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c5b4:	81a3      	strh	r3, [r4, #12]
 800c5b6:	4628      	mov	r0, r5
 800c5b8:	463b      	mov	r3, r7
 800c5ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c5c2:	f000 bd97 	b.w	800d0f4 <_write_r>

0800c5c6 <__sseek>:
 800c5c6:	b510      	push	{r4, lr}
 800c5c8:	460c      	mov	r4, r1
 800c5ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5ce:	f000 ff3b 	bl	800d448 <_lseek_r>
 800c5d2:	1c43      	adds	r3, r0, #1
 800c5d4:	89a3      	ldrh	r3, [r4, #12]
 800c5d6:	bf15      	itete	ne
 800c5d8:	6520      	strne	r0, [r4, #80]	; 0x50
 800c5da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c5de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c5e2:	81a3      	strheq	r3, [r4, #12]
 800c5e4:	bf18      	it	ne
 800c5e6:	81a3      	strhne	r3, [r4, #12]
 800c5e8:	bd10      	pop	{r4, pc}

0800c5ea <__sclose>:
 800c5ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5ee:	f000 be1f 	b.w	800d230 <_close_r>

0800c5f2 <strncpy>:
 800c5f2:	4603      	mov	r3, r0
 800c5f4:	b510      	push	{r4, lr}
 800c5f6:	3901      	subs	r1, #1
 800c5f8:	b132      	cbz	r2, 800c608 <strncpy+0x16>
 800c5fa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c5fe:	3a01      	subs	r2, #1
 800c600:	f803 4b01 	strb.w	r4, [r3], #1
 800c604:	2c00      	cmp	r4, #0
 800c606:	d1f7      	bne.n	800c5f8 <strncpy+0x6>
 800c608:	2100      	movs	r1, #0
 800c60a:	441a      	add	r2, r3
 800c60c:	4293      	cmp	r3, r2
 800c60e:	d100      	bne.n	800c612 <strncpy+0x20>
 800c610:	bd10      	pop	{r4, pc}
 800c612:	f803 1b01 	strb.w	r1, [r3], #1
 800c616:	e7f9      	b.n	800c60c <strncpy+0x1a>

0800c618 <__ssprint_r>:
 800c618:	6893      	ldr	r3, [r2, #8]
 800c61a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c61e:	4680      	mov	r8, r0
 800c620:	460c      	mov	r4, r1
 800c622:	4617      	mov	r7, r2
 800c624:	2b00      	cmp	r3, #0
 800c626:	d061      	beq.n	800c6ec <__ssprint_r+0xd4>
 800c628:	2300      	movs	r3, #0
 800c62a:	469b      	mov	fp, r3
 800c62c:	f8d2 a000 	ldr.w	sl, [r2]
 800c630:	9301      	str	r3, [sp, #4]
 800c632:	f1bb 0f00 	cmp.w	fp, #0
 800c636:	d02b      	beq.n	800c690 <__ssprint_r+0x78>
 800c638:	68a6      	ldr	r6, [r4, #8]
 800c63a:	45b3      	cmp	fp, r6
 800c63c:	d342      	bcc.n	800c6c4 <__ssprint_r+0xac>
 800c63e:	89a2      	ldrh	r2, [r4, #12]
 800c640:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c644:	d03e      	beq.n	800c6c4 <__ssprint_r+0xac>
 800c646:	6825      	ldr	r5, [r4, #0]
 800c648:	6921      	ldr	r1, [r4, #16]
 800c64a:	eba5 0901 	sub.w	r9, r5, r1
 800c64e:	6965      	ldr	r5, [r4, #20]
 800c650:	f109 0001 	add.w	r0, r9, #1
 800c654:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c658:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c65c:	106d      	asrs	r5, r5, #1
 800c65e:	4458      	add	r0, fp
 800c660:	4285      	cmp	r5, r0
 800c662:	bf38      	it	cc
 800c664:	4605      	movcc	r5, r0
 800c666:	0553      	lsls	r3, r2, #21
 800c668:	d545      	bpl.n	800c6f6 <__ssprint_r+0xde>
 800c66a:	4629      	mov	r1, r5
 800c66c:	4640      	mov	r0, r8
 800c66e:	f7fa ff6d 	bl	800754c <_malloc_r>
 800c672:	4606      	mov	r6, r0
 800c674:	b9a0      	cbnz	r0, 800c6a0 <__ssprint_r+0x88>
 800c676:	230c      	movs	r3, #12
 800c678:	f8c8 3000 	str.w	r3, [r8]
 800c67c:	89a3      	ldrh	r3, [r4, #12]
 800c67e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c682:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c686:	81a3      	strh	r3, [r4, #12]
 800c688:	2300      	movs	r3, #0
 800c68a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800c68e:	e02f      	b.n	800c6f0 <__ssprint_r+0xd8>
 800c690:	f8da 3000 	ldr.w	r3, [sl]
 800c694:	f8da b004 	ldr.w	fp, [sl, #4]
 800c698:	9301      	str	r3, [sp, #4]
 800c69a:	f10a 0a08 	add.w	sl, sl, #8
 800c69e:	e7c8      	b.n	800c632 <__ssprint_r+0x1a>
 800c6a0:	464a      	mov	r2, r9
 800c6a2:	6921      	ldr	r1, [r4, #16]
 800c6a4:	f7ff fa28 	bl	800baf8 <memcpy>
 800c6a8:	89a2      	ldrh	r2, [r4, #12]
 800c6aa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c6ae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c6b2:	81a2      	strh	r2, [r4, #12]
 800c6b4:	6126      	str	r6, [r4, #16]
 800c6b6:	444e      	add	r6, r9
 800c6b8:	6026      	str	r6, [r4, #0]
 800c6ba:	465e      	mov	r6, fp
 800c6bc:	6165      	str	r5, [r4, #20]
 800c6be:	eba5 0509 	sub.w	r5, r5, r9
 800c6c2:	60a5      	str	r5, [r4, #8]
 800c6c4:	455e      	cmp	r6, fp
 800c6c6:	bf28      	it	cs
 800c6c8:	465e      	movcs	r6, fp
 800c6ca:	9901      	ldr	r1, [sp, #4]
 800c6cc:	4632      	mov	r2, r6
 800c6ce:	6820      	ldr	r0, [r4, #0]
 800c6d0:	f7ff fa20 	bl	800bb14 <memmove>
 800c6d4:	68a2      	ldr	r2, [r4, #8]
 800c6d6:	1b92      	subs	r2, r2, r6
 800c6d8:	60a2      	str	r2, [r4, #8]
 800c6da:	6822      	ldr	r2, [r4, #0]
 800c6dc:	4432      	add	r2, r6
 800c6de:	6022      	str	r2, [r4, #0]
 800c6e0:	68ba      	ldr	r2, [r7, #8]
 800c6e2:	eba2 030b 	sub.w	r3, r2, fp
 800c6e6:	60bb      	str	r3, [r7, #8]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d1d1      	bne.n	800c690 <__ssprint_r+0x78>
 800c6ec:	2000      	movs	r0, #0
 800c6ee:	6078      	str	r0, [r7, #4]
 800c6f0:	b003      	add	sp, #12
 800c6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6f6:	462a      	mov	r2, r5
 800c6f8:	4640      	mov	r0, r8
 800c6fa:	f7ff fd59 	bl	800c1b0 <_realloc_r>
 800c6fe:	4606      	mov	r6, r0
 800c700:	2800      	cmp	r0, #0
 800c702:	d1d7      	bne.n	800c6b4 <__ssprint_r+0x9c>
 800c704:	4640      	mov	r0, r8
 800c706:	6921      	ldr	r1, [r4, #16]
 800c708:	f7fe ff4a 	bl	800b5a0 <_free_r>
 800c70c:	e7b3      	b.n	800c676 <__ssprint_r+0x5e>

0800c70e <__sprint_r>:
 800c70e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c712:	6893      	ldr	r3, [r2, #8]
 800c714:	4680      	mov	r8, r0
 800c716:	460f      	mov	r7, r1
 800c718:	4614      	mov	r4, r2
 800c71a:	b91b      	cbnz	r3, 800c724 <__sprint_r+0x16>
 800c71c:	4618      	mov	r0, r3
 800c71e:	6053      	str	r3, [r2, #4]
 800c720:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c724:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c726:	049d      	lsls	r5, r3, #18
 800c728:	d520      	bpl.n	800c76c <__sprint_r+0x5e>
 800c72a:	6815      	ldr	r5, [r2, #0]
 800c72c:	3508      	adds	r5, #8
 800c72e:	f04f 0900 	mov.w	r9, #0
 800c732:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800c736:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800c73a:	45ca      	cmp	sl, r9
 800c73c:	dc0b      	bgt.n	800c756 <__sprint_r+0x48>
 800c73e:	68a0      	ldr	r0, [r4, #8]
 800c740:	f026 0603 	bic.w	r6, r6, #3
 800c744:	1b80      	subs	r0, r0, r6
 800c746:	60a0      	str	r0, [r4, #8]
 800c748:	3508      	adds	r5, #8
 800c74a:	2800      	cmp	r0, #0
 800c74c:	d1ef      	bne.n	800c72e <__sprint_r+0x20>
 800c74e:	2300      	movs	r3, #0
 800c750:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800c754:	e7e4      	b.n	800c720 <__sprint_r+0x12>
 800c756:	463a      	mov	r2, r7
 800c758:	4640      	mov	r0, r8
 800c75a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800c75e:	f000 fe22 	bl	800d3a6 <_fputwc_r>
 800c762:	1c43      	adds	r3, r0, #1
 800c764:	d0f3      	beq.n	800c74e <__sprint_r+0x40>
 800c766:	f109 0901 	add.w	r9, r9, #1
 800c76a:	e7e6      	b.n	800c73a <__sprint_r+0x2c>
 800c76c:	f7fe ffd8 	bl	800b720 <__sfvwrite_r>
 800c770:	e7ed      	b.n	800c74e <__sprint_r+0x40>
	...

0800c774 <_vfiprintf_r>:
 800c774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c778:	b0bb      	sub	sp, #236	; 0xec
 800c77a:	460f      	mov	r7, r1
 800c77c:	461d      	mov	r5, r3
 800c77e:	461c      	mov	r4, r3
 800c780:	4681      	mov	r9, r0
 800c782:	9202      	str	r2, [sp, #8]
 800c784:	b118      	cbz	r0, 800c78e <_vfiprintf_r+0x1a>
 800c786:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c788:	b90b      	cbnz	r3, 800c78e <_vfiprintf_r+0x1a>
 800c78a:	f7fe fe79 	bl	800b480 <__sinit>
 800c78e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c790:	07d8      	lsls	r0, r3, #31
 800c792:	d405      	bmi.n	800c7a0 <_vfiprintf_r+0x2c>
 800c794:	89bb      	ldrh	r3, [r7, #12]
 800c796:	0599      	lsls	r1, r3, #22
 800c798:	d402      	bmi.n	800c7a0 <_vfiprintf_r+0x2c>
 800c79a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c79c:	f7ff f930 	bl	800ba00 <__retarget_lock_acquire_recursive>
 800c7a0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c7a4:	049a      	lsls	r2, r3, #18
 800c7a6:	d406      	bmi.n	800c7b6 <_vfiprintf_r+0x42>
 800c7a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c7ac:	81bb      	strh	r3, [r7, #12]
 800c7ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c7b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c7b4:	667b      	str	r3, [r7, #100]	; 0x64
 800c7b6:	89bb      	ldrh	r3, [r7, #12]
 800c7b8:	071e      	lsls	r6, r3, #28
 800c7ba:	d501      	bpl.n	800c7c0 <_vfiprintf_r+0x4c>
 800c7bc:	693b      	ldr	r3, [r7, #16]
 800c7be:	b9ab      	cbnz	r3, 800c7ec <_vfiprintf_r+0x78>
 800c7c0:	4639      	mov	r1, r7
 800c7c2:	4648      	mov	r0, r9
 800c7c4:	f7fd feae 	bl	800a524 <__swsetup_r>
 800c7c8:	b180      	cbz	r0, 800c7ec <_vfiprintf_r+0x78>
 800c7ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c7cc:	07d8      	lsls	r0, r3, #31
 800c7ce:	d506      	bpl.n	800c7de <_vfiprintf_r+0x6a>
 800c7d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c7d4:	9303      	str	r3, [sp, #12]
 800c7d6:	9803      	ldr	r0, [sp, #12]
 800c7d8:	b03b      	add	sp, #236	; 0xec
 800c7da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7de:	89bb      	ldrh	r3, [r7, #12]
 800c7e0:	0599      	lsls	r1, r3, #22
 800c7e2:	d4f5      	bmi.n	800c7d0 <_vfiprintf_r+0x5c>
 800c7e4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c7e6:	f7ff f90c 	bl	800ba02 <__retarget_lock_release_recursive>
 800c7ea:	e7f1      	b.n	800c7d0 <_vfiprintf_r+0x5c>
 800c7ec:	89bb      	ldrh	r3, [r7, #12]
 800c7ee:	f003 021a 	and.w	r2, r3, #26
 800c7f2:	2a0a      	cmp	r2, #10
 800c7f4:	d113      	bne.n	800c81e <_vfiprintf_r+0xaa>
 800c7f6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800c7fa:	2a00      	cmp	r2, #0
 800c7fc:	db0f      	blt.n	800c81e <_vfiprintf_r+0xaa>
 800c7fe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c800:	07d2      	lsls	r2, r2, #31
 800c802:	d404      	bmi.n	800c80e <_vfiprintf_r+0x9a>
 800c804:	059e      	lsls	r6, r3, #22
 800c806:	d402      	bmi.n	800c80e <_vfiprintf_r+0x9a>
 800c808:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c80a:	f7ff f8fa 	bl	800ba02 <__retarget_lock_release_recursive>
 800c80e:	462b      	mov	r3, r5
 800c810:	4639      	mov	r1, r7
 800c812:	4648      	mov	r0, r9
 800c814:	9a02      	ldr	r2, [sp, #8]
 800c816:	f000 fc2d 	bl	800d074 <__sbprintf>
 800c81a:	9003      	str	r0, [sp, #12]
 800c81c:	e7db      	b.n	800c7d6 <_vfiprintf_r+0x62>
 800c81e:	2300      	movs	r3, #0
 800c820:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800c824:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800c828:	ae11      	add	r6, sp, #68	; 0x44
 800c82a:	960e      	str	r6, [sp, #56]	; 0x38
 800c82c:	9308      	str	r3, [sp, #32]
 800c82e:	930a      	str	r3, [sp, #40]	; 0x28
 800c830:	9303      	str	r3, [sp, #12]
 800c832:	9b02      	ldr	r3, [sp, #8]
 800c834:	461d      	mov	r5, r3
 800c836:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c83a:	b10a      	cbz	r2, 800c840 <_vfiprintf_r+0xcc>
 800c83c:	2a25      	cmp	r2, #37	; 0x25
 800c83e:	d1f9      	bne.n	800c834 <_vfiprintf_r+0xc0>
 800c840:	9b02      	ldr	r3, [sp, #8]
 800c842:	ebb5 0803 	subs.w	r8, r5, r3
 800c846:	d00d      	beq.n	800c864 <_vfiprintf_r+0xf0>
 800c848:	e9c6 3800 	strd	r3, r8, [r6]
 800c84c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c84e:	4443      	add	r3, r8
 800c850:	9310      	str	r3, [sp, #64]	; 0x40
 800c852:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c854:	3301      	adds	r3, #1
 800c856:	2b07      	cmp	r3, #7
 800c858:	930f      	str	r3, [sp, #60]	; 0x3c
 800c85a:	dc75      	bgt.n	800c948 <_vfiprintf_r+0x1d4>
 800c85c:	3608      	adds	r6, #8
 800c85e:	9b03      	ldr	r3, [sp, #12]
 800c860:	4443      	add	r3, r8
 800c862:	9303      	str	r3, [sp, #12]
 800c864:	782b      	ldrb	r3, [r5, #0]
 800c866:	2b00      	cmp	r3, #0
 800c868:	f000 83c6 	beq.w	800cff8 <_vfiprintf_r+0x884>
 800c86c:	2300      	movs	r3, #0
 800c86e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800c872:	469a      	mov	sl, r3
 800c874:	1c6a      	adds	r2, r5, #1
 800c876:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c87a:	9101      	str	r1, [sp, #4]
 800c87c:	9304      	str	r3, [sp, #16]
 800c87e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c882:	9202      	str	r2, [sp, #8]
 800c884:	f1a3 0220 	sub.w	r2, r3, #32
 800c888:	2a5a      	cmp	r2, #90	; 0x5a
 800c88a:	f200 830e 	bhi.w	800ceaa <_vfiprintf_r+0x736>
 800c88e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800c892:	0098      	.short	0x0098
 800c894:	030c030c 	.word	0x030c030c
 800c898:	030c00a0 	.word	0x030c00a0
 800c89c:	030c030c 	.word	0x030c030c
 800c8a0:	030c0080 	.word	0x030c0080
 800c8a4:	00a3030c 	.word	0x00a3030c
 800c8a8:	030c00ad 	.word	0x030c00ad
 800c8ac:	00af00aa 	.word	0x00af00aa
 800c8b0:	00ca030c 	.word	0x00ca030c
 800c8b4:	00cd00cd 	.word	0x00cd00cd
 800c8b8:	00cd00cd 	.word	0x00cd00cd
 800c8bc:	00cd00cd 	.word	0x00cd00cd
 800c8c0:	00cd00cd 	.word	0x00cd00cd
 800c8c4:	030c00cd 	.word	0x030c00cd
 800c8c8:	030c030c 	.word	0x030c030c
 800c8cc:	030c030c 	.word	0x030c030c
 800c8d0:	030c030c 	.word	0x030c030c
 800c8d4:	030c030c 	.word	0x030c030c
 800c8d8:	010500f7 	.word	0x010500f7
 800c8dc:	030c030c 	.word	0x030c030c
 800c8e0:	030c030c 	.word	0x030c030c
 800c8e4:	030c030c 	.word	0x030c030c
 800c8e8:	030c030c 	.word	0x030c030c
 800c8ec:	030c030c 	.word	0x030c030c
 800c8f0:	030c014b 	.word	0x030c014b
 800c8f4:	030c030c 	.word	0x030c030c
 800c8f8:	030c0191 	.word	0x030c0191
 800c8fc:	030c026f 	.word	0x030c026f
 800c900:	028d030c 	.word	0x028d030c
 800c904:	030c030c 	.word	0x030c030c
 800c908:	030c030c 	.word	0x030c030c
 800c90c:	030c030c 	.word	0x030c030c
 800c910:	030c030c 	.word	0x030c030c
 800c914:	030c030c 	.word	0x030c030c
 800c918:	010700f7 	.word	0x010700f7
 800c91c:	030c030c 	.word	0x030c030c
 800c920:	00dd030c 	.word	0x00dd030c
 800c924:	00f10107 	.word	0x00f10107
 800c928:	00ea030c 	.word	0x00ea030c
 800c92c:	012e030c 	.word	0x012e030c
 800c930:	0180014d 	.word	0x0180014d
 800c934:	030c00f1 	.word	0x030c00f1
 800c938:	00960191 	.word	0x00960191
 800c93c:	030c0271 	.word	0x030c0271
 800c940:	0065030c 	.word	0x0065030c
 800c944:	0096030c 	.word	0x0096030c
 800c948:	4639      	mov	r1, r7
 800c94a:	4648      	mov	r0, r9
 800c94c:	aa0e      	add	r2, sp, #56	; 0x38
 800c94e:	f7ff fede 	bl	800c70e <__sprint_r>
 800c952:	2800      	cmp	r0, #0
 800c954:	f040 832f 	bne.w	800cfb6 <_vfiprintf_r+0x842>
 800c958:	ae11      	add	r6, sp, #68	; 0x44
 800c95a:	e780      	b.n	800c85e <_vfiprintf_r+0xea>
 800c95c:	4a94      	ldr	r2, [pc, #592]	; (800cbb0 <_vfiprintf_r+0x43c>)
 800c95e:	f01a 0f20 	tst.w	sl, #32
 800c962:	9206      	str	r2, [sp, #24]
 800c964:	f000 8224 	beq.w	800cdb0 <_vfiprintf_r+0x63c>
 800c968:	3407      	adds	r4, #7
 800c96a:	f024 0b07 	bic.w	fp, r4, #7
 800c96e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800c972:	f01a 0f01 	tst.w	sl, #1
 800c976:	d009      	beq.n	800c98c <_vfiprintf_r+0x218>
 800c978:	ea54 0205 	orrs.w	r2, r4, r5
 800c97c:	bf1f      	itttt	ne
 800c97e:	2230      	movne	r2, #48	; 0x30
 800c980:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800c984:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800c988:	f04a 0a02 	orrne.w	sl, sl, #2
 800c98c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800c990:	e10b      	b.n	800cbaa <_vfiprintf_r+0x436>
 800c992:	4648      	mov	r0, r9
 800c994:	f7ff f82e 	bl	800b9f4 <_localeconv_r>
 800c998:	6843      	ldr	r3, [r0, #4]
 800c99a:	4618      	mov	r0, r3
 800c99c:	930a      	str	r3, [sp, #40]	; 0x28
 800c99e:	f7f3 fbd7 	bl	8000150 <strlen>
 800c9a2:	9008      	str	r0, [sp, #32]
 800c9a4:	4648      	mov	r0, r9
 800c9a6:	f7ff f825 	bl	800b9f4 <_localeconv_r>
 800c9aa:	6883      	ldr	r3, [r0, #8]
 800c9ac:	9307      	str	r3, [sp, #28]
 800c9ae:	9b08      	ldr	r3, [sp, #32]
 800c9b0:	b12b      	cbz	r3, 800c9be <_vfiprintf_r+0x24a>
 800c9b2:	9b07      	ldr	r3, [sp, #28]
 800c9b4:	b11b      	cbz	r3, 800c9be <_vfiprintf_r+0x24a>
 800c9b6:	781b      	ldrb	r3, [r3, #0]
 800c9b8:	b10b      	cbz	r3, 800c9be <_vfiprintf_r+0x24a>
 800c9ba:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800c9be:	9a02      	ldr	r2, [sp, #8]
 800c9c0:	e75d      	b.n	800c87e <_vfiprintf_r+0x10a>
 800c9c2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d1f9      	bne.n	800c9be <_vfiprintf_r+0x24a>
 800c9ca:	2320      	movs	r3, #32
 800c9cc:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800c9d0:	e7f5      	b.n	800c9be <_vfiprintf_r+0x24a>
 800c9d2:	f04a 0a01 	orr.w	sl, sl, #1
 800c9d6:	e7f2      	b.n	800c9be <_vfiprintf_r+0x24a>
 800c9d8:	f854 3b04 	ldr.w	r3, [r4], #4
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	9304      	str	r3, [sp, #16]
 800c9e0:	daed      	bge.n	800c9be <_vfiprintf_r+0x24a>
 800c9e2:	425b      	negs	r3, r3
 800c9e4:	9304      	str	r3, [sp, #16]
 800c9e6:	f04a 0a04 	orr.w	sl, sl, #4
 800c9ea:	e7e8      	b.n	800c9be <_vfiprintf_r+0x24a>
 800c9ec:	232b      	movs	r3, #43	; 0x2b
 800c9ee:	e7ed      	b.n	800c9cc <_vfiprintf_r+0x258>
 800c9f0:	9a02      	ldr	r2, [sp, #8]
 800c9f2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800c9f6:	2b2a      	cmp	r3, #42	; 0x2a
 800c9f8:	d112      	bne.n	800ca20 <_vfiprintf_r+0x2ac>
 800c9fa:	f854 0b04 	ldr.w	r0, [r4], #4
 800c9fe:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800ca02:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ca06:	e7da      	b.n	800c9be <_vfiprintf_r+0x24a>
 800ca08:	200a      	movs	r0, #10
 800ca0a:	9b01      	ldr	r3, [sp, #4]
 800ca0c:	fb00 1303 	mla	r3, r0, r3, r1
 800ca10:	9301      	str	r3, [sp, #4]
 800ca12:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ca16:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ca1a:	2909      	cmp	r1, #9
 800ca1c:	d9f4      	bls.n	800ca08 <_vfiprintf_r+0x294>
 800ca1e:	e730      	b.n	800c882 <_vfiprintf_r+0x10e>
 800ca20:	2100      	movs	r1, #0
 800ca22:	9101      	str	r1, [sp, #4]
 800ca24:	e7f7      	b.n	800ca16 <_vfiprintf_r+0x2a2>
 800ca26:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800ca2a:	e7c8      	b.n	800c9be <_vfiprintf_r+0x24a>
 800ca2c:	2100      	movs	r1, #0
 800ca2e:	9a02      	ldr	r2, [sp, #8]
 800ca30:	9104      	str	r1, [sp, #16]
 800ca32:	200a      	movs	r0, #10
 800ca34:	9904      	ldr	r1, [sp, #16]
 800ca36:	3b30      	subs	r3, #48	; 0x30
 800ca38:	fb00 3301 	mla	r3, r0, r1, r3
 800ca3c:	9304      	str	r3, [sp, #16]
 800ca3e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ca42:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ca46:	2909      	cmp	r1, #9
 800ca48:	d9f3      	bls.n	800ca32 <_vfiprintf_r+0x2be>
 800ca4a:	e71a      	b.n	800c882 <_vfiprintf_r+0x10e>
 800ca4c:	9b02      	ldr	r3, [sp, #8]
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	2b68      	cmp	r3, #104	; 0x68
 800ca52:	bf01      	itttt	eq
 800ca54:	9b02      	ldreq	r3, [sp, #8]
 800ca56:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800ca5a:	3301      	addeq	r3, #1
 800ca5c:	9302      	streq	r3, [sp, #8]
 800ca5e:	bf18      	it	ne
 800ca60:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800ca64:	e7ab      	b.n	800c9be <_vfiprintf_r+0x24a>
 800ca66:	9b02      	ldr	r3, [sp, #8]
 800ca68:	781b      	ldrb	r3, [r3, #0]
 800ca6a:	2b6c      	cmp	r3, #108	; 0x6c
 800ca6c:	d105      	bne.n	800ca7a <_vfiprintf_r+0x306>
 800ca6e:	9b02      	ldr	r3, [sp, #8]
 800ca70:	3301      	adds	r3, #1
 800ca72:	9302      	str	r3, [sp, #8]
 800ca74:	f04a 0a20 	orr.w	sl, sl, #32
 800ca78:	e7a1      	b.n	800c9be <_vfiprintf_r+0x24a>
 800ca7a:	f04a 0a10 	orr.w	sl, sl, #16
 800ca7e:	e79e      	b.n	800c9be <_vfiprintf_r+0x24a>
 800ca80:	46a3      	mov	fp, r4
 800ca82:	2100      	movs	r1, #0
 800ca84:	f85b 3b04 	ldr.w	r3, [fp], #4
 800ca88:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800ca8c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800ca90:	2301      	movs	r3, #1
 800ca92:	460d      	mov	r5, r1
 800ca94:	9301      	str	r3, [sp, #4]
 800ca96:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800ca9a:	e0a0      	b.n	800cbde <_vfiprintf_r+0x46a>
 800ca9c:	f04a 0a10 	orr.w	sl, sl, #16
 800caa0:	f01a 0f20 	tst.w	sl, #32
 800caa4:	d010      	beq.n	800cac8 <_vfiprintf_r+0x354>
 800caa6:	3407      	adds	r4, #7
 800caa8:	f024 0b07 	bic.w	fp, r4, #7
 800caac:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800cab0:	2c00      	cmp	r4, #0
 800cab2:	f175 0300 	sbcs.w	r3, r5, #0
 800cab6:	da05      	bge.n	800cac4 <_vfiprintf_r+0x350>
 800cab8:	232d      	movs	r3, #45	; 0x2d
 800caba:	4264      	negs	r4, r4
 800cabc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800cac0:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800cac4:	2301      	movs	r3, #1
 800cac6:	e03f      	b.n	800cb48 <_vfiprintf_r+0x3d4>
 800cac8:	f01a 0f10 	tst.w	sl, #16
 800cacc:	f104 0b04 	add.w	fp, r4, #4
 800cad0:	d002      	beq.n	800cad8 <_vfiprintf_r+0x364>
 800cad2:	6824      	ldr	r4, [r4, #0]
 800cad4:	17e5      	asrs	r5, r4, #31
 800cad6:	e7eb      	b.n	800cab0 <_vfiprintf_r+0x33c>
 800cad8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800cadc:	6824      	ldr	r4, [r4, #0]
 800cade:	d001      	beq.n	800cae4 <_vfiprintf_r+0x370>
 800cae0:	b224      	sxth	r4, r4
 800cae2:	e7f7      	b.n	800cad4 <_vfiprintf_r+0x360>
 800cae4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800cae8:	bf18      	it	ne
 800caea:	b264      	sxtbne	r4, r4
 800caec:	e7f2      	b.n	800cad4 <_vfiprintf_r+0x360>
 800caee:	f01a 0f20 	tst.w	sl, #32
 800caf2:	f854 3b04 	ldr.w	r3, [r4], #4
 800caf6:	d005      	beq.n	800cb04 <_vfiprintf_r+0x390>
 800caf8:	9a03      	ldr	r2, [sp, #12]
 800cafa:	4610      	mov	r0, r2
 800cafc:	17d1      	asrs	r1, r2, #31
 800cafe:	e9c3 0100 	strd	r0, r1, [r3]
 800cb02:	e696      	b.n	800c832 <_vfiprintf_r+0xbe>
 800cb04:	f01a 0f10 	tst.w	sl, #16
 800cb08:	d002      	beq.n	800cb10 <_vfiprintf_r+0x39c>
 800cb0a:	9a03      	ldr	r2, [sp, #12]
 800cb0c:	601a      	str	r2, [r3, #0]
 800cb0e:	e690      	b.n	800c832 <_vfiprintf_r+0xbe>
 800cb10:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800cb14:	d002      	beq.n	800cb1c <_vfiprintf_r+0x3a8>
 800cb16:	9a03      	ldr	r2, [sp, #12]
 800cb18:	801a      	strh	r2, [r3, #0]
 800cb1a:	e68a      	b.n	800c832 <_vfiprintf_r+0xbe>
 800cb1c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800cb20:	d0f3      	beq.n	800cb0a <_vfiprintf_r+0x396>
 800cb22:	9a03      	ldr	r2, [sp, #12]
 800cb24:	701a      	strb	r2, [r3, #0]
 800cb26:	e684      	b.n	800c832 <_vfiprintf_r+0xbe>
 800cb28:	f04a 0a10 	orr.w	sl, sl, #16
 800cb2c:	f01a 0f20 	tst.w	sl, #32
 800cb30:	d01d      	beq.n	800cb6e <_vfiprintf_r+0x3fa>
 800cb32:	3407      	adds	r4, #7
 800cb34:	f024 0b07 	bic.w	fp, r4, #7
 800cb38:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800cb42:	2200      	movs	r2, #0
 800cb44:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800cb48:	9a01      	ldr	r2, [sp, #4]
 800cb4a:	3201      	adds	r2, #1
 800cb4c:	f000 8261 	beq.w	800d012 <_vfiprintf_r+0x89e>
 800cb50:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800cb54:	9205      	str	r2, [sp, #20]
 800cb56:	ea54 0205 	orrs.w	r2, r4, r5
 800cb5a:	f040 8260 	bne.w	800d01e <_vfiprintf_r+0x8aa>
 800cb5e:	9a01      	ldr	r2, [sp, #4]
 800cb60:	2a00      	cmp	r2, #0
 800cb62:	f000 8197 	beq.w	800ce94 <_vfiprintf_r+0x720>
 800cb66:	2b01      	cmp	r3, #1
 800cb68:	f040 825c 	bne.w	800d024 <_vfiprintf_r+0x8b0>
 800cb6c:	e136      	b.n	800cddc <_vfiprintf_r+0x668>
 800cb6e:	f01a 0f10 	tst.w	sl, #16
 800cb72:	f104 0b04 	add.w	fp, r4, #4
 800cb76:	d001      	beq.n	800cb7c <_vfiprintf_r+0x408>
 800cb78:	6824      	ldr	r4, [r4, #0]
 800cb7a:	e003      	b.n	800cb84 <_vfiprintf_r+0x410>
 800cb7c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800cb80:	d002      	beq.n	800cb88 <_vfiprintf_r+0x414>
 800cb82:	8824      	ldrh	r4, [r4, #0]
 800cb84:	2500      	movs	r5, #0
 800cb86:	e7d9      	b.n	800cb3c <_vfiprintf_r+0x3c8>
 800cb88:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800cb8c:	d0f4      	beq.n	800cb78 <_vfiprintf_r+0x404>
 800cb8e:	7824      	ldrb	r4, [r4, #0]
 800cb90:	e7f8      	b.n	800cb84 <_vfiprintf_r+0x410>
 800cb92:	f647 0330 	movw	r3, #30768	; 0x7830
 800cb96:	46a3      	mov	fp, r4
 800cb98:	2500      	movs	r5, #0
 800cb9a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800cb9e:	4b04      	ldr	r3, [pc, #16]	; (800cbb0 <_vfiprintf_r+0x43c>)
 800cba0:	f85b 4b04 	ldr.w	r4, [fp], #4
 800cba4:	f04a 0a02 	orr.w	sl, sl, #2
 800cba8:	9306      	str	r3, [sp, #24]
 800cbaa:	2302      	movs	r3, #2
 800cbac:	e7c9      	b.n	800cb42 <_vfiprintf_r+0x3ce>
 800cbae:	bf00      	nop
 800cbb0:	0800dfe0 	.word	0x0800dfe0
 800cbb4:	46a3      	mov	fp, r4
 800cbb6:	2500      	movs	r5, #0
 800cbb8:	9b01      	ldr	r3, [sp, #4]
 800cbba:	f85b 8b04 	ldr.w	r8, [fp], #4
 800cbbe:	1c5c      	adds	r4, r3, #1
 800cbc0:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800cbc4:	f000 80cf 	beq.w	800cd66 <_vfiprintf_r+0x5f2>
 800cbc8:	461a      	mov	r2, r3
 800cbca:	4629      	mov	r1, r5
 800cbcc:	4640      	mov	r0, r8
 800cbce:	f7fe ff85 	bl	800badc <memchr>
 800cbd2:	2800      	cmp	r0, #0
 800cbd4:	f000 8173 	beq.w	800cebe <_vfiprintf_r+0x74a>
 800cbd8:	eba0 0308 	sub.w	r3, r0, r8
 800cbdc:	9301      	str	r3, [sp, #4]
 800cbde:	9b01      	ldr	r3, [sp, #4]
 800cbe0:	42ab      	cmp	r3, r5
 800cbe2:	bfb8      	it	lt
 800cbe4:	462b      	movlt	r3, r5
 800cbe6:	9305      	str	r3, [sp, #20]
 800cbe8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800cbec:	b113      	cbz	r3, 800cbf4 <_vfiprintf_r+0x480>
 800cbee:	9b05      	ldr	r3, [sp, #20]
 800cbf0:	3301      	adds	r3, #1
 800cbf2:	9305      	str	r3, [sp, #20]
 800cbf4:	f01a 0302 	ands.w	r3, sl, #2
 800cbf8:	9309      	str	r3, [sp, #36]	; 0x24
 800cbfa:	bf1e      	ittt	ne
 800cbfc:	9b05      	ldrne	r3, [sp, #20]
 800cbfe:	3302      	addne	r3, #2
 800cc00:	9305      	strne	r3, [sp, #20]
 800cc02:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800cc06:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc08:	d11f      	bne.n	800cc4a <_vfiprintf_r+0x4d6>
 800cc0a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800cc0e:	1a9c      	subs	r4, r3, r2
 800cc10:	2c00      	cmp	r4, #0
 800cc12:	dd1a      	ble.n	800cc4a <_vfiprintf_r+0x4d6>
 800cc14:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800cc18:	48b4      	ldr	r0, [pc, #720]	; (800ceec <_vfiprintf_r+0x778>)
 800cc1a:	2c10      	cmp	r4, #16
 800cc1c:	f103 0301 	add.w	r3, r3, #1
 800cc20:	f106 0108 	add.w	r1, r6, #8
 800cc24:	6030      	str	r0, [r6, #0]
 800cc26:	f300 814c 	bgt.w	800cec2 <_vfiprintf_r+0x74e>
 800cc2a:	6074      	str	r4, [r6, #4]
 800cc2c:	2b07      	cmp	r3, #7
 800cc2e:	4414      	add	r4, r2
 800cc30:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800cc34:	f340 8157 	ble.w	800cee6 <_vfiprintf_r+0x772>
 800cc38:	4639      	mov	r1, r7
 800cc3a:	4648      	mov	r0, r9
 800cc3c:	aa0e      	add	r2, sp, #56	; 0x38
 800cc3e:	f7ff fd66 	bl	800c70e <__sprint_r>
 800cc42:	2800      	cmp	r0, #0
 800cc44:	f040 81b7 	bne.w	800cfb6 <_vfiprintf_r+0x842>
 800cc48:	ae11      	add	r6, sp, #68	; 0x44
 800cc4a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800cc4e:	b173      	cbz	r3, 800cc6e <_vfiprintf_r+0x4fa>
 800cc50:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800cc54:	6032      	str	r2, [r6, #0]
 800cc56:	2201      	movs	r2, #1
 800cc58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cc5a:	6072      	str	r2, [r6, #4]
 800cc5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cc5e:	3301      	adds	r3, #1
 800cc60:	3201      	adds	r2, #1
 800cc62:	2b07      	cmp	r3, #7
 800cc64:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800cc68:	f300 8146 	bgt.w	800cef8 <_vfiprintf_r+0x784>
 800cc6c:	3608      	adds	r6, #8
 800cc6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc70:	b16b      	cbz	r3, 800cc8e <_vfiprintf_r+0x51a>
 800cc72:	aa0d      	add	r2, sp, #52	; 0x34
 800cc74:	6032      	str	r2, [r6, #0]
 800cc76:	2202      	movs	r2, #2
 800cc78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cc7a:	6072      	str	r2, [r6, #4]
 800cc7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cc7e:	3301      	adds	r3, #1
 800cc80:	3202      	adds	r2, #2
 800cc82:	2b07      	cmp	r3, #7
 800cc84:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800cc88:	f300 813f 	bgt.w	800cf0a <_vfiprintf_r+0x796>
 800cc8c:	3608      	adds	r6, #8
 800cc8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc90:	2b80      	cmp	r3, #128	; 0x80
 800cc92:	d11f      	bne.n	800ccd4 <_vfiprintf_r+0x560>
 800cc94:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800cc98:	1a9c      	subs	r4, r3, r2
 800cc9a:	2c00      	cmp	r4, #0
 800cc9c:	dd1a      	ble.n	800ccd4 <_vfiprintf_r+0x560>
 800cc9e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800cca2:	4893      	ldr	r0, [pc, #588]	; (800cef0 <_vfiprintf_r+0x77c>)
 800cca4:	2c10      	cmp	r4, #16
 800cca6:	f103 0301 	add.w	r3, r3, #1
 800ccaa:	f106 0108 	add.w	r1, r6, #8
 800ccae:	6030      	str	r0, [r6, #0]
 800ccb0:	f300 8134 	bgt.w	800cf1c <_vfiprintf_r+0x7a8>
 800ccb4:	6074      	str	r4, [r6, #4]
 800ccb6:	2b07      	cmp	r3, #7
 800ccb8:	4414      	add	r4, r2
 800ccba:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800ccbe:	f340 813f 	ble.w	800cf40 <_vfiprintf_r+0x7cc>
 800ccc2:	4639      	mov	r1, r7
 800ccc4:	4648      	mov	r0, r9
 800ccc6:	aa0e      	add	r2, sp, #56	; 0x38
 800ccc8:	f7ff fd21 	bl	800c70e <__sprint_r>
 800cccc:	2800      	cmp	r0, #0
 800ccce:	f040 8172 	bne.w	800cfb6 <_vfiprintf_r+0x842>
 800ccd2:	ae11      	add	r6, sp, #68	; 0x44
 800ccd4:	9b01      	ldr	r3, [sp, #4]
 800ccd6:	1aec      	subs	r4, r5, r3
 800ccd8:	2c00      	cmp	r4, #0
 800ccda:	dd1a      	ble.n	800cd12 <_vfiprintf_r+0x59e>
 800ccdc:	4d84      	ldr	r5, [pc, #528]	; (800cef0 <_vfiprintf_r+0x77c>)
 800ccde:	2c10      	cmp	r4, #16
 800cce0:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800cce4:	f106 0208 	add.w	r2, r6, #8
 800cce8:	f103 0301 	add.w	r3, r3, #1
 800ccec:	6035      	str	r5, [r6, #0]
 800ccee:	f300 8129 	bgt.w	800cf44 <_vfiprintf_r+0x7d0>
 800ccf2:	6074      	str	r4, [r6, #4]
 800ccf4:	2b07      	cmp	r3, #7
 800ccf6:	440c      	add	r4, r1
 800ccf8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800ccfc:	f340 8133 	ble.w	800cf66 <_vfiprintf_r+0x7f2>
 800cd00:	4639      	mov	r1, r7
 800cd02:	4648      	mov	r0, r9
 800cd04:	aa0e      	add	r2, sp, #56	; 0x38
 800cd06:	f7ff fd02 	bl	800c70e <__sprint_r>
 800cd0a:	2800      	cmp	r0, #0
 800cd0c:	f040 8153 	bne.w	800cfb6 <_vfiprintf_r+0x842>
 800cd10:	ae11      	add	r6, sp, #68	; 0x44
 800cd12:	9b01      	ldr	r3, [sp, #4]
 800cd14:	9810      	ldr	r0, [sp, #64]	; 0x40
 800cd16:	6073      	str	r3, [r6, #4]
 800cd18:	4418      	add	r0, r3
 800cd1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd1c:	f8c6 8000 	str.w	r8, [r6]
 800cd20:	3301      	adds	r3, #1
 800cd22:	2b07      	cmp	r3, #7
 800cd24:	9010      	str	r0, [sp, #64]	; 0x40
 800cd26:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd28:	f300 811f 	bgt.w	800cf6a <_vfiprintf_r+0x7f6>
 800cd2c:	f106 0308 	add.w	r3, r6, #8
 800cd30:	f01a 0f04 	tst.w	sl, #4
 800cd34:	f040 8121 	bne.w	800cf7a <_vfiprintf_r+0x806>
 800cd38:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800cd3c:	9905      	ldr	r1, [sp, #20]
 800cd3e:	428a      	cmp	r2, r1
 800cd40:	bfac      	ite	ge
 800cd42:	189b      	addge	r3, r3, r2
 800cd44:	185b      	addlt	r3, r3, r1
 800cd46:	9303      	str	r3, [sp, #12]
 800cd48:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cd4a:	b13b      	cbz	r3, 800cd5c <_vfiprintf_r+0x5e8>
 800cd4c:	4639      	mov	r1, r7
 800cd4e:	4648      	mov	r0, r9
 800cd50:	aa0e      	add	r2, sp, #56	; 0x38
 800cd52:	f7ff fcdc 	bl	800c70e <__sprint_r>
 800cd56:	2800      	cmp	r0, #0
 800cd58:	f040 812d 	bne.w	800cfb6 <_vfiprintf_r+0x842>
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	465c      	mov	r4, fp
 800cd60:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd62:	ae11      	add	r6, sp, #68	; 0x44
 800cd64:	e565      	b.n	800c832 <_vfiprintf_r+0xbe>
 800cd66:	4640      	mov	r0, r8
 800cd68:	f7f3 f9f2 	bl	8000150 <strlen>
 800cd6c:	9001      	str	r0, [sp, #4]
 800cd6e:	e736      	b.n	800cbde <_vfiprintf_r+0x46a>
 800cd70:	f04a 0a10 	orr.w	sl, sl, #16
 800cd74:	f01a 0f20 	tst.w	sl, #32
 800cd78:	d006      	beq.n	800cd88 <_vfiprintf_r+0x614>
 800cd7a:	3407      	adds	r4, #7
 800cd7c:	f024 0b07 	bic.w	fp, r4, #7
 800cd80:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800cd84:	2301      	movs	r3, #1
 800cd86:	e6dc      	b.n	800cb42 <_vfiprintf_r+0x3ce>
 800cd88:	f01a 0f10 	tst.w	sl, #16
 800cd8c:	f104 0b04 	add.w	fp, r4, #4
 800cd90:	d001      	beq.n	800cd96 <_vfiprintf_r+0x622>
 800cd92:	6824      	ldr	r4, [r4, #0]
 800cd94:	e003      	b.n	800cd9e <_vfiprintf_r+0x62a>
 800cd96:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800cd9a:	d002      	beq.n	800cda2 <_vfiprintf_r+0x62e>
 800cd9c:	8824      	ldrh	r4, [r4, #0]
 800cd9e:	2500      	movs	r5, #0
 800cda0:	e7f0      	b.n	800cd84 <_vfiprintf_r+0x610>
 800cda2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800cda6:	d0f4      	beq.n	800cd92 <_vfiprintf_r+0x61e>
 800cda8:	7824      	ldrb	r4, [r4, #0]
 800cdaa:	e7f8      	b.n	800cd9e <_vfiprintf_r+0x62a>
 800cdac:	4a51      	ldr	r2, [pc, #324]	; (800cef4 <_vfiprintf_r+0x780>)
 800cdae:	e5d6      	b.n	800c95e <_vfiprintf_r+0x1ea>
 800cdb0:	f01a 0f10 	tst.w	sl, #16
 800cdb4:	f104 0b04 	add.w	fp, r4, #4
 800cdb8:	d001      	beq.n	800cdbe <_vfiprintf_r+0x64a>
 800cdba:	6824      	ldr	r4, [r4, #0]
 800cdbc:	e003      	b.n	800cdc6 <_vfiprintf_r+0x652>
 800cdbe:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800cdc2:	d002      	beq.n	800cdca <_vfiprintf_r+0x656>
 800cdc4:	8824      	ldrh	r4, [r4, #0]
 800cdc6:	2500      	movs	r5, #0
 800cdc8:	e5d3      	b.n	800c972 <_vfiprintf_r+0x1fe>
 800cdca:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800cdce:	d0f4      	beq.n	800cdba <_vfiprintf_r+0x646>
 800cdd0:	7824      	ldrb	r4, [r4, #0]
 800cdd2:	e7f8      	b.n	800cdc6 <_vfiprintf_r+0x652>
 800cdd4:	2d00      	cmp	r5, #0
 800cdd6:	bf08      	it	eq
 800cdd8:	2c0a      	cmpeq	r4, #10
 800cdda:	d205      	bcs.n	800cde8 <_vfiprintf_r+0x674>
 800cddc:	3430      	adds	r4, #48	; 0x30
 800cdde:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800cde2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800cde6:	e13b      	b.n	800d060 <_vfiprintf_r+0x8ec>
 800cde8:	f04f 0a00 	mov.w	sl, #0
 800cdec:	ab3a      	add	r3, sp, #232	; 0xe8
 800cdee:	9309      	str	r3, [sp, #36]	; 0x24
 800cdf0:	9b05      	ldr	r3, [sp, #20]
 800cdf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cdf6:	930b      	str	r3, [sp, #44]	; 0x2c
 800cdf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdfa:	220a      	movs	r2, #10
 800cdfc:	4620      	mov	r0, r4
 800cdfe:	4629      	mov	r1, r5
 800ce00:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800ce04:	2300      	movs	r3, #0
 800ce06:	f7f3 fe8f 	bl	8000b28 <__aeabi_uldivmod>
 800ce0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce0c:	3230      	adds	r2, #48	; 0x30
 800ce0e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800ce12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce14:	f10a 0a01 	add.w	sl, sl, #1
 800ce18:	b1d3      	cbz	r3, 800ce50 <_vfiprintf_r+0x6dc>
 800ce1a:	9b07      	ldr	r3, [sp, #28]
 800ce1c:	781b      	ldrb	r3, [r3, #0]
 800ce1e:	4553      	cmp	r3, sl
 800ce20:	d116      	bne.n	800ce50 <_vfiprintf_r+0x6dc>
 800ce22:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800ce26:	d013      	beq.n	800ce50 <_vfiprintf_r+0x6dc>
 800ce28:	2d00      	cmp	r5, #0
 800ce2a:	bf08      	it	eq
 800ce2c:	2c0a      	cmpeq	r4, #10
 800ce2e:	d30f      	bcc.n	800ce50 <_vfiprintf_r+0x6dc>
 800ce30:	9b08      	ldr	r3, [sp, #32]
 800ce32:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ce34:	eba8 0803 	sub.w	r8, r8, r3
 800ce38:	461a      	mov	r2, r3
 800ce3a:	4640      	mov	r0, r8
 800ce3c:	f7ff fbd9 	bl	800c5f2 <strncpy>
 800ce40:	9b07      	ldr	r3, [sp, #28]
 800ce42:	785b      	ldrb	r3, [r3, #1]
 800ce44:	b1a3      	cbz	r3, 800ce70 <_vfiprintf_r+0x6fc>
 800ce46:	f04f 0a00 	mov.w	sl, #0
 800ce4a:	9b07      	ldr	r3, [sp, #28]
 800ce4c:	3301      	adds	r3, #1
 800ce4e:	9307      	str	r3, [sp, #28]
 800ce50:	220a      	movs	r2, #10
 800ce52:	2300      	movs	r3, #0
 800ce54:	4620      	mov	r0, r4
 800ce56:	4629      	mov	r1, r5
 800ce58:	f7f3 fe66 	bl	8000b28 <__aeabi_uldivmod>
 800ce5c:	2d00      	cmp	r5, #0
 800ce5e:	bf08      	it	eq
 800ce60:	2c0a      	cmpeq	r4, #10
 800ce62:	f0c0 80fd 	bcc.w	800d060 <_vfiprintf_r+0x8ec>
 800ce66:	4604      	mov	r4, r0
 800ce68:	460d      	mov	r5, r1
 800ce6a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800ce6e:	e7c3      	b.n	800cdf8 <_vfiprintf_r+0x684>
 800ce70:	469a      	mov	sl, r3
 800ce72:	e7ed      	b.n	800ce50 <_vfiprintf_r+0x6dc>
 800ce74:	9a06      	ldr	r2, [sp, #24]
 800ce76:	f004 030f 	and.w	r3, r4, #15
 800ce7a:	5cd3      	ldrb	r3, [r2, r3]
 800ce7c:	092a      	lsrs	r2, r5, #4
 800ce7e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800ce82:	0923      	lsrs	r3, r4, #4
 800ce84:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800ce88:	461c      	mov	r4, r3
 800ce8a:	4615      	mov	r5, r2
 800ce8c:	ea54 0305 	orrs.w	r3, r4, r5
 800ce90:	d1f0      	bne.n	800ce74 <_vfiprintf_r+0x700>
 800ce92:	e0e5      	b.n	800d060 <_vfiprintf_r+0x8ec>
 800ce94:	b933      	cbnz	r3, 800cea4 <_vfiprintf_r+0x730>
 800ce96:	f01a 0f01 	tst.w	sl, #1
 800ce9a:	d003      	beq.n	800cea4 <_vfiprintf_r+0x730>
 800ce9c:	2330      	movs	r3, #48	; 0x30
 800ce9e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800cea2:	e79e      	b.n	800cde2 <_vfiprintf_r+0x66e>
 800cea4:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800cea8:	e0da      	b.n	800d060 <_vfiprintf_r+0x8ec>
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	f000 80a4 	beq.w	800cff8 <_vfiprintf_r+0x884>
 800ceb0:	2100      	movs	r1, #0
 800ceb2:	46a3      	mov	fp, r4
 800ceb4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800ceb8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800cebc:	e5e8      	b.n	800ca90 <_vfiprintf_r+0x31c>
 800cebe:	4605      	mov	r5, r0
 800cec0:	e68d      	b.n	800cbde <_vfiprintf_r+0x46a>
 800cec2:	2010      	movs	r0, #16
 800cec4:	2b07      	cmp	r3, #7
 800cec6:	4402      	add	r2, r0
 800cec8:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800cecc:	6070      	str	r0, [r6, #4]
 800cece:	dd07      	ble.n	800cee0 <_vfiprintf_r+0x76c>
 800ced0:	4639      	mov	r1, r7
 800ced2:	4648      	mov	r0, r9
 800ced4:	aa0e      	add	r2, sp, #56	; 0x38
 800ced6:	f7ff fc1a 	bl	800c70e <__sprint_r>
 800ceda:	2800      	cmp	r0, #0
 800cedc:	d16b      	bne.n	800cfb6 <_vfiprintf_r+0x842>
 800cede:	a911      	add	r1, sp, #68	; 0x44
 800cee0:	460e      	mov	r6, r1
 800cee2:	3c10      	subs	r4, #16
 800cee4:	e696      	b.n	800cc14 <_vfiprintf_r+0x4a0>
 800cee6:	460e      	mov	r6, r1
 800cee8:	e6af      	b.n	800cc4a <_vfiprintf_r+0x4d6>
 800ceea:	bf00      	nop
 800ceec:	0800e224 	.word	0x0800e224
 800cef0:	0800e234 	.word	0x0800e234
 800cef4:	0800dff1 	.word	0x0800dff1
 800cef8:	4639      	mov	r1, r7
 800cefa:	4648      	mov	r0, r9
 800cefc:	aa0e      	add	r2, sp, #56	; 0x38
 800cefe:	f7ff fc06 	bl	800c70e <__sprint_r>
 800cf02:	2800      	cmp	r0, #0
 800cf04:	d157      	bne.n	800cfb6 <_vfiprintf_r+0x842>
 800cf06:	ae11      	add	r6, sp, #68	; 0x44
 800cf08:	e6b1      	b.n	800cc6e <_vfiprintf_r+0x4fa>
 800cf0a:	4639      	mov	r1, r7
 800cf0c:	4648      	mov	r0, r9
 800cf0e:	aa0e      	add	r2, sp, #56	; 0x38
 800cf10:	f7ff fbfd 	bl	800c70e <__sprint_r>
 800cf14:	2800      	cmp	r0, #0
 800cf16:	d14e      	bne.n	800cfb6 <_vfiprintf_r+0x842>
 800cf18:	ae11      	add	r6, sp, #68	; 0x44
 800cf1a:	e6b8      	b.n	800cc8e <_vfiprintf_r+0x51a>
 800cf1c:	2010      	movs	r0, #16
 800cf1e:	2b07      	cmp	r3, #7
 800cf20:	4402      	add	r2, r0
 800cf22:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800cf26:	6070      	str	r0, [r6, #4]
 800cf28:	dd07      	ble.n	800cf3a <_vfiprintf_r+0x7c6>
 800cf2a:	4639      	mov	r1, r7
 800cf2c:	4648      	mov	r0, r9
 800cf2e:	aa0e      	add	r2, sp, #56	; 0x38
 800cf30:	f7ff fbed 	bl	800c70e <__sprint_r>
 800cf34:	2800      	cmp	r0, #0
 800cf36:	d13e      	bne.n	800cfb6 <_vfiprintf_r+0x842>
 800cf38:	a911      	add	r1, sp, #68	; 0x44
 800cf3a:	460e      	mov	r6, r1
 800cf3c:	3c10      	subs	r4, #16
 800cf3e:	e6ae      	b.n	800cc9e <_vfiprintf_r+0x52a>
 800cf40:	460e      	mov	r6, r1
 800cf42:	e6c7      	b.n	800ccd4 <_vfiprintf_r+0x560>
 800cf44:	2010      	movs	r0, #16
 800cf46:	2b07      	cmp	r3, #7
 800cf48:	4401      	add	r1, r0
 800cf4a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800cf4e:	6070      	str	r0, [r6, #4]
 800cf50:	dd06      	ble.n	800cf60 <_vfiprintf_r+0x7ec>
 800cf52:	4639      	mov	r1, r7
 800cf54:	4648      	mov	r0, r9
 800cf56:	aa0e      	add	r2, sp, #56	; 0x38
 800cf58:	f7ff fbd9 	bl	800c70e <__sprint_r>
 800cf5c:	bb58      	cbnz	r0, 800cfb6 <_vfiprintf_r+0x842>
 800cf5e:	aa11      	add	r2, sp, #68	; 0x44
 800cf60:	4616      	mov	r6, r2
 800cf62:	3c10      	subs	r4, #16
 800cf64:	e6bb      	b.n	800ccde <_vfiprintf_r+0x56a>
 800cf66:	4616      	mov	r6, r2
 800cf68:	e6d3      	b.n	800cd12 <_vfiprintf_r+0x59e>
 800cf6a:	4639      	mov	r1, r7
 800cf6c:	4648      	mov	r0, r9
 800cf6e:	aa0e      	add	r2, sp, #56	; 0x38
 800cf70:	f7ff fbcd 	bl	800c70e <__sprint_r>
 800cf74:	b9f8      	cbnz	r0, 800cfb6 <_vfiprintf_r+0x842>
 800cf76:	ab11      	add	r3, sp, #68	; 0x44
 800cf78:	e6da      	b.n	800cd30 <_vfiprintf_r+0x5bc>
 800cf7a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800cf7e:	1a54      	subs	r4, r2, r1
 800cf80:	2c00      	cmp	r4, #0
 800cf82:	f77f aed9 	ble.w	800cd38 <_vfiprintf_r+0x5c4>
 800cf86:	2610      	movs	r6, #16
 800cf88:	4d39      	ldr	r5, [pc, #228]	; (800d070 <_vfiprintf_r+0x8fc>)
 800cf8a:	2c10      	cmp	r4, #16
 800cf8c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800cf90:	601d      	str	r5, [r3, #0]
 800cf92:	f102 0201 	add.w	r2, r2, #1
 800cf96:	dc1d      	bgt.n	800cfd4 <_vfiprintf_r+0x860>
 800cf98:	605c      	str	r4, [r3, #4]
 800cf9a:	2a07      	cmp	r2, #7
 800cf9c:	440c      	add	r4, r1
 800cf9e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800cfa2:	f77f aec9 	ble.w	800cd38 <_vfiprintf_r+0x5c4>
 800cfa6:	4639      	mov	r1, r7
 800cfa8:	4648      	mov	r0, r9
 800cfaa:	aa0e      	add	r2, sp, #56	; 0x38
 800cfac:	f7ff fbaf 	bl	800c70e <__sprint_r>
 800cfb0:	2800      	cmp	r0, #0
 800cfb2:	f43f aec1 	beq.w	800cd38 <_vfiprintf_r+0x5c4>
 800cfb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cfb8:	07d9      	lsls	r1, r3, #31
 800cfba:	d405      	bmi.n	800cfc8 <_vfiprintf_r+0x854>
 800cfbc:	89bb      	ldrh	r3, [r7, #12]
 800cfbe:	059a      	lsls	r2, r3, #22
 800cfc0:	d402      	bmi.n	800cfc8 <_vfiprintf_r+0x854>
 800cfc2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800cfc4:	f7fe fd1d 	bl	800ba02 <__retarget_lock_release_recursive>
 800cfc8:	89bb      	ldrh	r3, [r7, #12]
 800cfca:	065b      	lsls	r3, r3, #25
 800cfcc:	f57f ac03 	bpl.w	800c7d6 <_vfiprintf_r+0x62>
 800cfd0:	f7ff bbfe 	b.w	800c7d0 <_vfiprintf_r+0x5c>
 800cfd4:	3110      	adds	r1, #16
 800cfd6:	2a07      	cmp	r2, #7
 800cfd8:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800cfdc:	605e      	str	r6, [r3, #4]
 800cfde:	dc02      	bgt.n	800cfe6 <_vfiprintf_r+0x872>
 800cfe0:	3308      	adds	r3, #8
 800cfe2:	3c10      	subs	r4, #16
 800cfe4:	e7d1      	b.n	800cf8a <_vfiprintf_r+0x816>
 800cfe6:	4639      	mov	r1, r7
 800cfe8:	4648      	mov	r0, r9
 800cfea:	aa0e      	add	r2, sp, #56	; 0x38
 800cfec:	f7ff fb8f 	bl	800c70e <__sprint_r>
 800cff0:	2800      	cmp	r0, #0
 800cff2:	d1e0      	bne.n	800cfb6 <_vfiprintf_r+0x842>
 800cff4:	ab11      	add	r3, sp, #68	; 0x44
 800cff6:	e7f4      	b.n	800cfe2 <_vfiprintf_r+0x86e>
 800cff8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cffa:	b913      	cbnz	r3, 800d002 <_vfiprintf_r+0x88e>
 800cffc:	2300      	movs	r3, #0
 800cffe:	930f      	str	r3, [sp, #60]	; 0x3c
 800d000:	e7d9      	b.n	800cfb6 <_vfiprintf_r+0x842>
 800d002:	4639      	mov	r1, r7
 800d004:	4648      	mov	r0, r9
 800d006:	aa0e      	add	r2, sp, #56	; 0x38
 800d008:	f7ff fb81 	bl	800c70e <__sprint_r>
 800d00c:	2800      	cmp	r0, #0
 800d00e:	d0f5      	beq.n	800cffc <_vfiprintf_r+0x888>
 800d010:	e7d1      	b.n	800cfb6 <_vfiprintf_r+0x842>
 800d012:	ea54 0205 	orrs.w	r2, r4, r5
 800d016:	f8cd a014 	str.w	sl, [sp, #20]
 800d01a:	f43f ada4 	beq.w	800cb66 <_vfiprintf_r+0x3f2>
 800d01e:	2b01      	cmp	r3, #1
 800d020:	f43f aed8 	beq.w	800cdd4 <_vfiprintf_r+0x660>
 800d024:	2b02      	cmp	r3, #2
 800d026:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800d02a:	f43f af23 	beq.w	800ce74 <_vfiprintf_r+0x700>
 800d02e:	08e2      	lsrs	r2, r4, #3
 800d030:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800d034:	08e8      	lsrs	r0, r5, #3
 800d036:	f004 0307 	and.w	r3, r4, #7
 800d03a:	4605      	mov	r5, r0
 800d03c:	4614      	mov	r4, r2
 800d03e:	3330      	adds	r3, #48	; 0x30
 800d040:	ea54 0205 	orrs.w	r2, r4, r5
 800d044:	4641      	mov	r1, r8
 800d046:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800d04a:	d1f0      	bne.n	800d02e <_vfiprintf_r+0x8ba>
 800d04c:	9a05      	ldr	r2, [sp, #20]
 800d04e:	07d0      	lsls	r0, r2, #31
 800d050:	d506      	bpl.n	800d060 <_vfiprintf_r+0x8ec>
 800d052:	2b30      	cmp	r3, #48	; 0x30
 800d054:	d004      	beq.n	800d060 <_vfiprintf_r+0x8ec>
 800d056:	2330      	movs	r3, #48	; 0x30
 800d058:	f808 3c01 	strb.w	r3, [r8, #-1]
 800d05c:	f1a1 0802 	sub.w	r8, r1, #2
 800d060:	ab3a      	add	r3, sp, #232	; 0xe8
 800d062:	eba3 0308 	sub.w	r3, r3, r8
 800d066:	9d01      	ldr	r5, [sp, #4]
 800d068:	f8dd a014 	ldr.w	sl, [sp, #20]
 800d06c:	9301      	str	r3, [sp, #4]
 800d06e:	e5b6      	b.n	800cbde <_vfiprintf_r+0x46a>
 800d070:	0800e224 	.word	0x0800e224

0800d074 <__sbprintf>:
 800d074:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d076:	461f      	mov	r7, r3
 800d078:	898b      	ldrh	r3, [r1, #12]
 800d07a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800d07e:	f023 0302 	bic.w	r3, r3, #2
 800d082:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d086:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800d088:	4615      	mov	r5, r2
 800d08a:	9319      	str	r3, [sp, #100]	; 0x64
 800d08c:	89cb      	ldrh	r3, [r1, #14]
 800d08e:	4606      	mov	r6, r0
 800d090:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d094:	69cb      	ldr	r3, [r1, #28]
 800d096:	a816      	add	r0, sp, #88	; 0x58
 800d098:	9307      	str	r3, [sp, #28]
 800d09a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800d09c:	460c      	mov	r4, r1
 800d09e:	9309      	str	r3, [sp, #36]	; 0x24
 800d0a0:	ab1a      	add	r3, sp, #104	; 0x68
 800d0a2:	9300      	str	r3, [sp, #0]
 800d0a4:	9304      	str	r3, [sp, #16]
 800d0a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d0aa:	9302      	str	r3, [sp, #8]
 800d0ac:	9305      	str	r3, [sp, #20]
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	9306      	str	r3, [sp, #24]
 800d0b2:	f7fe fca3 	bl	800b9fc <__retarget_lock_init_recursive>
 800d0b6:	462a      	mov	r2, r5
 800d0b8:	463b      	mov	r3, r7
 800d0ba:	4669      	mov	r1, sp
 800d0bc:	4630      	mov	r0, r6
 800d0be:	f7ff fb59 	bl	800c774 <_vfiprintf_r>
 800d0c2:	1e05      	subs	r5, r0, #0
 800d0c4:	db07      	blt.n	800d0d6 <__sbprintf+0x62>
 800d0c6:	4669      	mov	r1, sp
 800d0c8:	4630      	mov	r0, r6
 800d0ca:	f7fe f96d 	bl	800b3a8 <_fflush_r>
 800d0ce:	2800      	cmp	r0, #0
 800d0d0:	bf18      	it	ne
 800d0d2:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800d0d6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800d0da:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d0dc:	065b      	lsls	r3, r3, #25
 800d0de:	bf42      	ittt	mi
 800d0e0:	89a3      	ldrhmi	r3, [r4, #12]
 800d0e2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800d0e6:	81a3      	strhmi	r3, [r4, #12]
 800d0e8:	f7fe fc89 	bl	800b9fe <__retarget_lock_close_recursive>
 800d0ec:	4628      	mov	r0, r5
 800d0ee:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800d0f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d0f4 <_write_r>:
 800d0f4:	b538      	push	{r3, r4, r5, lr}
 800d0f6:	4604      	mov	r4, r0
 800d0f8:	4608      	mov	r0, r1
 800d0fa:	4611      	mov	r1, r2
 800d0fc:	2200      	movs	r2, #0
 800d0fe:	4d05      	ldr	r5, [pc, #20]	; (800d114 <_write_r+0x20>)
 800d100:	602a      	str	r2, [r5, #0]
 800d102:	461a      	mov	r2, r3
 800d104:	f7f5 fdcc 	bl	8002ca0 <_write>
 800d108:	1c43      	adds	r3, r0, #1
 800d10a:	d102      	bne.n	800d112 <_write_r+0x1e>
 800d10c:	682b      	ldr	r3, [r5, #0]
 800d10e:	b103      	cbz	r3, 800d112 <_write_r+0x1e>
 800d110:	6023      	str	r3, [r4, #0]
 800d112:	bd38      	pop	{r3, r4, r5, pc}
 800d114:	20001180 	.word	0x20001180

0800d118 <__register_exitproc>:
 800d118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d11c:	4d1c      	ldr	r5, [pc, #112]	; (800d190 <__register_exitproc+0x78>)
 800d11e:	4606      	mov	r6, r0
 800d120:	6828      	ldr	r0, [r5, #0]
 800d122:	4698      	mov	r8, r3
 800d124:	460f      	mov	r7, r1
 800d126:	4691      	mov	r9, r2
 800d128:	f7fe fc6a 	bl	800ba00 <__retarget_lock_acquire_recursive>
 800d12c:	4b19      	ldr	r3, [pc, #100]	; (800d194 <__register_exitproc+0x7c>)
 800d12e:	4628      	mov	r0, r5
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800d136:	b91c      	cbnz	r4, 800d140 <__register_exitproc+0x28>
 800d138:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800d13c:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800d140:	6865      	ldr	r5, [r4, #4]
 800d142:	6800      	ldr	r0, [r0, #0]
 800d144:	2d1f      	cmp	r5, #31
 800d146:	dd05      	ble.n	800d154 <__register_exitproc+0x3c>
 800d148:	f7fe fc5b 	bl	800ba02 <__retarget_lock_release_recursive>
 800d14c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d150:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d154:	b19e      	cbz	r6, 800d17e <__register_exitproc+0x66>
 800d156:	2201      	movs	r2, #1
 800d158:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800d15c:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800d160:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800d164:	40aa      	lsls	r2, r5
 800d166:	4313      	orrs	r3, r2
 800d168:	2e02      	cmp	r6, #2
 800d16a:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800d16e:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800d172:	bf02      	ittt	eq
 800d174:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800d178:	431a      	orreq	r2, r3
 800d17a:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800d17e:	1c6b      	adds	r3, r5, #1
 800d180:	3502      	adds	r5, #2
 800d182:	6063      	str	r3, [r4, #4]
 800d184:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800d188:	f7fe fc3b 	bl	800ba02 <__retarget_lock_release_recursive>
 800d18c:	2000      	movs	r0, #0
 800d18e:	e7df      	b.n	800d150 <__register_exitproc+0x38>
 800d190:	20000868 	.word	0x20000868
 800d194:	0800dfcc 	.word	0x0800dfcc

0800d198 <__assert_func>:
 800d198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d19a:	4614      	mov	r4, r2
 800d19c:	461a      	mov	r2, r3
 800d19e:	4b09      	ldr	r3, [pc, #36]	; (800d1c4 <__assert_func+0x2c>)
 800d1a0:	4605      	mov	r5, r0
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	68d8      	ldr	r0, [r3, #12]
 800d1a6:	b14c      	cbz	r4, 800d1bc <__assert_func+0x24>
 800d1a8:	4b07      	ldr	r3, [pc, #28]	; (800d1c8 <__assert_func+0x30>)
 800d1aa:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d1ae:	9100      	str	r1, [sp, #0]
 800d1b0:	462b      	mov	r3, r5
 800d1b2:	4906      	ldr	r1, [pc, #24]	; (800d1cc <__assert_func+0x34>)
 800d1b4:	f000 f8a4 	bl	800d300 <fiprintf>
 800d1b8:	f000 f9e9 	bl	800d58e <abort>
 800d1bc:	4b04      	ldr	r3, [pc, #16]	; (800d1d0 <__assert_func+0x38>)
 800d1be:	461c      	mov	r4, r3
 800d1c0:	e7f3      	b.n	800d1aa <__assert_func+0x12>
 800d1c2:	bf00      	nop
 800d1c4:	2000002c 	.word	0x2000002c
 800d1c8:	0800e244 	.word	0x0800e244
 800d1cc:	0800e251 	.word	0x0800e251
 800d1d0:	0800e27f 	.word	0x0800e27f

0800d1d4 <_calloc_r>:
 800d1d4:	b510      	push	{r4, lr}
 800d1d6:	4351      	muls	r1, r2
 800d1d8:	f7fa f9b8 	bl	800754c <_malloc_r>
 800d1dc:	4604      	mov	r4, r0
 800d1de:	b198      	cbz	r0, 800d208 <_calloc_r+0x34>
 800d1e0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800d1e4:	f022 0203 	bic.w	r2, r2, #3
 800d1e8:	3a04      	subs	r2, #4
 800d1ea:	2a24      	cmp	r2, #36	; 0x24
 800d1ec:	d81b      	bhi.n	800d226 <_calloc_r+0x52>
 800d1ee:	2a13      	cmp	r2, #19
 800d1f0:	d917      	bls.n	800d222 <_calloc_r+0x4e>
 800d1f2:	2100      	movs	r1, #0
 800d1f4:	2a1b      	cmp	r2, #27
 800d1f6:	e9c0 1100 	strd	r1, r1, [r0]
 800d1fa:	d807      	bhi.n	800d20c <_calloc_r+0x38>
 800d1fc:	f100 0308 	add.w	r3, r0, #8
 800d200:	2200      	movs	r2, #0
 800d202:	e9c3 2200 	strd	r2, r2, [r3]
 800d206:	609a      	str	r2, [r3, #8]
 800d208:	4620      	mov	r0, r4
 800d20a:	bd10      	pop	{r4, pc}
 800d20c:	2a24      	cmp	r2, #36	; 0x24
 800d20e:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800d212:	bf11      	iteee	ne
 800d214:	f100 0310 	addne.w	r3, r0, #16
 800d218:	6101      	streq	r1, [r0, #16]
 800d21a:	f100 0318 	addeq.w	r3, r0, #24
 800d21e:	6141      	streq	r1, [r0, #20]
 800d220:	e7ee      	b.n	800d200 <_calloc_r+0x2c>
 800d222:	4603      	mov	r3, r0
 800d224:	e7ec      	b.n	800d200 <_calloc_r+0x2c>
 800d226:	2100      	movs	r1, #0
 800d228:	f7fa fbd2 	bl	80079d0 <memset>
 800d22c:	e7ec      	b.n	800d208 <_calloc_r+0x34>
	...

0800d230 <_close_r>:
 800d230:	b538      	push	{r3, r4, r5, lr}
 800d232:	2300      	movs	r3, #0
 800d234:	4d05      	ldr	r5, [pc, #20]	; (800d24c <_close_r+0x1c>)
 800d236:	4604      	mov	r4, r0
 800d238:	4608      	mov	r0, r1
 800d23a:	602b      	str	r3, [r5, #0]
 800d23c:	f000 fa6a 	bl	800d714 <_close>
 800d240:	1c43      	adds	r3, r0, #1
 800d242:	d102      	bne.n	800d24a <_close_r+0x1a>
 800d244:	682b      	ldr	r3, [r5, #0]
 800d246:	b103      	cbz	r3, 800d24a <_close_r+0x1a>
 800d248:	6023      	str	r3, [r4, #0]
 800d24a:	bd38      	pop	{r3, r4, r5, pc}
 800d24c:	20001180 	.word	0x20001180

0800d250 <_fclose_r>:
 800d250:	b570      	push	{r4, r5, r6, lr}
 800d252:	4606      	mov	r6, r0
 800d254:	460c      	mov	r4, r1
 800d256:	b911      	cbnz	r1, 800d25e <_fclose_r+0xe>
 800d258:	2500      	movs	r5, #0
 800d25a:	4628      	mov	r0, r5
 800d25c:	bd70      	pop	{r4, r5, r6, pc}
 800d25e:	b118      	cbz	r0, 800d268 <_fclose_r+0x18>
 800d260:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d262:	b90b      	cbnz	r3, 800d268 <_fclose_r+0x18>
 800d264:	f7fe f90c 	bl	800b480 <__sinit>
 800d268:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d26a:	07d8      	lsls	r0, r3, #31
 800d26c:	d405      	bmi.n	800d27a <_fclose_r+0x2a>
 800d26e:	89a3      	ldrh	r3, [r4, #12]
 800d270:	0599      	lsls	r1, r3, #22
 800d272:	d402      	bmi.n	800d27a <_fclose_r+0x2a>
 800d274:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d276:	f7fe fbc3 	bl	800ba00 <__retarget_lock_acquire_recursive>
 800d27a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d27e:	b93b      	cbnz	r3, 800d290 <_fclose_r+0x40>
 800d280:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800d282:	f015 0501 	ands.w	r5, r5, #1
 800d286:	d1e7      	bne.n	800d258 <_fclose_r+0x8>
 800d288:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d28a:	f7fe fbba 	bl	800ba02 <__retarget_lock_release_recursive>
 800d28e:	e7e4      	b.n	800d25a <_fclose_r+0xa>
 800d290:	4621      	mov	r1, r4
 800d292:	4630      	mov	r0, r6
 800d294:	f7fd fffa 	bl	800b28c <__sflush_r>
 800d298:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800d29a:	4605      	mov	r5, r0
 800d29c:	b133      	cbz	r3, 800d2ac <_fclose_r+0x5c>
 800d29e:	4630      	mov	r0, r6
 800d2a0:	69e1      	ldr	r1, [r4, #28]
 800d2a2:	4798      	blx	r3
 800d2a4:	2800      	cmp	r0, #0
 800d2a6:	bfb8      	it	lt
 800d2a8:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800d2ac:	89a3      	ldrh	r3, [r4, #12]
 800d2ae:	061a      	lsls	r2, r3, #24
 800d2b0:	d503      	bpl.n	800d2ba <_fclose_r+0x6a>
 800d2b2:	4630      	mov	r0, r6
 800d2b4:	6921      	ldr	r1, [r4, #16]
 800d2b6:	f7fe f973 	bl	800b5a0 <_free_r>
 800d2ba:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d2bc:	b141      	cbz	r1, 800d2d0 <_fclose_r+0x80>
 800d2be:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800d2c2:	4299      	cmp	r1, r3
 800d2c4:	d002      	beq.n	800d2cc <_fclose_r+0x7c>
 800d2c6:	4630      	mov	r0, r6
 800d2c8:	f7fe f96a 	bl	800b5a0 <_free_r>
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	6323      	str	r3, [r4, #48]	; 0x30
 800d2d0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800d2d2:	b121      	cbz	r1, 800d2de <_fclose_r+0x8e>
 800d2d4:	4630      	mov	r0, r6
 800d2d6:	f7fe f963 	bl	800b5a0 <_free_r>
 800d2da:	2300      	movs	r3, #0
 800d2dc:	6463      	str	r3, [r4, #68]	; 0x44
 800d2de:	f7fe f8b7 	bl	800b450 <__sfp_lock_acquire>
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	81a3      	strh	r3, [r4, #12]
 800d2e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d2e8:	07db      	lsls	r3, r3, #31
 800d2ea:	d402      	bmi.n	800d2f2 <_fclose_r+0xa2>
 800d2ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d2ee:	f7fe fb88 	bl	800ba02 <__retarget_lock_release_recursive>
 800d2f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d2f4:	f7fe fb83 	bl	800b9fe <__retarget_lock_close_recursive>
 800d2f8:	f7fe f8b0 	bl	800b45c <__sfp_lock_release>
 800d2fc:	e7ad      	b.n	800d25a <_fclose_r+0xa>
	...

0800d300 <fiprintf>:
 800d300:	b40e      	push	{r1, r2, r3}
 800d302:	b503      	push	{r0, r1, lr}
 800d304:	4601      	mov	r1, r0
 800d306:	ab03      	add	r3, sp, #12
 800d308:	4805      	ldr	r0, [pc, #20]	; (800d320 <fiprintf+0x20>)
 800d30a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d30e:	6800      	ldr	r0, [r0, #0]
 800d310:	9301      	str	r3, [sp, #4]
 800d312:	f7ff fa2f 	bl	800c774 <_vfiprintf_r>
 800d316:	b002      	add	sp, #8
 800d318:	f85d eb04 	ldr.w	lr, [sp], #4
 800d31c:	b003      	add	sp, #12
 800d31e:	4770      	bx	lr
 800d320:	2000002c 	.word	0x2000002c

0800d324 <__fputwc>:
 800d324:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d328:	4680      	mov	r8, r0
 800d32a:	460e      	mov	r6, r1
 800d32c:	4615      	mov	r5, r2
 800d32e:	f000 f885 	bl	800d43c <__locale_mb_cur_max>
 800d332:	2801      	cmp	r0, #1
 800d334:	4604      	mov	r4, r0
 800d336:	d11b      	bne.n	800d370 <__fputwc+0x4c>
 800d338:	1e73      	subs	r3, r6, #1
 800d33a:	2bfe      	cmp	r3, #254	; 0xfe
 800d33c:	d818      	bhi.n	800d370 <__fputwc+0x4c>
 800d33e:	f88d 6004 	strb.w	r6, [sp, #4]
 800d342:	2700      	movs	r7, #0
 800d344:	f10d 0904 	add.w	r9, sp, #4
 800d348:	42a7      	cmp	r7, r4
 800d34a:	d020      	beq.n	800d38e <__fputwc+0x6a>
 800d34c:	68ab      	ldr	r3, [r5, #8]
 800d34e:	f817 1009 	ldrb.w	r1, [r7, r9]
 800d352:	3b01      	subs	r3, #1
 800d354:	2b00      	cmp	r3, #0
 800d356:	60ab      	str	r3, [r5, #8]
 800d358:	da04      	bge.n	800d364 <__fputwc+0x40>
 800d35a:	69aa      	ldr	r2, [r5, #24]
 800d35c:	4293      	cmp	r3, r2
 800d35e:	db1a      	blt.n	800d396 <__fputwc+0x72>
 800d360:	290a      	cmp	r1, #10
 800d362:	d018      	beq.n	800d396 <__fputwc+0x72>
 800d364:	682b      	ldr	r3, [r5, #0]
 800d366:	1c5a      	adds	r2, r3, #1
 800d368:	602a      	str	r2, [r5, #0]
 800d36a:	7019      	strb	r1, [r3, #0]
 800d36c:	3701      	adds	r7, #1
 800d36e:	e7eb      	b.n	800d348 <__fputwc+0x24>
 800d370:	4632      	mov	r2, r6
 800d372:	4640      	mov	r0, r8
 800d374:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800d378:	a901      	add	r1, sp, #4
 800d37a:	f000 f8e5 	bl	800d548 <_wcrtomb_r>
 800d37e:	1c42      	adds	r2, r0, #1
 800d380:	4604      	mov	r4, r0
 800d382:	d1de      	bne.n	800d342 <__fputwc+0x1e>
 800d384:	4606      	mov	r6, r0
 800d386:	89ab      	ldrh	r3, [r5, #12]
 800d388:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d38c:	81ab      	strh	r3, [r5, #12]
 800d38e:	4630      	mov	r0, r6
 800d390:	b003      	add	sp, #12
 800d392:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d396:	462a      	mov	r2, r5
 800d398:	4640      	mov	r0, r8
 800d39a:	f000 f88b 	bl	800d4b4 <__swbuf_r>
 800d39e:	1c43      	adds	r3, r0, #1
 800d3a0:	d1e4      	bne.n	800d36c <__fputwc+0x48>
 800d3a2:	4606      	mov	r6, r0
 800d3a4:	e7f3      	b.n	800d38e <__fputwc+0x6a>

0800d3a6 <_fputwc_r>:
 800d3a6:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800d3a8:	b570      	push	{r4, r5, r6, lr}
 800d3aa:	07db      	lsls	r3, r3, #31
 800d3ac:	4605      	mov	r5, r0
 800d3ae:	460e      	mov	r6, r1
 800d3b0:	4614      	mov	r4, r2
 800d3b2:	d405      	bmi.n	800d3c0 <_fputwc_r+0x1a>
 800d3b4:	8993      	ldrh	r3, [r2, #12]
 800d3b6:	0598      	lsls	r0, r3, #22
 800d3b8:	d402      	bmi.n	800d3c0 <_fputwc_r+0x1a>
 800d3ba:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800d3bc:	f7fe fb20 	bl	800ba00 <__retarget_lock_acquire_recursive>
 800d3c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3c4:	0499      	lsls	r1, r3, #18
 800d3c6:	d406      	bmi.n	800d3d6 <_fputwc_r+0x30>
 800d3c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d3cc:	81a3      	strh	r3, [r4, #12]
 800d3ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d3d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d3d4:	6663      	str	r3, [r4, #100]	; 0x64
 800d3d6:	4622      	mov	r2, r4
 800d3d8:	4628      	mov	r0, r5
 800d3da:	4631      	mov	r1, r6
 800d3dc:	f7ff ffa2 	bl	800d324 <__fputwc>
 800d3e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d3e2:	4605      	mov	r5, r0
 800d3e4:	07da      	lsls	r2, r3, #31
 800d3e6:	d405      	bmi.n	800d3f4 <_fputwc_r+0x4e>
 800d3e8:	89a3      	ldrh	r3, [r4, #12]
 800d3ea:	059b      	lsls	r3, r3, #22
 800d3ec:	d402      	bmi.n	800d3f4 <_fputwc_r+0x4e>
 800d3ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d3f0:	f7fe fb07 	bl	800ba02 <__retarget_lock_release_recursive>
 800d3f4:	4628      	mov	r0, r5
 800d3f6:	bd70      	pop	{r4, r5, r6, pc}

0800d3f8 <_fstat_r>:
 800d3f8:	b538      	push	{r3, r4, r5, lr}
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	4d06      	ldr	r5, [pc, #24]	; (800d418 <_fstat_r+0x20>)
 800d3fe:	4604      	mov	r4, r0
 800d400:	4608      	mov	r0, r1
 800d402:	4611      	mov	r1, r2
 800d404:	602b      	str	r3, [r5, #0]
 800d406:	f7f5 fb73 	bl	8002af0 <_fstat>
 800d40a:	1c43      	adds	r3, r0, #1
 800d40c:	d102      	bne.n	800d414 <_fstat_r+0x1c>
 800d40e:	682b      	ldr	r3, [r5, #0]
 800d410:	b103      	cbz	r3, 800d414 <_fstat_r+0x1c>
 800d412:	6023      	str	r3, [r4, #0]
 800d414:	bd38      	pop	{r3, r4, r5, pc}
 800d416:	bf00      	nop
 800d418:	20001180 	.word	0x20001180

0800d41c <_isatty_r>:
 800d41c:	b538      	push	{r3, r4, r5, lr}
 800d41e:	2300      	movs	r3, #0
 800d420:	4d05      	ldr	r5, [pc, #20]	; (800d438 <_isatty_r+0x1c>)
 800d422:	4604      	mov	r4, r0
 800d424:	4608      	mov	r0, r1
 800d426:	602b      	str	r3, [r5, #0]
 800d428:	f000 f99a 	bl	800d760 <_isatty>
 800d42c:	1c43      	adds	r3, r0, #1
 800d42e:	d102      	bne.n	800d436 <_isatty_r+0x1a>
 800d430:	682b      	ldr	r3, [r5, #0]
 800d432:	b103      	cbz	r3, 800d436 <_isatty_r+0x1a>
 800d434:	6023      	str	r3, [r4, #0]
 800d436:	bd38      	pop	{r3, r4, r5, pc}
 800d438:	20001180 	.word	0x20001180

0800d43c <__locale_mb_cur_max>:
 800d43c:	4b01      	ldr	r3, [pc, #4]	; (800d444 <__locale_mb_cur_max+0x8>)
 800d43e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800d442:	4770      	bx	lr
 800d444:	2000086c 	.word	0x2000086c

0800d448 <_lseek_r>:
 800d448:	b538      	push	{r3, r4, r5, lr}
 800d44a:	4604      	mov	r4, r0
 800d44c:	4608      	mov	r0, r1
 800d44e:	4611      	mov	r1, r2
 800d450:	2200      	movs	r2, #0
 800d452:	4d05      	ldr	r5, [pc, #20]	; (800d468 <_lseek_r+0x20>)
 800d454:	602a      	str	r2, [r5, #0]
 800d456:	461a      	mov	r2, r3
 800d458:	f000 f94c 	bl	800d6f4 <_lseek>
 800d45c:	1c43      	adds	r3, r0, #1
 800d45e:	d102      	bne.n	800d466 <_lseek_r+0x1e>
 800d460:	682b      	ldr	r3, [r5, #0]
 800d462:	b103      	cbz	r3, 800d466 <_lseek_r+0x1e>
 800d464:	6023      	str	r3, [r4, #0]
 800d466:	bd38      	pop	{r3, r4, r5, pc}
 800d468:	20001180 	.word	0x20001180

0800d46c <__ascii_mbtowc>:
 800d46c:	b082      	sub	sp, #8
 800d46e:	b901      	cbnz	r1, 800d472 <__ascii_mbtowc+0x6>
 800d470:	a901      	add	r1, sp, #4
 800d472:	b142      	cbz	r2, 800d486 <__ascii_mbtowc+0x1a>
 800d474:	b14b      	cbz	r3, 800d48a <__ascii_mbtowc+0x1e>
 800d476:	7813      	ldrb	r3, [r2, #0]
 800d478:	600b      	str	r3, [r1, #0]
 800d47a:	7812      	ldrb	r2, [r2, #0]
 800d47c:	1e10      	subs	r0, r2, #0
 800d47e:	bf18      	it	ne
 800d480:	2001      	movne	r0, #1
 800d482:	b002      	add	sp, #8
 800d484:	4770      	bx	lr
 800d486:	4610      	mov	r0, r2
 800d488:	e7fb      	b.n	800d482 <__ascii_mbtowc+0x16>
 800d48a:	f06f 0001 	mvn.w	r0, #1
 800d48e:	e7f8      	b.n	800d482 <__ascii_mbtowc+0x16>

0800d490 <_read_r>:
 800d490:	b538      	push	{r3, r4, r5, lr}
 800d492:	4604      	mov	r4, r0
 800d494:	4608      	mov	r0, r1
 800d496:	4611      	mov	r1, r2
 800d498:	2200      	movs	r2, #0
 800d49a:	4d05      	ldr	r5, [pc, #20]	; (800d4b0 <_read_r+0x20>)
 800d49c:	602a      	str	r2, [r5, #0]
 800d49e:	461a      	mov	r2, r3
 800d4a0:	f7f5 fbc0 	bl	8002c24 <_read>
 800d4a4:	1c43      	adds	r3, r0, #1
 800d4a6:	d102      	bne.n	800d4ae <_read_r+0x1e>
 800d4a8:	682b      	ldr	r3, [r5, #0]
 800d4aa:	b103      	cbz	r3, 800d4ae <_read_r+0x1e>
 800d4ac:	6023      	str	r3, [r4, #0]
 800d4ae:	bd38      	pop	{r3, r4, r5, pc}
 800d4b0:	20001180 	.word	0x20001180

0800d4b4 <__swbuf_r>:
 800d4b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4b6:	460e      	mov	r6, r1
 800d4b8:	4614      	mov	r4, r2
 800d4ba:	4605      	mov	r5, r0
 800d4bc:	b118      	cbz	r0, 800d4c6 <__swbuf_r+0x12>
 800d4be:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d4c0:	b90b      	cbnz	r3, 800d4c6 <__swbuf_r+0x12>
 800d4c2:	f7fd ffdd 	bl	800b480 <__sinit>
 800d4c6:	69a3      	ldr	r3, [r4, #24]
 800d4c8:	60a3      	str	r3, [r4, #8]
 800d4ca:	89a3      	ldrh	r3, [r4, #12]
 800d4cc:	0719      	lsls	r1, r3, #28
 800d4ce:	d529      	bpl.n	800d524 <__swbuf_r+0x70>
 800d4d0:	6923      	ldr	r3, [r4, #16]
 800d4d2:	b33b      	cbz	r3, 800d524 <__swbuf_r+0x70>
 800d4d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4d8:	b2f6      	uxtb	r6, r6
 800d4da:	049a      	lsls	r2, r3, #18
 800d4dc:	4637      	mov	r7, r6
 800d4de:	d52a      	bpl.n	800d536 <__swbuf_r+0x82>
 800d4e0:	6823      	ldr	r3, [r4, #0]
 800d4e2:	6920      	ldr	r0, [r4, #16]
 800d4e4:	1a18      	subs	r0, r3, r0
 800d4e6:	6963      	ldr	r3, [r4, #20]
 800d4e8:	4283      	cmp	r3, r0
 800d4ea:	dc04      	bgt.n	800d4f6 <__swbuf_r+0x42>
 800d4ec:	4621      	mov	r1, r4
 800d4ee:	4628      	mov	r0, r5
 800d4f0:	f7fd ff5a 	bl	800b3a8 <_fflush_r>
 800d4f4:	b9e0      	cbnz	r0, 800d530 <__swbuf_r+0x7c>
 800d4f6:	68a3      	ldr	r3, [r4, #8]
 800d4f8:	3001      	adds	r0, #1
 800d4fa:	3b01      	subs	r3, #1
 800d4fc:	60a3      	str	r3, [r4, #8]
 800d4fe:	6823      	ldr	r3, [r4, #0]
 800d500:	1c5a      	adds	r2, r3, #1
 800d502:	6022      	str	r2, [r4, #0]
 800d504:	701e      	strb	r6, [r3, #0]
 800d506:	6963      	ldr	r3, [r4, #20]
 800d508:	4283      	cmp	r3, r0
 800d50a:	d004      	beq.n	800d516 <__swbuf_r+0x62>
 800d50c:	89a3      	ldrh	r3, [r4, #12]
 800d50e:	07db      	lsls	r3, r3, #31
 800d510:	d506      	bpl.n	800d520 <__swbuf_r+0x6c>
 800d512:	2e0a      	cmp	r6, #10
 800d514:	d104      	bne.n	800d520 <__swbuf_r+0x6c>
 800d516:	4621      	mov	r1, r4
 800d518:	4628      	mov	r0, r5
 800d51a:	f7fd ff45 	bl	800b3a8 <_fflush_r>
 800d51e:	b938      	cbnz	r0, 800d530 <__swbuf_r+0x7c>
 800d520:	4638      	mov	r0, r7
 800d522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d524:	4621      	mov	r1, r4
 800d526:	4628      	mov	r0, r5
 800d528:	f7fc fffc 	bl	800a524 <__swsetup_r>
 800d52c:	2800      	cmp	r0, #0
 800d52e:	d0d1      	beq.n	800d4d4 <__swbuf_r+0x20>
 800d530:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800d534:	e7f4      	b.n	800d520 <__swbuf_r+0x6c>
 800d536:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d53a:	81a3      	strh	r3, [r4, #12]
 800d53c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d53e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d542:	6663      	str	r3, [r4, #100]	; 0x64
 800d544:	e7cc      	b.n	800d4e0 <__swbuf_r+0x2c>
	...

0800d548 <_wcrtomb_r>:
 800d548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d54a:	4c09      	ldr	r4, [pc, #36]	; (800d570 <_wcrtomb_r+0x28>)
 800d54c:	4605      	mov	r5, r0
 800d54e:	461e      	mov	r6, r3
 800d550:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800d554:	b085      	sub	sp, #20
 800d556:	b909      	cbnz	r1, 800d55c <_wcrtomb_r+0x14>
 800d558:	460a      	mov	r2, r1
 800d55a:	a901      	add	r1, sp, #4
 800d55c:	47b8      	blx	r7
 800d55e:	1c43      	adds	r3, r0, #1
 800d560:	bf01      	itttt	eq
 800d562:	2300      	moveq	r3, #0
 800d564:	6033      	streq	r3, [r6, #0]
 800d566:	238a      	moveq	r3, #138	; 0x8a
 800d568:	602b      	streq	r3, [r5, #0]
 800d56a:	b005      	add	sp, #20
 800d56c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d56e:	bf00      	nop
 800d570:	2000086c 	.word	0x2000086c

0800d574 <__ascii_wctomb>:
 800d574:	4603      	mov	r3, r0
 800d576:	4608      	mov	r0, r1
 800d578:	b141      	cbz	r1, 800d58c <__ascii_wctomb+0x18>
 800d57a:	2aff      	cmp	r2, #255	; 0xff
 800d57c:	d904      	bls.n	800d588 <__ascii_wctomb+0x14>
 800d57e:	228a      	movs	r2, #138	; 0x8a
 800d580:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d584:	601a      	str	r2, [r3, #0]
 800d586:	4770      	bx	lr
 800d588:	2001      	movs	r0, #1
 800d58a:	700a      	strb	r2, [r1, #0]
 800d58c:	4770      	bx	lr

0800d58e <abort>:
 800d58e:	2006      	movs	r0, #6
 800d590:	b508      	push	{r3, lr}
 800d592:	f000 f82d 	bl	800d5f0 <raise>
 800d596:	2001      	movs	r0, #1
 800d598:	f7f5 fa9e 	bl	8002ad8 <_exit>

0800d59c <_raise_r>:
 800d59c:	291f      	cmp	r1, #31
 800d59e:	b538      	push	{r3, r4, r5, lr}
 800d5a0:	4604      	mov	r4, r0
 800d5a2:	460d      	mov	r5, r1
 800d5a4:	d904      	bls.n	800d5b0 <_raise_r+0x14>
 800d5a6:	2316      	movs	r3, #22
 800d5a8:	6003      	str	r3, [r0, #0]
 800d5aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d5ae:	bd38      	pop	{r3, r4, r5, pc}
 800d5b0:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800d5b4:	b112      	cbz	r2, 800d5bc <_raise_r+0x20>
 800d5b6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d5ba:	b94b      	cbnz	r3, 800d5d0 <_raise_r+0x34>
 800d5bc:	4620      	mov	r0, r4
 800d5be:	f000 f831 	bl	800d624 <_getpid_r>
 800d5c2:	462a      	mov	r2, r5
 800d5c4:	4601      	mov	r1, r0
 800d5c6:	4620      	mov	r0, r4
 800d5c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d5cc:	f000 b818 	b.w	800d600 <_kill_r>
 800d5d0:	2b01      	cmp	r3, #1
 800d5d2:	d00a      	beq.n	800d5ea <_raise_r+0x4e>
 800d5d4:	1c59      	adds	r1, r3, #1
 800d5d6:	d103      	bne.n	800d5e0 <_raise_r+0x44>
 800d5d8:	2316      	movs	r3, #22
 800d5da:	6003      	str	r3, [r0, #0]
 800d5dc:	2001      	movs	r0, #1
 800d5de:	e7e6      	b.n	800d5ae <_raise_r+0x12>
 800d5e0:	2400      	movs	r4, #0
 800d5e2:	4628      	mov	r0, r5
 800d5e4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d5e8:	4798      	blx	r3
 800d5ea:	2000      	movs	r0, #0
 800d5ec:	e7df      	b.n	800d5ae <_raise_r+0x12>
	...

0800d5f0 <raise>:
 800d5f0:	4b02      	ldr	r3, [pc, #8]	; (800d5fc <raise+0xc>)
 800d5f2:	4601      	mov	r1, r0
 800d5f4:	6818      	ldr	r0, [r3, #0]
 800d5f6:	f7ff bfd1 	b.w	800d59c <_raise_r>
 800d5fa:	bf00      	nop
 800d5fc:	2000002c 	.word	0x2000002c

0800d600 <_kill_r>:
 800d600:	b538      	push	{r3, r4, r5, lr}
 800d602:	2300      	movs	r3, #0
 800d604:	4d06      	ldr	r5, [pc, #24]	; (800d620 <_kill_r+0x20>)
 800d606:	4604      	mov	r4, r0
 800d608:	4608      	mov	r0, r1
 800d60a:	4611      	mov	r1, r2
 800d60c:	602b      	str	r3, [r5, #0]
 800d60e:	f7f5 fa85 	bl	8002b1c <_kill>
 800d612:	1c43      	adds	r3, r0, #1
 800d614:	d102      	bne.n	800d61c <_kill_r+0x1c>
 800d616:	682b      	ldr	r3, [r5, #0]
 800d618:	b103      	cbz	r3, 800d61c <_kill_r+0x1c>
 800d61a:	6023      	str	r3, [r4, #0]
 800d61c:	bd38      	pop	{r3, r4, r5, pc}
 800d61e:	bf00      	nop
 800d620:	20001180 	.word	0x20001180

0800d624 <_getpid_r>:
 800d624:	f7f5 ba73 	b.w	8002b0e <_getpid>

0800d628 <findslot>:
 800d628:	4b0a      	ldr	r3, [pc, #40]	; (800d654 <findslot+0x2c>)
 800d62a:	b510      	push	{r4, lr}
 800d62c:	4604      	mov	r4, r0
 800d62e:	6818      	ldr	r0, [r3, #0]
 800d630:	b118      	cbz	r0, 800d63a <findslot+0x12>
 800d632:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d634:	b90b      	cbnz	r3, 800d63a <findslot+0x12>
 800d636:	f7fd ff23 	bl	800b480 <__sinit>
 800d63a:	2c13      	cmp	r4, #19
 800d63c:	d807      	bhi.n	800d64e <findslot+0x26>
 800d63e:	4806      	ldr	r0, [pc, #24]	; (800d658 <findslot+0x30>)
 800d640:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800d644:	3201      	adds	r2, #1
 800d646:	d002      	beq.n	800d64e <findslot+0x26>
 800d648:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800d64c:	bd10      	pop	{r4, pc}
 800d64e:	2000      	movs	r0, #0
 800d650:	e7fc      	b.n	800d64c <findslot+0x24>
 800d652:	bf00      	nop
 800d654:	2000002c 	.word	0x2000002c
 800d658:	200010c4 	.word	0x200010c4

0800d65c <checkerror>:
 800d65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d65e:	1c43      	adds	r3, r0, #1
 800d660:	4604      	mov	r4, r0
 800d662:	d109      	bne.n	800d678 <checkerror+0x1c>
 800d664:	f7f9 ff40 	bl	80074e8 <__errno>
 800d668:	2613      	movs	r6, #19
 800d66a:	4605      	mov	r5, r0
 800d66c:	2700      	movs	r7, #0
 800d66e:	4630      	mov	r0, r6
 800d670:	4639      	mov	r1, r7
 800d672:	beab      	bkpt	0x00ab
 800d674:	4606      	mov	r6, r0
 800d676:	602e      	str	r6, [r5, #0]
 800d678:	4620      	mov	r0, r4
 800d67a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d67c <_swilseek>:
 800d67c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d67e:	460c      	mov	r4, r1
 800d680:	4616      	mov	r6, r2
 800d682:	f7ff ffd1 	bl	800d628 <findslot>
 800d686:	4605      	mov	r5, r0
 800d688:	b940      	cbnz	r0, 800d69c <_swilseek+0x20>
 800d68a:	f7f9 ff2d 	bl	80074e8 <__errno>
 800d68e:	2309      	movs	r3, #9
 800d690:	6003      	str	r3, [r0, #0]
 800d692:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800d696:	4620      	mov	r0, r4
 800d698:	b003      	add	sp, #12
 800d69a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d69c:	2e02      	cmp	r6, #2
 800d69e:	d903      	bls.n	800d6a8 <_swilseek+0x2c>
 800d6a0:	f7f9 ff22 	bl	80074e8 <__errno>
 800d6a4:	2316      	movs	r3, #22
 800d6a6:	e7f3      	b.n	800d690 <_swilseek+0x14>
 800d6a8:	2e01      	cmp	r6, #1
 800d6aa:	d112      	bne.n	800d6d2 <_swilseek+0x56>
 800d6ac:	6843      	ldr	r3, [r0, #4]
 800d6ae:	18e4      	adds	r4, r4, r3
 800d6b0:	d4f6      	bmi.n	800d6a0 <_swilseek+0x24>
 800d6b2:	682b      	ldr	r3, [r5, #0]
 800d6b4:	260a      	movs	r6, #10
 800d6b6:	466f      	mov	r7, sp
 800d6b8:	e9cd 3400 	strd	r3, r4, [sp]
 800d6bc:	4630      	mov	r0, r6
 800d6be:	4639      	mov	r1, r7
 800d6c0:	beab      	bkpt	0x00ab
 800d6c2:	4606      	mov	r6, r0
 800d6c4:	4630      	mov	r0, r6
 800d6c6:	f7ff ffc9 	bl	800d65c <checkerror>
 800d6ca:	2800      	cmp	r0, #0
 800d6cc:	dbe1      	blt.n	800d692 <_swilseek+0x16>
 800d6ce:	606c      	str	r4, [r5, #4]
 800d6d0:	e7e1      	b.n	800d696 <_swilseek+0x1a>
 800d6d2:	2e02      	cmp	r6, #2
 800d6d4:	d1ed      	bne.n	800d6b2 <_swilseek+0x36>
 800d6d6:	6803      	ldr	r3, [r0, #0]
 800d6d8:	260c      	movs	r6, #12
 800d6da:	466f      	mov	r7, sp
 800d6dc:	9300      	str	r3, [sp, #0]
 800d6de:	4630      	mov	r0, r6
 800d6e0:	4639      	mov	r1, r7
 800d6e2:	beab      	bkpt	0x00ab
 800d6e4:	4606      	mov	r6, r0
 800d6e6:	4630      	mov	r0, r6
 800d6e8:	f7ff ffb8 	bl	800d65c <checkerror>
 800d6ec:	1c43      	adds	r3, r0, #1
 800d6ee:	d0d0      	beq.n	800d692 <_swilseek+0x16>
 800d6f0:	4404      	add	r4, r0
 800d6f2:	e7de      	b.n	800d6b2 <_swilseek+0x36>

0800d6f4 <_lseek>:
 800d6f4:	f7ff bfc2 	b.w	800d67c <_swilseek>

0800d6f8 <_swiclose>:
 800d6f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d6fa:	2402      	movs	r4, #2
 800d6fc:	9001      	str	r0, [sp, #4]
 800d6fe:	ad01      	add	r5, sp, #4
 800d700:	4620      	mov	r0, r4
 800d702:	4629      	mov	r1, r5
 800d704:	beab      	bkpt	0x00ab
 800d706:	4604      	mov	r4, r0
 800d708:	4620      	mov	r0, r4
 800d70a:	f7ff ffa7 	bl	800d65c <checkerror>
 800d70e:	b003      	add	sp, #12
 800d710:	bd30      	pop	{r4, r5, pc}
	...

0800d714 <_close>:
 800d714:	b538      	push	{r3, r4, r5, lr}
 800d716:	4605      	mov	r5, r0
 800d718:	f7ff ff86 	bl	800d628 <findslot>
 800d71c:	4604      	mov	r4, r0
 800d71e:	b930      	cbnz	r0, 800d72e <_close+0x1a>
 800d720:	f7f9 fee2 	bl	80074e8 <__errno>
 800d724:	2309      	movs	r3, #9
 800d726:	6003      	str	r3, [r0, #0]
 800d728:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d72c:	bd38      	pop	{r3, r4, r5, pc}
 800d72e:	3d01      	subs	r5, #1
 800d730:	2d01      	cmp	r5, #1
 800d732:	d809      	bhi.n	800d748 <_close+0x34>
 800d734:	4b09      	ldr	r3, [pc, #36]	; (800d75c <_close+0x48>)
 800d736:	689a      	ldr	r2, [r3, #8]
 800d738:	691b      	ldr	r3, [r3, #16]
 800d73a:	429a      	cmp	r2, r3
 800d73c:	d104      	bne.n	800d748 <_close+0x34>
 800d73e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d742:	6003      	str	r3, [r0, #0]
 800d744:	2000      	movs	r0, #0
 800d746:	e7f1      	b.n	800d72c <_close+0x18>
 800d748:	6820      	ldr	r0, [r4, #0]
 800d74a:	f7ff ffd5 	bl	800d6f8 <_swiclose>
 800d74e:	2800      	cmp	r0, #0
 800d750:	d1ec      	bne.n	800d72c <_close+0x18>
 800d752:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d756:	6023      	str	r3, [r4, #0]
 800d758:	e7e8      	b.n	800d72c <_close+0x18>
 800d75a:	bf00      	nop
 800d75c:	200010c4 	.word	0x200010c4

0800d760 <_isatty>:
 800d760:	b570      	push	{r4, r5, r6, lr}
 800d762:	f7ff ff61 	bl	800d628 <findslot>
 800d766:	2509      	movs	r5, #9
 800d768:	4604      	mov	r4, r0
 800d76a:	b920      	cbnz	r0, 800d776 <_isatty+0x16>
 800d76c:	f7f9 febc 	bl	80074e8 <__errno>
 800d770:	6005      	str	r5, [r0, #0]
 800d772:	4620      	mov	r0, r4
 800d774:	bd70      	pop	{r4, r5, r6, pc}
 800d776:	4628      	mov	r0, r5
 800d778:	4621      	mov	r1, r4
 800d77a:	beab      	bkpt	0x00ab
 800d77c:	4604      	mov	r4, r0
 800d77e:	2c01      	cmp	r4, #1
 800d780:	d0f7      	beq.n	800d772 <_isatty+0x12>
 800d782:	f7f9 feb1 	bl	80074e8 <__errno>
 800d786:	2400      	movs	r4, #0
 800d788:	4605      	mov	r5, r0
 800d78a:	2613      	movs	r6, #19
 800d78c:	4630      	mov	r0, r6
 800d78e:	4621      	mov	r1, r4
 800d790:	beab      	bkpt	0x00ab
 800d792:	4606      	mov	r6, r0
 800d794:	602e      	str	r6, [r5, #0]
 800d796:	e7ec      	b.n	800d772 <_isatty+0x12>

0800d798 <_init>:
 800d798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d79a:	bf00      	nop
 800d79c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d79e:	bc08      	pop	{r3}
 800d7a0:	469e      	mov	lr, r3
 800d7a2:	4770      	bx	lr

0800d7a4 <_fini>:
 800d7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7a6:	bf00      	nop
 800d7a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7aa:	bc08      	pop	{r3}
 800d7ac:	469e      	mov	lr, r3
 800d7ae:	4770      	bx	lr
