$date
	Sun Oct 23 01:08:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#39322
b1000 &
b1000 %
1$
b1000 !
1"
#39323
0"
#39326
b100 &
b100 %
#39330
b10 &
b10 %
#39334
b1 &
1#
b1 %
#39338
b0 &
b0 %
0#
0$
#1084647
b10100 !
1"
#1084650
b10100 &
b10100 %
1$
#1084651
0"
#1084654
b1010 &
b1010 %
#1084658
b101 &
b101 %
#1084662
b10000 &
b10000 %
#1084666
b1000 &
b1000 %
#1084670
b100 &
b100 %
#1084674
b10 &
b10 %
#1084678
b1 &
1#
b1 %
#1084682
b0 &
b0 %
0#
0$
#2024903
b10011 !
1"
#2024906
b10011 &
b10011 %
1$
#2024907
0"
#2024910
b111010 &
b111010 %
#2024914
b11101 &
b11101 %
#2024918
b1011000 &
b1011000 %
#2024922
b101100 &
b101100 %
#2024926
b10110 &
b10110 %
#2024930
b1011 &
b1011 %
#2024934
b100010 &
b100010 %
#2024938
b10001 &
b10001 %
#2024942
b110100 &
b110100 %
#2024946
b11010 &
b11010 %
#2024950
b1101 &
b1101 %
#2024954
b101000 &
b101000 %
#2024958
b10100 &
b10100 %
#2024962
b1010 &
b1010 %
#2024966
b101 &
b101 %
#2024970
b10000 &
b10000 %
#2024974
b1000 &
b1000 %
#2024978
b100 &
b100 %
#2024982
b10 &
b10 %
#2024986
b1 &
b1 %
1#
#2024990
b0 &
0#
b0 %
0$
#4500012
