| Wirelist created using version 5.4.
V 5.4
K 133777453000 test_sample_hold
DW test_sample_hold
Q Case
|Q sample_hold 1
AS sample_hold PINORDER=INPUT CLK OUTPUT
AS sample_hold VHDL_GENERIC_CLK_EDGE=STD_LOGIC:='1'
AS sample_hold VHDL_GENERIC_INITIAL=REAL:=0.0
AS sample_hold SIMMODEL=VHDL
AS sample_hold VHDL=SAMPLE_HOLD(DEFAULT)
AS sample_hold VHDLFILE=SAMPLE_HOLD.VHD
AS sample_hold INOV_VER_REC=14:58_4-5-18
AP sample_hold 1 VHDL_TYPE=ELECTRICAL
AP sample_hold 1 PINTYPE=TERMINAL
AP sample_hold 2 VHDL_TYPE=STD_LOGIC
AP sample_hold 2 PINTYPE=IN
AP sample_hold 3 VHDL_TYPE=REAL
AP sample_hold 3 PINTYPE=OUT
|Q Digital:clock 1
AS Digital:clock SIMMODEL=VHDL
AS Digital:clock REFDES=CLOCK?
AS Digital:clock VHDL_GENERIC_DUTY=REAL:=0.5
AS Digital:clock VHDL_GENERIC_PERIOD=TIME
AS Digital:clock VHDLFILE=CLOCK.VHD
AS Digital:clock VHDL=EDULIB.CLOCK
AS Digital:clock PINORDER=CLK_OUT
AS Digital:clock INOV_VER_REC=14:51_9-11-03
AP Digital:clock 1 VHDL_TYPE=STD_LOGIC
AP Digital:clock 1 PINTYPE=OUT
|Q Electrical:v_sine 1
AS Electrical:v_sine PINORDER=POS NEG
AS Electrical:v_sine SIMMODEL=VHDL
AS Electrical:v_sine REFDES=V_SINE?
AS Electrical:v_sine VHDL_GENERIC_AC_PHASE=REAL:=0.0
AS Electrical:v_sine VHDL_GENERIC_AC_MAG=VOLTAGE:=0.0
AS Electrical:v_sine VHDL_GENERIC_DF=REAL:=0.0
AS Electrical:v_sine VHDL_GENERIC_OFFSET=VOLTAGE:=0.0
AS Electrical:v_sine VHDL_GENERIC_PHASE=REAL:=0.0
AS Electrical:v_sine VHDL_GENERIC_AMPLITUDE=VOLTAGE
AS Electrical:v_sine VHDL_GENERIC_FREQ=REAL
AS Electrical:v_sine VHDLFILE=V_SINE.VHD
AS Electrical:v_sine DESCRIPTION=SINE VOLTAGE SOURCE
AS Electrical:v_sine VHDL=EDULIB.V_SINE
AS Electrical:v_sine INOV_VER_REC=14:46_4-22-03
AP Electrical:v_sine 1 PINTYPE=TERMINAL
AP Electrical:v_sine 1 VHDL_TYPE=ELECTRICAL
AP Electrical:v_sine 2 PINTYPE=TERMINAL
AP Electrical:v_sine 2 VHDL_TYPE=ELECTRICAL
|Q zdelay 1
AS zdelay PINORDER=INPUT CLK OUTPUT
AS zdelay VHDL_GENERIC_CLK_EDGE=STD_LOGIC:='1'
AS zdelay VHDL_GENERIC_INITIAL=REAL:=0.0
AS zdelay VHDL_GENERIC_COUNT=INTEGER
AS zdelay SIMMODEL=VHDL
AS zdelay VHDL=ZDELAY(DEFAULT)
AS zdelay VHDLFILE=ZDELAY.VHD
AS zdelay INOV_VER_REC=15:43_4-5-18
AP zdelay 1 VHDL_TYPE=REAL
AP zdelay 1 PINTYPE=IN
AP zdelay 2 VHDL_TYPE=STD_LOGIC
AP zdelay 2 PINTYPE=IN
AP zdelay 3 VHDL_TYPE=REAL
AP zdelay 3 PINTYPE=OUT
G ELECTRICAL_REF
M sample_hold $1I1
I $1I1 sample_hold VIN CLK Z0 
|R 14:58_4-5-18
M Digital:clock $1I5
I $1I5 Digital:clock CLK VHDL=EDULIB.CLOCK(IDEAL)`PINORDER=CLK_OUT`VHDL_GENERIC_PERIOD=TIME:=20 MS`LABEL=CLOCK1`REFDES=CLOCK?`
|R 14:51_9-11-03
M Electrical:v_sine $1I3
I $1I3 Electrical:v_sine VIN ELECTRICAL_REF VHDL=EDULIB.V_SINE(IDEAL)`VHDL_GENERIC_AMPLITUDE=VOLTAGE:=1.0`VHDL_GENERIC_FREQ=REAL:=1.0`LABEL=V_SINE1`REFDES=V_SINE?`
|R 14:46_4-22-03
M zdelay $1I23
I $1I23 zdelay Z0 CLK Z2 VHDL_GENERIC_COUNT=INTEGER:=2`VHDL=WORK.ZDELAY(DEFAULT)`
|R 15:43_4-5-18
M zdelay $1I36
I $1I36 zdelay Z0 CLK Z1 VHDL_GENERIC_COUNT=INTEGER:=1`VHDL=WORK.ZDELAY(DEFAULT)`
|R 15:43_4-5-18
EW
