# Yield-and-Lifetime-Reliability
Official code for the paper [**A Statistical Gate Sizing Method for Timing Yield and Lifetime Reliability Optimization of Integrated Circuits**](https://ieeexplore.ieee.org/abstract/document/9069424/) ([Seyed Milad Ebrahimipour*](https://miladebrahimipour.github.io/)
