{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1741137204448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1741137204449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 04 22:13:24 2025 " "Processing started: Tue Mar 04 22:13:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1741137204449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1741137204449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_NET -c DE2_NET " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_NET -c DE2_NET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1741137204449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/system_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0 " "Found entity 1: system_0" {  } { { "system_0/synthesis/system_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/system_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_irq_mapper " "Found entity 1: system_0_irq_mapper" {  } { { "system_0/synthesis/submodules/system_0_irq_mapper.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system_0/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205340 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_rsp_xbar_mux_001 " "Found entity 1: system_0_rsp_xbar_mux_001" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_rsp_xbar_mux " "Found entity 1: system_0_rsp_xbar_mux" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_rsp_xbar_demux_005 " "Found entity 1: system_0_rsp_xbar_demux_005" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_demux_005.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_rsp_xbar_demux " "Found entity 1: system_0_rsp_xbar_demux" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cmd_xbar_mux " "Found entity 1: system_0_cmd_xbar_mux" {  } { { "system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cmd_xbar_demux_001 " "Found entity 1: system_0_cmd_xbar_demux_001" {  } { { "system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cmd_xbar_demux " "Found entity 1: system_0_cmd_xbar_demux" {  } { { "system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system_0/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system_0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205370 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205370 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205370 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205370 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205370 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205370 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router_023.sv(48) " "Verilog HDL Declaration information at system_0_id_router_023.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_023.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_023.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router_023.sv(49) " "Verilog HDL Declaration information at system_0_id_router_023.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_023.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_023.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_023_default_decode " "Found entity 1: system_0_id_router_023_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router_023.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_023.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205377 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router_023 " "Found entity 2: system_0_id_router_023" {  } { { "system_0/synthesis/submodules/system_0_id_router_023.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_023.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router_005.sv(48) " "Verilog HDL Declaration information at system_0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_005.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router_005.sv(49) " "Verilog HDL Declaration information at system_0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_005.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_005_default_decode " "Found entity 1: system_0_id_router_005_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router_005.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205380 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router_005 " "Found entity 2: system_0_id_router_005" {  } { { "system_0/synthesis/submodules/system_0_id_router_005.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router_003.sv(48) " "Verilog HDL Declaration information at system_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router_003.sv(49) " "Verilog HDL Declaration information at system_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_003_default_decode " "Found entity 1: system_0_id_router_003_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205384 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router_003 " "Found entity 2: system_0_id_router_003" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router_001.sv(48) " "Verilog HDL Declaration information at system_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router_001.sv(49) " "Verilog HDL Declaration information at system_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_001_default_decode " "Found entity 1: system_0_id_router_001_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205387 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router_001 " "Found entity 2: system_0_id_router_001" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router.sv(48) " "Verilog HDL Declaration information at system_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router.sv(49) " "Verilog HDL Declaration information at system_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_default_decode " "Found entity 1: system_0_id_router_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205390 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router " "Found entity 2: system_0_id_router" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at system_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at system_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_addr_router_001_default_decode " "Found entity 1: system_0_addr_router_001_default_decode" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205392 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_addr_router_001 " "Found entity 2: system_0_addr_router_001" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_addr_router.sv(48) " "Verilog HDL Declaration information at system_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_addr_router.sv(49) " "Verilog HDL Declaration information at system_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1741137205394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_addr_router_default_decode " "Found entity 1: system_0_addr_router_default_decode" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205395 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_addr_router " "Found entity 2: system_0_addr_router" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system_0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system_0/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system_0/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system_0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system_0/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-a_Reg " "Found design unit 1: Reg-a_Reg" {  } { { "system_0/synthesis/submodules/Reg.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205683 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "system_0/synthesis/submodules/Reg.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Reg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sbox-a_Sbox " "Found design unit 1: Sbox-a_Sbox" {  } { { "system_0/synthesis/submodules/Sbox.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Sbox.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205688 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sbox " "Found entity 1: Sbox" {  } { { "system_0/synthesis/submodules/Sbox.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Sbox.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/inv_sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/inv_sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_Sbox-a_inv_Sbox " "Found design unit 1: inv_Sbox-a_inv_Sbox" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205690 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_Sbox " "Found entity 1: inv_Sbox" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/gf_mult_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/gf_mult_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gf_mult_2-a_Gf_mult_2 " "Found design unit 1: Gf_mult_2-a_Gf_mult_2" {  } { { "system_0/synthesis/submodules/Gf_mult_2.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Gf_mult_2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205692 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gf_mult_2 " "Found entity 1: Gf_mult_2" {  } { { "system_0/synthesis/submodules/Gf_mult_2.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Gf_mult_2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/inv_sub_bytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/inv_sub_bytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_Sub_bytes-a_inv_Sub_bytes " "Found design unit 1: inv_Sub_bytes-a_inv_Sub_bytes" {  } { { "system_0/synthesis/submodules/inv_Sub_bytes.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sub_bytes.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205694 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_Sub_bytes " "Found entity 1: inv_Sub_bytes" {  } { { "system_0/synthesis/submodules/inv_Sub_bytes.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sub_bytes.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/inv_shift_rows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/inv_shift_rows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_Shift_rows-a_inv_Shift_rows " "Found design unit 1: inv_Shift_rows-a_inv_Shift_rows" {  } { { "system_0/synthesis/submodules/inv_Shift_rows.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Shift_rows.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205696 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_Shift_rows " "Found entity 1: inv_Shift_rows" {  } { { "system_0/synthesis/submodules/inv_Shift_rows.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Shift_rows.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/column_operator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/column_operator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Column_operator-a_Column_operator " "Found design unit 1: Column_operator-a_Column_operator" {  } { { "system_0/synthesis/submodules/Column_operator.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Column_operator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205698 ""} { "Info" "ISGN_ENTITY_NAME" "1 Column_operator " "Found entity 1: Column_operator" {  } { { "system_0/synthesis/submodules/Column_operator.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Column_operator.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/inv_column_operator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/inv_column_operator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_Column_operator-a_inv_Column_operator " "Found design unit 1: inv_Column_operator-a_inv_Column_operator" {  } { { "system_0/synthesis/submodules/inv_Column_operator.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Column_operator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205702 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_Column_operator " "Found entity 1: inv_Column_operator" {  } { { "system_0/synthesis/submodules/inv_Column_operator.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Column_operator.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/inv_mix_columns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/inv_mix_columns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_Mix_columns-a_inv_Mix_columns " "Found design unit 1: inv_Mix_columns-a_inv_Mix_columns" {  } { { "system_0/synthesis/submodules/inv_Mix_columns.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Mix_columns.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205704 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_Mix_columns " "Found entity 1: inv_Mix_columns" {  } { { "system_0/synthesis/submodules/inv_Mix_columns.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Mix_columns.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/round_key_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/round_key_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Round_key_adder-a_Round_key_adder " "Found design unit 1: Round_key_adder-a_Round_key_adder" {  } { { "system_0/synthesis/submodules/Round_key_adder.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Round_key_adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Round_key_adder " "Found entity 1: Round_key_adder" {  } { { "system_0/synthesis/submodules/Round_key_adder.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Round_key_adder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/inv_round_key_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/inv_round_key_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_Round_key_calculator-a_inv_Round_key_calculator " "Found design unit 1: inv_Round_key_calculator-a_inv_Round_key_calculator" {  } { { "system_0/synthesis/submodules/inv_Round_key_calculator.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Round_key_calculator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205708 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_Round_key_calculator " "Found entity 1: inv_Round_key_calculator" {  } { { "system_0/synthesis/submodules/inv_Round_key_calculator.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Round_key_calculator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/key_scheduler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/key_scheduler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_Key_scheduler-a_inv_Key_scheduler " "Found design unit 1: inv_Key_scheduler-a_inv_Key_scheduler" {  } { { "system_0/synthesis/submodules/Key_scheduler.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Key_scheduler.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205710 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_Key_scheduler " "Found entity 1: inv_Key_scheduler" {  } { { "system_0/synthesis/submodules/Key_scheduler.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Key_scheduler.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_Controller-a_inv_Controller " "Found design unit 1: inv_Controller-a_inv_Controller" {  } { { "system_0/synthesis/submodules/Controller.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205711 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_Controller " "Found entity 1: inv_Controller" {  } { { "system_0/synthesis/submodules/Controller.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/aes_decypher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/aes_decypher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AES_decypher-a_AES_decypher " "Found design unit 1: AES_decypher-a_AES_decypher" {  } { { "system_0/synthesis/submodules/AES_decypher.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205713 ""} { "Info" "ISGN_ENTITY_NAME" "1 AES_decypher " "Found entity 1: AES_decypher" {  } { { "system_0/synthesis/submodules/AES_decypher.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/aes_decypher_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/aes_decypher_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AES_decypher_avalon-a_AES_decypher_avalon " "Found design unit 1: AES_decypher_avalon-a_AES_decypher_avalon" {  } { { "system_0/synthesis/submodules/AES_decypher_avalon.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher_avalon.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205715 ""} { "Info" "ISGN_ENTITY_NAME" "1 AES_decypher_avalon " "Found entity 1: AES_decypher_avalon" {  } { { "system_0/synthesis/submodules/AES_decypher_avalon.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher_avalon.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/sram_16bit_512k.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/sram_16bit_512k.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Found entity 1: SRAM_16Bit_512K" {  } { { "system_0/synthesis/submodules/SRAM_16Bit_512K.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/SRAM_16Bit_512K.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "system_0/synthesis/submodules/SEG7_LUT.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "system_0/synthesis/submodules/SEG7_LUT_8.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/dm9000a_if.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/dm9000a_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM9000A_IF " "Found entity 1: DM9000A_IF" {  } { { "system_0/synthesis/submodules/DM9000A_IF.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "system_0/synthesis/submodules/Img_RAM.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Img_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/vga_nios_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/vga_nios_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_NIOS_CTRL " "Found entity 1: VGA_NIOS_CTRL" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "system_0/synthesis/submodules/VGA_OSD_RAM.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/audio_dac_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/audio_dac_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC_FIFO " "Found entity 1: AUDIO_DAC_FIFO" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/fifo_16_256.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/fifo_16_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16_256 " "Found entity 1: FIFO_16_256" {  } { { "system_0/synthesis/submodules/FIFO_16_256.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_sysid_qsys_0 " "Found entity 1: system_0_sysid_qsys_0" {  } { { "system_0/synthesis/submodules/system_0_sysid_qsys_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cfi_flash_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cfi_flash_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cfi_flash_0 " "Found entity 1: system_0_cfi_flash_0" {  } { { "system_0/synthesis/submodules/system_0_cfi_flash_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "system_0/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_tri_state_bridge_0_pinSharer_0 " "Found entity 1: system_0_tri_state_bridge_0_pinSharer_0" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205758 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_tri_state_bridge_0_pinSharer_0_arbiter " "Found entity 1: system_0_tri_state_bridge_0_pinSharer_0_arbiter" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_tri_state_bridge_0_pinSharer_0_pin_sharer " "Found entity 1: system_0_tri_state_bridge_0_pinSharer_0_pin_sharer" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_tri_state_bridge_0_bridge_0 " "Found entity 1: system_0_tri_state_bridge_0_bridge_0" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137205763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137205763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0.v 26 26 " "Found 26 design units, including 26 entities, in source file system_0/synthesis/submodules/system_0_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_ic_data_module " "Found entity 1: system_0_cpu_0_ic_data_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_cpu_0_ic_tag_module " "Found entity 2: system_0_cpu_0_ic_tag_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_0_cpu_0_bht_module " "Found entity 3: system_0_cpu_0_bht_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_0_cpu_0_register_bank_a_module " "Found entity 4: system_0_cpu_0_register_bank_a_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_0_cpu_0_register_bank_b_module " "Found entity 5: system_0_cpu_0_register_bank_b_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_0_cpu_0_dc_tag_module " "Found entity 6: system_0_cpu_0_dc_tag_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_0_cpu_0_dc_data_module " "Found entity 7: system_0_cpu_0_dc_data_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_0_cpu_0_nios2_oci_debug " "Found entity 8: system_0_cpu_0_nios2_oci_debug" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_0_cpu_0_ociram_sp_ram_module " "Found entity 9: system_0_cpu_0_ociram_sp_ram_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 663 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_0_cpu_0_nios2_ocimem " "Found entity 10: system_0_cpu_0_nios2_ocimem" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_0_cpu_0_nios2_avalon_reg " "Found entity 11: system_0_cpu_0_nios2_avalon_reg" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_0_cpu_0_nios2_oci_break " "Found entity 12: system_0_cpu_0_nios2_oci_break" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_0_cpu_0_nios2_oci_xbrk " "Found entity 13: system_0_cpu_0_nios2_oci_xbrk" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_0_cpu_0_nios2_oci_dbrk " "Found entity 14: system_0_cpu_0_nios2_oci_dbrk" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_0_cpu_0_nios2_oci_itrace " "Found entity 15: system_0_cpu_0_nios2_oci_itrace" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1733 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_0_cpu_0_nios2_oci_td_mode " "Found entity 16: system_0_cpu_0_nios2_oci_td_mode" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2090 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_0_cpu_0_nios2_oci_dtrace " "Found entity 17: system_0_cpu_0_nios2_oci_dtrace" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_0_cpu_0_nios2_oci_compute_tm_count " "Found entity 18: system_0_cpu_0_nios2_oci_compute_tm_count" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_0_cpu_0_nios2_oci_fifowp_inc " "Found entity 19: system_0_cpu_0_nios2_oci_fifowp_inc" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_0_cpu_0_nios2_oci_fifocount_inc " "Found entity 20: system_0_cpu_0_nios2_oci_fifocount_inc" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_0_cpu_0_nios2_oci_fifo " "Found entity 21: system_0_cpu_0_nios2_oci_fifo" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2410 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_0_cpu_0_nios2_oci_pib " "Found entity 22: system_0_cpu_0_nios2_oci_pib" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_0_cpu_0_nios2_oci_im " "Found entity 23: system_0_cpu_0_nios2_oci_im" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2983 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_0_cpu_0_nios2_performance_monitors " "Found entity 24: system_0_cpu_0_nios2_performance_monitors" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_0_cpu_0_nios2_oci " "Found entity 25: system_0_cpu_0_nios2_oci" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_0_cpu_0 " "Found entity 26: system_0_cpu_0" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_jtag_debug_module_sysclk " "Found entity 1: system_0_cpu_0_jtag_debug_module_sysclk" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_jtag_debug_module_tck " "Found entity 1: system_0_cpu_0_jtag_debug_module_tck" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_jtag_debug_module_wrapper " "Found entity 1: system_0_cpu_0_jtag_debug_module_wrapper" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_mult_cell " "Found entity 1: system_0_cpu_0_mult_cell" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_oci_test_bench " "Found entity 1: system_0_cpu_0_oci_test_bench" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_test_bench " "Found entity 1: system_0_cpu_0_test_bench" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_test_bench.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/isp1362_if.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/isp1362_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362_IF " "Found entity 1: ISP1362_IF" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sd_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_sd_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_SD_CLK " "Found entity 1: system_0_SD_CLK" {  } { { "system_0/synthesis/submodules/system_0_SD_CLK.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_SD_CLK.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sd_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_sd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_SD_DAT " "Found entity 1: system_0_SD_DAT" {  } { { "system_0/synthesis/submodules/system_0_SD_DAT.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_SD_DAT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_switch_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_switch_pio " "Found entity 1: system_0_switch_pio" {  } { { "system_0/synthesis/submodules/system_0_switch_pio.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_switch_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_button_pio " "Found entity 1: system_0_button_pio" {  } { { "system_0/synthesis/submodules/system_0_button_pio.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_led_green.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_led_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_led_green " "Found entity 1: system_0_led_green" {  } { { "system_0/synthesis/submodules/system_0_led_green.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_led_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_led_red.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_led_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_led_red " "Found entity 1: system_0_led_red" {  } { { "system_0/synthesis/submodules/system_0_led_red.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_led_red.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_lcd_16207_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_lcd_16207_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_lcd_16207_0 " "Found entity 1: system_0_lcd_16207_0" {  } { { "system_0/synthesis/submodules/system_0_lcd_16207_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_lcd_16207_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_timer_0 " "Found entity 1: system_0_timer_0" {  } { { "system_0/synthesis/submodules/system_0_timer_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system_0/synthesis/submodules/system_0_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_uart_0_tx " "Found entity 1: system_0_uart_0_tx" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206269 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_uart_0_rx_stimulus_source " "Found entity 2: system_0_uart_0_rx_stimulus_source" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206269 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_0_uart_0_rx " "Found entity 3: system_0_uart_0_rx" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206269 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_0_uart_0_regs " "Found entity 4: system_0_uart_0_regs" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206269 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_0_uart_0 " "Found entity 5: system_0_uart_0" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system_0/synthesis/submodules/system_0_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_0_jtag_uart_0_sim_scfifo_w" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206273 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_jtag_uart_0_scfifo_w " "Found entity 2: system_0_jtag_uart_0_scfifo_w" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206273 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_0_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_0_jtag_uart_0_sim_scfifo_r" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206273 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_0_jtag_uart_0_scfifo_r " "Found entity 4: system_0_jtag_uart_0_scfifo_r" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206273 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_0_jtag_uart_0 " "Found entity 5: system_0_jtag_uart_0" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_epcs_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file system_0/synthesis/submodules/system_0_epcs_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_epcs_controller_sub " "Found entity 1: system_0_epcs_controller_sub" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206286 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_system_0_epcs_controller_atom " "Found entity 2: tornado_system_0_epcs_controller_atom" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206286 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_0_epcs_controller " "Found entity 3: system_0_epcs_controller" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_sdram_0_input_efifo_module " "Found entity 1: system_0_sdram_0_input_efifo_module" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206290 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_sdram_0 " "Found entity 2: system_0_sdram_0" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206290 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_0_sdram_0_test_component.v(234) " "Verilog HDL warning at system_0_sdram_0_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "system_0/synthesis/submodules/system_0_sdram_0_test_component.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1741137206292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_0_sdram_0_test_component.v(235) " "Verilog HDL warning at system_0_sdram_0_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "system_0/synthesis/submodules/system_0_sdram_0_test_component.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1741137206292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sdram_0_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_sdram_0_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_sdram_0_test_component_ram_module " "Found entity 1: system_0_sdram_0_test_component_ram_module" {  } { { "system_0/synthesis/submodules/system_0_sdram_0_test_component.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206293 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_sdram_0_test_component " "Found entity 2: system_0_sdram_0_test_component" {  } { { "system_0/synthesis/submodules/system_0_sdram_0_test_component.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/logica/DE2_NET/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/logica/DE2_NET/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_PLL " "Found entity 1: SDRAM_PLL" {  } { { "SDRAM_PLL.v" "" { Text "C:/logica/DE2_NET/SDRAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_PLL " "Found entity 1: Audio_PLL" {  } { { "Audio_PLL.v" "" { Text "C:/logica/DE2_NET/Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137206302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137206302 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_sdram_0.v(316) " "Verilog HDL or VHDL warning at system_0_sdram_0.v(316): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1741137206308 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_sdram_0.v(326) " "Verilog HDL or VHDL warning at system_0_sdram_0.v(326): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1741137206308 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_sdram_0.v(336) " "Verilog HDL or VHDL warning at system_0_sdram_0.v(336): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1741137206308 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_sdram_0.v(680) " "Verilog HDL or VHDL warning at system_0_sdram_0.v(680): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1741137206309 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_epcs_controller.v(401) " "Verilog HDL or VHDL warning at system_0_epcs_controller.v(401): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1741137206310 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_cpu_0.v(2058) " "Verilog HDL or VHDL warning at system_0_cpu_0.v(2058): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2058 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1741137206323 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_cpu_0.v(2060) " "Verilog HDL or VHDL warning at system_0_cpu_0.v(2060): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1741137206323 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_cpu_0.v(2216) " "Verilog HDL or VHDL warning at system_0_cpu_0.v(2216): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2216 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1741137206324 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_cpu_0.v(3044) " "Verilog HDL or VHDL warning at system_0_cpu_0.v(3044): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3044 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1741137206326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_decypher_avalon " "Elaborating entity \"AES_decypher_avalon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1741137206401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_decypher AES_decypher:Aes_decypher_inst " "Elaborating entity \"AES_decypher\" for hierarchy \"AES_decypher:Aes_decypher_inst\"" {  } { { "system_0/synthesis/submodules/AES_decypher_avalon.vhd" "Aes_decypher_inst" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher_avalon.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg AES_decypher:Aes_decypher_inst\|Reg:Reg_inst " "Elaborating entity \"Reg\" for hierarchy \"AES_decypher:Aes_decypher_inst\|Reg:Reg_inst\"" {  } { { "system_0/synthesis/submodules/AES_decypher.vhd" "Reg_inst" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Round_key_adder AES_decypher:Aes_decypher_inst\|Round_key_adder:Round_key_adder_inst " "Elaborating entity \"Round_key_adder\" for hierarchy \"AES_decypher:Aes_decypher_inst\|Round_key_adder:Round_key_adder_inst\"" {  } { { "system_0/synthesis/submodules/AES_decypher.vhd" "Round_key_adder_inst" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_Mix_columns AES_decypher:Aes_decypher_inst\|inv_Mix_columns:mix_columns_inst " "Elaborating entity \"inv_Mix_columns\" for hierarchy \"AES_decypher:Aes_decypher_inst\|inv_Mix_columns:mix_columns_inst\"" {  } { { "system_0/synthesis/submodules/AES_decypher.vhd" "mix_columns_inst" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_Column_operator AES_decypher:Aes_decypher_inst\|inv_Mix_columns:mix_columns_inst\|inv_Column_operator:\\generate_column_operators:0:inv_column_operator_x " "Elaborating entity \"inv_Column_operator\" for hierarchy \"AES_decypher:Aes_decypher_inst\|inv_Mix_columns:mix_columns_inst\|inv_Column_operator:\\generate_column_operators:0:inv_column_operator_x\"" {  } { { "system_0/synthesis/submodules/inv_Mix_columns.vhd" "\\generate_column_operators:0:inv_column_operator_x" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Mix_columns.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gf_mult_2 AES_decypher:Aes_decypher_inst\|inv_Mix_columns:mix_columns_inst\|inv_Column_operator:\\generate_column_operators:0:inv_column_operator_x\|Gf_mult_2:Gf_mult_2_inst0 " "Elaborating entity \"Gf_mult_2\" for hierarchy \"AES_decypher:Aes_decypher_inst\|inv_Mix_columns:mix_columns_inst\|inv_Column_operator:\\generate_column_operators:0:inv_column_operator_x\|Gf_mult_2:Gf_mult_2_inst0\"" {  } { { "system_0/synthesis/submodules/inv_Column_operator.vhd" "Gf_mult_2_inst0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Column_operator.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Column_operator AES_decypher:Aes_decypher_inst\|inv_Mix_columns:mix_columns_inst\|inv_Column_operator:\\generate_column_operators:0:inv_column_operator_x\|Column_operator:Column_operator_inst " "Elaborating entity \"Column_operator\" for hierarchy \"AES_decypher:Aes_decypher_inst\|inv_Mix_columns:mix_columns_inst\|inv_Column_operator:\\generate_column_operators:0:inv_column_operator_x\|Column_operator:Column_operator_inst\"" {  } { { "system_0/synthesis/submodules/inv_Column_operator.vhd" "Column_operator_inst" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Column_operator.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_Shift_rows AES_decypher:Aes_decypher_inst\|inv_Shift_rows:shift_rows_inst " "Elaborating entity \"inv_Shift_rows\" for hierarchy \"AES_decypher:Aes_decypher_inst\|inv_Shift_rows:shift_rows_inst\"" {  } { { "system_0/synthesis/submodules/AES_decypher.vhd" "shift_rows_inst" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_Sub_bytes AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst " "Elaborating entity \"inv_Sub_bytes\" for hierarchy \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\"" {  } { { "system_0/synthesis/submodules/AES_decypher.vhd" "sub_bytes_inst" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_Sbox AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:0:sbox_x " "Elaborating entity \"inv_Sbox\" for hierarchy \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:0:sbox_x\"" {  } { { "system_0/synthesis/submodules/inv_Sub_bytes.vhd" "\\generate_sboxes:0:sbox_x" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sub_bytes.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_Key_scheduler AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst " "Elaborating entity \"inv_Key_scheduler\" for hierarchy \"AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\"" {  } { { "system_0/synthesis/submodules/AES_decypher.vhd" "inv_Key_scheduler_inst" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_Round_key_calculator AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\|inv_Round_key_calculator:inv_round_key_calculator_inst " "Elaborating entity \"inv_Round_key_calculator\" for hierarchy \"AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\|inv_Round_key_calculator:inv_round_key_calculator_inst\"" {  } { { "system_0/synthesis/submodules/Key_scheduler.vhd" "inv_round_key_calculator_inst" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Key_scheduler.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sbox AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\|inv_Round_key_calculator:inv_round_key_calculator_inst\|Sbox:\\generate_sboxes:0:sbox_x " "Elaborating entity \"Sbox\" for hierarchy \"AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\|inv_Round_key_calculator:inv_round_key_calculator_inst\|Sbox:\\generate_sboxes:0:sbox_x\"" {  } { { "system_0/synthesis/submodules/inv_Round_key_calculator.vhd" "\\generate_sboxes:0:sbox_x" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Round_key_calculator.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_Controller AES_decypher:Aes_decypher_inst\|inv_Controller:inv_Controller_inst " "Elaborating entity \"inv_Controller\" for hierarchy \"AES_decypher:Aes_decypher_inst\|inv_Controller:inv_Controller_inst\"" {  } { { "system_0/synthesis/submodules/AES_decypher.vhd" "inv_Controller_inst" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:\\generate_input_text_regs:0:reg_input_x " "Elaborating entity \"Reg\" for hierarchy \"Reg:\\generate_input_text_regs:0:reg_input_x\"" {  } { { "system_0/synthesis/submodules/AES_decypher_avalon.vhd" "\\generate_input_text_regs:0:reg_input_x" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher_avalon.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:reg_start " "Elaborating entity \"Reg\" for hierarchy \"Reg:reg_start\"" {  } { { "system_0/synthesis/submodules/AES_decypher_avalon.vhd" "reg_start" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/AES_decypher_avalon.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137206680 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "20 " "Found 20 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:12:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:12:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:8:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:8:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:4:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:4:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:0:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:0:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\|inv_Round_key_calculator:inv_round_key_calculator_inst\|Sbox:\\generate_sboxes:0:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\|inv_Round_key_calculator:inv_round_key_calculator_inst\|Sbox:\\generate_sboxes:0:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:13:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:13:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:9:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:9:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:5:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:5:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:1:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:1:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\|inv_Round_key_calculator:inv_round_key_calculator_inst\|Sbox:\\generate_sboxes:1:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\|inv_Round_key_calculator:inv_round_key_calculator_inst\|Sbox:\\generate_sboxes:1:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:14:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:14:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:10:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:10:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:6:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:6:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:2:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:2:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\|inv_Round_key_calculator:inv_round_key_calculator_inst\|Sbox:\\generate_sboxes:2:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\|inv_Round_key_calculator:inv_round_key_calculator_inst\|Sbox:\\generate_sboxes:2:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:15:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:15:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:11:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:11:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:7:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:7:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:3:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Sub_bytes:sub_bytes_inst\|inv_Sbox:\\generate_sboxes:3:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/inv_Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/inv_Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\|inv_Round_key_calculator:inv_round_key_calculator_inst\|Sbox:\\generate_sboxes:3:sbox_x\|Ram0 " "RAM logic \"AES_decypher:Aes_decypher_inst\|inv_Key_scheduler:inv_Key_scheduler_inst\|inv_Round_key_calculator:inv_round_key_calculator_inst\|Sbox:\\generate_sboxes:3:sbox_x\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "system_0/synthesis/submodules/Sbox.vhd" "Ram0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Sbox.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1741137207054 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1741137207054 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "AES_decypher:Aes_decypher_inst\|inv_Controller:inv_Controller_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"AES_decypher:Aes_decypher_inst\|inv_Controller:inv_Controller_inst\|Mod0\"" {  } { { "system_0/synthesis/submodules/Controller.vhd" "Mod0" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Controller.vhd" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741137209289 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1741137209289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AES_decypher:Aes_decypher_inst\|inv_Controller:inv_Controller_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"AES_decypher:Aes_decypher_inst\|inv_Controller:inv_Controller_inst\|lpm_divide:Mod0\"" {  } { { "system_0/synthesis/submodules/Controller.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Controller.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741137209324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AES_decypher:Aes_decypher_inst\|inv_Controller:inv_Controller_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"AES_decypher:Aes_decypher_inst\|inv_Controller:inv_Controller_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137209325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137209325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137209325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741137209325 ""}  } { { "system_0/synthesis/submodules/Controller.vhd" "" { Text "C:/logica/DE2_NET/system_0/synthesis/submodules/Controller.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1741137209325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/logica/DE2_NET/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137209372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137209372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/logica/DE2_NET/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137209389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137209389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/logica/DE2_NET/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137209402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137209402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/logica/DE2_NET/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137209449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137209449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/logica/DE2_NET/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741137209496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741137209496 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1741137211357 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1741137211357 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Quartus II" 0 -1 1741137211357 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo " "Ignored assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256301 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256301 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256301 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256301 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_burst_adapter " "Ignored assignments for entity \"altera_merlin_burst_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_burst_adapter -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_burst_adapter -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256302 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256302 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent " "Ignored assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256303 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256303 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256303 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator " "Ignored assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256304 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256304 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent " "Ignored assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256305 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256305 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator " "Ignored assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256306 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256306 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256306 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256306 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter " "Ignored assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_traffic_limiter -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_traffic_limiter -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256307 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256307 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256307 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_width_adapter " "Ignored assignments for entity \"altera_merlin_width_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_width_adapter -entity altera_merlin_width_adapter -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_width_adapter -entity altera_merlin_width_adapter -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_width_adapter -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_width_adapter -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_width_adapter -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_width_adapter -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256308 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256308 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller " "Ignored assignments for entity \"altera_reset_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256309 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256309 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256309 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_tristate_controller_aggregator " "Ignored assignments for entity \"altera_tristate_controller_aggregator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_aggregator -entity altera_tristate_controller_aggregator -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_aggregator -entity altera_tristate_controller_aggregator -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_aggregator -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_aggregator -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_aggregator -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_aggregator -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256310 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256310 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_tristate_controller_translator " "Ignored assignments for entity \"altera_tristate_controller_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_translator -entity altera_tristate_controller_translator -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_controller_translator -entity altera_tristate_controller_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_translator -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_tristate_controller_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256311 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_translator -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_tristate_controller_translator -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256311 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0 " "Ignored assignments for entity \"system_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity system_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity system_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity system_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity system_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME system_0 HAS_SOPCINFO 1 GENERATION_ID 1741127362\" -entity system_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME system_0 HAS_SOPCINFO 1 GENERATION_ID 1741127362\" -entity system_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256312 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_SD_CLK " "Ignored assignments for entity \"system_0_SD_CLK\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_SD_CLK -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_SD_CLK -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_SD_CLK -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_SD_CLK -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256313 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_SD_CLK -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_SD_CLK -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256313 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_SD_DAT " "Ignored assignments for entity \"system_0_SD_DAT\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_SD_DAT -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_SD_DAT -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_SD_DAT -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_SD_DAT -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_SD_DAT -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_SD_DAT -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256314 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256314 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_addr_router " "Ignored assignments for entity \"system_0_addr_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_addr_router -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_addr_router -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_addr_router -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_addr_router -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_addr_router -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_addr_router -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256314 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256314 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_addr_router_001 " "Ignored assignments for entity \"system_0_addr_router_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_addr_router_001 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_addr_router_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256315 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_addr_router_001 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_addr_router_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256315 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_addr_router_001 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_addr_router_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256315 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256315 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_button_pio " "Ignored assignments for entity \"system_0_button_pio\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_button_pio -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_button_pio -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256315 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_button_pio -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_button_pio -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256315 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_button_pio -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_button_pio -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256315 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256315 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_cfi_flash_0 " "Ignored assignments for entity \"system_0_cfi_flash_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_generic_tristate_controller -entity system_0_cfi_flash_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_generic_tristate_controller -entity system_0_cfi_flash_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cfi_flash_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cfi_flash_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cfi_flash_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cfi_flash_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256316 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256316 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_cmd_xbar_demux " "Ignored assignments for entity \"system_0_cmd_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_0_cmd_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_0_cmd_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cmd_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cmd_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cmd_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cmd_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256316 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256316 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_cmd_xbar_demux_001 " "Ignored assignments for entity \"system_0_cmd_xbar_demux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_0_cmd_xbar_demux_001 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_0_cmd_xbar_demux_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cmd_xbar_demux_001 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cmd_xbar_demux_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cmd_xbar_demux_001 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cmd_xbar_demux_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256317 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256317 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_cmd_xbar_mux " "Ignored assignments for entity \"system_0_cmd_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_0_cmd_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_0_cmd_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cmd_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cmd_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256317 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cmd_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cmd_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256317 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256317 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_cpu_0 " "Ignored assignments for entity \"system_0_cpu_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity system_0_cpu_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity system_0_cpu_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256318 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cpu_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_cpu_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256318 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cpu_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_cpu_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256318 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256318 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_epcs_controller " "Ignored assignments for entity \"system_0_epcs_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_epcs_flash_controller -entity system_0_epcs_controller -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_epcs_flash_controller -entity system_0_epcs_controller -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_epcs_controller -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_epcs_controller -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_epcs_controller -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_epcs_controller -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256319 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256319 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_id_router " "Ignored assignments for entity \"system_0_id_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256319 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256319 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_id_router_001 " "Ignored assignments for entity \"system_0_id_router_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router_001 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router_001 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router_001 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256320 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256320 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_id_router_003 " "Ignored assignments for entity \"system_0_id_router_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router_003 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router_003 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router_003 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router_003 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router_003 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router_003 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256320 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256320 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_id_router_005 " "Ignored assignments for entity \"system_0_id_router_005\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router_005 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router_005 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router_005 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router_005 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router_005 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router_005 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256321 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256321 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_id_router_023 " "Ignored assignments for entity \"system_0_id_router_023\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router_023 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_0_id_router_023 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router_023 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_id_router_023 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router_023 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_id_router_023 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256322 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256322 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_irq_mapper " "Ignored assignments for entity \"system_0_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity system_0_irq_mapper -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity system_0_irq_mapper -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_irq_mapper -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_irq_mapper -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256322 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_irq_mapper -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_irq_mapper -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256322 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256322 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_jtag_uart_0 " "Ignored assignments for entity \"system_0_jtag_uart_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity system_0_jtag_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity system_0_jtag_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256323 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_jtag_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_jtag_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256323 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_jtag_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_jtag_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256323 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256323 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_lcd_16207_0 " "Ignored assignments for entity \"system_0_lcd_16207_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_lcd_16207 -entity system_0_lcd_16207_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_lcd_16207 -entity system_0_lcd_16207_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256323 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_lcd_16207_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_lcd_16207_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256323 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_lcd_16207_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_lcd_16207_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256323 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256323 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_led_green " "Ignored assignments for entity \"system_0_led_green\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_led_green -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_led_green -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_led_green -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_led_green -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_led_green -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_led_green -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256324 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256324 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_led_red " "Ignored assignments for entity \"system_0_led_red\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_led_red -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_led_red -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_led_red -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_led_red -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256324 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_led_red -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_led_red -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256324 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256324 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_rsp_xbar_demux " "Ignored assignments for entity \"system_0_rsp_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_0_rsp_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_0_rsp_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_rsp_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_rsp_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_rsp_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_rsp_xbar_demux -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256325 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256325 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_rsp_xbar_demux_005 " "Ignored assignments for entity \"system_0_rsp_xbar_demux_005\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_0_rsp_xbar_demux_005 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_0_rsp_xbar_demux_005 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_rsp_xbar_demux_005 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_rsp_xbar_demux_005 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_rsp_xbar_demux_005 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_rsp_xbar_demux_005 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256325 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256325 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_rsp_xbar_mux " "Ignored assignments for entity \"system_0_rsp_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_0_rsp_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_0_rsp_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256326 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_rsp_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_rsp_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256326 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_rsp_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_rsp_xbar_mux -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256326 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256326 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_rsp_xbar_mux_001 " "Ignored assignments for entity \"system_0_rsp_xbar_mux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_0_rsp_xbar_mux_001 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_0_rsp_xbar_mux_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256327 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_rsp_xbar_mux_001 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_rsp_xbar_mux_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256327 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_rsp_xbar_mux_001 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_rsp_xbar_mux_001 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256327 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256327 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_sdram_0 " "Ignored assignments for entity \"system_0_sdram_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity system_0_sdram_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity system_0_sdram_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256327 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_sdram_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_sdram_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256327 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_sdram_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_sdram_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256327 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256327 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_switch_pio " "Ignored assignments for entity \"system_0_switch_pio\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_switch_pio -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity system_0_switch_pio -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256328 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_switch_pio -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_switch_pio -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256328 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_switch_pio -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_switch_pio -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256328 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256328 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_sysid_qsys_0 " "Ignored assignments for entity \"system_0_sysid_qsys_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity system_0_sysid_qsys_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity system_0_sysid_qsys_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256328 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_sysid_qsys_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_sysid_qsys_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256328 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_sysid_qsys_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_sysid_qsys_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256328 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256328 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_timer_0 " "Ignored assignments for entity \"system_0_timer_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity system_0_timer_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity system_0_timer_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256329 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_timer_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_timer_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256329 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_timer_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_timer_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256329 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256329 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_tri_state_bridge_0_bridge_0 " "Ignored assignments for entity \"system_0_tri_state_bridge_0_bridge_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_bridge -entity system_0_tri_state_bridge_0_bridge_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_bridge -entity system_0_tri_state_bridge_0_bridge_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256329 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_tri_state_bridge_0_bridge_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_tri_state_bridge_0_bridge_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256329 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_tri_state_bridge_0_bridge_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_tri_state_bridge_0_bridge_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256329 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256329 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_tri_state_bridge_0_pinSharer_0 " "Ignored assignments for entity \"system_0_tri_state_bridge_0_pinSharer_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer -entity system_0_tri_state_bridge_0_pinSharer_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer -entity system_0_tri_state_bridge_0_pinSharer_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256330 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_tri_state_bridge_0_pinSharer_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_tri_state_bridge_0_pinSharer_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256330 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_tri_state_bridge_0_pinSharer_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_tri_state_bridge_0_pinSharer_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256330 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256330 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_tri_state_bridge_0_pinSharer_0_arbiter " "Ignored assignments for entity \"system_0_tri_state_bridge_0_pinSharer_0_arbiter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_std_arbitrator -entity system_0_tri_state_bridge_0_pinSharer_0_arbiter -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_std_arbitrator -entity system_0_tri_state_bridge_0_pinSharer_0_arbiter -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256330 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_tri_state_bridge_0_pinSharer_0_arbiter -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_tri_state_bridge_0_pinSharer_0_arbiter -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256330 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_tri_state_bridge_0_pinSharer_0_arbiter -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_tri_state_bridge_0_pinSharer_0_arbiter -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256330 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256330 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_tri_state_bridge_0_pinSharer_0_pin_sharer " "Ignored assignments for entity \"system_0_tri_state_bridge_0_pinSharer_0_pin_sharer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer_core -entity system_0_tri_state_bridge_0_pinSharer_0_pin_sharer -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_tristate_conduit_pin_sharer_core -entity system_0_tri_state_bridge_0_pinSharer_0_pin_sharer -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_tri_state_bridge_0_pinSharer_0_pin_sharer -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_0_tri_state_bridge_0_pinSharer_0_pin_sharer -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_tri_state_bridge_0_pinSharer_0_pin_sharer -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_tri_state_bridge_0_pinSharer_0_pin_sharer -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256331 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256331 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_0_uart_0 " "Ignored assignments for entity \"system_0_uart_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity system_0_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity system_0_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_0_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256331 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_0_uart_0 -qip system_0/synthesis/system_0.qip -library system_0 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1741137256331 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1741137256331 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/logica/DE2_NET/DE2_NET.map.smsg " "Generated suppressed messages file C:/logica/DE2_NET/DE2_NET.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1741137256684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1741137257259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741137257259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5810 " "Implemented 5810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1741137257696 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1741137257696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5735 " "Implemented 5735 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1741137257696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1741137257696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 197 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 197 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1741137257782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 04 22:14:17 2025 " "Processing ended: Tue Mar 04 22:14:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1741137257782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1741137257782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1741137257782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1741137257782 ""}
