// Seed: 1057453198
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd31,
    parameter id_1 = 32'd83
) (
    input tri0 _id_0
    , id_9,
    input tri0 _id_1,
    input tri id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input tri0 id_6,
    output supply1 id_7
);
  wire id_10;
  assign id_9[id_1 : id_0] = -1;
  logic [7:0][1] id_11;
  module_0 modCall_1 (
      id_10,
      id_11,
      id_11,
      id_10,
      id_10
  );
endmodule
