{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 25 17:23:21 2021 " "Info: Processing started: Sat Dec 25 17:23:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zidongshouhuoji -c zidongshouhuoji " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zidongshouhuoji -c zidongshouhuoji" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "clkdiv:u2\|pcount\[0\] " "Warning: Node \"clkdiv:u2\|pcount\[0\]\" is a latch" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "clkdiv:u2\|pcount\[1\] " "Warning: Node \"clkdiv:u2\|pcount\[1\]\" is a latch" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "clkdiv:u2\|chuhuo0 " "Warning: Node \"clkdiv:u2\|chuhuo0\" is a latch" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkk " "Info: Assuming node \"clkk\" is an undefined clock" {  } { { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "pay " "Info: Assuming node \"pay\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkdiv:u2\|chuhuo0 " "Info: Detected ripple clock \"clkdiv:u2\|chuhuo0\" as buffer" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:u2\|chuhuo0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:u2\|pcount\[1\] " "Info: Detected ripple clock \"clkdiv:u2\|pcount\[1\]\" as buffer" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:u2\|pcount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:u2\|pcount\[0\] " "Info: Detected ripple clock \"clkdiv:u2\|pcount\[0\]\" as buffer" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:u2\|pcount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clkdiv:u2\|chuhuo0~8 " "Info: Detected gated clock \"clkdiv:u2\|chuhuo0~8\" as buffer" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:u2\|chuhuo0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clkdiv:u2\|chuhuo0~7 " "Info: Detected gated clock \"clkdiv:u2\|chuhuo0~7\" as buffer" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:u2\|chuhuo0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:u2\|clkdiv " "Info: Detected ripple clock \"clkdiv:u2\|clkdiv\" as buffer" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 17 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:u2\|clkdiv" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkk register goods:g6\|init register goods:g6\|price0\[1\] 66.67 MHz 15.0 ns Internal " "Info: Clock \"clkk\" has Internal fmax of 66.67 MHz between source register \"goods:g6\|init\" and destination register \"goods:g6\|price0\[1\]\" (period= 15.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.500 ns + Longest register register " "Info: + Longest register to register delay is 10.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns goods:g6\|init 1 REG LC7_E9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_E9; Fanout = 1; REG Node = 'goods:g6\|init'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { goods:g6|init } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 2.900 ns goods:g6\|jishi0~9 2 COMB LC1_E9 36 " "Info: 2: + IC(0.600 ns) + CELL(2.300 ns) = 2.900 ns; Loc. = LC1_E9; Fanout = 36; COMB Node = 'goods:g6\|jishi0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { goods:g6|init goods:g6|jishi0~9 } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.300 ns) 8.200 ns goods:g6\|price0~28 3 COMB LC7_E13 1 " "Info: 3: + IC(3.000 ns) + CELL(2.300 ns) = 8.200 ns; Loc. = LC7_E13; Fanout = 1; COMB Node = 'goods:g6\|price0~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { goods:g6|jishi0~9 goods:g6|price0~28 } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.700 ns) 10.500 ns goods:g6\|price0\[1\] 4 REG LC2_E13 2 " "Info: 4: + IC(0.600 ns) + CELL(1.700 ns) = 10.500 ns; Loc. = LC2_E13; Fanout = 2; REG Node = 'goods:g6\|price0\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { goods:g6|price0~28 goods:g6|price0[1] } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 60.00 % ) " "Info: Total cell delay = 6.300 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 40.00 % ) " "Info: Total interconnect delay = 4.200 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { goods:g6|init goods:g6|jishi0~9 goods:g6|price0~28 goods:g6|price0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { goods:g6|init {} goods:g6|jishi0~9 {} goods:g6|price0~28 {} goods:g6|price0[1] {} } { 0.000ns 0.600ns 3.000ns 0.600ns } { 0.000ns 2.300ns 2.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.900 ns - Smallest " "Info: - Smallest clock skew is -0.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkk destination 8.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clkk\" to destination register is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns clkk 1 CLK PIN_128 100 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_128; Fanout = 100; CLK Node = 'clkk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(0.000 ns) 8.900 ns goods:g6\|price0\[1\] 2 REG LC2_E13 2 " "Info: 2: + IC(5.400 ns) + CELL(0.000 ns) = 8.900 ns; Loc. = LC2_E13; Fanout = 2; REG Node = 'goods:g6\|price0\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { clkk goods:g6|price0[1] } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 39.33 % ) " "Info: Total cell delay = 3.500 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.400 ns ( 60.67 % ) " "Info: Total interconnect delay = 5.400 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clkk goods:g6|price0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clkk {} clkk~out {} goods:g6|price0[1] {} } { 0.000ns 0.000ns 5.400ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkk source 9.800 ns - Longest register " "Info: - Longest clock path from clock \"clkk\" to source register is 9.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns clkk 1 CLK PIN_128 100 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_128; Fanout = 100; CLK Node = 'clkk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(0.000 ns) 9.800 ns goods:g6\|init 2 REG LC7_E9 1 " "Info: 2: + IC(6.300 ns) + CELL(0.000 ns) = 9.800 ns; Loc. = LC7_E9; Fanout = 1; REG Node = 'goods:g6\|init'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clkk goods:g6|init } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 35.71 % ) " "Info: Total cell delay = 3.500 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 64.29 % ) " "Info: Total interconnect delay = 6.300 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { clkk goods:g6|init } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { clkk {} clkk~out {} goods:g6|init {} } { 0.000ns 0.000ns 6.300ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clkk goods:g6|price0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clkk {} clkk~out {} goods:g6|price0[1] {} } { 0.000ns 0.000ns 5.400ns } { 0.000ns 3.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { clkk goods:g6|init } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { clkk {} clkk~out {} goods:g6|init {} } { 0.000ns 0.000ns 6.300ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { goods:g6|init goods:g6|jishi0~9 goods:g6|price0~28 goods:g6|price0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { goods:g6|init {} goods:g6|jishi0~9 {} goods:g6|price0~28 {} goods:g6|price0[1] {} } { 0.000ns 0.600ns 3.000ns 0.600ns } { 0.000ns 2.300ns 2.300ns 1.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clkk goods:g6|price0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clkk {} clkk~out {} goods:g6|price0[1] {} } { 0.000ns 0.000ns 5.400ns } { 0.000ns 3.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { clkk goods:g6|init } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { clkk {} clkk~out {} goods:g6|init {} } { 0.000ns 0.000ns 6.300ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clkdiv:u2\|shiwei1\[2\] register clkdiv:u2\|chaoshi0 66.67 MHz 15.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 66.67 MHz between source register \"clkdiv:u2\|shiwei1\[2\]\" and destination register \"clkdiv:u2\|chaoshi0\" (period= 15.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns + Longest register register " "Info: + Longest register to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdiv:u2\|shiwei1\[2\] 1 REG LC2_C6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C6; Fanout = 5; REG Node = 'clkdiv:u2\|shiwei1\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:u2|shiwei1[2] } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.700 ns) 3.900 ns clkdiv:u2\|process_1~15 2 COMB LC5_C5 1 " "Info: 2: + IC(2.200 ns) + CELL(1.700 ns) = 3.900 ns; Loc. = LC5_C5; Fanout = 1; COMB Node = 'clkdiv:u2\|process_1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clkdiv:u2|shiwei1[2] clkdiv:u2|process_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 5.400 ns clkdiv:u2\|process_1~10 3 COMB LC6_C5 5 " "Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 5.400 ns; Loc. = LC6_C5; Fanout = 5; COMB Node = 'clkdiv:u2\|process_1~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clkdiv:u2|process_1~15 clkdiv:u2|process_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 9.500 ns clkdiv:u2\|chaoshi0~2 4 COMB LC3_C4 1 " "Info: 4: + IC(2.300 ns) + CELL(1.800 ns) = 9.500 ns; Loc. = LC3_C4; Fanout = 1; COMB Node = 'clkdiv:u2\|chaoshi0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clkdiv:u2|process_1~10 clkdiv:u2|chaoshi0~2 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 11.300 ns clkdiv:u2\|chaoshi0 5 REG LC5_C4 13 " "Info: 5: + IC(0.600 ns) + CELL(1.200 ns) = 11.300 ns; Loc. = LC5_C4; Fanout = 13; REG Node = 'clkdiv:u2\|chaoshi0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { clkdiv:u2|chaoshi0~2 clkdiv:u2|chaoshi0 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.200 ns ( 54.87 % ) " "Info: Total cell delay = 6.200 ns ( 54.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 45.13 % ) " "Info: Total interconnect delay = 5.100 ns ( 45.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { clkdiv:u2|shiwei1[2] clkdiv:u2|process_1~15 clkdiv:u2|process_1~10 clkdiv:u2|chaoshi0~2 clkdiv:u2|chaoshi0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { clkdiv:u2|shiwei1[2] {} clkdiv:u2|process_1~15 {} clkdiv:u2|process_1~10 {} clkdiv:u2|chaoshi0~2 {} clkdiv:u2|chaoshi0 {} } { 0.000ns 2.200ns 0.000ns 2.300ns 0.600ns } { 0.000ns 1.700ns 1.500ns 1.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.100 ns - Smallest " "Info: - Smallest clock skew is -0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 12.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns clk 1 CLK PIN_122 8 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(1.100 ns) 9.300 ns clkdiv:u2\|clkdiv 2 REG LC7_D1 11 " "Info: 2: + IC(4.700 ns) + CELL(1.100 ns) = 9.300 ns; Loc. = LC7_D1; Fanout = 11; REG Node = 'clkdiv:u2\|clkdiv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk clkdiv:u2|clkdiv } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(0.000 ns) 12.900 ns clkdiv:u2\|chaoshi0 3 REG LC5_C4 13 " "Info: 3: + IC(3.600 ns) + CELL(0.000 ns) = 12.900 ns; Loc. = LC5_C4; Fanout = 13; REG Node = 'clkdiv:u2\|chaoshi0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clkdiv:u2|clkdiv clkdiv:u2|chaoshi0 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 35.66 % ) " "Info: Total cell delay = 4.600 ns ( 35.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 64.34 % ) " "Info: Total interconnect delay = 8.300 ns ( 64.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { clk clkdiv:u2|clkdiv clkdiv:u2|chaoshi0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { clk {} clk~out {} clkdiv:u2|clkdiv {} clkdiv:u2|chaoshi0 {} } { 0.000ns 0.000ns 4.700ns 3.600ns } { 0.000ns 3.500ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns clk 1 CLK PIN_122 8 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(1.100 ns) 9.300 ns clkdiv:u2\|clkdiv 2 REG LC7_D1 11 " "Info: 2: + IC(4.700 ns) + CELL(1.100 ns) = 9.300 ns; Loc. = LC7_D1; Fanout = 11; REG Node = 'clkdiv:u2\|clkdiv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk clkdiv:u2|clkdiv } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.000 ns) 13.000 ns clkdiv:u2\|shiwei1\[2\] 3 REG LC2_C6 5 " "Info: 3: + IC(3.700 ns) + CELL(0.000 ns) = 13.000 ns; Loc. = LC2_C6; Fanout = 5; REG Node = 'clkdiv:u2\|shiwei1\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { clkdiv:u2|clkdiv clkdiv:u2|shiwei1[2] } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 35.38 % ) " "Info: Total cell delay = 4.600 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 64.62 % ) " "Info: Total interconnect delay = 8.400 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk clkdiv:u2|clkdiv clkdiv:u2|shiwei1[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} clkdiv:u2|clkdiv {} clkdiv:u2|shiwei1[2] {} } { 0.000ns 0.000ns 4.700ns 3.700ns } { 0.000ns 3.500ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { clk clkdiv:u2|clkdiv clkdiv:u2|chaoshi0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { clk {} clk~out {} clkdiv:u2|clkdiv {} clkdiv:u2|chaoshi0 {} } { 0.000ns 0.000ns 4.700ns 3.600ns } { 0.000ns 3.500ns 1.100ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk clkdiv:u2|clkdiv clkdiv:u2|shiwei1[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} clkdiv:u2|clkdiv {} clkdiv:u2|shiwei1[2] {} } { 0.000ns 0.000ns 4.700ns 3.700ns } { 0.000ns 3.500ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { clkdiv:u2|shiwei1[2] clkdiv:u2|process_1~15 clkdiv:u2|process_1~10 clkdiv:u2|chaoshi0~2 clkdiv:u2|chaoshi0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { clkdiv:u2|shiwei1[2] {} clkdiv:u2|process_1~15 {} clkdiv:u2|process_1~10 {} clkdiv:u2|chaoshi0~2 {} clkdiv:u2|chaoshi0 {} } { 0.000ns 2.200ns 0.000ns 2.300ns 0.600ns } { 0.000ns 1.700ns 1.500ns 1.800ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { clk clkdiv:u2|clkdiv clkdiv:u2|chaoshi0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { clk {} clk~out {} clkdiv:u2|clkdiv {} clkdiv:u2|chaoshi0 {} } { 0.000ns 0.000ns 4.700ns 3.600ns } { 0.000ns 3.500ns 1.100ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk clkdiv:u2|clkdiv clkdiv:u2|shiwei1[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} clkdiv:u2|clkdiv {} clkdiv:u2|shiwei1[2] {} } { 0.000ns 0.000ns 4.700ns 3.700ns } { 0.000ns 3.500ns 1.100ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pay register clkdiv:u2\|chuhuo0 register clkdiv:u2\|chuhuo0 95.24 MHz 10.5 ns Internal " "Info: Clock \"pay\" has Internal fmax of 95.24 MHz between source register \"clkdiv:u2\|chuhuo0\" and destination register \"clkdiv:u2\|chuhuo0\" (period= 10.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.800 ns + Longest register register " "Info: + Longest register to register delay is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdiv:u2\|chuhuo0 1 REG LC8_E3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_E3; Fanout = 3; REG Node = 'clkdiv:u2\|chuhuo0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 2.900 ns clkdiv:u2\|chuhuo0~6 2 COMB LC1_E3 1 " "Info: 2: + IC(0.600 ns) + CELL(2.300 ns) = 2.900 ns; Loc. = LC1_E3; Fanout = 1; COMB Node = 'clkdiv:u2\|chuhuo0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clkdiv:u2|chuhuo0 clkdiv:u2|chuhuo0~6 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 5.800 ns clkdiv:u2\|chuhuo0 3 REG LC8_E3 3 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 5.800 ns; Loc. = LC8_E3; Fanout = 3; REG Node = 'clkdiv:u2\|chuhuo0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clkdiv:u2|chuhuo0~6 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 79.31 % ) " "Info: Total cell delay = 4.600 ns ( 79.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 20.69 % ) " "Info: Total interconnect delay = 1.200 ns ( 20.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clkdiv:u2|chuhuo0 clkdiv:u2|chuhuo0~6 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clkdiv:u2|chuhuo0 {} clkdiv:u2|chuhuo0~6 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 0.600ns 0.600ns } { 0.000ns 2.300ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pay destination 13.500 ns + Shortest register " "Info: + Shortest clock path from clock \"pay\" to destination register is 13.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns pay 1 CLK PIN_43 26 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_43; Fanout = 26; CLK Node = 'pay'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pay } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(1.800 ns) 11.100 ns clkdiv:u2\|chuhuo0~8 2 COMB LC3_E3 1 " "Info: 2: + IC(5.800 ns) + CELL(1.800 ns) = 11.100 ns; Loc. = LC3_E3; Fanout = 1; COMB Node = 'clkdiv:u2\|chuhuo0~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { pay clkdiv:u2|chuhuo0~8 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 13.500 ns clkdiv:u2\|chuhuo0 3 REG LC8_E3 3 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 13.500 ns; Loc. = LC8_E3; Fanout = 3; REG Node = 'clkdiv:u2\|chuhuo0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clkdiv:u2|chuhuo0~8 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 52.59 % ) " "Info: Total cell delay = 7.100 ns ( 52.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 47.41 % ) " "Info: Total interconnect delay = 6.400 ns ( 47.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { pay clkdiv:u2|chuhuo0~8 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { pay {} pay~out {} clkdiv:u2|chuhuo0~8 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 0.000ns 5.800ns 0.600ns } { 0.000ns 3.500ns 1.800ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pay source 13.500 ns - Longest register " "Info: - Longest clock path from clock \"pay\" to source register is 13.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns pay 1 CLK PIN_43 26 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_43; Fanout = 26; CLK Node = 'pay'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pay } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(1.800 ns) 11.100 ns clkdiv:u2\|chuhuo0~8 2 COMB LC3_E3 1 " "Info: 2: + IC(5.800 ns) + CELL(1.800 ns) = 11.100 ns; Loc. = LC3_E3; Fanout = 1; COMB Node = 'clkdiv:u2\|chuhuo0~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { pay clkdiv:u2|chuhuo0~8 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 13.500 ns clkdiv:u2\|chuhuo0 3 REG LC8_E3 3 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 13.500 ns; Loc. = LC8_E3; Fanout = 3; REG Node = 'clkdiv:u2\|chuhuo0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clkdiv:u2|chuhuo0~8 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 52.59 % ) " "Info: Total cell delay = 7.100 ns ( 52.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 47.41 % ) " "Info: Total interconnect delay = 6.400 ns ( 47.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { pay clkdiv:u2|chuhuo0~8 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { pay {} pay~out {} clkdiv:u2|chuhuo0~8 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 0.000ns 5.800ns 0.600ns } { 0.000ns 3.500ns 1.800ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { pay clkdiv:u2|chuhuo0~8 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { pay {} pay~out {} clkdiv:u2|chuhuo0~8 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 0.000ns 5.800ns 0.600ns } { 0.000ns 3.500ns 1.800ns 1.800ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { pay {} pay~out {} clkdiv:u2|chuhuo0~8 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 0.000ns 5.800ns 0.600ns } { 0.000ns 3.500ns 1.800ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.700 ns + " "Info: + Micro setup delay of destination is 4.700 ns" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clkdiv:u2|chuhuo0 clkdiv:u2|chuhuo0~6 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { clkdiv:u2|chuhuo0 {} clkdiv:u2|chuhuo0~6 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 0.600ns 0.600ns } { 0.000ns 2.300ns 2.300ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { pay clkdiv:u2|chuhuo0~8 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { pay {} pay~out {} clkdiv:u2|chuhuo0~8 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 0.000ns 5.800ns 0.600ns } { 0.000ns 3.500ns 1.800ns 1.800ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { pay {} pay~out {} clkdiv:u2|chuhuo0~8 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 0.000ns 5.800ns 0.600ns } { 0.000ns 3.500ns 1.800ns 1.800ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "clkdiv:u2\|clkdiv clkdiv:u2\|chuhuo0 clk 4.8 ns " "Info: Found hold time violation between source  pin or register \"clkdiv:u2\|clkdiv\" and destination pin or register \"clkdiv:u2\|chuhuo0\" for clock \"clk\" (Hold time is 4.8 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.800 ns + Largest " "Info: + Largest clock skew is 13.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 22.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 22.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns clk 1 CLK PIN_122 8 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(1.100 ns) 9.300 ns clkdiv:u2\|clkdiv 2 REG LC7_D1 11 " "Info: 2: + IC(4.700 ns) + CELL(1.100 ns) = 9.300 ns; Loc. = LC7_D1; Fanout = 11; REG Node = 'clkdiv:u2\|clkdiv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { clk clkdiv:u2|clkdiv } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.800 ns) 14.300 ns clkdiv:u2\|chuhuo0~7 3 COMB LC2_E3 3 " "Info: 3: + IC(3.200 ns) + CELL(1.800 ns) = 14.300 ns; Loc. = LC2_E3; Fanout = 3; COMB Node = 'clkdiv:u2\|chuhuo0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clkdiv:u2|clkdiv clkdiv:u2|chuhuo0~7 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 16.700 ns clkdiv:u2\|pcount\[0\] 4 REG LC5_E3 4 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 16.700 ns; Loc. = LC5_E3; Fanout = 4; REG Node = 'clkdiv:u2\|pcount\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clkdiv:u2|chuhuo0~7 clkdiv:u2|pcount[0] } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 19.600 ns clkdiv:u2\|chuhuo0~8 5 COMB LC3_E3 1 " "Info: 5: + IC(0.600 ns) + CELL(2.300 ns) = 19.600 ns; Loc. = LC3_E3; Fanout = 1; COMB Node = 'clkdiv:u2\|chuhuo0~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clkdiv:u2|pcount[0] clkdiv:u2|chuhuo0~8 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 22.000 ns clkdiv:u2\|chuhuo0 6 REG LC8_E3 3 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 22.000 ns; Loc. = LC8_E3; Fanout = 3; REG Node = 'clkdiv:u2\|chuhuo0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clkdiv:u2|chuhuo0~8 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.300 ns ( 55.91 % ) " "Info: Total cell delay = 12.300 ns ( 55.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 44.09 % ) " "Info: Total interconnect delay = 9.700 ns ( 44.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.000 ns" { clk clkdiv:u2|clkdiv clkdiv:u2|chuhuo0~7 clkdiv:u2|pcount[0] clkdiv:u2|chuhuo0~8 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.000 ns" { clk {} clk~out {} clkdiv:u2|clkdiv {} clkdiv:u2|chuhuo0~7 {} clkdiv:u2|pcount[0] {} clkdiv:u2|chuhuo0~8 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 0.000ns 4.700ns 3.200ns 0.600ns 0.600ns 0.600ns } { 0.000ns 3.500ns 1.100ns 1.800ns 1.800ns 2.300ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.200 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns clk 1 CLK PIN_122 8 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 8.200 ns clkdiv:u2\|clkdiv 2 REG LC7_D1 11 " "Info: 2: + IC(4.700 ns) + CELL(0.000 ns) = 8.200 ns; Loc. = LC7_D1; Fanout = 11; REG Node = 'clkdiv:u2\|clkdiv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk clkdiv:u2|clkdiv } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 42.68 % ) " "Info: Total cell delay = 3.500 ns ( 42.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 57.32 % ) " "Info: Total interconnect delay = 4.700 ns ( 57.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clk clkdiv:u2|clkdiv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clk {} clk~out {} clkdiv:u2|clkdiv {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.000 ns" { clk clkdiv:u2|clkdiv clkdiv:u2|chuhuo0~7 clkdiv:u2|pcount[0] clkdiv:u2|chuhuo0~8 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.000 ns" { clk {} clk~out {} clkdiv:u2|clkdiv {} clkdiv:u2|chuhuo0~7 {} clkdiv:u2|pcount[0] {} clkdiv:u2|chuhuo0~8 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 0.000ns 4.700ns 3.200ns 0.600ns 0.600ns 0.600ns } { 0.000ns 3.500ns 1.100ns 1.800ns 1.800ns 2.300ns 1.800ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clk clkdiv:u2|clkdiv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clk {} clk~out {} clkdiv:u2|clkdiv {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.900 ns - Shortest register register " "Info: - Shortest register to register delay is 7.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdiv:u2\|clkdiv 1 REG LC7_D1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D1; Fanout = 11; REG Node = 'clkdiv:u2\|clkdiv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:u2|clkdiv } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.800 ns) 5.000 ns clkdiv:u2\|chuhuo0~6 2 COMB LC1_E3 1 " "Info: 2: + IC(3.200 ns) + CELL(1.800 ns) = 5.000 ns; Loc. = LC1_E3; Fanout = 1; COMB Node = 'clkdiv:u2\|chuhuo0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clkdiv:u2|clkdiv clkdiv:u2|chuhuo0~6 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 7.900 ns clkdiv:u2\|chuhuo0 3 REG LC8_E3 3 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 7.900 ns; Loc. = LC8_E3; Fanout = 3; REG Node = 'clkdiv:u2\|chuhuo0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clkdiv:u2|chuhuo0~6 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 51.90 % ) " "Info: Total cell delay = 4.100 ns ( 51.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 48.10 % ) " "Info: Total interconnect delay = 3.800 ns ( 48.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { clkdiv:u2|clkdiv clkdiv:u2|chuhuo0~6 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { clkdiv:u2|clkdiv {} clkdiv:u2|chuhuo0~6 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 3.200ns 0.600ns } { 0.000ns 1.800ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 17 -1 0 } } { "clkdiv.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/clkdiv.vhd" 63 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.000 ns" { clk clkdiv:u2|clkdiv clkdiv:u2|chuhuo0~7 clkdiv:u2|pcount[0] clkdiv:u2|chuhuo0~8 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.000 ns" { clk {} clk~out {} clkdiv:u2|clkdiv {} clkdiv:u2|chuhuo0~7 {} clkdiv:u2|pcount[0] {} clkdiv:u2|chuhuo0~8 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 0.000ns 4.700ns 3.200ns 0.600ns 0.600ns 0.600ns } { 0.000ns 3.500ns 1.100ns 1.800ns 1.800ns 2.300ns 1.800ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clk clkdiv:u2|clkdiv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clk {} clk~out {} clkdiv:u2|clkdiv {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { clkdiv:u2|clkdiv clkdiv:u2|chuhuo0~6 clkdiv:u2|chuhuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { clkdiv:u2|clkdiv {} clkdiv:u2|chuhuo0~6 {} clkdiv:u2|chuhuo0 {} } { 0.000ns 3.200ns 0.600ns } { 0.000ns 1.800ns 2.300ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "goods:g6\|price0\[1\] reset clkk 9.700 ns register " "Info: tsu for register \"goods:g6\|price0\[1\]\" (data pin = \"reset\", clock pin = \"clkk\") is 9.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.100 ns + Longest pin register " "Info: + Longest pin to register delay is 16.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns reset 1 PIN PIN_83 13 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_83; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.800 ns) 8.500 ns goods:g6\|jishi0~9 2 COMB LC1_E9 36 " "Info: 2: + IC(3.200 ns) + CELL(1.800 ns) = 8.500 ns; Loc. = LC1_E9; Fanout = 36; COMB Node = 'goods:g6\|jishi0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { reset goods:g6|jishi0~9 } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.300 ns) 13.800 ns goods:g6\|price0~28 3 COMB LC7_E13 1 " "Info: 3: + IC(3.000 ns) + CELL(2.300 ns) = 13.800 ns; Loc. = LC7_E13; Fanout = 1; COMB Node = 'goods:g6\|price0~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { goods:g6|jishi0~9 goods:g6|price0~28 } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.700 ns) 16.100 ns goods:g6\|price0\[1\] 4 REG LC2_E13 2 " "Info: 4: + IC(0.600 ns) + CELL(1.700 ns) = 16.100 ns; Loc. = LC2_E13; Fanout = 2; REG Node = 'goods:g6\|price0\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { goods:g6|price0~28 goods:g6|price0[1] } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.300 ns ( 57.76 % ) " "Info: Total cell delay = 9.300 ns ( 57.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 42.24 % ) " "Info: Total interconnect delay = 6.800 ns ( 42.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { reset goods:g6|jishi0~9 goods:g6|price0~28 goods:g6|price0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { reset {} reset~out {} goods:g6|jishi0~9 {} goods:g6|price0~28 {} goods:g6|price0[1] {} } { 0.000ns 0.000ns 3.200ns 3.000ns 0.600ns } { 0.000ns 3.500ns 1.800ns 2.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkk destination 8.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clkk\" to destination register is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns clkk 1 CLK PIN_128 100 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_128; Fanout = 100; CLK Node = 'clkk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(0.000 ns) 8.900 ns goods:g6\|price0\[1\] 2 REG LC2_E13 2 " "Info: 2: + IC(5.400 ns) + CELL(0.000 ns) = 8.900 ns; Loc. = LC2_E13; Fanout = 2; REG Node = 'goods:g6\|price0\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { clkk goods:g6|price0[1] } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 39.33 % ) " "Info: Total cell delay = 3.500 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.400 ns ( 60.67 % ) " "Info: Total interconnect delay = 5.400 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clkk goods:g6|price0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clkk {} clkk~out {} goods:g6|price0[1] {} } { 0.000ns 0.000ns 5.400ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { reset goods:g6|jishi0~9 goods:g6|price0~28 goods:g6|price0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { reset {} reset~out {} goods:g6|jishi0~9 {} goods:g6|price0~28 {} goods:g6|price0[1] {} } { 0.000ns 0.000ns 3.200ns 3.000ns 0.600ns } { 0.000ns 3.500ns 1.800ns 2.300ns 1.700ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clkk goods:g6|price0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clkk {} clkk~out {} goods:g6|price0[1] {} } { 0.000ns 0.000ns 5.400ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkk showjs goods:g3\|jishi 34.500 ns register " "Info: tco from clock \"clkk\" to destination pin \"showjs\" through register \"goods:g3\|jishi\" is 34.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkk source 10.300 ns + Longest register " "Info: + Longest clock path from clock \"clkk\" to source register is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns clkk 1 CLK PIN_128 100 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_128; Fanout = 100; CLK Node = 'clkk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(0.000 ns) 10.300 ns goods:g3\|jishi 2 REG LC8_C10 1 " "Info: 2: + IC(6.800 ns) + CELL(0.000 ns) = 10.300 ns; Loc. = LC8_C10; Fanout = 1; REG Node = 'goods:g3\|jishi'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clkk goods:g3|jishi } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 33.98 % ) " "Info: Total cell delay = 3.500 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 66.02 % ) " "Info: Total interconnect delay = 6.800 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clkk goods:g3|jishi } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clkk {} clkk~out {} goods:g3|jishi {} } { 0.000ns 0.000ns 6.800ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.100 ns + Longest register pin " "Info: + Longest register to pin delay is 23.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns goods:g3\|jishi 1 REG LC8_C10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C10; Fanout = 1; REG Node = 'goods:g3\|jishi'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { goods:g3|jishi } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.800 ns) 5.600 ns xuanze:u3\|ksjs~0 2 COMB LC1_E8 1 " "Info: 2: + IC(3.800 ns) + CELL(1.800 ns) = 5.600 ns; Loc. = LC1_E8; Fanout = 1; COMB Node = 'xuanze:u3\|ksjs~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { goods:g3|jishi xuanze:u3|ksjs~0 } "NODE_NAME" } } { "xuanze.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/xuanze.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.300 ns) 11.600 ns xuanze:u3\|ksjs 3 COMB LC1_C10 10 " "Info: 3: + IC(3.700 ns) + CELL(2.300 ns) = 11.600 ns; Loc. = LC1_C10; Fanout = 10; COMB Node = 'xuanze:u3\|ksjs'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { xuanze:u3|ksjs~0 xuanze:u3|ksjs } "NODE_NAME" } } { "xuanze.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/xuanze.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.800 ns) 16.700 ns showjs~0 4 COMB LC2_D5 1 " "Info: 4: + IC(3.300 ns) + CELL(1.800 ns) = 16.700 ns; Loc. = LC2_D5; Fanout = 1; COMB Node = 'showjs~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { xuanze:u3|ksjs showjs~0 } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(5.100 ns) 23.100 ns showjs 5 PIN PIN_117 0 " "Info: 5: + IC(1.300 ns) + CELL(5.100 ns) = 23.100 ns; Loc. = PIN_117; Fanout = 0; PIN Node = 'showjs'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { showjs~0 showjs } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 47.62 % ) " "Info: Total cell delay = 11.000 ns ( 47.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.100 ns ( 52.38 % ) " "Info: Total interconnect delay = 12.100 ns ( 52.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.100 ns" { goods:g3|jishi xuanze:u3|ksjs~0 xuanze:u3|ksjs showjs~0 showjs } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "23.100 ns" { goods:g3|jishi {} xuanze:u3|ksjs~0 {} xuanze:u3|ksjs {} showjs~0 {} showjs {} } { 0.000ns 3.800ns 3.700ns 3.300ns 1.300ns } { 0.000ns 1.800ns 2.300ns 1.800ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clkk goods:g3|jishi } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clkk {} clkk~out {} goods:g3|jishi {} } { 0.000ns 0.000ns 6.800ns } { 0.000ns 3.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "23.100 ns" { goods:g3|jishi xuanze:u3|ksjs~0 xuanze:u3|ksjs showjs~0 showjs } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "23.100 ns" { goods:g3|jishi {} xuanze:u3|ksjs~0 {} xuanze:u3|ksjs {} showjs~0 {} showjs {} } { 0.000ns 3.800ns 3.700ns 3.300ns 1.300ns } { 0.000ns 1.800ns 2.300ns 1.800ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "goods:g4\|quehuo0 reset clkk 3.700 ns register " "Info: th for register \"goods:g4\|quehuo0\" (data pin = \"reset\", clock pin = \"clkk\") is 3.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkk destination 9.900 ns + Longest register " "Info: + Longest clock path from clock \"clkk\" to destination register is 9.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns clkk 1 CLK PIN_128 100 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_128; Fanout = 100; CLK Node = 'clkk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(0.000 ns) 9.900 ns goods:g4\|quehuo0 2 REG LC5_E7 2 " "Info: 2: + IC(6.400 ns) + CELL(0.000 ns) = 9.900 ns; Loc. = LC5_E7; Fanout = 2; REG Node = 'goods:g4\|quehuo0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { clkk goods:g4|quehuo0 } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 35.35 % ) " "Info: Total cell delay = 3.500 ns ( 35.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 64.65 % ) " "Info: Total interconnect delay = 6.400 ns ( 64.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { clkk goods:g4|quehuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.900 ns" { clkk {} clkk~out {} goods:g4|quehuo0 {} } { 0.000ns 0.000ns 6.400ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns reset 1 PIN PIN_83 13 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_83; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(1.200 ns) 7.800 ns goods:g4\|quehuo0 2 REG LC5_E7 2 " "Info: 2: + IC(3.100 ns) + CELL(1.200 ns) = 7.800 ns; Loc. = LC5_E7; Fanout = 2; REG Node = 'goods:g4\|quehuo0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { reset goods:g4|quehuo0 } "NODE_NAME" } } { "goods.vhd" "" { Text "C:/Users/Big-peng/Desktop/eda/zidongshoumaiji/goods.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 60.26 % ) " "Info: Total cell delay = 4.700 ns ( 60.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 39.74 % ) " "Info: Total interconnect delay = 3.100 ns ( 39.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { reset goods:g4|quehuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { reset {} reset~out {} goods:g4|quehuo0 {} } { 0.000ns 0.000ns 3.100ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { clkk goods:g4|quehuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.900 ns" { clkk {} clkk~out {} goods:g4|quehuo0 {} } { 0.000ns 0.000ns 6.400ns } { 0.000ns 3.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { reset goods:g4|quehuo0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { reset {} reset~out {} goods:g4|quehuo0 {} } { 0.000ns 0.000ns 3.100ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 25 17:23:21 2021 " "Info: Processing ended: Sat Dec 25 17:23:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
