

================================================================
== Vivado HLS Report for 'update'
================================================================
* Date:           Sat Jun  6 18:25:08 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CarSimOnFPGA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  239|  1537|  239|  1537|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 198
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 39 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 41 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 165 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.43>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%steeringAngle_read = call float @_ssdm_op_Read.ap_auto.float(float %steeringAngle) nounwind" [CarSimOnFPGA/Wheel.cpp:12]   --->   Operation 199 'read' 'steeringAngle_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [2/2] (4.43ns)   --->   "%x_assign = fpext float %steeringAngle_read to double" [CarSimOnFPGA/Wheel.cpp:22]   --->   Operation 200 'fpext' 'x_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 201 [1/2] (4.43ns)   --->   "%x_assign = fpext float %steeringAngle_read to double" [CarSimOnFPGA/Wheel.cpp:22]   --->   Operation 201 'fpext' 'x_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.68>
ST_3 : Operation 202 [2/2] (7.68ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->CarSimOnFPGA/Wheel.cpp:22]   --->   Operation 202 'call' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 203 [2/2] (7.68ns)   --->   "%tmp_i_i1 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->CarSimOnFPGA/Wheel.cpp:23]   --->   Operation 203 'call' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.19>
ST_4 : Operation 204 [1/2] (0.99ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->CarSimOnFPGA/Wheel.cpp:22]   --->   Operation 204 'call' 'tmp_i_i' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 205 [2/2] (5.20ns)   --->   "%cos_steer = fptrunc double %tmp_i_i to float" [CarSimOnFPGA/Wheel.cpp:22]   --->   Operation 205 'fptrunc' 'cos_steer' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 206 [1/2] (0.99ns)   --->   "%tmp_i_i1 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->CarSimOnFPGA/Wheel.cpp:23]   --->   Operation 206 'call' 'tmp_i_i1' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 207 [2/2] (5.20ns)   --->   "%sin_steer = fptrunc double %tmp_i_i1 to float" [CarSimOnFPGA/Wheel.cpp:23]   --->   Operation 207 'fptrunc' 'sin_steer' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.20>
ST_5 : Operation 208 [1/2] (5.20ns)   --->   "%cos_steer = fptrunc double %tmp_i_i to float" [CarSimOnFPGA/Wheel.cpp:22]   --->   Operation 208 'fptrunc' 'cos_steer' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 209 [1/2] (5.20ns)   --->   "%sin_steer = fptrunc double %tmp_i_i1 to float" [CarSimOnFPGA/Wheel.cpp:23]   --->   Operation 209 'fptrunc' 'sin_steer' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%velocity_z_read = call float @_ssdm_op_Read.ap_auto.float(float %velocity_z) nounwind" [CarSimOnFPGA/Wheel.cpp:12]   --->   Operation 210 'read' 'velocity_z_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%velocity_x_read = call float @_ssdm_op_Read.ap_auto.float(float %velocity_x) nounwind" [CarSimOnFPGA/Wheel.cpp:12]   --->   Operation 211 'read' 'velocity_x_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %cos_steer, %velocity_x_read" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 212 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %sin_steer, %velocity_z_read" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 213 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %sin_steer, %velocity_x_read" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 214 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %cos_steer, %velocity_z_read" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 215 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast float %velocity_x_read to i32" [CarSimOnFPGA/Wheel.cpp:31]   --->   Operation 216 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln31, i32 23, i32 30)" [CarSimOnFPGA/Wheel.cpp:31]   --->   Operation 217 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %bitcast_ln31 to i23" [CarSimOnFPGA/Wheel.cpp:31]   --->   Operation 218 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (1.55ns)   --->   "%icmp_ln31 = icmp ne i8 %tmp, -1" [CarSimOnFPGA/Wheel.cpp:31]   --->   Operation 219 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (2.44ns)   --->   "%icmp_ln31_1 = icmp eq i23 %trunc_ln31, 0" [CarSimOnFPGA/Wheel.cpp:31]   --->   Operation 220 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp oeq float %velocity_x_read, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:31]   --->   Operation 221 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.40>
ST_7 : Operation 222 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %cos_steer, %velocity_x_read" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 222 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %sin_steer, %velocity_z_read" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 223 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %sin_steer, %velocity_x_read" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 224 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %cos_steer, %velocity_z_read" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 225 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln31)   --->   "%or_ln31 = or i1 %icmp_ln31_1, %icmp_ln31" [CarSimOnFPGA/Wheel.cpp:31]   --->   Operation 226 'or' 'or_ln31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp oeq float %velocity_x_read, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:31]   --->   Operation 227 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln31 = and i1 %or_ln31, %tmp_5" [CarSimOnFPGA/Wheel.cpp:31]   --->   Operation 228 'and' 'and_ln31' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 229 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %cos_steer, %velocity_x_read" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 229 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %sin_steer, %velocity_z_read" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 230 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %sin_steer, %velocity_x_read" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 231 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %cos_steer, %velocity_z_read" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 232 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 233 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %cos_steer, %velocity_x_read" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 233 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %sin_steer, %velocity_z_read" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 234 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %sin_steer, %velocity_x_read" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 235 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %cos_steer, %velocity_z_read" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 236 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 237 [5/5] (7.25ns)   --->   "%vel_x_local = fsub float %tmp_1, %tmp_2" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 237 'fsub' 'vel_x_local' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [5/5] (7.25ns)   --->   "%vel_z_local = fadd float %tmp_3, %tmp_4" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 238 'fadd' 'vel_z_local' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 239 [4/5] (7.25ns)   --->   "%vel_x_local = fsub float %tmp_1, %tmp_2" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 239 'fsub' 'vel_x_local' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [4/5] (7.25ns)   --->   "%vel_z_local = fadd float %tmp_3, %tmp_4" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 240 'fadd' 'vel_z_local' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 241 [3/5] (7.25ns)   --->   "%vel_x_local = fsub float %tmp_1, %tmp_2" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 241 'fsub' 'vel_x_local' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [3/5] (7.25ns)   --->   "%vel_z_local = fadd float %tmp_3, %tmp_4" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 242 'fadd' 'vel_z_local' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 243 [2/5] (7.25ns)   --->   "%vel_x_local = fsub float %tmp_1, %tmp_2" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 243 'fsub' 'vel_x_local' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [2/5] (7.25ns)   --->   "%vel_z_local = fadd float %tmp_3, %tmp_4" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 244 'fadd' 'vel_z_local' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%load_read = call float @_ssdm_op_Read.ap_auto.float(float %load) nounwind" [CarSimOnFPGA/Wheel.cpp:12]   --->   Operation 245 'read' 'load_read' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%torque_read = call float @_ssdm_op_Read.ap_auto.float(float %torque) nounwind" [CarSimOnFPGA/Wheel.cpp:12]   --->   Operation 246 'read' 'torque_read' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%deltaTime_read = call float @_ssdm_op_Read.ap_auto.float(float %deltaTime) nounwind" [CarSimOnFPGA/Wheel.cpp:12]   --->   Operation 247 'read' 'deltaTime_read' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/5] (7.25ns)   --->   "%vel_x_local = fsub float %tmp_1, %tmp_2" [CarSimOnFPGA/Wheel.cpp:25]   --->   Operation 248 'fsub' 'vel_x_local' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [1/5] (7.25ns)   --->   "%vel_z_local = fadd float %tmp_3, %tmp_4" [CarSimOnFPGA/Wheel.cpp:26]   --->   Operation 249 'fadd' 'vel_z_local' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%wheel_angularVelocit_1 = load float* @wheel_angularVelocit, align 4" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 250 'load' 'wheel_angularVelocit_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "br i1 %and_ln31, label %2, label %1" [CarSimOnFPGA/Wheel.cpp:31]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [4/4] (5.70ns)   --->   "%tmp_6 = fmul float %wheel_angularVelocit_1, 0x3FD3333340000000" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 252 'fmul' 'tmp_6' <Predicate = (!and_ln31)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 253 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %wheel_angularVelocit_1, 0x3FD3333340000000" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 253 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %vel_x_local to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 254 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 255 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 256 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 257 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 258 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 259 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 260 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 261 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 262 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 263 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 264 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 265 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 266 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 267 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 268 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 269 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 270 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 271 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp_56 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 272 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_39 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 273 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_39" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 274 'select' 'p_Val2_5' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.50>
ST_16 : Operation 275 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %wheel_angularVelocit_1, 0x3FD3333340000000" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 275 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 276 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 277 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 278 [1/1] (2.55ns)   --->   "%neg = sub i32 0, %p_Val2_6" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 278 'sub' 'neg' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [1/1] (2.47ns)   --->   "%abscond = icmp sgt i32 %p_Val2_6, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 279 'icmp' 'abscond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [1/1] (0.69ns)   --->   "%abs = select i1 %abscond, i32 %p_Val2_6, i32 %neg" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 280 'select' 'abs' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 281 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %wheel_angularVelocit_1, 0x3FD3333340000000" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 281 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 282 [6/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %abs to float" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 282 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 283 [5/5] (7.25ns)   --->   "%tmp_7 = fsub float %tmp_6, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 283 'fsub' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 284 [5/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %abs to float" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 284 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 285 [16/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 285 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 286 [4/5] (7.25ns)   --->   "%tmp_7 = fsub float %tmp_6, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 286 'fsub' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [4/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %abs to float" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 287 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 288 [15/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 288 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 289 [3/5] (7.25ns)   --->   "%tmp_7 = fsub float %tmp_6, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 289 'fsub' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 290 [3/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %abs to float" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 290 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 291 [14/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 291 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 292 [2/5] (7.25ns)   --->   "%tmp_7 = fsub float %tmp_6, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 292 'fsub' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 293 [2/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %abs to float" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 293 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 294 [13/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 294 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 295 [1/5] (7.25ns)   --->   "%tmp_7 = fsub float %tmp_6, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 295 'fsub' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 296 [1/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %abs to float" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 296 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 297 [12/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 297 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 298 [16/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 298 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 299 [11/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 299 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 300 [15/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 300 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [10/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 301 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 302 [14/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 302 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 303 [9/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 303 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 304 [13/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 304 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 305 [8/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 305 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 306 [12/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 306 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 307 [7/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 307 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 308 [11/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 308 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 309 [6/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 309 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 310 [10/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 310 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 311 [5/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 311 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 312 [9/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 312 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 313 [4/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 313 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 314 [8/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 314 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 315 [3/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 315 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.07>
ST_32 : Operation 316 [7/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 316 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 317 [2/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 317 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.07>
ST_33 : Operation 318 [6/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 318 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 319 [1/16] (6.07ns)   --->   "%tmp_8 = fdiv float %vel_z_local, %vel_x_local" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 319 'fdiv' 'tmp_8' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.07>
ST_34 : Operation 320 [5/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 320 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 321 [2/2] (4.43ns)   --->   "%tmp_9 = fpext float %tmp_8 to double" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 321 'fpext' 'tmp_9' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.07>
ST_35 : Operation 322 [4/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 322 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 323 [1/2] (4.43ns)   --->   "%tmp_9 = fpext float %tmp_8 to double" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 323 'fpext' 'tmp_9' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.14>
ST_36 : Operation 324 [3/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 324 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 325 [2/2] (8.14ns)   --->   "%tmp_10 = call fastcc double @atan(double %tmp_9)" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 325 'call' 'tmp_10' <Predicate = true> <Delay = 8.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.06>
ST_37 : Operation 326 [2/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 326 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 327 [1/2] (1.86ns)   --->   "%tmp_10 = call fastcc double @atan(double %tmp_9)" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 327 'call' 'tmp_10' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 328 [2/2] (5.20ns)   --->   "%slipAngle = fptrunc double %tmp_10 to float" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 328 'fptrunc' 'slipAngle' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.07>
ST_38 : Operation 329 [1/16] (6.07ns)   --->   "%slipRatio = fdiv float %tmp_7, %tmp_s" [CarSimOnFPGA/Wheel.cpp:33]   --->   Operation 329 'fdiv' 'slipRatio' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 330 [1/2] (5.20ns)   --->   "%slipAngle = fptrunc double %tmp_10 to float" [CarSimOnFPGA/Wheel.cpp:34]   --->   Operation 330 'fptrunc' 'slipAngle' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 331 [1/1] (1.76ns)   --->   "br label %8" [CarSimOnFPGA/Wheel.cpp:35]   --->   Operation 331 'br' <Predicate = true> <Delay = 1.76>

State 39 <SV = 14> <Delay = 5.43>
ST_39 : Operation 332 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp olt float %vel_z_local, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 332 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 333 [2/2] (5.43ns)   --->   "%3 = fcmp uno float %vel_z_local, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 333 'fcmp' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 334 [2/2] (5.43ns)   --->   "%4 = fcmp oeq float %vel_z_local, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 334 'fcmp' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 15> <Delay = 6.40>
ST_40 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast float %vel_z_local to i32" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 335 'bitcast' 'bitcast_ln42' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln42, i32 23, i32 30)" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 336 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %bitcast_ln42 to i23" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 337 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 338 [1/1] (1.55ns)   --->   "%icmp_ln42 = icmp ne i8 %tmp_11, -1" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 338 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 339 [1/1] (2.44ns)   --->   "%icmp_ln42_1 = icmp eq i23 %trunc_ln42, 0" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 339 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 340 [1/1] (0.97ns)   --->   "%or_ln42 = or i1 %icmp_ln42_1, %icmp_ln42" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 340 'or' 'or_ln42' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 341 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp olt float %vel_z_local, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 341 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%and_ln42 = and i1 %or_ln42, %tmp_12" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 342 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%select_ln42_1 = select i1 %and_ln42, float -9.000000e+01, float 9.000000e+01" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 343 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 344 [1/2] (5.43ns)   --->   "%3 = fcmp uno float %vel_z_local, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 344 'fcmp' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 345 [1/2] (5.43ns)   --->   "%4 = fcmp oeq float %vel_z_local, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 345 'fcmp' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%5 = xor i1 %3, true" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 346 'xor' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%6 = xor i1 %4, true" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 347 'xor' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%7 = and i1 %5, %6" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 348 'and' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%and_ln42_1 = and i1 %or_ln42, %7" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 349 'and' 'and_ln42_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 350 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %and_ln42_1, float %select_ln42_1, float 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:42]   --->   Operation 350 'select' 'select_ln42' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 351 [1/1] (1.76ns)   --->   "br label %8"   --->   Operation 351 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 38> <Delay = 4.43>
ST_41 : Operation 352 [1/1] (0.00ns)   --->   "%slipRatio_0 = phi float [ %slipRatio, %1 ], [ 0.000000e+00, %2 ]"   --->   Operation 352 'phi' 'slipRatio_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 353 [1/1] (0.00ns)   --->   "%slipAngle_2 = phi float [ %slipAngle, %1 ], [ %select_ln42, %2 ]"   --->   Operation 353 'phi' 'slipAngle_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 354 [2/2] (4.43ns)   --->   "%tmp_13 = fpext float %slipRatio_0 to double" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 354 'fpext' 'tmp_13' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 355 [2/2] (4.43ns)   --->   "%tmp_15 = fpext float %slipAngle_2 to double" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 355 'fpext' 'tmp_15' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 39> <Delay = 4.43>
ST_42 : Operation 356 [1/2] (4.43ns)   --->   "%tmp_13 = fpext float %slipRatio_0 to double" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 356 'fpext' 'tmp_13' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 357 [1/2] (4.43ns)   --->   "%tmp_15 = fpext float %slipAngle_2 to double" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 357 'fpext' 'tmp_15' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 40> <Delay = 8.62>
ST_43 : Operation 358 [31/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 358 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 359 [31/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 359 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 8.62>
ST_44 : Operation 360 [30/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 360 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 361 [30/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 361 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 8.62>
ST_45 : Operation 362 [29/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 362 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 363 [29/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 363 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 8.62>
ST_46 : Operation 364 [28/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 364 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 365 [28/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 365 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 8.62>
ST_47 : Operation 366 [27/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 366 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 367 [27/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 367 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 8.62>
ST_48 : Operation 368 [26/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 368 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 369 [26/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 369 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 8.62>
ST_49 : Operation 370 [25/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 370 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 371 [25/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 371 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 8.62>
ST_50 : Operation 372 [24/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 372 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 373 [24/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 373 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 8.62>
ST_51 : Operation 374 [23/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 374 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 375 [23/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 375 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 49> <Delay = 8.62>
ST_52 : Operation 376 [22/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 376 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 377 [22/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 377 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 50> <Delay = 8.62>
ST_53 : Operation 378 [21/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 378 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 379 [21/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 379 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 51> <Delay = 8.62>
ST_54 : Operation 380 [20/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 380 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 381 [20/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 381 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 52> <Delay = 8.62>
ST_55 : Operation 382 [19/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 382 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 383 [19/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 383 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 53> <Delay = 8.62>
ST_56 : Operation 384 [18/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 384 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 385 [18/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 385 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 54> <Delay = 8.62>
ST_57 : Operation 386 [17/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 386 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 387 [17/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 387 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 55> <Delay = 8.62>
ST_58 : Operation 388 [16/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 388 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 389 [16/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 389 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 56> <Delay = 8.62>
ST_59 : Operation 390 [15/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 390 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 391 [15/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 391 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 57> <Delay = 8.62>
ST_60 : Operation 392 [14/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 392 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 393 [14/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 393 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 58> <Delay = 8.62>
ST_61 : Operation 394 [13/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 394 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 395 [13/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 395 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 59> <Delay = 8.62>
ST_62 : Operation 396 [12/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 396 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 397 [12/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 397 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 60> <Delay = 8.62>
ST_63 : Operation 398 [11/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 398 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 399 [11/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 399 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 61> <Delay = 8.62>
ST_64 : Operation 400 [10/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 400 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 401 [10/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 401 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 62> <Delay = 8.62>
ST_65 : Operation 402 [9/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 402 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 403 [9/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 403 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 63> <Delay = 8.62>
ST_66 : Operation 404 [8/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 404 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 405 [8/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 405 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 64> <Delay = 8.62>
ST_67 : Operation 406 [7/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 406 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 407 [7/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 407 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 65> <Delay = 8.62>
ST_68 : Operation 408 [6/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 408 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 409 [6/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 409 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 66> <Delay = 8.62>
ST_69 : Operation 410 [5/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 410 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 411 [5/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 411 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 67> <Delay = 8.62>
ST_70 : Operation 412 [4/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 412 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 413 [4/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 413 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 68> <Delay = 8.62>
ST_71 : Operation 414 [3/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 414 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 415 [3/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 415 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 69> <Delay = 8.62>
ST_72 : Operation 416 [2/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 416 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 417 [2/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 417 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 70> <Delay = 8.62>
ST_73 : Operation 418 [1/31] (8.62ns)   --->   "%tmp_14 = fdiv double %tmp_13, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 418 'ddiv' 'tmp_14' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 419 [1/31] (8.62ns)   --->   "%tmp_16 = fdiv double %tmp_15, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 419 'ddiv' 'tmp_16' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 71> <Delay = 5.20>
ST_74 : Operation 420 [2/2] (5.20ns)   --->   "%r = fptrunc double %tmp_14 to float" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 420 'fptrunc' 'r' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 421 [2/2] (5.20ns)   --->   "%a = fptrunc double %tmp_16 to float" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 421 'fptrunc' 'a' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 72> <Delay = 5.20>
ST_75 : Operation 422 [1/2] (5.20ns)   --->   "%r = fptrunc double %tmp_14 to float" [CarSimOnFPGA/Wheel.cpp:48]   --->   Operation 422 'fptrunc' 'r' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 423 [1/2] (5.20ns)   --->   "%a = fptrunc double %tmp_16 to float" [CarSimOnFPGA/Wheel.cpp:49]   --->   Operation 423 'fptrunc' 'a' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 73> <Delay = 5.70>
ST_76 : Operation 424 [4/4] (5.70ns)   --->   "%tmp_17 = fmul float %r, %r" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 424 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 425 [4/4] (5.70ns)   --->   "%tmp_18 = fmul float %a, %a" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 425 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 74> <Delay = 5.70>
ST_77 : Operation 426 [3/4] (5.70ns)   --->   "%tmp_17 = fmul float %r, %r" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 426 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 427 [3/4] (5.70ns)   --->   "%tmp_18 = fmul float %a, %a" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 427 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 75> <Delay = 5.70>
ST_78 : Operation 428 [2/4] (5.70ns)   --->   "%tmp_17 = fmul float %r, %r" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 428 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 429 [2/4] (5.70ns)   --->   "%tmp_18 = fmul float %a, %a" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 429 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 76> <Delay = 5.70>
ST_79 : Operation 430 [1/4] (5.70ns)   --->   "%tmp_17 = fmul float %r, %r" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 430 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 431 [1/4] (5.70ns)   --->   "%tmp_18 = fmul float %a, %a" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 431 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 77> <Delay = 7.25>
ST_80 : Operation 432 [5/5] (7.25ns)   --->   "%tmp_19 = fadd float %tmp_17, %tmp_18" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 432 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 78> <Delay = 7.25>
ST_81 : Operation 433 [4/5] (7.25ns)   --->   "%tmp_19 = fadd float %tmp_17, %tmp_18" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 433 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 79> <Delay = 7.25>
ST_82 : Operation 434 [3/5] (7.25ns)   --->   "%tmp_19 = fadd float %tmp_17, %tmp_18" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 434 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 80> <Delay = 7.25>
ST_83 : Operation 435 [2/5] (7.25ns)   --->   "%tmp_19 = fadd float %tmp_17, %tmp_18" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 435 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 81> <Delay = 7.25>
ST_84 : Operation 436 [1/5] (7.25ns)   --->   "%tmp_19 = fadd float %tmp_17, %tmp_18" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 436 'fadd' 'tmp_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 82> <Delay = 8.12>
ST_85 : Operation 437 [12/12] (8.12ns)   --->   "%s = call float @llvm.sqrt.f32(float %tmp_19)" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 437 'fsqrt' 's' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 83> <Delay = 8.12>
ST_86 : Operation 438 [11/12] (8.12ns)   --->   "%s = call float @llvm.sqrt.f32(float %tmp_19)" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 438 'fsqrt' 's' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 84> <Delay = 8.12>
ST_87 : Operation 439 [10/12] (8.12ns)   --->   "%s = call float @llvm.sqrt.f32(float %tmp_19)" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 439 'fsqrt' 's' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 85> <Delay = 8.12>
ST_88 : Operation 440 [9/12] (8.12ns)   --->   "%s = call float @llvm.sqrt.f32(float %tmp_19)" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 440 'fsqrt' 's' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 86> <Delay = 8.12>
ST_89 : Operation 441 [8/12] (8.12ns)   --->   "%s = call float @llvm.sqrt.f32(float %tmp_19)" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 441 'fsqrt' 's' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 87> <Delay = 8.12>
ST_90 : Operation 442 [7/12] (8.12ns)   --->   "%s = call float @llvm.sqrt.f32(float %tmp_19)" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 442 'fsqrt' 's' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 88> <Delay = 8.12>
ST_91 : Operation 443 [6/12] (8.12ns)   --->   "%s = call float @llvm.sqrt.f32(float %tmp_19)" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 443 'fsqrt' 's' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 89> <Delay = 8.12>
ST_92 : Operation 444 [5/12] (8.12ns)   --->   "%s = call float @llvm.sqrt.f32(float %tmp_19)" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 444 'fsqrt' 's' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 90> <Delay = 8.12>
ST_93 : Operation 445 [4/12] (8.12ns)   --->   "%s = call float @llvm.sqrt.f32(float %tmp_19)" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 445 'fsqrt' 's' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 91> <Delay = 8.12>
ST_94 : Operation 446 [3/12] (8.12ns)   --->   "%s = call float @llvm.sqrt.f32(float %tmp_19)" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 446 'fsqrt' 's' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 92> <Delay = 8.12>
ST_95 : Operation 447 [2/12] (8.12ns)   --->   "%s = call float @llvm.sqrt.f32(float %tmp_19)" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 447 'fsqrt' 's' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 93> <Delay = 8.12>
ST_96 : Operation 448 [1/12] (8.12ns)   --->   "%s = call float @llvm.sqrt.f32(float %tmp_19)" [CarSimOnFPGA/Wheel.cpp:50]   --->   Operation 448 'fsqrt' 's' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 94> <Delay = 5.70>
ST_97 : Operation 449 [4/4] (5.70ns)   --->   "%tmp_20 = fmul float %s, 1.000000e+01" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 449 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 95> <Delay = 5.70>
ST_98 : Operation 450 [3/4] (5.70ns)   --->   "%tmp_20 = fmul float %s, 1.000000e+01" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 450 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 96> <Delay = 5.70>
ST_99 : Operation 451 [2/4] (5.70ns)   --->   "%tmp_20 = fmul float %s, 1.000000e+01" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 451 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 97> <Delay = 5.70>
ST_100 : Operation 452 [1/4] (5.70ns)   --->   "%tmp_20 = fmul float %s, 1.000000e+01" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 452 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 453 [2/2] (4.43ns)   --->   "%tmp_23 = fpext float %s to double" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 453 'fpext' 'tmp_23' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 98> <Delay = 4.43>
ST_101 : Operation 454 [2/2] (4.43ns)   --->   "%tmp_21 = fpext float %tmp_20 to double" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 454 'fpext' 'tmp_21' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 455 [1/2] (4.43ns)   --->   "%tmp_23 = fpext float %s to double" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 455 'fpext' 'tmp_23' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 99> <Delay = 7.78>
ST_102 : Operation 456 [1/2] (4.43ns)   --->   "%tmp_21 = fpext float %tmp_20 to double" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 456 'fpext' 'tmp_21' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 457 [6/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 7.140000e-01" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 457 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 100> <Delay = 7.78>
ST_103 : Operation 458 [6/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_21, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 458 'dmul' 'tmp_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 459 [5/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 7.140000e-01" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 459 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 101> <Delay = 7.78>
ST_104 : Operation 460 [5/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_21, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 460 'dmul' 'tmp_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 461 [4/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 7.140000e-01" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 461 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 102> <Delay = 7.78>
ST_105 : Operation 462 [4/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_21, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 462 'dmul' 'tmp_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 463 [3/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 7.140000e-01" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 463 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 103> <Delay = 7.78>
ST_106 : Operation 464 [3/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_21, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 464 'dmul' 'tmp_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 465 [2/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 7.140000e-01" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 465 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 104> <Delay = 7.78>
ST_107 : Operation 466 [2/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_21, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 466 'dmul' 'tmp_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 467 [1/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, 7.140000e-01" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 467 'dmul' 'tmp_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 105> <Delay = 7.78>
ST_108 : Operation 468 [1/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_21, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 468 'dmul' 'tmp_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 469 [6/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 469 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 106> <Delay = 7.78>
ST_109 : Operation 470 [2/2] (5.20ns)   --->   "%long_input = fptrunc double %tmp_22 to float" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 470 'fptrunc' 'long_input' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 471 [5/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 471 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 107> <Delay = 7.78>
ST_110 : Operation 472 [1/2] (5.20ns)   --->   "%long_input = fptrunc double %tmp_22 to float" [CarSimOnFPGA/Wheel.cpp:52]   --->   Operation 472 'fptrunc' 'long_input' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 473 [4/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 473 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 108> <Delay = 7.78>
ST_111 : Operation 474 [3/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 474 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 475 [2/2] (4.43ns)   --->   "%tmp_26 = fpext float %long_input to double" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 475 'fpext' 'tmp_26' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 109> <Delay = 7.78>
ST_112 : Operation 476 [2/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 476 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 477 [1/2] (4.43ns)   --->   "%tmp_26 = fpext float %long_input to double" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 477 'fpext' 'tmp_26' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 110> <Delay = 8.14>
ST_113 : Operation 478 [1/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 2.700000e+00" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 478 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 479 [2/2] (8.14ns)   --->   "%tmp_27 = call fastcc double @atan(double %tmp_26)" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 479 'call' 'tmp_27' <Predicate = true> <Delay = 8.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 111> <Delay = 5.20>
ST_114 : Operation 480 [2/2] (5.20ns)   --->   "%lat_input = fptrunc double %tmp_25 to float" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 480 'fptrunc' 'lat_input' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 481 [1/2] (1.86ns)   --->   "%tmp_27 = call fastcc double @atan(double %tmp_26)" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 481 'call' 'tmp_27' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 112> <Delay = 8.23>
ST_115 : Operation 482 [1/2] (5.20ns)   --->   "%lat_input = fptrunc double %tmp_25 to float" [CarSimOnFPGA/Wheel.cpp:53]   --->   Operation 482 'fptrunc' 'lat_input' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 483 [5/5] (8.23ns)   --->   "%tmp_28 = fsub double %tmp_26, %tmp_27" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 483 'dsub' 'tmp_28' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 113> <Delay = 8.23>
ST_116 : Operation 484 [4/5] (8.23ns)   --->   "%tmp_28 = fsub double %tmp_26, %tmp_27" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 484 'dsub' 'tmp_28' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 485 [2/2] (4.43ns)   --->   "%tmp_33 = fpext float %lat_input to double" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 485 'fpext' 'tmp_33' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 114> <Delay = 8.23>
ST_117 : Operation 486 [3/5] (8.23ns)   --->   "%tmp_28 = fsub double %tmp_26, %tmp_27" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 486 'dsub' 'tmp_28' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 487 [1/2] (4.43ns)   --->   "%tmp_33 = fpext float %lat_input to double" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 487 'fpext' 'tmp_33' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 118 <SV = 115> <Delay = 8.23>
ST_118 : Operation 488 [2/5] (8.23ns)   --->   "%tmp_28 = fsub double %tmp_26, %tmp_27" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 488 'dsub' 'tmp_28' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 489 [2/2] (8.14ns)   --->   "%tmp_35 = call fastcc double @atan(double %tmp_33)" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 489 'call' 'tmp_35' <Predicate = true> <Delay = 8.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 116> <Delay = 8.23>
ST_119 : Operation 490 [1/5] (8.23ns)   --->   "%tmp_28 = fsub double %tmp_26, %tmp_27" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 490 'dsub' 'tmp_28' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 491 [1/2] (1.86ns)   --->   "%tmp_35 = call fastcc double @atan(double %tmp_33)" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 491 'call' 'tmp_35' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 117> <Delay = 7.78>
ST_120 : Operation 492 [6/6] (7.78ns)   --->   "%tmp_29 = fmul double %tmp_28, 9.700000e-01" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 492 'dmul' 'tmp_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 493 [6/6] (7.78ns)   --->   "%tmp_34 = fmul double %tmp_33, 1.200000e+00" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 493 'dmul' 'tmp_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 494 [6/6] (7.78ns)   --->   "%tmp_36 = fmul double %tmp_35, -2.000000e-01" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 494 'dmul' 'tmp_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 118> <Delay = 7.78>
ST_121 : Operation 495 [5/6] (7.78ns)   --->   "%tmp_29 = fmul double %tmp_28, 9.700000e-01" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 495 'dmul' 'tmp_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 496 [5/6] (7.78ns)   --->   "%tmp_34 = fmul double %tmp_33, 1.200000e+00" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 496 'dmul' 'tmp_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 497 [5/6] (7.78ns)   --->   "%tmp_36 = fmul double %tmp_35, -2.000000e-01" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 497 'dmul' 'tmp_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 119> <Delay = 7.78>
ST_122 : Operation 498 [4/6] (7.78ns)   --->   "%tmp_29 = fmul double %tmp_28, 9.700000e-01" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 498 'dmul' 'tmp_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 499 [4/6] (7.78ns)   --->   "%tmp_34 = fmul double %tmp_33, 1.200000e+00" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 499 'dmul' 'tmp_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 500 [4/6] (7.78ns)   --->   "%tmp_36 = fmul double %tmp_35, -2.000000e-01" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 500 'dmul' 'tmp_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 120> <Delay = 7.78>
ST_123 : Operation 501 [3/6] (7.78ns)   --->   "%tmp_29 = fmul double %tmp_28, 9.700000e-01" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 501 'dmul' 'tmp_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 502 [3/6] (7.78ns)   --->   "%tmp_34 = fmul double %tmp_33, 1.200000e+00" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 502 'dmul' 'tmp_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 503 [3/6] (7.78ns)   --->   "%tmp_36 = fmul double %tmp_35, -2.000000e-01" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 503 'dmul' 'tmp_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 121> <Delay = 7.78>
ST_124 : Operation 504 [2/6] (7.78ns)   --->   "%tmp_29 = fmul double %tmp_28, 9.700000e-01" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 504 'dmul' 'tmp_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 505 [2/6] (7.78ns)   --->   "%tmp_34 = fmul double %tmp_33, 1.200000e+00" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 505 'dmul' 'tmp_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 506 [2/6] (7.78ns)   --->   "%tmp_36 = fmul double %tmp_35, -2.000000e-01" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 506 'dmul' 'tmp_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 122> <Delay = 7.78>
ST_125 : Operation 507 [1/6] (7.78ns)   --->   "%tmp_29 = fmul double %tmp_28, 9.700000e-01" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 507 'dmul' 'tmp_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 508 [1/6] (7.78ns)   --->   "%tmp_34 = fmul double %tmp_33, 1.200000e+00" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 508 'dmul' 'tmp_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 509 [1/6] (7.78ns)   --->   "%tmp_36 = fmul double %tmp_35, -2.000000e-01" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 509 'dmul' 'tmp_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 123> <Delay = 8.23>
ST_126 : Operation 510 [5/5] (8.23ns)   --->   "%tmp_30 = fsub double %tmp_26, %tmp_29" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 510 'dsub' 'tmp_30' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 511 [5/5] (8.23ns)   --->   "%tmp_37 = fadd double %tmp_34, %tmp_36" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 511 'dadd' 'tmp_37' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 124> <Delay = 8.23>
ST_127 : Operation 512 [4/5] (8.23ns)   --->   "%tmp_30 = fsub double %tmp_26, %tmp_29" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 512 'dsub' 'tmp_30' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 513 [4/5] (8.23ns)   --->   "%tmp_37 = fadd double %tmp_34, %tmp_36" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 513 'dadd' 'tmp_37' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 125> <Delay = 8.23>
ST_128 : Operation 514 [3/5] (8.23ns)   --->   "%tmp_30 = fsub double %tmp_26, %tmp_29" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 514 'dsub' 'tmp_30' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 515 [3/5] (8.23ns)   --->   "%tmp_37 = fadd double %tmp_34, %tmp_36" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 515 'dadd' 'tmp_37' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 126> <Delay = 8.23>
ST_129 : Operation 516 [2/5] (8.23ns)   --->   "%tmp_30 = fsub double %tmp_26, %tmp_29" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 516 'dsub' 'tmp_30' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 517 [2/5] (8.23ns)   --->   "%tmp_37 = fadd double %tmp_34, %tmp_36" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 517 'dadd' 'tmp_37' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 127> <Delay = 8.23>
ST_130 : Operation 518 [1/5] (8.23ns)   --->   "%tmp_30 = fsub double %tmp_26, %tmp_29" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 518 'dsub' 'tmp_30' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 519 [1/5] (8.23ns)   --->   "%tmp_37 = fadd double %tmp_34, %tmp_36" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 519 'dadd' 'tmp_37' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 128> <Delay = 8.14>
ST_131 : Operation 520 [2/2] (8.14ns)   --->   "%tmp_31 = call fastcc double @atan(double %tmp_30)" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 520 'call' 'tmp_31' <Predicate = true> <Delay = 8.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_131 : Operation 521 [2/2] (8.14ns)   --->   "%tmp_38 = call fastcc double @atan(double %tmp_37)" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 521 'call' 'tmp_38' <Predicate = true> <Delay = 8.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 129> <Delay = 1.86>
ST_132 : Operation 522 [1/2] (1.86ns)   --->   "%tmp_31 = call fastcc double @atan(double %tmp_30)" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 522 'call' 'tmp_31' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_132 : Operation 523 [1/2] (1.86ns)   --->   "%tmp_38 = call fastcc double @atan(double %tmp_37)" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 523 'call' 'tmp_38' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 130> <Delay = 7.78>
ST_133 : Operation 524 [6/6] (7.78ns)   --->   "%x_assign_2 = fmul double %tmp_31, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 524 'dmul' 'x_assign_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 525 [6/6] (7.78ns)   --->   "%x_assign_3 = fmul double %tmp_38, 1.400000e+00" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 525 'dmul' 'x_assign_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 131> <Delay = 7.78>
ST_134 : Operation 526 [5/6] (7.78ns)   --->   "%x_assign_2 = fmul double %tmp_31, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 526 'dmul' 'x_assign_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 527 [5/6] (7.78ns)   --->   "%x_assign_3 = fmul double %tmp_38, 1.400000e+00" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 527 'dmul' 'x_assign_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 132> <Delay = 7.78>
ST_135 : Operation 528 [4/6] (7.78ns)   --->   "%x_assign_2 = fmul double %tmp_31, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 528 'dmul' 'x_assign_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 529 [4/6] (7.78ns)   --->   "%x_assign_3 = fmul double %tmp_38, 1.400000e+00" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 529 'dmul' 'x_assign_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 133> <Delay = 7.78>
ST_136 : Operation 530 [3/6] (7.78ns)   --->   "%x_assign_2 = fmul double %tmp_31, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 530 'dmul' 'x_assign_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 531 [3/6] (7.78ns)   --->   "%x_assign_3 = fmul double %tmp_38, 1.400000e+00" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 531 'dmul' 'x_assign_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 134> <Delay = 7.78>
ST_137 : Operation 532 [2/6] (7.78ns)   --->   "%x_assign_2 = fmul double %tmp_31, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 532 'dmul' 'x_assign_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 533 [2/6] (7.78ns)   --->   "%x_assign_3 = fmul double %tmp_38, 1.400000e+00" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 533 'dmul' 'x_assign_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 135> <Delay = 7.78>
ST_138 : Operation 534 [1/6] (7.78ns)   --->   "%x_assign_2 = fmul double %tmp_31, 1.900000e+00" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 534 'dmul' 'x_assign_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 535 [1/6] (7.78ns)   --->   "%x_assign_3 = fmul double %tmp_38, 1.400000e+00" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 535 'dmul' 'x_assign_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 136> <Delay = 7.68>
ST_139 : Operation 536 [2/2] (7.68ns)   --->   "%tmp_i_i2 = call fastcc double @"sin_or_cos<double>"(double %x_assign_2, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 536 'call' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 537 [2/2] (7.68ns)   --->   "%tmp_i_i3 = call fastcc double @"sin_or_cos<double>"(double %x_assign_3, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 537 'call' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 137> <Delay = 7.18>
ST_140 : Operation 538 [1/2] (0.99ns)   --->   "%tmp_i_i2 = call fastcc double @"sin_or_cos<double>"(double %x_assign_2, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 538 'call' 'tmp_i_i2' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_140 : Operation 539 [2/2] (5.20ns)   --->   "%longForce = fptrunc double %tmp_i_i2 to float" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 539 'fptrunc' 'longForce' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 540 [1/2] (0.99ns)   --->   "%tmp_i_i3 = call fastcc double @"sin_or_cos<double>"(double %x_assign_3, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 540 'call' 'tmp_i_i3' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_140 : Operation 541 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast double %tmp_i_i3 to i64" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 541 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 542 [1/1] (0.99ns)   --->   "%xor_ln55 = xor i64 %bitcast_ln55, -9223372036854775808" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 542 'xor' 'xor_ln55' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 543 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i64 %xor_ln55 to double" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 543 'bitcast' 'bitcast_ln55_1' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 544 [2/2] (5.20ns)   --->   "%latForce = fptrunc double %bitcast_ln55_1 to float" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 544 'fptrunc' 'latForce' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 545 [2/2] (5.43ns)   --->   "%tmp_53 = fcmp oeq float %s, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:58]   --->   Operation 545 'fcmp' 'tmp_53' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 138> <Delay = 8.17>
ST_141 : Operation 546 [1/2] (5.20ns)   --->   "%longForce = fptrunc double %tmp_i_i2 to float" [CarSimOnFPGA/Wheel.cpp:54]   --->   Operation 546 'fptrunc' 'longForce' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 547 [1/2] (5.20ns)   --->   "%latForce = fptrunc double %bitcast_ln55_1 to float" [CarSimOnFPGA/Wheel.cpp:55]   --->   Operation 547 'fptrunc' 'latForce' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 548 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast float %s to i32" [CarSimOnFPGA/Wheel.cpp:58]   --->   Operation 548 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln58, i32 23, i32 30)" [CarSimOnFPGA/Wheel.cpp:58]   --->   Operation 549 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %bitcast_ln58 to i23" [CarSimOnFPGA/Wheel.cpp:58]   --->   Operation 550 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 551 [1/1] (1.55ns)   --->   "%icmp_ln58 = icmp ne i8 %tmp_40, -1" [CarSimOnFPGA/Wheel.cpp:58]   --->   Operation 551 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 552 [1/1] (2.44ns)   --->   "%icmp_ln58_1 = icmp eq i23 %trunc_ln58, 0" [CarSimOnFPGA/Wheel.cpp:58]   --->   Operation 552 'icmp' 'icmp_ln58_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln58)   --->   "%or_ln58 = or i1 %icmp_ln58_1, %icmp_ln58" [CarSimOnFPGA/Wheel.cpp:58]   --->   Operation 553 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 554 [1/2] (5.43ns)   --->   "%tmp_53 = fcmp oeq float %s, 0.000000e+00" [CarSimOnFPGA/Wheel.cpp:58]   --->   Operation 554 'fcmp' 'tmp_53' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 555 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln58 = and i1 %or_ln58, %tmp_53" [CarSimOnFPGA/Wheel.cpp:58]   --->   Operation 555 'and' 'and_ln58' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 556 [1/1] (1.76ns)   --->   "br i1 %and_ln58, label %._crit_edge, label %9" [CarSimOnFPGA/Wheel.cpp:58]   --->   Operation 556 'br' <Predicate = true> <Delay = 1.76>
ST_141 : Operation 557 [16/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 557 'fdiv' 'tmp_41' <Predicate = (!and_ln58)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 558 [16/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 558 'fdiv' 'tmp_43' <Predicate = (!and_ln58)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 139> <Delay = 6.07>
ST_142 : Operation 559 [15/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 559 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 560 [15/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 560 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 140> <Delay = 6.07>
ST_143 : Operation 561 [14/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 561 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 562 [14/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 562 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 141> <Delay = 6.07>
ST_144 : Operation 563 [13/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 563 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 564 [13/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 564 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 142> <Delay = 6.07>
ST_145 : Operation 565 [12/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 565 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 566 [12/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 566 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 143> <Delay = 6.07>
ST_146 : Operation 567 [11/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 567 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 568 [11/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 568 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 144> <Delay = 6.07>
ST_147 : Operation 569 [10/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 569 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 570 [10/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 570 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 145> <Delay = 6.07>
ST_148 : Operation 571 [9/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 571 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 572 [9/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 572 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 146> <Delay = 6.07>
ST_149 : Operation 573 [8/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 573 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 574 [8/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 574 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 147> <Delay = 6.07>
ST_150 : Operation 575 [7/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 575 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 576 [7/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 576 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 148> <Delay = 6.07>
ST_151 : Operation 577 [6/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 577 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 578 [6/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 578 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 149> <Delay = 6.07>
ST_152 : Operation 579 [5/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 579 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 580 [5/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 580 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 150> <Delay = 6.07>
ST_153 : Operation 581 [4/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 581 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 582 [4/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 582 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 151> <Delay = 6.07>
ST_154 : Operation 583 [3/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 583 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 584 [3/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 584 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 152> <Delay = 6.07>
ST_155 : Operation 585 [2/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 585 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 586 [2/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 586 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 153> <Delay = 6.07>
ST_156 : Operation 587 [1/16] (6.07ns)   --->   "%tmp_41 = fdiv float %r, %s" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 587 'fdiv' 'tmp_41' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 588 [1/16] (6.07ns)   --->   "%tmp_43 = fdiv float %a, %s" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 588 'fdiv' 'tmp_43' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 154> <Delay = 5.70>
ST_157 : Operation 589 [4/4] (5.70ns)   --->   "%tmp_42 = fmul float %tmp_41, %load_read" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 589 'fmul' 'tmp_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 590 [4/4] (5.70ns)   --->   "%tmp_44 = fmul float %tmp_43, %load_read" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 590 'fmul' 'tmp_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 155> <Delay = 5.70>
ST_158 : Operation 591 [3/4] (5.70ns)   --->   "%tmp_42 = fmul float %tmp_41, %load_read" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 591 'fmul' 'tmp_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 592 [3/4] (5.70ns)   --->   "%tmp_44 = fmul float %tmp_43, %load_read" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 592 'fmul' 'tmp_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 156> <Delay = 5.70>
ST_159 : Operation 593 [2/4] (5.70ns)   --->   "%tmp_42 = fmul float %tmp_41, %load_read" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 593 'fmul' 'tmp_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 594 [2/4] (5.70ns)   --->   "%tmp_44 = fmul float %tmp_43, %load_read" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 594 'fmul' 'tmp_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 157> <Delay = 5.70>
ST_160 : Operation 595 [1/4] (5.70ns)   --->   "%tmp_42 = fmul float %tmp_41, %load_read" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 595 'fmul' 'tmp_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 596 [1/4] (5.70ns)   --->   "%tmp_44 = fmul float %tmp_43, %load_read" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 596 'fmul' 'tmp_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 158> <Delay = 5.70>
ST_161 : Operation 597 [4/4] (5.70ns)   --->   "%x = fmul float %tmp_42, %longForce" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 597 'fmul' 'x' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 598 [4/4] (5.70ns)   --->   "%z = fmul float %tmp_44, %latForce" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 598 'fmul' 'z' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 159> <Delay = 5.70>
ST_162 : Operation 599 [3/4] (5.70ns)   --->   "%x = fmul float %tmp_42, %longForce" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 599 'fmul' 'x' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 600 [3/4] (5.70ns)   --->   "%z = fmul float %tmp_44, %latForce" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 600 'fmul' 'z' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 160> <Delay = 5.70>
ST_163 : Operation 601 [2/4] (5.70ns)   --->   "%x = fmul float %tmp_42, %longForce" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 601 'fmul' 'x' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 602 [2/4] (5.70ns)   --->   "%z = fmul float %tmp_44, %latForce" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 602 'fmul' 'z' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 161> <Delay = 5.70>
ST_164 : Operation 603 [1/4] (5.70ns)   --->   "%x = fmul float %tmp_42, %longForce" [CarSimOnFPGA/Wheel.cpp:60]   --->   Operation 603 'fmul' 'x' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 604 [1/4] (5.70ns)   --->   "%z = fmul float %tmp_44, %latForce" [CarSimOnFPGA/Wheel.cpp:61]   --->   Operation 604 'fmul' 'z' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 605 [1/1] (1.76ns)   --->   "br label %._crit_edge" [CarSimOnFPGA/Wheel.cpp:62]   --->   Operation 605 'br' <Predicate = true> <Delay = 1.76>

State 165 <SV = 162> <Delay = 6.69>
ST_165 : Operation 606 [1/1] (0.00ns)   --->   "%x_0 = phi float [ %x, %9 ], [ 0.000000e+00, %8 ]"   --->   Operation 606 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 607 [1/1] (0.00ns)   --->   "%z_0 = phi float [ %z, %9 ], [ 0.000000e+00, %8 ]"   --->   Operation 607 'phi' 'z_0' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 608 [4/4] (5.70ns)   --->   "%tmp_45 = fmul float %x_0, 0x3FD3333340000000" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 608 'fmul' 'tmp_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 609 [4/4] (5.70ns)   --->   "%tmp_49 = fmul float %cos_steer, %x_0" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 609 'fmul' 'tmp_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 610 [4/4] (5.70ns)   --->   "%tmp_50 = fmul float %sin_steer, %z_0" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 610 'fmul' 'tmp_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast float %sin_steer to i32" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 611 'bitcast' 'bitcast_ln67' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 612 [1/1] (0.99ns)   --->   "%xor_ln67 = xor i32 %bitcast_ln67, -2147483648" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 612 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 613 [1/1] (0.00ns)   --->   "%bitcast_ln67_1 = bitcast i32 %xor_ln67 to float" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 613 'bitcast' 'bitcast_ln67_1' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 614 [4/4] (5.70ns)   --->   "%tmp_51 = fmul float %x_0, %bitcast_ln67_1" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 614 'fmul' 'tmp_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 615 [4/4] (5.70ns)   --->   "%tmp_52 = fmul float %cos_steer, %z_0" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 615 'fmul' 'tmp_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 163> <Delay = 5.70>
ST_166 : Operation 616 [3/4] (5.70ns)   --->   "%tmp_45 = fmul float %x_0, 0x3FD3333340000000" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 616 'fmul' 'tmp_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 617 [3/4] (5.70ns)   --->   "%tmp_49 = fmul float %cos_steer, %x_0" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 617 'fmul' 'tmp_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 618 [3/4] (5.70ns)   --->   "%tmp_50 = fmul float %sin_steer, %z_0" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 618 'fmul' 'tmp_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 619 [3/4] (5.70ns)   --->   "%tmp_51 = fmul float %x_0, %bitcast_ln67_1" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 619 'fmul' 'tmp_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 620 [3/4] (5.70ns)   --->   "%tmp_52 = fmul float %cos_steer, %z_0" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 620 'fmul' 'tmp_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 164> <Delay = 5.70>
ST_167 : Operation 621 [2/4] (5.70ns)   --->   "%tmp_45 = fmul float %x_0, 0x3FD3333340000000" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 621 'fmul' 'tmp_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 622 [2/4] (5.70ns)   --->   "%tmp_49 = fmul float %cos_steer, %x_0" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 622 'fmul' 'tmp_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 623 [2/4] (5.70ns)   --->   "%tmp_50 = fmul float %sin_steer, %z_0" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 623 'fmul' 'tmp_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 624 [2/4] (5.70ns)   --->   "%tmp_51 = fmul float %x_0, %bitcast_ln67_1" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 624 'fmul' 'tmp_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 625 [2/4] (5.70ns)   --->   "%tmp_52 = fmul float %cos_steer, %z_0" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 625 'fmul' 'tmp_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 165> <Delay = 5.70>
ST_168 : Operation 626 [1/4] (5.70ns)   --->   "%tmp_45 = fmul float %x_0, 0x3FD3333340000000" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 626 'fmul' 'tmp_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 627 [1/4] (5.70ns)   --->   "%tmp_49 = fmul float %cos_steer, %x_0" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 627 'fmul' 'tmp_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 628 [1/4] (5.70ns)   --->   "%tmp_50 = fmul float %sin_steer, %z_0" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 628 'fmul' 'tmp_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 629 [1/4] (5.70ns)   --->   "%tmp_51 = fmul float %x_0, %bitcast_ln67_1" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 629 'fmul' 'tmp_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 630 [1/4] (5.70ns)   --->   "%tmp_52 = fmul float %cos_steer, %z_0" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 630 'fmul' 'tmp_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 166> <Delay = 7.25>
ST_169 : Operation 631 [5/5] (7.25ns)   --->   "%tmp_46 = fsub float %torque_read, %tmp_45" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 631 'fsub' 'tmp_46' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 632 [5/5] (7.25ns)   --->   "%force_x_write_assign = fadd float %tmp_49, %tmp_50" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 632 'fadd' 'force_x_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 633 [5/5] (7.25ns)   --->   "%force_z_write_assign = fadd float %tmp_51, %tmp_52" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 633 'fadd' 'force_z_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 167> <Delay = 7.25>
ST_170 : Operation 634 [4/5] (7.25ns)   --->   "%tmp_46 = fsub float %torque_read, %tmp_45" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 634 'fsub' 'tmp_46' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 635 [4/5] (7.25ns)   --->   "%force_x_write_assign = fadd float %tmp_49, %tmp_50" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 635 'fadd' 'force_x_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 636 [4/5] (7.25ns)   --->   "%force_z_write_assign = fadd float %tmp_51, %tmp_52" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 636 'fadd' 'force_z_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 168> <Delay = 7.25>
ST_171 : Operation 637 [3/5] (7.25ns)   --->   "%tmp_46 = fsub float %torque_read, %tmp_45" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 637 'fsub' 'tmp_46' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 638 [3/5] (7.25ns)   --->   "%force_x_write_assign = fadd float %tmp_49, %tmp_50" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 638 'fadd' 'force_x_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 639 [3/5] (7.25ns)   --->   "%force_z_write_assign = fadd float %tmp_51, %tmp_52" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 639 'fadd' 'force_z_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 169> <Delay = 7.25>
ST_172 : Operation 640 [2/5] (7.25ns)   --->   "%tmp_46 = fsub float %torque_read, %tmp_45" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 640 'fsub' 'tmp_46' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 641 [2/5] (7.25ns)   --->   "%force_x_write_assign = fadd float %tmp_49, %tmp_50" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 641 'fadd' 'force_x_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 642 [2/5] (7.25ns)   --->   "%force_z_write_assign = fadd float %tmp_51, %tmp_52" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 642 'fadd' 'force_z_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 170> <Delay = 7.25>
ST_173 : Operation 643 [1/5] (7.25ns)   --->   "%tmp_46 = fsub float %torque_read, %tmp_45" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 643 'fsub' 'tmp_46' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 644 [1/5] (7.25ns)   --->   "%force_x_write_assign = fadd float %tmp_49, %tmp_50" [CarSimOnFPGA/Wheel.cpp:66]   --->   Operation 644 'fadd' 'force_x_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 645 [1/5] (7.25ns)   --->   "%force_z_write_assign = fadd float %tmp_51, %tmp_52" [CarSimOnFPGA/Wheel.cpp:67]   --->   Operation 645 'fadd' 'force_z_write_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 171> <Delay = 6.07>
ST_174 : Operation 646 [16/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 646 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 172> <Delay = 6.07>
ST_175 : Operation 647 [15/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 647 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 173> <Delay = 6.07>
ST_176 : Operation 648 [14/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 648 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 174> <Delay = 6.07>
ST_177 : Operation 649 [13/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 649 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 175> <Delay = 6.07>
ST_178 : Operation 650 [12/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 650 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 176> <Delay = 6.07>
ST_179 : Operation 651 [11/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 651 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 177> <Delay = 6.07>
ST_180 : Operation 652 [10/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 652 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 178> <Delay = 6.07>
ST_181 : Operation 653 [9/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 653 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 179> <Delay = 6.07>
ST_182 : Operation 654 [8/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 654 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 180> <Delay = 6.07>
ST_183 : Operation 655 [7/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 655 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 181> <Delay = 6.07>
ST_184 : Operation 656 [6/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 656 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 182> <Delay = 6.07>
ST_185 : Operation 657 [5/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 657 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 183> <Delay = 6.07>
ST_186 : Operation 658 [4/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 658 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 184> <Delay = 6.07>
ST_187 : Operation 659 [3/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 659 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 185> <Delay = 6.07>
ST_188 : Operation 660 [2/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 660 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 186> <Delay = 6.07>
ST_189 : Operation 661 [1/16] (6.07ns)   --->   "%tmp_47 = fdiv float %tmp_46, 5.000000e+00" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 661 'fdiv' 'tmp_47' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 187> <Delay = 5.70>
ST_190 : Operation 662 [4/4] (5.70ns)   --->   "%tmp_48 = fmul float %tmp_47, %deltaTime_read" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 662 'fmul' 'tmp_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 188> <Delay = 5.70>
ST_191 : Operation 663 [3/4] (5.70ns)   --->   "%tmp_48 = fmul float %tmp_47, %deltaTime_read" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 663 'fmul' 'tmp_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 189> <Delay = 5.70>
ST_192 : Operation 664 [2/4] (5.70ns)   --->   "%tmp_48 = fmul float %tmp_47, %deltaTime_read" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 664 'fmul' 'tmp_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 190> <Delay = 5.70>
ST_193 : Operation 665 [1/4] (5.70ns)   --->   "%tmp_48 = fmul float %tmp_47, %deltaTime_read" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 665 'fmul' 'tmp_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 191> <Delay = 7.25>
ST_194 : Operation 666 [5/5] (7.25ns)   --->   "%angularVel_write_ass = fadd float %wheel_angularVelocit_1, %tmp_48" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 666 'fadd' 'angularVel_write_ass' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 192> <Delay = 7.25>
ST_195 : Operation 667 [4/5] (7.25ns)   --->   "%angularVel_write_ass = fadd float %wheel_angularVelocit_1, %tmp_48" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 667 'fadd' 'angularVel_write_ass' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 193> <Delay = 7.25>
ST_196 : Operation 668 [3/5] (7.25ns)   --->   "%angularVel_write_ass = fadd float %wheel_angularVelocit_1, %tmp_48" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 668 'fadd' 'angularVel_write_ass' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 194> <Delay = 7.25>
ST_197 : Operation 669 [2/5] (7.25ns)   --->   "%angularVel_write_ass = fadd float %wheel_angularVelocit_1, %tmp_48" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 669 'fadd' 'angularVel_write_ass' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 195> <Delay = 7.25>
ST_198 : Operation 670 [1/5] (7.25ns)   --->   "%angularVel_write_ass = fadd float %wheel_angularVelocit_1, %tmp_48" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 670 'fadd' 'angularVel_write_ass' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 671 [1/1] (0.00ns)   --->   "store float %angularVel_write_ass, float* @wheel_angularVelocit, align 4" [CarSimOnFPGA/Wheel.cpp:64]   --->   Operation 671 'store' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 672 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float, float } undef, float %force_x_write_assign, 0" [CarSimOnFPGA/Wheel.cpp:69]   --->   Operation 672 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 673 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float } %mrv, float %force_z_write_assign, 1" [CarSimOnFPGA/Wheel.cpp:69]   --->   Operation 673 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 674 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { float, float, float } %mrv_1, float %angularVel_write_ass, 2" [CarSimOnFPGA/Wheel.cpp:69]   --->   Operation 674 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 675 [1/1] (0.00ns)   --->   "ret { float, float, float } %mrv_2" [CarSimOnFPGA/Wheel.cpp:69]   --->   Operation 675 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.44ns
The critical path consists of the following:
	wire read on port 'steeringAngle' (CarSimOnFPGA/Wheel.cpp:12) [15]  (0 ns)
	'fpext' operation ('x', CarSimOnFPGA/Wheel.cpp:22) [21]  (4.44 ns)

 <State 2>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('x', CarSimOnFPGA/Wheel.cpp:22) [21]  (4.44 ns)

 <State 3>: 7.69ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->CarSimOnFPGA/Wheel.cpp:22) to 'sin_or_cos<double>' [22]  (7.69 ns)

 <State 4>: 6.2ns
The critical path consists of the following:
	'call' operation ('tmp_i_i', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->CarSimOnFPGA/Wheel.cpp:22) to 'sin_or_cos<double>' [22]  (0.993 ns)
	'fptrunc' operation ('cos_steer', CarSimOnFPGA/Wheel.cpp:22) [23]  (5.2 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('cos_steer', CarSimOnFPGA/Wheel.cpp:22) [23]  (5.2 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	wire read on port 'velocity_z' (CarSimOnFPGA/Wheel.cpp:12) [17]  (0 ns)
	'fmul' operation ('tmp_2', CarSimOnFPGA/Wheel.cpp:25) [27]  (5.7 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', CarSimOnFPGA/Wheel.cpp:31) [38]  (5.43 ns)
	'and' operation ('and_ln31', CarSimOnFPGA/Wheel.cpp:31) [39]  (0.978 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', CarSimOnFPGA/Wheel.cpp:25) [26]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', CarSimOnFPGA/Wheel.cpp:25) [26]  (5.7 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('vel_x_local', CarSimOnFPGA/Wheel.cpp:25) [28]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('vel_x_local', CarSimOnFPGA/Wheel.cpp:25) [28]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('vel_x_local', CarSimOnFPGA/Wheel.cpp:25) [28]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('vel_x_local', CarSimOnFPGA/Wheel.cpp:25) [28]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('vel_x_local', CarSimOnFPGA/Wheel.cpp:25) [28]  (7.26 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33) [52]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33) [56]  (0.968 ns)
	'shl' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33) [61]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33) [65]  (4.42 ns)

 <State 16>: 6.5ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33) [66]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33) [67]  (0.698 ns)
	'sub' operation ('neg', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33) [68]  (2.55 ns)
	'select' operation ('abs', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->CarSimOnFPGA/Wheel.cpp:33) [70]  (0.698 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_s', CarSimOnFPGA/Wheel.cpp:33) [71]  (6.41 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_7', CarSimOnFPGA/Wheel.cpp:33) [44]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_7', CarSimOnFPGA/Wheel.cpp:33) [44]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_7', CarSimOnFPGA/Wheel.cpp:33) [44]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_7', CarSimOnFPGA/Wheel.cpp:33) [44]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_7', CarSimOnFPGA/Wheel.cpp:33) [44]  (7.26 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 36>: 8.14ns
The critical path consists of the following:
	'call' operation ('tmp_10', CarSimOnFPGA/Wheel.cpp:34) to 'atan' [75]  (8.14 ns)

 <State 37>: 7.06ns
The critical path consists of the following:
	'call' operation ('tmp_10', CarSimOnFPGA/Wheel.cpp:34) to 'atan' [75]  (1.86 ns)
	'fptrunc' operation ('slipAngle', CarSimOnFPGA/Wheel.cpp:34) [76]  (5.2 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [72]  (6.08 ns)

 <State 39>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', CarSimOnFPGA/Wheel.cpp:42) [85]  (5.43 ns)

 <State 40>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', CarSimOnFPGA/Wheel.cpp:42) [85]  (5.43 ns)
	'and' operation ('and_ln42', CarSimOnFPGA/Wheel.cpp:42) [86]  (0 ns)
	'select' operation ('select_ln42_1', CarSimOnFPGA/Wheel.cpp:42) [87]  (0 ns)
	'select' operation ('select_ln42', CarSimOnFPGA/Wheel.cpp:42) [94]  (0.978 ns)

 <State 41>: 4.44ns
The critical path consists of the following:
	'phi' operation ('slipRatio') with incoming values : ('slipRatio', CarSimOnFPGA/Wheel.cpp:33) [97]  (0 ns)
	'fpext' operation ('tmp_13', CarSimOnFPGA/Wheel.cpp:48) [99]  (4.44 ns)

 <State 42>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_13', CarSimOnFPGA/Wheel.cpp:48) [99]  (4.44 ns)

 <State 43>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 44>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 45>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 46>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 47>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 48>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 49>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 50>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 51>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 52>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 53>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 54>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 55>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 56>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 57>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 58>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 59>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 60>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 61>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 62>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 63>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 64>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 65>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 66>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 67>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 68>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 69>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 70>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 71>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 72>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 73>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_14', CarSimOnFPGA/Wheel.cpp:48) [100]  (8.62 ns)

 <State 74>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('r', CarSimOnFPGA/Wheel.cpp:48) [101]  (5.2 ns)

 <State 75>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('r', CarSimOnFPGA/Wheel.cpp:48) [101]  (5.2 ns)

 <State 76>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_17', CarSimOnFPGA/Wheel.cpp:50) [105]  (5.7 ns)

 <State 77>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_17', CarSimOnFPGA/Wheel.cpp:50) [105]  (5.7 ns)

 <State 78>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_17', CarSimOnFPGA/Wheel.cpp:50) [105]  (5.7 ns)

 <State 79>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_17', CarSimOnFPGA/Wheel.cpp:50) [105]  (5.7 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', CarSimOnFPGA/Wheel.cpp:50) [107]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', CarSimOnFPGA/Wheel.cpp:50) [107]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', CarSimOnFPGA/Wheel.cpp:50) [107]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', CarSimOnFPGA/Wheel.cpp:50) [107]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_19', CarSimOnFPGA/Wheel.cpp:50) [107]  (7.26 ns)

 <State 85>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('s', CarSimOnFPGA/Wheel.cpp:50) [108]  (8.13 ns)

 <State 86>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('s', CarSimOnFPGA/Wheel.cpp:50) [108]  (8.13 ns)

 <State 87>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('s', CarSimOnFPGA/Wheel.cpp:50) [108]  (8.13 ns)

 <State 88>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('s', CarSimOnFPGA/Wheel.cpp:50) [108]  (8.13 ns)

 <State 89>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('s', CarSimOnFPGA/Wheel.cpp:50) [108]  (8.13 ns)

 <State 90>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('s', CarSimOnFPGA/Wheel.cpp:50) [108]  (8.13 ns)

 <State 91>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('s', CarSimOnFPGA/Wheel.cpp:50) [108]  (8.13 ns)

 <State 92>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('s', CarSimOnFPGA/Wheel.cpp:50) [108]  (8.13 ns)

 <State 93>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('s', CarSimOnFPGA/Wheel.cpp:50) [108]  (8.13 ns)

 <State 94>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('s', CarSimOnFPGA/Wheel.cpp:50) [108]  (8.13 ns)

 <State 95>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('s', CarSimOnFPGA/Wheel.cpp:50) [108]  (8.13 ns)

 <State 96>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('s', CarSimOnFPGA/Wheel.cpp:50) [108]  (8.13 ns)

 <State 97>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', CarSimOnFPGA/Wheel.cpp:52) [109]  (5.7 ns)

 <State 98>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', CarSimOnFPGA/Wheel.cpp:52) [109]  (5.7 ns)

 <State 99>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', CarSimOnFPGA/Wheel.cpp:52) [109]  (5.7 ns)

 <State 100>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_20', CarSimOnFPGA/Wheel.cpp:52) [109]  (5.7 ns)

 <State 101>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_21', CarSimOnFPGA/Wheel.cpp:52) [110]  (4.44 ns)

 <State 102>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_24', CarSimOnFPGA/Wheel.cpp:53) [114]  (7.79 ns)

 <State 103>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', CarSimOnFPGA/Wheel.cpp:52) [111]  (7.79 ns)

 <State 104>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', CarSimOnFPGA/Wheel.cpp:52) [111]  (7.79 ns)

 <State 105>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', CarSimOnFPGA/Wheel.cpp:52) [111]  (7.79 ns)

 <State 106>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', CarSimOnFPGA/Wheel.cpp:52) [111]  (7.79 ns)

 <State 107>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', CarSimOnFPGA/Wheel.cpp:52) [111]  (7.79 ns)

 <State 108>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', CarSimOnFPGA/Wheel.cpp:52) [111]  (7.79 ns)

 <State 109>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_25', CarSimOnFPGA/Wheel.cpp:53) [115]  (7.79 ns)

 <State 110>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_25', CarSimOnFPGA/Wheel.cpp:53) [115]  (7.79 ns)

 <State 111>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_25', CarSimOnFPGA/Wheel.cpp:53) [115]  (7.79 ns)

 <State 112>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_25', CarSimOnFPGA/Wheel.cpp:53) [115]  (7.79 ns)

 <State 113>: 8.14ns
The critical path consists of the following:
	'call' operation ('tmp_27', CarSimOnFPGA/Wheel.cpp:54) to 'atan' [118]  (8.14 ns)

 <State 114>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('lat_input', CarSimOnFPGA/Wheel.cpp:53) [116]  (5.2 ns)

 <State 115>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_28', CarSimOnFPGA/Wheel.cpp:54) [119]  (8.23 ns)

 <State 116>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_28', CarSimOnFPGA/Wheel.cpp:54) [119]  (8.23 ns)

 <State 117>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_28', CarSimOnFPGA/Wheel.cpp:54) [119]  (8.23 ns)

 <State 118>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_28', CarSimOnFPGA/Wheel.cpp:54) [119]  (8.23 ns)

 <State 119>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_28', CarSimOnFPGA/Wheel.cpp:54) [119]  (8.23 ns)

 <State 120>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_29', CarSimOnFPGA/Wheel.cpp:54) [120]  (7.79 ns)

 <State 121>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_29', CarSimOnFPGA/Wheel.cpp:54) [120]  (7.79 ns)

 <State 122>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_29', CarSimOnFPGA/Wheel.cpp:54) [120]  (7.79 ns)

 <State 123>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_29', CarSimOnFPGA/Wheel.cpp:54) [120]  (7.79 ns)

 <State 124>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_29', CarSimOnFPGA/Wheel.cpp:54) [120]  (7.79 ns)

 <State 125>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_29', CarSimOnFPGA/Wheel.cpp:54) [120]  (7.79 ns)

 <State 126>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_30', CarSimOnFPGA/Wheel.cpp:54) [121]  (8.23 ns)

 <State 127>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_30', CarSimOnFPGA/Wheel.cpp:54) [121]  (8.23 ns)

 <State 128>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_30', CarSimOnFPGA/Wheel.cpp:54) [121]  (8.23 ns)

 <State 129>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_30', CarSimOnFPGA/Wheel.cpp:54) [121]  (8.23 ns)

 <State 130>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_30', CarSimOnFPGA/Wheel.cpp:54) [121]  (8.23 ns)

 <State 131>: 8.14ns
The critical path consists of the following:
	'call' operation ('tmp_31', CarSimOnFPGA/Wheel.cpp:54) to 'atan' [122]  (8.14 ns)

 <State 132>: 1.86ns
The critical path consists of the following:
	'call' operation ('tmp_31', CarSimOnFPGA/Wheel.cpp:54) to 'atan' [122]  (1.86 ns)

 <State 133>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', CarSimOnFPGA/Wheel.cpp:54) [123]  (7.79 ns)

 <State 134>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', CarSimOnFPGA/Wheel.cpp:54) [123]  (7.79 ns)

 <State 135>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', CarSimOnFPGA/Wheel.cpp:54) [123]  (7.79 ns)

 <State 136>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', CarSimOnFPGA/Wheel.cpp:54) [123]  (7.79 ns)

 <State 137>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', CarSimOnFPGA/Wheel.cpp:54) [123]  (7.79 ns)

 <State 138>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('x', CarSimOnFPGA/Wheel.cpp:54) [123]  (7.79 ns)

 <State 139>: 7.69ns
The critical path consists of the following:
	'call' operation ('tmp_i_i2', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->CarSimOnFPGA/Wheel.cpp:54) to 'sin_or_cos<double>' [124]  (7.69 ns)

 <State 140>: 7.19ns
The critical path consists of the following:
	'call' operation ('tmp_i_i3', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->CarSimOnFPGA/Wheel.cpp:55) to 'sin_or_cos<double>' [133]  (0.993 ns)
	'xor' operation ('xor_ln55', CarSimOnFPGA/Wheel.cpp:55) [135]  (0.99 ns)
	'fptrunc' operation ('latForce', CarSimOnFPGA/Wheel.cpp:55) [137]  (5.2 ns)

 <State 141>: 8.18ns
The critical path consists of the following:
	'fcmp' operation ('tmp_53', CarSimOnFPGA/Wheel.cpp:58) [144]  (5.43 ns)
	'and' operation ('and_ln58', CarSimOnFPGA/Wheel.cpp:58) [145]  (0.978 ns)
	multiplexor before 'phi' operation ('x') with incoming values : ('x', CarSimOnFPGA/Wheel.cpp:60) [156]  (1.77 ns)

 <State 142>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 143>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 144>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 145>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 146>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 147>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 148>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 149>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 150>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 151>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 152>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 153>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 154>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 155>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 156>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_41', CarSimOnFPGA/Wheel.cpp:60) [148]  (6.08 ns)

 <State 157>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_42', CarSimOnFPGA/Wheel.cpp:60) [149]  (5.7 ns)

 <State 158>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_42', CarSimOnFPGA/Wheel.cpp:60) [149]  (5.7 ns)

 <State 159>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_42', CarSimOnFPGA/Wheel.cpp:60) [149]  (5.7 ns)

 <State 160>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_42', CarSimOnFPGA/Wheel.cpp:60) [149]  (5.7 ns)

 <State 161>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', CarSimOnFPGA/Wheel.cpp:60) [150]  (5.7 ns)

 <State 162>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', CarSimOnFPGA/Wheel.cpp:60) [150]  (5.7 ns)

 <State 163>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', CarSimOnFPGA/Wheel.cpp:60) [150]  (5.7 ns)

 <State 164>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', CarSimOnFPGA/Wheel.cpp:60) [150]  (5.7 ns)

 <State 165>: 6.7ns
The critical path consists of the following:
	'xor' operation ('xor_ln67', CarSimOnFPGA/Wheel.cpp:67) [168]  (0.993 ns)
	'fmul' operation ('tmp_51', CarSimOnFPGA/Wheel.cpp:67) [170]  (5.7 ns)

 <State 166>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_45', CarSimOnFPGA/Wheel.cpp:64) [158]  (5.7 ns)

 <State 167>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_45', CarSimOnFPGA/Wheel.cpp:64) [158]  (5.7 ns)

 <State 168>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_45', CarSimOnFPGA/Wheel.cpp:64) [158]  (5.7 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_46', CarSimOnFPGA/Wheel.cpp:64) [159]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_46', CarSimOnFPGA/Wheel.cpp:64) [159]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_46', CarSimOnFPGA/Wheel.cpp:64) [159]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_46', CarSimOnFPGA/Wheel.cpp:64) [159]  (7.26 ns)

 <State 173>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_46', CarSimOnFPGA/Wheel.cpp:64) [159]  (7.26 ns)

 <State 174>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 175>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 176>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 177>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 178>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 179>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 180>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 181>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 182>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 183>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 184>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 185>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 186>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 187>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 188>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 189>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_47', CarSimOnFPGA/Wheel.cpp:64) [160]  (6.08 ns)

 <State 190>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_48', CarSimOnFPGA/Wheel.cpp:64) [161]  (5.7 ns)

 <State 191>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_48', CarSimOnFPGA/Wheel.cpp:64) [161]  (5.7 ns)

 <State 192>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_48', CarSimOnFPGA/Wheel.cpp:64) [161]  (5.7 ns)

 <State 193>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_48', CarSimOnFPGA/Wheel.cpp:64) [161]  (5.7 ns)

 <State 194>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('angularVel', CarSimOnFPGA/Wheel.cpp:64) [162]  (7.26 ns)

 <State 195>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('angularVel', CarSimOnFPGA/Wheel.cpp:64) [162]  (7.26 ns)

 <State 196>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('angularVel', CarSimOnFPGA/Wheel.cpp:64) [162]  (7.26 ns)

 <State 197>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('angularVel', CarSimOnFPGA/Wheel.cpp:64) [162]  (7.26 ns)

 <State 198>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('angularVel', CarSimOnFPGA/Wheel.cpp:64) [162]  (7.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
