Analysis & Synthesis report for max10_50
Wed Mar 24 10:40:46 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |hdmi_leds|display:display_inst|color_fixed
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component
 15. Source assignments for display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 16. Source assignments for display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component
 17. Source assignments for display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 18. Source assignments for display:display_inst|altddio_out1:u_ddio3|altddio_out:ALTDDIO_OUT_component
 19. Source assignments for display:display_inst|altddio_out1:u_ddio3|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 20. Source assignments for display:display_inst|altddio_out1:u_ddio2|altddio_out:ALTDDIO_OUT_component
 21. Source assignments for display:display_inst|altddio_out1:u_ddio2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 22. Source assignments for display:display_inst|altddio_out1:u_ddio5|altddio_out:ALTDDIO_OUT_component
 23. Source assignments for display:display_inst|altddio_out1:u_ddio5|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 24. Source assignments for display:display_inst|altddio_out1:u_ddio4|altddio_out:ALTDDIO_OUT_component
 25. Source assignments for display:display_inst|altddio_out1:u_ddio4|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 26. Source assignments for display:display_inst|altddio_out1:u_ddio7|altddio_out:ALTDDIO_OUT_component
 27. Source assignments for display:display_inst|altddio_out1:u_ddio7|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 28. Source assignments for display:display_inst|altddio_out1:u_ddio6|altddio_out:ALTDDIO_OUT_component
 29. Source assignments for display:display_inst|altddio_out1:u_ddio6|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 30. Parameter Settings for User Entity Instance: mypll:mypll_inst|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: display:display_inst
 32. Parameter Settings for User Entity Instance: display:display_inst|hvsync:u_hvsync
 33. Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component
 34. Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component
 35. Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio3|altddio_out:ALTDDIO_OUT_component
 36. Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio2|altddio_out:ALTDDIO_OUT_component
 37. Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio5|altddio_out:ALTDDIO_OUT_component
 38. Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio4|altddio_out:ALTDDIO_OUT_component
 39. Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio7|altddio_out:ALTDDIO_OUT_component
 40. Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio6|altddio_out:ALTDDIO_OUT_component
 41. altpll Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G"
 43. Port Connectivity Checks: "display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R"
 44. Port Connectivity Checks: "display:display_inst|hdmi:u_hdmi"
 45. Port Connectivity Checks: "display:display_inst|hvsync:u_hvsync"
 46. Port Connectivity Checks: "display:display_inst"
 47. Port Connectivity Checks: "mypll:mypll_inst"
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 24 10:40:46 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; max10_50                                    ;
; Top-level Entity Name              ; hdmi_leds                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 367                                         ;
;     Total combinational functions  ; 337                                         ;
;     Dedicated logic registers      ; 203                                         ;
; Total registers                    ; 219                                         ;
; Total pins                         ; 59                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; hdmi_leds          ; max10_50           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------------+---------+
; hvsync.v                         ; yes             ; User Verilog HDL File             ; /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hvsync.v                        ;         ;
; hdmi.v                           ; yes             ; User Verilog HDL File             ; /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v                          ;         ;
; display.v                        ; yes             ; User Verilog HDL File             ; /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v                       ;         ;
; mypll.v                          ; yes             ; User Wizard-Generated File        ; /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/mypll.v                         ;         ;
; hdmi_leds.v                      ; yes             ; User Verilog HDL File             ; /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/aglobal201.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction       ; /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/db/pll_altpll.v                 ;         ;
; altddio_out1.v                   ; yes             ; Auto-Found Wizard-Generated File  ; /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v                  ;         ;
; altddio_out.tdf                  ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/altddio_out.tdf   ;         ;
; stratix_ddio.inc                 ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/stratix_ddio.inc  ;         ;
; cyclone_ddio.inc                 ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/cyclone_ddio.inc  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/lpm_mux.inc       ;         ;
; stratix_lcell.inc                ; yes             ; Megafunction                      ; /opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/stratix_lcell.inc ;         ;
; db/ddio_out_p9j.tdf              ; yes             ; Auto-Generated Megafunction       ; /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/db/ddio_out_p9j.tdf             ;         ;
+----------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 367                                                                                 ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 337                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 165                                                                                 ;
;     -- 3 input functions                    ; 62                                                                                  ;
;     -- <=2 input functions                  ; 110                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 259                                                                                 ;
;     -- arithmetic mode                      ; 78                                                                                  ;
;                                             ;                                                                                     ;
; Total registers                             ; 219                                                                                 ;
;     -- Dedicated logic registers            ; 203                                                                                 ;
;     -- I/O registers                        ; 32                                                                                  ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 59                                                                                  ;
;                                             ;                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                   ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 1                                                                                   ;
;     -- PLLs                                 ; 1                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; mypll:mypll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 212                                                                                 ;
; Total fan-out                               ; 1719                                                                                ;
; Average fan-out                             ; 2.58                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Entity Name  ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+--------------+
; |hdmi_leds                                   ; 337 (41)            ; 203 (40)                  ; 0           ; 0            ; 0       ; 0         ; 59   ; 0            ; |hdmi_leds                                                                                                         ; hdmi_leds    ; work         ;
;    |display:display_inst|                    ; 296 (167)           ; 163 (77)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst                                                                                    ; display      ; work         ;
;       |altddio_out1:u_ddio0|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio0                                                               ; altddio_out1 ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component                             ; altddio_out  ; work         ;
;             |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j ; work         ;
;       |altddio_out1:u_ddio1|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio1                                                               ; altddio_out1 ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component                             ; altddio_out  ; work         ;
;             |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j ; work         ;
;       |altddio_out1:u_ddio2|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio2                                                               ; altddio_out1 ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio2|altddio_out:ALTDDIO_OUT_component                             ; altddio_out  ; work         ;
;             |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j ; work         ;
;       |altddio_out1:u_ddio3|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio3                                                               ; altddio_out1 ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio3|altddio_out:ALTDDIO_OUT_component                             ; altddio_out  ; work         ;
;             |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio3|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j ; work         ;
;       |altddio_out1:u_ddio4|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio4                                                               ; altddio_out1 ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio4|altddio_out:ALTDDIO_OUT_component                             ; altddio_out  ; work         ;
;             |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio4|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j ; work         ;
;       |altddio_out1:u_ddio5|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio5                                                               ; altddio_out1 ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio5|altddio_out:ALTDDIO_OUT_component                             ; altddio_out  ; work         ;
;             |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio5|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j ; work         ;
;       |altddio_out1:u_ddio6|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio6                                                               ; altddio_out1 ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio6|altddio_out:ALTDDIO_OUT_component                             ; altddio_out  ; work         ;
;             |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio6|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j ; work         ;
;       |altddio_out1:u_ddio7|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio7                                                               ; altddio_out1 ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio7|altddio_out:ALTDDIO_OUT_component                             ; altddio_out  ; work         ;
;             |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|altddio_out1:u_ddio7|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j ; work         ;
;       |hdmi:u_hdmi|                          ; 83 (32)             ; 60 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|hdmi:u_hdmi                                                                        ; hdmi         ; work         ;
;          |TMDS_encoder:encode_B|             ; 12 (12)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B                                                  ; TMDS_encoder ; work         ;
;          |TMDS_encoder:encode_G|             ; 20 (20)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G                                                  ; TMDS_encoder ; work         ;
;          |TMDS_encoder:encode_R|             ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R                                                  ; TMDS_encoder ; work         ;
;       |hvsync:u_hvsync|                      ; 46 (46)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|display:display_inst|hvsync:u_hvsync                                                                    ; hvsync       ; work         ;
;    |mypll:mypll_inst|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|mypll:mypll_inst                                                                                        ; mypll        ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|mypll:mypll_inst|altpll:altpll_component                                                                ; altpll       ; work         ;
;          |pll_altpll:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_leds|mypll:mypll_inst|altpll:altpll_component|pll_altpll:auto_generated                                      ; pll_altpll   ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |hdmi_leds|mypll:mypll_inst ; mypll.v         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hdmi_leds|display:display_inst|color_fixed                                                                                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; color_fixed.111 ; color_fixed.110 ; color_fixed.101 ; color_fixed.100 ; color_fixed.011 ; color_fixed.010 ; color_fixed.001 ; color_fixed.000 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; color_fixed.000 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; color_fixed.001 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; color_fixed.010 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; color_fixed.011 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; color_fixed.100 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; color_fixed.101 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; color_fixed.110 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; color_fixed.111 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                            ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal                                                         ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; mypll:mypll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync ; Stuck at VCC due to stuck port data_in                                     ;
; display:display_inst|red_leds_fixed[3]                                           ; Merged with display:display_inst|segments_fixed[3]                         ;
; display:display_inst|green_leds_fixed[4]                                         ; Merged with display:display_inst|segments_fixed[3]                         ;
; display:display_inst|red_leds_fixed[2]                                           ; Merged with display:display_inst|segments_fixed[2]                         ;
; display:display_inst|green_leds_fixed[3]                                         ; Merged with display:display_inst|segments_fixed[2]                         ;
; display:display_inst|red_leds_fixed[1]                                           ; Merged with display:display_inst|segments_fixed[1]                         ;
; display:display_inst|green_leds_fixed[2]                                         ; Merged with display:display_inst|segments_fixed[1]                         ;
; display:display_inst|red_leds_fixed[0]                                           ; Merged with display:display_inst|segments_fixed[0]                         ;
; display:display_inst|green_leds_fixed[1]                                         ; Merged with display:display_inst|segments_fixed[0]                         ;
; display:display_inst|red_leds_fixed[4]                                           ; Merged with display:display_inst|segments_fixed[4]                         ;
; display:display_inst|green_leds_fixed[5]                                         ; Merged with display:display_inst|segments_fixed[4]                         ;
; display:display_inst|red_leds_fixed[5]                                           ; Merged with display:display_inst|segments_fixed[5]                         ;
; display:display_inst|green_leds_fixed[6]                                         ; Merged with display:display_inst|segments_fixed[5]                         ;
; display:display_inst|red_leds_fixed[6]                                           ; Merged with display:display_inst|segments_fixed[6]                         ;
; display:display_inst|green_leds_fixed[7]                                         ; Merged with display:display_inst|segments_fixed[6]                         ;
; display:display_inst|red_leds_fixed[7]                                           ; Merged with display:display_inst|segments_fixed[7]                         ;
; display:display_inst|green_leds_fixed[8]                                         ; Merged with display:display_inst|segments_fixed[7]                         ;
; display:display_inst|red_leds_fixed[8]                                           ; Merged with display:display_inst|segments_fixed[8]                         ;
; display:display_inst|green_leds_fixed[9]                                         ; Merged with display:display_inst|segments_fixed[8]                         ;
; display:display_inst|red_leds_fixed[9]                                           ; Merged with display:display_inst|segments_fixed[9]                         ;
; display:display_inst|green_leds_fixed[10]                                        ; Merged with display:display_inst|segments_fixed[9]                         ;
; display:display_inst|red_leds_fixed[10]                                          ; Merged with display:display_inst|segments_fixed[10]                        ;
; display:display_inst|green_leds_fixed[11]                                        ; Merged with display:display_inst|segments_fixed[10]                        ;
; display:display_inst|red_leds_fixed[11]                                          ; Merged with display:display_inst|segments_fixed[11]                        ;
; display:display_inst|green_leds_fixed[12]                                        ; Merged with display:display_inst|segments_fixed[11]                        ;
; display:display_inst|red_leds_fixed[12]                                          ; Merged with display:display_inst|segments_fixed[12]                        ;
; display:display_inst|green_leds_fixed[13]                                        ; Merged with display:display_inst|segments_fixed[12]                        ;
; display:display_inst|red_leds_fixed[13]                                          ; Merged with display:display_inst|segments_fixed[13]                        ;
; display:display_inst|green_leds_fixed[14]                                        ; Merged with display:display_inst|segments_fixed[13]                        ;
; display:display_inst|red_leds_fixed[14]                                          ; Merged with display:display_inst|segments_fixed[14]                        ;
; display:display_inst|green_leds_fixed[15]                                        ; Merged with display:display_inst|segments_fixed[14]                        ;
; display:display_inst|red_leds_fixed[15]                                          ; Merged with display:display_inst|segments_fixed[15]                        ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[3]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[1] ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[3]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[1] ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[3]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[1] ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[4]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[2] ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[4]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[2] ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[4]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[2] ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[0]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[1] ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[7]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[5] ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[7]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[5] ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[7]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[5] ;
; display:display_inst|color_fixed.110                                             ; Lost fanout                                                                ;
; display:display_inst|color_fixed.111                                             ; Lost fanout                                                                ;
; display:display_inst|color_fixed~2                                               ; Lost fanout                                                                ;
; display:display_inst|color_fixed~3                                               ; Lost fanout                                                                ;
; display:display_inst|color_fixed~4                                               ; Lost fanout                                                                ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[9]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[0] ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[9]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[0] ;
; counter[40..47]                                                                  ; Lost fanout                                                                ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[6]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[5] ;
; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[8]                   ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[8] ;
; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[4]                                ; Merged with display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[4]              ;
; Total Number of Removed Registers = 60                                           ;                                                                            ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 203   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 66    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; display:display_inst|hvsync:u_hvsync|line_count[9] ; 6       ;
; display:display_inst|hvsync:u_hvsync|line_count[4] ; 9       ;
; display:display_inst|hvsync:u_hvsync|line_count[6] ; 6       ;
; display:display_inst|hvsync:u_hvsync|line_count[7] ; 6       ;
; Total number of inverted registers = 4             ;         ;
+----------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |hdmi_leds|display:display_inst|color.010   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |hdmi_leds|display:display_inst|color.100   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |hdmi_leds|display:display_inst|ShiftRight0 ;
; 50:1               ; 2 bits    ; 66 LEs        ; 56 LEs               ; 10 LEs                 ; No         ; |hdmi_leds|display:display_inst|color.110   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                  ;
+-------------------------+-------------+------+-----------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                 ;
+-------------------------+-------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                              ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                               ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                  ;
+-------------------------+-------------+------+-----------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                 ;
+-------------------------+-------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                              ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                               ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio3|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                  ;
+-------------------------+-------------+------+-----------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                 ;
+-------------------------+-------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio3|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                              ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                               ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio2|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                  ;
+-------------------------+-------------+------+-----------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                 ;
+-------------------------+-------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio2|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                              ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                               ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio5|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                  ;
+-------------------------+-------------+------+-----------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                 ;
+-------------------------+-------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio5|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                              ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                               ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio4|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                  ;
+-------------------------+-------------+------+-----------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                 ;
+-------------------------+-------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio4|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                              ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                               ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio7|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                  ;
+-------------------------+-------------+------+-----------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                 ;
+-------------------------+-------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio7|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                              ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                               ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio6|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                  ;
+-------------------------+-------------+------+-----------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                 ;
+-------------------------+-------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display:display_inst|altddio_out1:u_ddio6|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                              ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                               ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mypll:mypll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------+
; Parameter Name                ; Value                 ; Type                          ;
+-------------------------------+-----------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                       ;
; PLL_TYPE                      ; AUTO                  ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                       ;
; LOCK_HIGH                     ; 1                     ; Untyped                       ;
; LOCK_LOW                      ; 1                     ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                       ;
; SKIP_VCO                      ; OFF                   ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                       ;
; BANDWIDTH                     ; 0                     ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                       ;
; DOWN_SPREAD                   ; 0                     ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 2                     ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 3                     ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                     ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 2500                  ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 25                    ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                       ;
; DPA_DIVIDER                   ; 0                     ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                       ;
; VCO_MIN                       ; 0                     ; Untyped                       ;
; VCO_MAX                       ; 0                     ; Untyped                       ;
; VCO_CENTER                    ; 0                     ; Untyped                       ;
; PFD_MIN                       ; 0                     ; Untyped                       ;
; PFD_MAX                       ; 0                     ; Untyped                       ;
; M_INITIAL                     ; 0                     ; Untyped                       ;
; M                             ; 0                     ; Untyped                       ;
; N                             ; 1                     ; Untyped                       ;
; M2                            ; 1                     ; Untyped                       ;
; N2                            ; 1                     ; Untyped                       ;
; SS                            ; 1                     ; Untyped                       ;
; C0_HIGH                       ; 0                     ; Untyped                       ;
; C1_HIGH                       ; 0                     ; Untyped                       ;
; C2_HIGH                       ; 0                     ; Untyped                       ;
; C3_HIGH                       ; 0                     ; Untyped                       ;
; C4_HIGH                       ; 0                     ; Untyped                       ;
; C5_HIGH                       ; 0                     ; Untyped                       ;
; C6_HIGH                       ; 0                     ; Untyped                       ;
; C7_HIGH                       ; 0                     ; Untyped                       ;
; C8_HIGH                       ; 0                     ; Untyped                       ;
; C9_HIGH                       ; 0                     ; Untyped                       ;
; C0_LOW                        ; 0                     ; Untyped                       ;
; C1_LOW                        ; 0                     ; Untyped                       ;
; C2_LOW                        ; 0                     ; Untyped                       ;
; C3_LOW                        ; 0                     ; Untyped                       ;
; C4_LOW                        ; 0                     ; Untyped                       ;
; C5_LOW                        ; 0                     ; Untyped                       ;
; C6_LOW                        ; 0                     ; Untyped                       ;
; C7_LOW                        ; 0                     ; Untyped                       ;
; C8_LOW                        ; 0                     ; Untyped                       ;
; C9_LOW                        ; 0                     ; Untyped                       ;
; C0_INITIAL                    ; 0                     ; Untyped                       ;
; C1_INITIAL                    ; 0                     ; Untyped                       ;
; C2_INITIAL                    ; 0                     ; Untyped                       ;
; C3_INITIAL                    ; 0                     ; Untyped                       ;
; C4_INITIAL                    ; 0                     ; Untyped                       ;
; C5_INITIAL                    ; 0                     ; Untyped                       ;
; C6_INITIAL                    ; 0                     ; Untyped                       ;
; C7_INITIAL                    ; 0                     ; Untyped                       ;
; C8_INITIAL                    ; 0                     ; Untyped                       ;
; C9_INITIAL                    ; 0                     ; Untyped                       ;
; C0_MODE                       ; BYPASS                ; Untyped                       ;
; C1_MODE                       ; BYPASS                ; Untyped                       ;
; C2_MODE                       ; BYPASS                ; Untyped                       ;
; C3_MODE                       ; BYPASS                ; Untyped                       ;
; C4_MODE                       ; BYPASS                ; Untyped                       ;
; C5_MODE                       ; BYPASS                ; Untyped                       ;
; C6_MODE                       ; BYPASS                ; Untyped                       ;
; C7_MODE                       ; BYPASS                ; Untyped                       ;
; C8_MODE                       ; BYPASS                ; Untyped                       ;
; C9_MODE                       ; BYPASS                ; Untyped                       ;
; C0_PH                         ; 0                     ; Untyped                       ;
; C1_PH                         ; 0                     ; Untyped                       ;
; C2_PH                         ; 0                     ; Untyped                       ;
; C3_PH                         ; 0                     ; Untyped                       ;
; C4_PH                         ; 0                     ; Untyped                       ;
; C5_PH                         ; 0                     ; Untyped                       ;
; C6_PH                         ; 0                     ; Untyped                       ;
; C7_PH                         ; 0                     ; Untyped                       ;
; C8_PH                         ; 0                     ; Untyped                       ;
; C9_PH                         ; 0                     ; Untyped                       ;
; L0_HIGH                       ; 1                     ; Untyped                       ;
; L1_HIGH                       ; 1                     ; Untyped                       ;
; G0_HIGH                       ; 1                     ; Untyped                       ;
; G1_HIGH                       ; 1                     ; Untyped                       ;
; G2_HIGH                       ; 1                     ; Untyped                       ;
; G3_HIGH                       ; 1                     ; Untyped                       ;
; E0_HIGH                       ; 1                     ; Untyped                       ;
; E1_HIGH                       ; 1                     ; Untyped                       ;
; E2_HIGH                       ; 1                     ; Untyped                       ;
; E3_HIGH                       ; 1                     ; Untyped                       ;
; L0_LOW                        ; 1                     ; Untyped                       ;
; L1_LOW                        ; 1                     ; Untyped                       ;
; G0_LOW                        ; 1                     ; Untyped                       ;
; G1_LOW                        ; 1                     ; Untyped                       ;
; G2_LOW                        ; 1                     ; Untyped                       ;
; G3_LOW                        ; 1                     ; Untyped                       ;
; E0_LOW                        ; 1                     ; Untyped                       ;
; E1_LOW                        ; 1                     ; Untyped                       ;
; E2_LOW                        ; 1                     ; Untyped                       ;
; E3_LOW                        ; 1                     ; Untyped                       ;
; L0_INITIAL                    ; 1                     ; Untyped                       ;
; L1_INITIAL                    ; 1                     ; Untyped                       ;
; G0_INITIAL                    ; 1                     ; Untyped                       ;
; G1_INITIAL                    ; 1                     ; Untyped                       ;
; G2_INITIAL                    ; 1                     ; Untyped                       ;
; G3_INITIAL                    ; 1                     ; Untyped                       ;
; E0_INITIAL                    ; 1                     ; Untyped                       ;
; E1_INITIAL                    ; 1                     ; Untyped                       ;
; E2_INITIAL                    ; 1                     ; Untyped                       ;
; E3_INITIAL                    ; 1                     ; Untyped                       ;
; L0_MODE                       ; BYPASS                ; Untyped                       ;
; L1_MODE                       ; BYPASS                ; Untyped                       ;
; G0_MODE                       ; BYPASS                ; Untyped                       ;
; G1_MODE                       ; BYPASS                ; Untyped                       ;
; G2_MODE                       ; BYPASS                ; Untyped                       ;
; G3_MODE                       ; BYPASS                ; Untyped                       ;
; E0_MODE                       ; BYPASS                ; Untyped                       ;
; E1_MODE                       ; BYPASS                ; Untyped                       ;
; E2_MODE                       ; BYPASS                ; Untyped                       ;
; E3_MODE                       ; BYPASS                ; Untyped                       ;
; L0_PH                         ; 0                     ; Untyped                       ;
; L1_PH                         ; 0                     ; Untyped                       ;
; G0_PH                         ; 0                     ; Untyped                       ;
; G1_PH                         ; 0                     ; Untyped                       ;
; G2_PH                         ; 0                     ; Untyped                       ;
; G3_PH                         ; 0                     ; Untyped                       ;
; E0_PH                         ; 0                     ; Untyped                       ;
; E1_PH                         ; 0                     ; Untyped                       ;
; E2_PH                         ; 0                     ; Untyped                       ;
; E3_PH                         ; 0                     ; Untyped                       ;
; M_PH                          ; 0                     ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                       ;
; CLK0_COUNTER                  ; G0                    ; Untyped                       ;
; CLK1_COUNTER                  ; G0                    ; Untyped                       ;
; CLK2_COUNTER                  ; G0                    ; Untyped                       ;
; CLK3_COUNTER                  ; G0                    ; Untyped                       ;
; CLK4_COUNTER                  ; G0                    ; Untyped                       ;
; CLK5_COUNTER                  ; G0                    ; Untyped                       ;
; CLK6_COUNTER                  ; E0                    ; Untyped                       ;
; CLK7_COUNTER                  ; E1                    ; Untyped                       ;
; CLK8_COUNTER                  ; E2                    ; Untyped                       ;
; CLK9_COUNTER                  ; E3                    ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                       ;
; M_TIME_DELAY                  ; 0                     ; Untyped                       ;
; N_TIME_DELAY                  ; 0                     ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                       ;
; VCO_POST_SCALE                ; 0                     ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                       ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:display_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; NUM_RED_LEDS   ; 16    ; Signed Integer                           ;
; NUM_GREEN_LEDS ; 16    ; Signed Integer                           ;
; NUM_SEGMENTS   ; 6     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:display_inst|hvsync:u_hvsync ;
+------------------+-------+--------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                   ;
+------------------+-------+--------------------------------------------------------+
; horz_front_porch ; 110   ; Signed Integer                                         ;
; horz_sync        ; 40    ; Signed Integer                                         ;
; horz_back_porch  ; 220   ; Signed Integer                                         ;
; horz_addr_time   ; 1280  ; Signed Integer                                         ;
; vert_front_porch ; 5     ; Signed Integer                                         ;
; vert_sync        ; 5     ; Signed Integer                                         ;
; vert_back_porch  ; 20    ; Signed Integer                                         ;
; vert_addr_time   ; 720   ; Signed Integer                                         ;
+------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                          ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                          ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio3|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                          ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio2|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                          ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio5|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                          ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio4|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                          ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio7|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                          ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:display_inst|altddio_out1:u_ddio6|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                          ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                          ;
+------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; mypll:mypll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; CD   ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; CD   ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:display_inst|hdmi:u_hdmi"                                                                                                                                                       ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; red         ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; red[4..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; green       ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; green[4..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; blue        ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; blue[4..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; blue[7..6]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "display:display_inst|hvsync:u_hvsync" ;
+------+--------+----------+---------------------------------------+
; Port ; Type   ; Severity ; Details                               ;
+------+--------+----------+---------------------------------------+
; dbg  ; Output ; Info     ; Explicitly unconnected                ;
+------+--------+----------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:display_inst"                                                                                                                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; segments ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mypll:mypll_inst"                                                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; c2     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; c3     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 59                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 203                         ;
;     CLR               ; 3                           ;
;     CLR SCLR          ; 12                          ;
;     CLR SLD           ; 12                          ;
;     ENA               ; 25                          ;
;     ENA CLR           ; 39                          ;
;     SCLR              ; 18                          ;
;     SLD               ; 3                           ;
;     plain             ; 91                          ;
; cycloneiii_lcell_comb ; 337                         ;
;     arith             ; 78                          ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 259                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 165                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 4.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Mar 24 10:40:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off max10 -c max10_50
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hvsync.v
    Info (12023): Found entity 1: hvsync File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hvsync.v Line: 6
Info (12021): Found 3 design units, including 3 entities, in source file hdmi.v
    Info (12023): Found entity 1: hdmi File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v Line: 2
    Info (12023): Found entity 2: TMDS_encoder File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v Line: 56
    Info (12023): Found entity 3: ddio File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file mypll.v
    Info (12023): Found entity 1: mypll File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/mypll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_leds.v
    Info (12023): Found entity 1: hdmi_leds File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 2
Info (12127): Elaborating entity "hdmi_leds" for the top level hierarchy
Warning (10034): Output port "LED" at hdmi_leds.v(6) has no driver File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 6
Info (12128): Elaborating entity "mypll" for hierarchy "mypll:mypll_inst" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 27
Info (12128): Elaborating entity "altpll" for hierarchy "mypll:mypll_inst|altpll:altpll_component" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/mypll.v Line: 116
Info (12130): Elaborated megafunction instantiation "mypll:mypll_inst|altpll:altpll_component" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/mypll.v Line: 116
Info (12133): Instantiated megafunction "mypll:mypll_inst|altpll:altpll_component" with the following parameter: File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/mypll.v Line: 116
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "25"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "2500"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "2"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "mypll:mypll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: /opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "display" for hierarchy "display:display_inst" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 47
Warning (10230): Verilog HDL assignment warning at display.v(70): truncated value with size 32 to match size of target (4) File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 70
Warning (10230): Verilog HDL assignment warning at display.v(71): truncated value with size 32 to match size of target (1) File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 71
Warning (10230): Verilog HDL assignment warning at display.v(72): truncated value with size 32 to match size of target (1) File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 72
Warning (10230): Verilog HDL assignment warning at display.v(128): truncated value with size 8 to match size of target (7) File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 128
Warning (10230): Verilog HDL assignment warning at display.v(129): truncated value with size 8 to match size of target (7) File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 129
Warning (10230): Verilog HDL assignment warning at display.v(130): truncated value with size 8 to match size of target (7) File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 130
Warning (10230): Verilog HDL assignment warning at display.v(131): truncated value with size 8 to match size of target (7) File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 131
Warning (10230): Verilog HDL assignment warning at display.v(132): truncated value with size 8 to match size of target (7) File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 132
Warning (10230): Verilog HDL assignment warning at display.v(133): truncated value with size 8 to match size of target (7) File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 133
Info (12128): Elaborating entity "hvsync" for hierarchy "display:display_inst|hvsync:u_hvsync" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 41
Warning (10230): Verilog HDL assignment warning at hvsync.v(51): truncated value with size 32 to match size of target (12) File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hvsync.v Line: 51
Info (12128): Elaborating entity "hdmi" for hierarchy "display:display_inst|hdmi:u_hdmi" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 378
Info (12128): Elaborating entity "TMDS_encoder" for hierarchy "display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v Line: 20
Warning (12125): Using design file altddio_out1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altddio_out1 File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v Line: 39
Info (12128): Elaborating entity "altddio_out1" for hierarchy "display:display_inst|altddio_out1:u_ddio1" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v Line: 380
Info (12128): Elaborating entity "altddio_out" for hierarchy "display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v Line: 64
Info (12130): Elaborated megafunction instantiation "display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v Line: 64
Info (12133): Instantiated megafunction "display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/db/ddio_out_p9j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated" File: /opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 6
    Warning (13410): Pin "LED[1]" is stuck at GND File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 6
    Warning (13410): Pin "LED[2]" is stuck at GND File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 6
    Warning (13410): Pin "LED[3]" is stuck at GND File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 6
    Warning (13410): Pin "LED[4]" is stuck at GND File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 6
    Warning (13410): Pin "LED[5]" is stuck at GND File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 6
    Warning (13410): Pin "LED[6]" is stuck at GND File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 6
    Warning (13410): Pin "LED[7]" is stuck at GND File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "mypll:mypll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/db/pll_altpll.v Line: 51
Warning (21074): Design contains 40 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FTDI_BD0" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 9
    Warning (15610): No output dependent on input pin "FTDI_BD1" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 10
    Warning (15610): No output dependent on input pin "FTDI_BD2" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 11
    Warning (15610): No output dependent on input pin "FTDI_BD3" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 12
    Warning (15610): No output dependent on input pin "FTD[0]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 13
    Warning (15610): No output dependent on input pin "FTD[1]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 13
    Warning (15610): No output dependent on input pin "FTD[2]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 13
    Warning (15610): No output dependent on input pin "FTD[3]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 13
    Warning (15610): No output dependent on input pin "FTD[4]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 13
    Warning (15610): No output dependent on input pin "FTD[5]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 13
    Warning (15610): No output dependent on input pin "FTD[6]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 13
    Warning (15610): No output dependent on input pin "FTD[7]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 13
    Warning (15610): No output dependent on input pin "FTC[0]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 14
    Warning (15610): No output dependent on input pin "FTC[1]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 14
    Warning (15610): No output dependent on input pin "FTC[2]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 14
    Warning (15610): No output dependent on input pin "FTC[3]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 14
    Warning (15610): No output dependent on input pin "FTC[4]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 14
    Warning (15610): No output dependent on input pin "FTC[5]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 14
    Warning (15610): No output dependent on input pin "FTC[6]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 14
    Warning (15610): No output dependent on input pin "FTC[7]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 14
    Warning (15610): No output dependent on input pin "IO[0]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[1]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[2]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[3]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[4]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[5]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[6]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[7]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[8]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[9]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[10]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[11]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[12]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[13]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[14]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[15]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[16]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[17]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[18]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
    Warning (15610): No output dependent on input pin "IO[19]" File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v Line: 16
Info (21057): Implemented 435 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 43 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 367 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 636 megabytes
    Info: Processing ended: Wed Mar 24 10:40:46 2021
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:54


