{"vcs1":{"timestamp_begin":1682274245.967665796, "rt":0.62, "ut":0.25, "st":0.12}}
{"vcselab":{"timestamp_begin":1682274246.649392731, "rt":0.91, "ut":0.23, "st":0.23}}
{"link":{"timestamp_begin":1682274247.616747940, "rt":1.71, "ut":0.07, "st":1.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682274245.683991691}
{"VCS_COMP_START_TIME": 1682274245.683991691}
{"VCS_COMP_END_TIME": 1682274250.176465152}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340844}}
{"stitch_vcselab": {"peak_mem": 238988}}
