

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config11_s'
================================================================
* Date:           Thu Jul 20 10:47:05 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.282 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  26.410 ns|  26.410 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_251 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29"   --->   Operation 7 'read' 'p_read_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_252 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28"   --->   Operation 8 'read' 'p_read_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_253 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27"   --->   Operation 9 'read' 'p_read_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_254 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read26"   --->   Operation 10 'read' 'p_read_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_255 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25"   --->   Operation 11 'read' 'p_read_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_256 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24"   --->   Operation 12 'read' 'p_read_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_257 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23"   --->   Operation 13 'read' 'p_read_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_258 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22"   --->   Operation 14 'read' 'p_read_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_259 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21"   --->   Operation 15 'read' 'p_read_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_260 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20"   --->   Operation 16 'read' 'p_read_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_261 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read19"   --->   Operation 17 'read' 'p_read_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_262 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read18"   --->   Operation 18 'read' 'p_read_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_263 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 19 'read' 'p_read_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_264 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 20 'read' 'p_read_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_265 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 21 'read' 'p_read_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_266 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 22 'read' 'p_read_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_267 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 23 'read' 'p_read_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_268 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 24 'read' 'p_read_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_269 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 25 'read' 'p_read_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_270 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 26 'read' 'p_read_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_271 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 27 'read' 'p_read_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read8271 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 28 'read' 'p_read8271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read7270 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 29 'read' 'p_read7270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read6269 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 30 'read' 'p_read6269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read5268 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 31 'read' 'p_read5268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read4267 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 32 'read' 'p_read4267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read3266 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 33 'read' 'p_read3266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read2265 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 34 'read' 'p_read2265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read1264 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 35 'read' 'p_read1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read263 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 36 'read' 'p_read263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1171_941 = zext i8 %p_read1264"   --->   Operation 37 'zext' 'zext_ln1171_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (5.28ns)   --->   "%mul_ln717_239 = mul i13 %zext_ln1171_941, i13 26"   --->   Operation 38 'mul' 'mul_ln717_239' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_239, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (5.28ns)   --->   "%mul_ln717_240 = mul i13 %zext_ln1171_941, i13 22"   --->   Operation 40 'mul' 'mul_ln717_240' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_240, i32 1, i32 12"   --->   Operation 41 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read2265, i32 1, i32 7"   --->   Operation 42 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1171_951 = zext i8 %p_read3266"   --->   Operation 43 'zext' 'zext_ln1171_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (5.28ns)   --->   "%mul_ln717_243 = mul i13 %zext_ln1171_951, i13 19"   --->   Operation 44 'mul' 'mul_ln717_243' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_243, i32 1, i32 12"   --->   Operation 45 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1171_957 = zext i8 %p_read4267"   --->   Operation 46 'zext' 'zext_ln1171_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (5.28ns)   --->   "%mul_ln717_245 = mul i13 %zext_ln1171_957, i13 25"   --->   Operation 47 'mul' 'mul_ln717_245' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mult_V_46 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_245, i32 1, i32 12"   --->   Operation 48 'partselect' 'mult_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (5.28ns)   --->   "%mul_ln717_246 = mul i13 %zext_ln1171_957, i13 23"   --->   Operation 49 'mul' 'mul_ln717_246' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mult_V_48 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_246, i32 1, i32 12"   --->   Operation 50 'partselect' 'mult_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1171_961 = zext i8 %p_read5268"   --->   Operation 51 'zext' 'zext_ln1171_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln717_1262 = zext i8 %p_read5268"   --->   Operation 52 'zext' 'zext_ln717_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (5.28ns)   --->   "%mul_ln717_247 = mul i14 %zext_ln1171_961, i14 41"   --->   Operation 53 'mul' 'mul_ln717_247' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln42_102 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln717_247, i32 1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'partselect' 'trunc_ln42_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (5.28ns)   --->   "%mul_ln717_248 = mul i13 %zext_ln717_1262, i13 21"   --->   Operation 55 'mul' 'mul_ln717_248' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mult_V_57 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_248, i32 1, i32 12"   --->   Operation 56 'partselect' 'mult_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1171_967 = zext i8 %p_read6269"   --->   Operation 57 'zext' 'zext_ln1171_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (5.28ns)   --->   "%mul_ln717_251 = mul i13 %zext_ln1171_967, i13 22"   --->   Operation 58 'mul' 'mul_ln717_251' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mult_V_63 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_251, i32 1, i32 12"   --->   Operation 59 'partselect' 'mult_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (5.28ns)   --->   "%mul_ln1171_179 = mul i13 %zext_ln1171_967, i13 8179"   --->   Operation 60 'mul' 'mul_ln1171_179' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln717_1778 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_179, i32 1, i32 12"   --->   Operation 61 'partselect' 'trunc_ln717_1778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1171_977 = zext i8 %p_read8271"   --->   Operation 62 'zext' 'zext_ln1171_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (5.28ns)   --->   "%mul_ln717_256 = mul i13 %zext_ln1171_977, i13 29"   --->   Operation 63 'mul' 'mul_ln717_256' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mult_V_83 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_256, i32 1, i32 12"   --->   Operation 64 'partselect' 'mult_V_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1171_991 = zext i8 %p_read_269"   --->   Operation 65 'zext' 'zext_ln1171_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (5.28ns)   --->   "%mul_ln717_257 = mul i13 %zext_ln1171_991, i13 26"   --->   Operation 66 'mul' 'mul_ln717_257' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mult_V_126 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_257, i32 1, i32 12"   --->   Operation 67 'partselect' 'mult_V_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1171_998 = zext i8 %p_read_268"   --->   Operation 68 'zext' 'zext_ln1171_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (5.28ns)   --->   "%mul_ln717_258 = mul i13 %zext_ln1171_998, i13 25"   --->   Operation 69 'mul' 'mul_ln717_258' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mult_V_130 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_258, i32 1, i32 12"   --->   Operation 70 'partselect' 'mult_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (5.28ns)   --->   "%mul_ln717_259 = mul i13 %zext_ln1171_998, i13 21"   --->   Operation 71 'mul' 'mul_ln717_259' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mult_V_136 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_259, i32 1, i32 12"   --->   Operation 72 'partselect' 'mult_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1171_1009 = zext i8 %p_read_266"   --->   Operation 73 'zext' 'zext_ln1171_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.30ns)   --->   "%sub_ln1171_962 = sub i9 0, i9 %zext_ln1171_1009"   --->   Operation 74 'sub' 'sub_ln1171_962' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln717_1829 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_962, i32 1, i32 8"   --->   Operation 75 'partselect' 'trunc_ln717_1829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1171_1017 = zext i8 %p_read_265"   --->   Operation 76 'zext' 'zext_ln1171_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (5.28ns)   --->   "%mul_ln717_263 = mul i13 %zext_ln1171_1017, i13 27"   --->   Operation 77 'mul' 'mul_ln717_263' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_171 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_263, i32 1, i32 12"   --->   Operation 78 'partselect' 'mult_V_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1171_1022 = zext i8 %p_read_264"   --->   Operation 79 'zext' 'zext_ln1171_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (5.28ns)   --->   "%mul_ln1171_204 = mul i13 %zext_ln1171_1022, i13 8179"   --->   Operation 80 'mul' 'mul_ln1171_204' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln717_1845 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_204, i32 1, i32 12"   --->   Operation 81 'partselect' 'trunc_ln717_1845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1171_1037 = zext i8 %p_read_261"   --->   Operation 82 'zext' 'zext_ln1171_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (5.28ns)   --->   "%mul_ln717_268 = mul i13 %zext_ln1171_1037, i13 27"   --->   Operation 83 'mul' 'mul_ln717_268' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mult_V_213 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_268, i32 1, i32 12"   --->   Operation 84 'partselect' 'mult_V_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (5.28ns)   --->   "%mul_ln717_269 = mul i13 %zext_ln1171_1037, i13 21"   --->   Operation 85 'mul' 'mul_ln717_269' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mult_V_218 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_269, i32 1, i32 12"   --->   Operation 86 'partselect' 'mult_V_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1171_1048 = zext i8 %p_read_259"   --->   Operation 87 'zext' 'zext_ln1171_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1171_1049 = zext i8 %p_read_259"   --->   Operation 88 'zext' 'zext_ln1171_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1171_1051 = zext i8 %p_read_259"   --->   Operation 89 'zext' 'zext_ln1171_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (5.28ns)   --->   "%mul_ln717_270 = mul i13 %zext_ln1171_1051, i13 23"   --->   Operation 90 'mul' 'mul_ln717_270' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mult_V_231 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_270, i32 1, i32 12"   --->   Operation 91 'partselect' 'mult_V_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (5.28ns)   --->   "%mul_ln1171_216 = mul i14 %zext_ln1171_1048, i14 16358"   --->   Operation 92 'mul' 'mul_ln1171_216' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln717_1880 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_216, i32 1, i32 13"   --->   Operation 93 'partselect' 'trunc_ln717_1880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln717_203 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_259, i3 0"   --->   Operation 94 'bitconcatenate' 'shl_ln717_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln717_1345 = zext i11 %shl_ln717_203"   --->   Operation 95 'zext' 'zext_ln717_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.48ns)   --->   "%add_ln717_352 = add i12 %zext_ln717_1345, i12 %zext_ln1171_1049"   --->   Operation 96 'add' 'add_ln717_352' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mult_V_237 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_352, i32 1, i32 11"   --->   Operation 97 'partselect' 'mult_V_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.48ns)   --->   "%sub_ln1171_989 = sub i12 0, i12 %zext_ln717_1345"   --->   Operation 98 'sub' 'sub_ln1171_989' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1171_198 = sext i12 %sub_ln1171_989"   --->   Operation 99 'sext' 'sext_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.54ns)   --->   "%sub_ln1171_990 = sub i13 %sext_ln1171_198, i13 %zext_ln1171_1051"   --->   Operation 100 'sub' 'sub_ln1171_990' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln717_1881 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_990, i32 1, i32 12"   --->   Operation 101 'partselect' 'trunc_ln717_1881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (5.28ns)   --->   "%mul_ln717_271 = mul i14 %zext_ln1171_1048, i14 35"   --->   Operation 102 'mul' 'mul_ln717_271' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mult_V_239 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln717_271, i32 1, i32 13"   --->   Operation 103 'partselect' 'mult_V_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1171_1056 = zext i8 %p_read_258"   --->   Operation 104 'zext' 'zext_ln1171_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (5.28ns)   --->   "%mul_ln717_272 = mul i14 %zext_ln1171_1056, i14 38"   --->   Operation 105 'mul' 'mul_ln717_272' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln42_106 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln717_272, i32 1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'partselect' 'trunc_ln42_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln717_1350 = zext i8 %p_read_257"   --->   Operation 107 'zext' 'zext_ln717_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (5.28ns)   --->   "%mul_ln717_273 = mul i13 %zext_ln717_1350, i13 22"   --->   Operation 108 'mul' 'mul_ln717_273' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln42_107 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_273, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'partselect' 'trunc_ln42_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1171_1065 = zext i8 %p_read_256"   --->   Operation 110 'zext' 'zext_ln1171_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln717_210 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_256, i4 0"   --->   Operation 111 'bitconcatenate' 'shl_ln717_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln717_1362 = zext i12 %shl_ln717_210"   --->   Operation 112 'zext' 'zext_ln717_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln717_211 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_256, i1 0"   --->   Operation 113 'bitconcatenate' 'shl_ln717_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln717_1363 = zext i9 %shl_ln717_211"   --->   Operation 114 'zext' 'zext_ln717_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.54ns)   --->   "%add_ln717_355 = add i13 %zext_ln717_1362, i13 %zext_ln717_1363"   --->   Operation 115 'add' 'add_ln717_355' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mult_V_261 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_355, i32 1, i32 12"   --->   Operation 116 'partselect' 'mult_V_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln1171_157 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_256, i2 0"   --->   Operation 117 'bitconcatenate' 'shl_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln717_1365 = zext i10 %shl_ln1171_157"   --->   Operation 118 'zext' 'zext_ln717_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (5.28ns)   --->   "%mul_ln717_274 = mul i13 %zext_ln1171_1065, i13 19"   --->   Operation 119 'mul' 'mul_ln717_274' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%mult_V_268 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_274, i32 1, i32 12"   --->   Operation 120 'partselect' 'mult_V_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.54ns)   --->   "%sub_ln717_467 = sub i13 %zext_ln717_1362, i13 %zext_ln717_1365"   --->   Operation 121 'sub' 'sub_ln717_467' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%mult_V_269 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_467, i32 1, i32 12"   --->   Operation 122 'partselect' 'mult_V_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1171_1069 = zext i8 %p_read_255"   --->   Operation 123 'zext' 'zext_ln1171_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1171_1071 = zext i8 %p_read_255"   --->   Operation 124 'zext' 'zext_ln1171_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (5.28ns)   --->   "%mul_ln1171_226 = mul i14 %zext_ln1171_1071, i14 16362"   --->   Operation 125 'mul' 'mul_ln1171_226' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln717_1901 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_226, i32 1, i32 13"   --->   Operation 126 'partselect' 'trunc_ln717_1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (5.28ns)   --->   "%mul_ln717_275 = mul i13 %zext_ln1171_1069, i13 22"   --->   Operation 127 'mul' 'mul_ln717_275' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mult_V_271 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_275, i32 1, i32 12"   --->   Operation 128 'partselect' 'mult_V_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (5.28ns)   --->   "%mul_ln1171_229 = mul i13 %zext_ln1171_1069, i13 8179"   --->   Operation 129 'mul' 'mul_ln1171_229' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln717_1906 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_229, i32 1, i32 12"   --->   Operation 130 'partselect' 'trunc_ln717_1906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (5.28ns)   --->   "%mul_ln717_276 = mul i13 %zext_ln1171_1069, i13 23"   --->   Operation 131 'mul' 'mul_ln717_276' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mult_V_278 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_276, i32 1, i32 12"   --->   Operation 132 'partselect' 'mult_V_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (5.28ns)   --->   "%mul_ln717_277 = mul i14 %zext_ln1171_1071, i14 35"   --->   Operation 133 'mul' 'mul_ln717_277' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mult_V_279 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln717_277, i32 1, i32 13"   --->   Operation 134 'partselect' 'mult_V_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1171_1076 = zext i8 %p_read_254"   --->   Operation 135 'zext' 'zext_ln1171_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1171_1077 = zext i8 %p_read_254"   --->   Operation 136 'zext' 'zext_ln1171_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_254, i4 0"   --->   Operation 137 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1171_1078 = zext i12 %tmp_33"   --->   Operation 138 'zext' 'zext_ln1171_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.54ns)   --->   "%sub_ln1171_1035 = sub i13 %zext_ln1171_1076, i13 %zext_ln1171_1078"   --->   Operation 139 'sub' 'sub_ln1171_1035' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln717_1908 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_1035, i32 1, i32 12"   --->   Operation 140 'partselect' 'trunc_ln717_1908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (5.28ns)   --->   "%mul_ln717_278 = mul i14 %zext_ln1171_1077, i14 35"   --->   Operation 141 'mul' 'mul_ln717_278' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mult_V_282 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln717_278, i32 1, i32 13"   --->   Operation 142 'partselect' 'mult_V_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1171_160 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_254, i3 0"   --->   Operation 143 'bitconcatenate' 'shl_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1171_1079 = zext i11 %shl_ln1171_160"   --->   Operation 144 'zext' 'zext_ln1171_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.48ns)   --->   "%sub_ln1171_1000 = sub i12 0, i12 %zext_ln1171_1079"   --->   Operation 145 'sub' 'sub_ln1171_1000' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1171_201 = sext i12 %sub_ln1171_1000"   --->   Operation 146 'sext' 'sext_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.54ns)   --->   "%sub_ln1171_1001 = sub i13 %sext_ln1171_201, i13 %zext_ln1171_1076"   --->   Operation 147 'sub' 'sub_ln1171_1001' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln717_1909 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_1001, i32 1, i32 12"   --->   Operation 148 'partselect' 'trunc_ln717_1909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln717_213 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_254, i1 0"   --->   Operation 149 'bitconcatenate' 'shl_ln717_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln717_1372 = zext i9 %shl_ln717_213"   --->   Operation 150 'zext' 'zext_ln717_1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.54ns)   --->   "%sub_ln717_468 = sub i13 %zext_ln1171_1078, i13 %zext_ln717_1372"   --->   Operation 151 'sub' 'sub_ln717_468' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mult_V_287 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_468, i32 1, i32 12"   --->   Operation 152 'partselect' 'mult_V_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1171_1083 = zext i8 %p_read_253"   --->   Operation 153 'zext' 'zext_ln1171_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (5.28ns)   --->   "%mul_ln1171_232 = mul i14 %zext_ln1171_1083, i14 16363"   --->   Operation 154 'mul' 'mul_ln1171_232' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln717_1915 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_232, i32 1, i32 13"   --->   Operation 155 'partselect' 'trunc_ln717_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (5.28ns)   --->   "%mul_ln717_281 = mul i14 %zext_ln1171_1083, i14 35"   --->   Operation 156 'mul' 'mul_ln717_281' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%mult_V_294 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln717_281, i32 1, i32 13"   --->   Operation 157 'partselect' 'mult_V_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (5.28ns)   --->   "%mul_ln717_282 = mul i14 %zext_ln1171_1083, i14 38"   --->   Operation 158 'mul' 'mul_ln717_282' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln42_109 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln717_282, i32 1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'partselect' 'trunc_ln42_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1171_1089 = zext i8 %p_read_252"   --->   Operation 160 'zext' 'zext_ln1171_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mult_V_305 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_read_252, i32 1, i32 7"   --->   Operation 161 'partselect' 'mult_V_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (5.28ns)   --->   "%mul_ln717_285 = mul i13 %zext_ln1171_1089, i13 29"   --->   Operation 162 'mul' 'mul_ln717_285' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%lshr_ln717_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_285, i32 1, i32 12"   --->   Operation 163 'partselect' 'lshr_ln717_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1171_1097 = zext i8 %p_read_251"   --->   Operation 164 'zext' 'zext_ln1171_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln1171_169 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_251, i1 0"   --->   Operation 165 'bitconcatenate' 'shl_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln717_214 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_251, i4 0"   --->   Operation 166 'bitconcatenate' 'shl_ln717_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln717_1377 = zext i12 %shl_ln717_214"   --->   Operation 167 'zext' 'zext_ln717_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln717_1378 = zext i9 %shl_ln1171_169"   --->   Operation 168 'zext' 'zext_ln717_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.54ns)   --->   "%sub_ln717_469 = sub i13 %zext_ln717_1377, i13 %zext_ln717_1378"   --->   Operation 169 'sub' 'sub_ln717_469' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln717_1925 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_469, i32 1, i32 12"   --->   Operation 170 'partselect' 'trunc_ln717_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (5.28ns)   --->   "%mul_ln717_286 = mul i13 %zext_ln1171_1097, i13 29"   --->   Operation 171 'mul' 'mul_ln717_286' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%lshr_ln717_1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_286, i32 1, i32 12"   --->   Operation 172 'partselect' 'lshr_ln717_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (1.36ns)   --->   "%add_ln712_4125 = add i9 %zext_ln1171_1009, i9 128"   --->   Operation 173 'add' 'add_ln712_4125' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln1171_938 = zext i8 %p_read263"   --->   Operation 174 'zext' 'zext_ln1171_938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read263, i4 0"   --->   Operation 175 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i12 %shl_ln"   --->   Operation 176 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read263, i2 0"   --->   Operation 177 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln717_1235 = zext i10 %shl_ln717_s"   --->   Operation 178 'zext' 'zext_ln717_1235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln717_1236 = zext i10 %shl_ln717_s"   --->   Operation 179 'zext' 'zext_ln717_1236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.54ns)   --->   "%add_ln717 = add i13 %zext_ln717, i13 %zext_ln717_1236"   --->   Operation 180 'add' 'add_ln717' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%mult_V_0 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717, i32 1, i32 12"   --->   Operation 181 'partselect' 'mult_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln717_1237 = zext i12 %mult_V_0"   --->   Operation 182 'zext' 'zext_ln717_1237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (1.54ns)   --->   "%sub_ln1171 = sub i13 0, i13 %zext_ln717"   --->   Operation 183 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171, i32 1, i32 12"   --->   Operation 184 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln717_162 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read263, i5 0"   --->   Operation 185 'bitconcatenate' 'shl_ln717_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln717_1238 = zext i13 %shl_ln717_162"   --->   Operation 186 'zext' 'zext_ln717_1238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (1.53ns)   --->   "%sub_ln717 = sub i14 %zext_ln717_1238, i14 %zext_ln717_1235"   --->   Operation 187 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717, i32 1, i32 13"   --->   Operation 188 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171_938, i14 16358"   --->   Operation 189 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171, i32 1, i32 13"   --->   Operation 190 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln717_163 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read263, i1 0"   --->   Operation 191 'bitconcatenate' 'shl_ln717_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln717_1240 = zext i9 %shl_ln717_163"   --->   Operation 192 'zext' 'zext_ln717_1240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (1.53ns)   --->   "%add_ln717_335 = add i14 %zext_ln717_1238, i14 %zext_ln717_1240"   --->   Operation 193 'add' 'add_ln717_335' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln717_335, i32 1, i32 13"   --->   Operation 194 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.54ns)   --->   "%sub_ln717_438 = sub i13 %zext_ln717, i13 %zext_ln717_1236"   --->   Operation 195 'sub' 'sub_ln717_438' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln717_1747 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_438, i32 1, i32 12"   --->   Operation 196 'partselect' 'trunc_ln717_1747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (5.28ns)   --->   "%mul_ln1171_167 = mul i14 %zext_ln1171_938, i14 16359"   --->   Operation 197 'mul' 'mul_ln1171_167' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln717_1748 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_167, i32 1, i32 13"   --->   Operation 198 'partselect' 'trunc_ln717_1748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1171_940 = zext i9 %shl_ln717_163"   --->   Operation 199 'zext' 'zext_ln1171_940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (1.36ns)   --->   "%sub_ln1171_919 = sub i10 0, i10 %zext_ln1171_940"   --->   Operation 200 'sub' 'sub_ln1171_919' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln717_1749 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_919, i32 1, i32 9"   --->   Operation 201 'partselect' 'trunc_ln717_1749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1171_942 = zext i8 %p_read1264"   --->   Operation 202 'zext' 'zext_ln1171_942' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (5.28ns)   --->   "%mul_ln717 = mul i13 %zext_ln1171_941, i13 23"   --->   Operation 203 'mul' 'mul_ln717' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717, i32 1, i32 12"   --->   Operation 204 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (5.28ns)   --->   "%mul_ln1171_168 = mul i14 %zext_ln1171_942, i14 16359"   --->   Operation 205 'mul' 'mul_ln1171_168' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln717_1751 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_168, i32 1, i32 13"   --->   Operation 206 'partselect' 'trunc_ln717_1751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (5.28ns)   --->   "%mul_ln1171_169 = mul i13 %zext_ln1171_941, i13 8179"   --->   Operation 207 'mul' 'mul_ln1171_169' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln717_1752 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_169, i32 1, i32 12"   --->   Operation 208 'partselect' 'trunc_ln717_1752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln717_1243 = zext i12 %mult_V_16"   --->   Operation 209 'zext' 'zext_ln717_1243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (5.28ns)   --->   "%mul_ln1171_170 = mul i14 %zext_ln1171_942, i14 16365"   --->   Operation 210 'mul' 'mul_ln1171_170' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln717_1753 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_170, i32 1, i32 13"   --->   Operation 211 'partselect' 'trunc_ln717_1753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (5.28ns)   --->   "%mul_ln1171_171 = mul i13 %zext_ln1171_941, i13 8181"   --->   Operation 212 'mul' 'mul_ln1171_171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln717_1754 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_171, i32 1, i32 12"   --->   Operation 213 'partselect' 'trunc_ln717_1754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1171_944 = zext i8 %p_read2265"   --->   Operation 214 'zext' 'zext_ln1171_944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1171_945 = zext i8 %p_read2265"   --->   Operation 215 'zext' 'zext_ln1171_945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1171_946 = zext i8 %p_read2265"   --->   Operation 216 'zext' 'zext_ln1171_946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read2265, i5 0"   --->   Operation 217 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1171_947 = zext i13 %shl_ln1171_s"   --->   Operation 218 'zext' 'zext_ln1171_947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln1171_122 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read2265, i2 0"   --->   Operation 219 'bitconcatenate' 'shl_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln1171_948 = zext i10 %shl_ln1171_122"   --->   Operation 220 'zext' 'zext_ln1171_948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (1.53ns)   --->   "%sub_ln1171_921 = sub i14 %zext_ln1171_948, i14 %zext_ln1171_947"   --->   Operation 221 'sub' 'sub_ln1171_921' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln717_1755 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_921, i32 1, i32 13"   --->   Operation 222 'partselect' 'trunc_ln717_1755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1171_687 = sext i13 %trunc_ln717_1755"   --->   Operation 223 'sext' 'sext_ln1171_687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (5.28ns)   --->   "%mul_ln1171_172 = mul i15 %zext_ln1171_945, i15 32714"   --->   Operation 224 'mul' 'mul_ln1171_172' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln717_1756 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_172, i32 1, i32 14"   --->   Operation 225 'partselect' 'trunc_ln717_1756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (5.28ns)   --->   "%mul_ln717_241 = mul i13 %zext_ln1171_946, i13 29"   --->   Operation 226 'mul' 'mul_ln717_241' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%mult_V_22 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_241, i32 1, i32 12"   --->   Operation 227 'partselect' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln42_646 = zext i7 %mult_V_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'zext' 'zext_ln42_646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (5.28ns)   --->   "%mul_ln717_242 = mul i13 %zext_ln1171_946, i13 26"   --->   Operation 229 'mul' 'mul_ln717_242' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%mult_V_24 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_242, i32 1, i32 12"   --->   Operation 230 'partselect' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (1.53ns)   --->   "%sub_ln1171_922 = sub i14 0, i14 %zext_ln1171_947"   --->   Operation 231 'sub' 'sub_ln1171_922' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i14 %sub_ln1171_922"   --->   Operation 232 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (1.52ns)   --->   "%sub_ln1171_923 = sub i15 %sext_ln1171, i15 %zext_ln1171_945"   --->   Operation 233 'sub' 'sub_ln1171_923' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln717_1757 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_923, i32 1, i32 14"   --->   Operation 234 'partselect' 'trunc_ln717_1757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (5.28ns)   --->   "%mul_ln1171_173 = mul i14 %zext_ln1171_944, i14 16359"   --->   Operation 235 'mul' 'mul_ln1171_173' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln717_1758 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_173, i32 1, i32 13"   --->   Operation 236 'partselect' 'trunc_ln717_1758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (1.53ns)   --->   "%sub_ln717_439 = sub i14 %zext_ln1171_947, i14 %zext_ln1171_944"   --->   Operation 237 'sub' 'sub_ln717_439' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln717_1759 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_439, i32 1, i32 13"   --->   Operation 238 'partselect' 'trunc_ln717_1759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln717_164 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read2265, i4 0"   --->   Operation 239 'bitconcatenate' 'shl_ln717_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln717_1247 = zext i12 %shl_ln717_164"   --->   Operation 240 'zext' 'zext_ln717_1247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln717_1248 = zext i10 %shl_ln1171_122"   --->   Operation 241 'zext' 'zext_ln717_1248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (1.54ns)   --->   "%add_ln717_336 = add i13 %zext_ln717_1247, i13 %zext_ln717_1248"   --->   Operation 242 'add' 'add_ln717_336' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_336, i32 1, i32 12"   --->   Operation 243 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln717_1249 = zext i12 %mult_V_28"   --->   Operation 244 'zext' 'zext_ln717_1249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln717_165 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read2265, i3 0"   --->   Operation 245 'bitconcatenate' 'shl_ln717_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln717_1250 = zext i11 %shl_ln717_165"   --->   Operation 246 'zext' 'zext_ln717_1250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln717_166 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read2265, i1 0"   --->   Operation 247 'bitconcatenate' 'shl_ln717_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln717_1251 = zext i9 %shl_ln717_166"   --->   Operation 248 'zext' 'zext_ln717_1251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (1.48ns)   --->   "%add_ln717_337 = add i12 %zext_ln717_1250, i12 %zext_ln717_1251"   --->   Operation 249 'add' 'add_ln717_337' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%mult_V_29 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_337, i32 1, i32 11"   --->   Operation 250 'partselect' 'mult_V_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1171_949 = zext i8 %p_read3266"   --->   Operation 251 'zext' 'zext_ln1171_949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1171_950 = zext i8 %p_read3266"   --->   Operation 252 'zext' 'zext_ln1171_950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln717_167 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read3266, i4 0"   --->   Operation 253 'bitconcatenate' 'shl_ln717_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln717_1252 = zext i12 %shl_ln717_167"   --->   Operation 254 'zext' 'zext_ln717_1252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (1.54ns)   --->   "%add_ln717_338 = add i13 %zext_ln717_1252, i13 %zext_ln1171_951"   --->   Operation 255 'add' 'add_ln717_338' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%mult_V_31 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_338, i32 1, i32 12"   --->   Operation 256 'partselect' 'mult_V_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln1171_123 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read3266, i3 0"   --->   Operation 257 'bitconcatenate' 'shl_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1171_952 = zext i11 %shl_ln1171_123"   --->   Operation 258 'zext' 'zext_ln1171_952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln1171_124 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read3266, i1 0"   --->   Operation 259 'bitconcatenate' 'shl_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1171_953 = zext i9 %shl_ln1171_124"   --->   Operation 260 'zext' 'zext_ln1171_953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (1.48ns)   --->   "%sub_ln1171_924 = sub i12 %zext_ln1171_953, i12 %zext_ln1171_952"   --->   Operation 261 'sub' 'sub_ln1171_924' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln717_1760 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_924, i32 1, i32 11"   --->   Operation 262 'partselect' 'trunc_ln717_1760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln1171_125 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read3266, i5 0"   --->   Operation 263 'bitconcatenate' 'shl_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1171_954 = zext i13 %shl_ln1171_125"   --->   Operation 264 'zext' 'zext_ln1171_954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (1.53ns)   --->   "%sub_ln1171_925 = sub i14 0, i14 %zext_ln1171_954"   --->   Operation 265 'sub' 'sub_ln1171_925' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1171_178 = sext i14 %sub_ln1171_925"   --->   Operation 266 'sext' 'sext_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (1.52ns)   --->   "%sub_ln1171_926 = sub i15 %sext_ln1171_178, i15 %zext_ln1171_950"   --->   Operation 267 'sub' 'sub_ln1171_926' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln717_1761 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_926, i32 1, i32 14"   --->   Operation 268 'partselect' 'trunc_ln717_1761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (1.54ns)   --->   "%sub_ln1171_927 = sub i13 0, i13 %zext_ln717_1252"   --->   Operation 269 'sub' 'sub_ln1171_927' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1171_179 = sext i13 %sub_ln1171_927"   --->   Operation 270 'sext' 'sext_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (1.53ns)   --->   "%sub_ln1171_928 = sub i14 %sext_ln1171_179, i14 %zext_ln1171_949"   --->   Operation 271 'sub' 'sub_ln1171_928' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln717_1762 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_928, i32 1, i32 13"   --->   Operation 272 'partselect' 'trunc_ln717_1762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (5.28ns)   --->   "%mul_ln1171_174 = mul i13 %zext_ln1171_951, i13 8181"   --->   Operation 273 'mul' 'mul_ln1171_174' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln717_1763 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_174, i32 1, i32 12"   --->   Operation 274 'partselect' 'trunc_ln717_1763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln717_1253 = zext i12 %mult_V_37"   --->   Operation 275 'zext' 'zext_ln717_1253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (5.28ns)   --->   "%mul_ln717_244 = mul i14 %zext_ln1171_949, i14 37"   --->   Operation 276 'mul' 'mul_ln717_244' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln717_244, i32 1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (5.28ns)   --->   "%mul_ln1171_175 = mul i15 %zext_ln1171_950, i15 32723"   --->   Operation 278 'mul' 'mul_ln1171_175' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln717_1764 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_175, i32 1, i32 14"   --->   Operation 279 'partselect' 'trunc_ln717_1764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1171_955 = zext i8 %p_read4267"   --->   Operation 280 'zext' 'zext_ln1171_955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1171_956 = zext i8 %p_read4267"   --->   Operation 281 'zext' 'zext_ln1171_956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln1171_126 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read4267, i5 0"   --->   Operation 282 'bitconcatenate' 'shl_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln1171_958 = zext i13 %shl_ln1171_126"   --->   Operation 283 'zext' 'zext_ln1171_958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (1.53ns)   --->   "%sub_ln1171_929 = sub i14 0, i14 %zext_ln1171_958"   --->   Operation 284 'sub' 'sub_ln1171_929' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln717_1125 = sext i14 %sub_ln1171_929"   --->   Operation 285 'sext' 'sext_ln717_1125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln717_1765 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_929, i32 1, i32 13"   --->   Operation 286 'partselect' 'trunc_ln717_1765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln717_1126 = sext i13 %trunc_ln717_1765"   --->   Operation 287 'sext' 'sext_ln717_1126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln717_1254 = zext i8 %p_read4267"   --->   Operation 288 'zext' 'zext_ln717_1254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln717_168 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read4267, i4 0"   --->   Operation 289 'bitconcatenate' 'shl_ln717_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln717_1255 = zext i12 %shl_ln717_168"   --->   Operation 290 'zext' 'zext_ln717_1255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln717_169 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read4267, i1 0"   --->   Operation 291 'bitconcatenate' 'shl_ln717_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln717_1256 = zext i9 %shl_ln717_169"   --->   Operation 292 'zext' 'zext_ln717_1256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (1.54ns)   --->   "%sub_ln717_440 = sub i13 %zext_ln717_1255, i13 %zext_ln717_1256"   --->   Operation 293 'sub' 'sub_ln717_440' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_440, i32 1, i32 12"   --->   Operation 294 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln717_170 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read4267, i2 0"   --->   Operation 295 'bitconcatenate' 'shl_ln717_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln717_1258 = zext i10 %shl_ln717_170"   --->   Operation 296 'zext' 'zext_ln717_1258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (1.41ns)   --->   "%sub_ln717_441 = sub i11 %zext_ln717_1258, i11 %zext_ln717_1254"   --->   Operation 297 'sub' 'sub_ln717_441' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%mult_V_42 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_441, i32 1, i32 10"   --->   Operation 298 'partselect' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (5.28ns)   --->   "%mul_ln1171_176 = mul i14 %zext_ln1171_956, i14 16358"   --->   Operation 299 'mul' 'mul_ln1171_176' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln717_1768 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_176, i32 1, i32 13"   --->   Operation 300 'partselect' 'trunc_ln717_1768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1171_959 = zext i9 %shl_ln717_169"   --->   Operation 301 'zext' 'zext_ln1171_959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (1.53ns)   --->   "%sub_ln1171_930 = sub i14 %zext_ln1171_959, i14 %zext_ln1171_958"   --->   Operation 302 'sub' 'sub_ln1171_930' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln717_1769 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_930, i32 1, i32 13"   --->   Operation 303 'partselect' 'trunc_ln717_1769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln717_1260 = zext i12 %mult_V_46"   --->   Operation 304 'zext' 'zext_ln717_1260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (1.52ns)   --->   "%sub_ln1171_931 = sub i15 %sext_ln717_1125, i15 %zext_ln1171_955"   --->   Operation 305 'sub' 'sub_ln1171_931' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln717_1770 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_931, i32 1, i32 14"   --->   Operation 306 'partselect' 'trunc_ln717_1770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1171_960 = zext i8 %p_read5268"   --->   Operation 307 'zext' 'zext_ln1171_960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln1171_962 = zext i8 %p_read5268"   --->   Operation 308 'zext' 'zext_ln1171_962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read5268, i3 0"   --->   Operation 309 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln1171_963 = zext i11 %tmp"   --->   Operation 310 'zext' 'zext_ln1171_963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (1.48ns)   --->   "%sub_ln1171_1027 = sub i12 %zext_ln1171_962, i12 %zext_ln1171_963"   --->   Operation 311 'sub' 'sub_ln1171_1027' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln717_1771 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1027, i32 1, i32 11"   --->   Operation 312 'partselect' 'trunc_ln717_1771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln1171_127 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read5268, i4 0"   --->   Operation 313 'bitconcatenate' 'shl_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1171_964 = zext i12 %shl_ln1171_127"   --->   Operation 314 'zext' 'zext_ln1171_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (1.54ns)   --->   "%sub_ln1171_932 = sub i13 0, i13 %zext_ln1171_964"   --->   Operation 315 'sub' 'sub_ln1171_932' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1171_180 = sext i13 %sub_ln1171_932"   --->   Operation 316 'sext' 'sext_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (1.53ns)   --->   "%sub_ln1171_933 = sub i14 %sext_ln1171_180, i14 %zext_ln1171_961"   --->   Operation 317 'sub' 'sub_ln1171_933' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln717_1772 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_933, i32 1, i32 13"   --->   Operation 318 'partselect' 'trunc_ln717_1772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln717_1773 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_932, i32 1, i32 12"   --->   Operation 319 'partselect' 'trunc_ln717_1773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (5.28ns)   --->   "%mul_ln1171_177 = mul i14 %zext_ln1171_961, i14 16357"   --->   Operation 320 'mul' 'mul_ln1171_177' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln717_1774 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_177, i32 1, i32 13"   --->   Operation 321 'partselect' 'trunc_ln717_1774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (5.28ns)   --->   "%mul_ln1171_178 = mul i15 %zext_ln1171_960, i15 32733"   --->   Operation 322 'mul' 'mul_ln1171_178' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln717_1775 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_178, i32 1, i32 14"   --->   Operation 323 'partselect' 'trunc_ln717_1775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln717_1263 = zext i12 %mult_V_57"   --->   Operation 324 'zext' 'zext_ln717_1263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%shl_ln1171_128 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read5268, i1 0"   --->   Operation 325 'bitconcatenate' 'shl_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln1171_965 = zext i9 %shl_ln1171_128"   --->   Operation 326 'zext' 'zext_ln1171_965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (1.53ns)   --->   "%sub_ln1171_934 = sub i14 %sext_ln1171_180, i14 %zext_ln1171_965"   --->   Operation 327 'sub' 'sub_ln1171_934' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln717_1776 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_934, i32 1, i32 13"   --->   Operation 328 'partselect' 'trunc_ln717_1776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln717_171 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read5268, i5 0"   --->   Operation 329 'bitconcatenate' 'shl_ln717_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln717_1264 = zext i13 %shl_ln717_171"   --->   Operation 330 'zext' 'zext_ln717_1264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (1.53ns)   --->   "%sub_ln717_442 = sub i14 %zext_ln717_1264, i14 %zext_ln1171_961"   --->   Operation 331 'sub' 'sub_ln717_442' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%mult_V_59 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_442, i32 1, i32 13"   --->   Operation 332 'partselect' 'mult_V_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln1171_966 = zext i8 %p_read6269"   --->   Operation 333 'zext' 'zext_ln1171_966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln717_1266 = zext i8 %p_read6269"   --->   Operation 334 'zext' 'zext_ln717_1266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (5.28ns)   --->   "%mul_ln717_249 = mul i14 %zext_ln1171_966, i14 41"   --->   Operation 335 'mul' 'mul_ln717_249' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%mult_V_60 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln717_249, i32 1, i32 13"   --->   Operation 336 'partselect' 'mult_V_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%mult_V_61 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read6269, i4 0"   --->   Operation 337 'bitconcatenate' 'mult_V_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln42_651 = zext i12 %mult_V_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'zext' 'zext_ln42_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (5.28ns)   --->   "%mul_ln717_250 = mul i12 %zext_ln717_1266, i12 13"   --->   Operation 339 'mul' 'mul_ln717_250' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%mult_V_62 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %mul_ln717_250, i32 1, i32 11"   --->   Operation 340 'partselect' 'mult_V_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln42_653 = zext i12 %mult_V_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'zext' 'zext_ln42_653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln717_1136 = sext i12 %trunc_ln717_1778"   --->   Operation 342 'sext' 'sext_ln717_1136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%mult_V_65 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read6269, i1 0"   --->   Operation 343 'bitconcatenate' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln42_654 = zext i9 %mult_V_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'zext' 'zext_ln42_654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%shl_ln1171_129 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read6269, i5 0"   --->   Operation 345 'bitconcatenate' 'shl_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln1171_968 = zext i13 %shl_ln1171_129"   --->   Operation 346 'zext' 'zext_ln1171_968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (1.53ns)   --->   "%sub_ln1171_935 = sub i14 0, i14 %zext_ln1171_968"   --->   Operation 347 'sub' 'sub_ln1171_935' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1171_181 = sext i14 %sub_ln1171_935"   --->   Operation 348 'sext' 'sext_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln1171_969 = zext i9 %mult_V_65"   --->   Operation 349 'zext' 'zext_ln1171_969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (1.52ns)   --->   "%sub_ln1171_936 = sub i15 %sext_ln1171_181, i15 %zext_ln42_654"   --->   Operation 350 'sub' 'sub_ln1171_936' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln717_1779 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_936, i32 1, i32 14"   --->   Operation 351 'partselect' 'trunc_ln717_1779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (5.28ns)   --->   "%mul_ln1171_180 = mul i14 %zext_ln1171_966, i14 16359"   --->   Operation 352 'mul' 'mul_ln1171_180' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln717_1780 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_180, i32 1, i32 13"   --->   Operation 353 'partselect' 'trunc_ln717_1780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln717_1781 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_935, i32 1, i32 13"   --->   Operation 354 'partselect' 'trunc_ln717_1781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1171_697 = sext i13 %trunc_ln717_1781"   --->   Operation 355 'sext' 'sext_ln1171_697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (1.36ns)   --->   "%sub_ln1171_937 = sub i10 0, i10 %zext_ln1171_969"   --->   Operation 356 'sub' 'sub_ln1171_937' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln717_1782 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_937, i32 1, i32 9"   --->   Operation 357 'partselect' 'trunc_ln717_1782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln1171_970 = zext i8 %p_read7270"   --->   Operation 358 'zext' 'zext_ln1171_970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln1171_971 = zext i8 %p_read7270"   --->   Operation 359 'zext' 'zext_ln1171_971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln1171_972 = zext i8 %p_read7270"   --->   Operation 360 'zext' 'zext_ln1171_972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln717_172 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read7270, i5 0"   --->   Operation 361 'bitconcatenate' 'shl_ln717_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln717_1267 = zext i13 %shl_ln717_172"   --->   Operation 362 'zext' 'zext_ln717_1267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%shl_ln717_173 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read7270, i2 0"   --->   Operation 363 'bitconcatenate' 'shl_ln717_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln717_1268 = zext i10 %shl_ln717_173"   --->   Operation 364 'zext' 'zext_ln717_1268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (1.53ns)   --->   "%sub_ln717_443 = sub i14 %zext_ln717_1267, i14 %zext_ln717_1268"   --->   Operation 365 'sub' 'sub_ln717_443' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%mult_V_70 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_443, i32 1, i32 13"   --->   Operation 366 'partselect' 'mult_V_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (5.28ns)   --->   "%mul_ln1171_181 = mul i15 %zext_ln1171_972, i15 32731"   --->   Operation 367 'mul' 'mul_ln1171_181' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln717_1784 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_181, i32 1, i32 14"   --->   Operation 368 'partselect' 'trunc_ln717_1784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1171_973 = zext i10 %shl_ln717_173"   --->   Operation 369 'zext' 'zext_ln1171_973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln1171_974 = zext i10 %shl_ln717_173"   --->   Operation 370 'zext' 'zext_ln1171_974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (1.41ns)   --->   "%sub_ln1171_938 = sub i11 0, i11 %zext_ln1171_974"   --->   Operation 371 'sub' 'sub_ln1171_938' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1171_182 = sext i11 %sub_ln1171_938"   --->   Operation 372 'sext' 'sext_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (1.48ns)   --->   "%sub_ln1171_939 = sub i12 %sext_ln1171_182, i12 %zext_ln1171_971"   --->   Operation 373 'sub' 'sub_ln1171_939' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln717_1785 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_939, i32 1, i32 11"   --->   Operation 374 'partselect' 'trunc_ln717_1785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (1.53ns)   --->   "%sub_ln1171_940 = sub i14 0, i14 %zext_ln717_1267"   --->   Operation 375 'sub' 'sub_ln1171_940' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1171_183 = sext i14 %sub_ln1171_940"   --->   Operation 376 'sext' 'sext_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln1171_130 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read7270, i3 0"   --->   Operation 377 'bitconcatenate' 'shl_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln1171_975 = zext i11 %shl_ln1171_130"   --->   Operation 378 'zext' 'zext_ln1171_975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (1.52ns)   --->   "%sub_ln1171_941 = sub i15 %sext_ln1171_183, i15 %zext_ln1171_975"   --->   Operation 379 'sub' 'sub_ln1171_941' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln717_1786 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_941, i32 1, i32 14"   --->   Operation 380 'partselect' 'trunc_ln717_1786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln1171_131 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read7270, i4 0"   --->   Operation 381 'bitconcatenate' 'shl_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln1171_976 = zext i12 %shl_ln1171_131"   --->   Operation 382 'zext' 'zext_ln1171_976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (1.54ns)   --->   "%sub_ln1171_942 = sub i13 %zext_ln1171_973, i13 %zext_ln1171_976"   --->   Operation 383 'sub' 'sub_ln1171_942' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln717_1787 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_942, i32 1, i32 12"   --->   Operation 384 'partselect' 'trunc_ln717_1787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln717_1139 = sext i12 %trunc_ln717_1787"   --->   Operation 385 'sext' 'sext_ln717_1139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (1.54ns)   --->   "%sub_ln717_444 = sub i13 %zext_ln1171_976, i13 %zext_ln1171_970"   --->   Operation 386 'sub' 'sub_ln717_444' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%mult_V_75 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_444, i32 1, i32 12"   --->   Operation 387 'partselect' 'mult_V_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln717_1140 = sext i12 %mult_V_75"   --->   Operation 388 'sext' 'sext_ln717_1140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln717_1270 = zext i14 %sext_ln717_1140"   --->   Operation 389 'zext' 'zext_ln717_1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (5.28ns)   --->   "%mul_ln717_252 = mul i13 %zext_ln1171_970, i13 19"   --->   Operation 390 'mul' 'mul_ln717_252' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%mult_V_76 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_252, i32 1, i32 12"   --->   Operation 391 'partselect' 'mult_V_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (5.28ns)   --->   "%mul_ln1171_182 = mul i15 %zext_ln1171_972, i15 32727"   --->   Operation 392 'mul' 'mul_ln1171_182' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln717_1789 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_182, i32 1, i32 14"   --->   Operation 393 'partselect' 'trunc_ln717_1789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (5.28ns)   --->   "%mul_ln717_253 = mul i13 %zext_ln1171_970, i13 21"   --->   Operation 394 'mul' 'mul_ln717_253' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%mult_V_78 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_253, i32 1, i32 12"   --->   Operation 395 'partselect' 'mult_V_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (5.28ns)   --->   "%mul_ln717_254 = mul i13 %zext_ln1171_970, i13 27"   --->   Operation 396 'mul' 'mul_ln717_254' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%mult_V_79 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_254, i32 1, i32 12"   --->   Operation 397 'partselect' 'mult_V_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln1171_978 = zext i8 %p_read8271"   --->   Operation 398 'zext' 'zext_ln1171_978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln1171_979 = zext i8 %p_read8271"   --->   Operation 399 'zext' 'zext_ln1171_979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln1171_980 = zext i8 %p_read8271"   --->   Operation 400 'zext' 'zext_ln1171_980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%shl_ln1171_132 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read8271, i4 0"   --->   Operation 401 'bitconcatenate' 'shl_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln1171_981 = zext i12 %shl_ln1171_132"   --->   Operation 402 'zext' 'zext_ln1171_981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%shl_ln1171_133 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read8271, i2 0"   --->   Operation 403 'bitconcatenate' 'shl_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln1171_982 = zext i10 %shl_ln1171_133"   --->   Operation 404 'zext' 'zext_ln1171_982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (1.54ns)   --->   "%sub_ln1171_943 = sub i13 %zext_ln1171_982, i13 %zext_ln1171_981"   --->   Operation 405 'sub' 'sub_ln1171_943' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln717_1790 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_943, i32 1, i32 12"   --->   Operation 406 'partselect' 'trunc_ln717_1790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln717_1142 = sext i12 %trunc_ln717_1790"   --->   Operation 407 'sext' 'sext_ln717_1142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln717_174 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read8271, i5 0"   --->   Operation 408 'bitconcatenate' 'shl_ln717_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln717_1272 = zext i13 %shl_ln717_174"   --->   Operation 409 'zext' 'zext_ln717_1272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln717_1273 = zext i10 %shl_ln1171_133"   --->   Operation 410 'zext' 'zext_ln717_1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (1.53ns)   --->   "%sub_ln717_445 = sub i14 %zext_ln717_1272, i14 %zext_ln717_1273"   --->   Operation 411 'sub' 'sub_ln717_445' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%mult_V_81 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_445, i32 1, i32 13"   --->   Operation 412 'partselect' 'mult_V_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln717_1143 = sext i13 %mult_V_81"   --->   Operation 413 'sext' 'sext_ln717_1143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln717_1274 = zext i14 %sext_ln717_1143"   --->   Operation 414 'zext' 'zext_ln717_1274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (5.28ns)   --->   "%mul_ln717_255 = mul i13 %zext_ln1171_977, i13 19"   --->   Operation 415 'mul' 'mul_ln717_255' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%mult_V_82 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_255, i32 1, i32 12"   --->   Operation 416 'partselect' 'mult_V_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln717_1275 = zext i12 %mult_V_83"   --->   Operation 417 'zext' 'zext_ln717_1275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (1.30ns)   --->   "%sub_ln1171_944 = sub i9 0, i9 %zext_ln1171_980"   --->   Operation 418 'sub' 'sub_ln1171_944' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln717_1792 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_944, i32 1, i32 8"   --->   Operation 419 'partselect' 'trunc_ln717_1792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (5.28ns)   --->   "%mul_ln1171_183 = mul i15 %zext_ln1171_979, i15 32726"   --->   Operation 420 'mul' 'mul_ln1171_183' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln717_1793 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_183, i32 1, i32 14"   --->   Operation 421 'partselect' 'trunc_ln717_1793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (5.28ns)   --->   "%mul_ln1171_184 = mul i14 %zext_ln1171_978, i14 16365"   --->   Operation 422 'mul' 'mul_ln1171_184' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln717_1794 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_184, i32 1, i32 13"   --->   Operation 423 'partselect' 'trunc_ln717_1794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%shl_ln1171_134 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read8271, i1 0"   --->   Operation 424 'bitconcatenate' 'shl_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln1171_983 = zext i9 %shl_ln1171_134"   --->   Operation 425 'zext' 'zext_ln1171_983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (1.54ns)   --->   "%sub_ln1171_1028 = sub i13 %zext_ln1171_977, i13 %zext_ln1171_981"   --->   Operation 426 'sub' 'sub_ln1171_1028' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln717_1796 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_1028, i32 1, i32 12"   --->   Operation 427 'partselect' 'trunc_ln717_1796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1171_706 = sext i12 %trunc_ln717_1796"   --->   Operation 428 'sext' 'sext_ln1171_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (1.54ns)   --->   "%sub_ln1171_946 = sub i13 0, i13 %zext_ln1171_981"   --->   Operation 429 'sub' 'sub_ln1171_946' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1171_184 = sext i13 %sub_ln1171_946"   --->   Operation 430 'sext' 'sext_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (1.53ns)   --->   "%sub_ln1171_947 = sub i14 %sext_ln1171_184, i14 %zext_ln1171_983"   --->   Operation 431 'sub' 'sub_ln1171_947' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln717_1797 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_947, i32 1, i32 13"   --->   Operation 432 'partselect' 'trunc_ln717_1797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1171_985 = zext i8 %p_read_271"   --->   Operation 433 'zext' 'zext_ln1171_985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln1171_986 = zext i8 %p_read_271"   --->   Operation 434 'zext' 'zext_ln1171_986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%shl_ln717_175 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_271, i5 0"   --->   Operation 435 'bitconcatenate' 'shl_ln717_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln717_1276 = zext i13 %shl_ln717_175"   --->   Operation 436 'zext' 'zext_ln717_1276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%shl_ln717_176 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_271, i1 0"   --->   Operation 437 'bitconcatenate' 'shl_ln717_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln717_1277 = zext i9 %shl_ln717_176"   --->   Operation 438 'zext' 'zext_ln717_1277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (1.53ns)   --->   "%add_ln717_339 = add i14 %zext_ln717_1276, i14 %zext_ln717_1277"   --->   Operation 439 'add' 'add_ln717_339' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln717_339, i32 1, i32 13"   --->   Operation 440 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%mult_V_101 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_271, i3 0"   --->   Operation 441 'bitconcatenate' 'mult_V_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln42_659 = zext i11 %mult_V_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'zext' 'zext_ln42_659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (5.28ns)   --->   "%mul_ln1171_185 = mul i14 %zext_ln1171_986, i14 16357"   --->   Operation 443 'mul' 'mul_ln1171_185' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln717_1798 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_185, i32 1, i32 13"   --->   Operation 444 'partselect' 'trunc_ln717_1798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (1.53ns)   --->   "%sub_ln717_446 = sub i14 %zext_ln717_1276, i14 %zext_ln717_1277"   --->   Operation 445 'sub' 'sub_ln717_446' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%mult_V_104 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_446, i32 1, i32 13"   --->   Operation 446 'partselect' 'mult_V_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_271, i4 0"   --->   Operation 447 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln1171_987 = zext i12 %tmp_s"   --->   Operation 448 'zext' 'zext_ln1171_987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (1.54ns)   --->   "%sub_ln1171_1029 = sub i13 %zext_ln1171_985, i13 %zext_ln1171_987"   --->   Operation 449 'sub' 'sub_ln1171_1029' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln717_1800 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_1029, i32 1, i32 12"   --->   Operation 450 'partselect' 'trunc_ln717_1800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (5.28ns)   --->   "%mul_ln1171_186 = mul i14 %zext_ln1171_986, i14 16362"   --->   Operation 451 'mul' 'mul_ln1171_186' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln717_1801 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_186, i32 1, i32 13"   --->   Operation 452 'partselect' 'trunc_ln717_1801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (1.54ns)   --->   "%sub_ln1171_948 = sub i13 0, i13 %zext_ln1171_987"   --->   Operation 453 'sub' 'sub_ln1171_948' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln717_1802 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_948, i32 1, i32 12"   --->   Operation 454 'partselect' 'trunc_ln717_1802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln1171_988 = zext i11 %mult_V_101"   --->   Operation 455 'zext' 'zext_ln1171_988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (1.48ns)   --->   "%sub_ln1171_949 = sub i12 0, i12 %zext_ln1171_988"   --->   Operation 456 'sub' 'sub_ln1171_949' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1171_185 = sext i12 %sub_ln1171_949"   --->   Operation 457 'sext' 'sext_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (1.54ns)   --->   "%sub_ln1171_950 = sub i13 %sext_ln1171_185, i13 %zext_ln1171_985"   --->   Operation 458 'sub' 'sub_ln1171_950' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln717_1803 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_950, i32 1, i32 12"   --->   Operation 459 'partselect' 'trunc_ln717_1803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln1171_989 = zext i8 %p_read_270"   --->   Operation 460 'zext' 'zext_ln1171_989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln1171_990 = zext i8 %p_read_270"   --->   Operation 461 'zext' 'zext_ln1171_990' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%mult_V_115 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_270, i4 0"   --->   Operation 462 'bitconcatenate' 'mult_V_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln717_1279 = zext i12 %mult_V_115"   --->   Operation 463 'zext' 'zext_ln717_1279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%shl_ln717_177 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_270, i2 0"   --->   Operation 464 'bitconcatenate' 'shl_ln717_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln717_1280 = zext i10 %shl_ln717_177"   --->   Operation 465 'zext' 'zext_ln717_1280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (1.54ns)   --->   "%sub_ln717_447 = sub i13 %zext_ln717_1279, i13 %zext_ln717_1280"   --->   Operation 466 'sub' 'sub_ln717_447' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%mult_V_110 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_447, i32 1, i32 12"   --->   Operation 467 'partselect' 'mult_V_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln717_178 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_270, i1 0"   --->   Operation 468 'bitconcatenate' 'shl_ln717_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln717_1282 = zext i9 %shl_ln717_178"   --->   Operation 469 'zext' 'zext_ln717_1282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (1.54ns)   --->   "%sub_ln717_448 = sub i13 %zext_ln717_1279, i13 %zext_ln717_1282"   --->   Operation 470 'sub' 'sub_ln717_448' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%mult_V_111 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_448, i32 1, i32 12"   --->   Operation 471 'partselect' 'mult_V_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln717_1148 = sext i12 %mult_V_111"   --->   Operation 472 'sext' 'sext_ln717_1148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln717_1283 = zext i14 %sext_ln717_1148"   --->   Operation 473 'zext' 'zext_ln717_1283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%shl_ln717_179 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_270, i5 0"   --->   Operation 474 'bitconcatenate' 'shl_ln717_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln717_1284 = zext i13 %shl_ln717_179"   --->   Operation 475 'zext' 'zext_ln717_1284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%mult_V_117 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_270, i3 0"   --->   Operation 476 'bitconcatenate' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln717_1285 = zext i11 %mult_V_117"   --->   Operation 477 'zext' 'zext_ln717_1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (1.53ns)   --->   "%sub_ln717_449 = sub i14 %zext_ln717_1284, i14 %zext_ln717_1285"   --->   Operation 478 'sub' 'sub_ln717_449' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%mult_V_112 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_449, i32 1, i32 13"   --->   Operation 479 'partselect' 'mult_V_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (5.28ns)   --->   "%mul_ln1171_187 = mul i15 %zext_ln1171_990, i15 32730"   --->   Operation 480 'mul' 'mul_ln1171_187' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln717_1807 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_187, i32 1, i32 14"   --->   Operation 481 'partselect' 'trunc_ln717_1807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (5.28ns)   --->   "%mul_ln1171_188 = mul i15 %zext_ln1171_990, i15 32731"   --->   Operation 482 'mul' 'mul_ln1171_188' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln717_1808 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_188, i32 1, i32 14"   --->   Operation 483 'partselect' 'trunc_ln717_1808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (5.28ns)   --->   "%mul_ln1171_189 = mul i15 %zext_ln1171_990, i15 32729"   --->   Operation 484 'mul' 'mul_ln1171_189' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln717_1809 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_189, i32 1, i32 14"   --->   Operation 485 'partselect' 'trunc_ln717_1809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (1.53ns)   --->   "%sub_ln1171_1030 = sub i14 %zext_ln1171_989, i14 %zext_ln717_1284"   --->   Operation 486 'sub' 'sub_ln1171_1030' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln717_1810 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_1030, i32 1, i32 13"   --->   Operation 487 'partselect' 'trunc_ln717_1810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln1171_992 = zext i8 %p_read_269"   --->   Operation 488 'zext' 'zext_ln1171_992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln1171_993 = zext i8 %p_read_269"   --->   Operation 489 'zext' 'zext_ln1171_993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%mult_V_120 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_269, i3 0"   --->   Operation 490 'bitconcatenate' 'mult_V_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln42_661 = zext i11 %mult_V_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'zext' 'zext_ln42_661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (5.28ns)   --->   "%mul_ln1171_190 = mul i15 %zext_ln1171_993, i15 32723"   --->   Operation 492 'mul' 'mul_ln1171_190' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln717_1811 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_190, i32 1, i32 14"   --->   Operation 493 'partselect' 'trunc_ln717_1811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%shl_ln717_180 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_269, i4 0"   --->   Operation 494 'bitconcatenate' 'shl_ln717_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln717_1287 = zext i12 %shl_ln717_180"   --->   Operation 495 'zext' 'zext_ln717_1287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln717_181 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_269, i2 0"   --->   Operation 496 'bitconcatenate' 'shl_ln717_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln717_1288 = zext i10 %shl_ln717_181"   --->   Operation 497 'zext' 'zext_ln717_1288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (1.54ns)   --->   "%sub_ln717_450 = sub i13 %zext_ln717_1287, i13 %zext_ln717_1288"   --->   Operation 498 'sub' 'sub_ln717_450' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%mult_V_122 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_450, i32 1, i32 12"   --->   Operation 499 'partselect' 'mult_V_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln717_1151 = sext i12 %mult_V_122"   --->   Operation 500 'sext' 'sext_ln717_1151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln717_1289 = zext i14 %sext_ln717_1151"   --->   Operation 501 'zext' 'zext_ln717_1289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (5.28ns)   --->   "%mul_ln1171_191 = mul i15 %zext_ln1171_993, i15 32729"   --->   Operation 502 'mul' 'mul_ln1171_191' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln717_1813 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_191, i32 1, i32 14"   --->   Operation 503 'partselect' 'trunc_ln717_1813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln1171_994 = zext i11 %mult_V_120"   --->   Operation 504 'zext' 'zext_ln1171_994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (1.48ns)   --->   "%sub_ln1171_1031 = sub i12 %zext_ln1171_992, i12 %zext_ln1171_994"   --->   Operation 505 'sub' 'sub_ln1171_1031' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln717_1814 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1031, i32 1, i32 11"   --->   Operation 506 'partselect' 'trunc_ln717_1814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (5.28ns)   --->   "%mul_ln1171_192 = mul i15 %zext_ln1171_993, i15 32718"   --->   Operation 507 'mul' 'mul_ln1171_192' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln717_1815 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_192, i32 1, i32 14"   --->   Operation 508 'partselect' 'trunc_ln717_1815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln717_1290 = zext i12 %mult_V_126"   --->   Operation 509 'zext' 'zext_ln717_1290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%shl_ln717_182 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_269, i5 0"   --->   Operation 510 'bitconcatenate' 'shl_ln717_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln717_1291 = zext i13 %shl_ln717_182"   --->   Operation 511 'zext' 'zext_ln717_1291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln717_183 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_269, i1 0"   --->   Operation 512 'bitconcatenate' 'shl_ln717_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln717_1292 = zext i9 %shl_ln717_183"   --->   Operation 513 'zext' 'zext_ln717_1292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln717_1293 = zext i9 %shl_ln717_183"   --->   Operation 514 'zext' 'zext_ln717_1293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (1.53ns)   --->   "%sub_ln717_451 = sub i14 %zext_ln717_1291, i14 %zext_ln717_1293"   --->   Operation 515 'sub' 'sub_ln717_451' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%mult_V_127 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_451, i32 1, i32 13"   --->   Operation 516 'partselect' 'mult_V_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln717_1154 = sext i13 %mult_V_127"   --->   Operation 517 'sext' 'sext_ln717_1154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln717_1294 = zext i14 %sext_ln717_1154"   --->   Operation 518 'zext' 'zext_ln717_1294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (1.53ns)   --->   "%sub_ln1171_951 = sub i14 0, i14 %zext_ln717_1291"   --->   Operation 519 'sub' 'sub_ln1171_951' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1171_186 = sext i14 %sub_ln1171_951"   --->   Operation 520 'sext' 'sext_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln1171_995 = zext i10 %shl_ln717_181"   --->   Operation 521 'zext' 'zext_ln1171_995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (1.52ns)   --->   "%sub_ln1171_952 = sub i15 %sext_ln1171_186, i15 %zext_ln1171_995"   --->   Operation 522 'sub' 'sub_ln1171_952' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln717_1817 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_952, i32 1, i32 14"   --->   Operation 523 'partselect' 'trunc_ln717_1817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (1.54ns)   --->   "%add_ln717_340 = add i13 %zext_ln717_1287, i13 %zext_ln717_1292"   --->   Operation 524 'add' 'add_ln717_340' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%mult_V_129 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_340, i32 1, i32 12"   --->   Operation 525 'partselect' 'mult_V_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln717_1295 = zext i12 %mult_V_129"   --->   Operation 526 'zext' 'zext_ln717_1295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln1171_996 = zext i8 %p_read_268"   --->   Operation 527 'zext' 'zext_ln1171_996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln1171_997 = zext i8 %p_read_268"   --->   Operation 528 'zext' 'zext_ln1171_997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln717_1296 = zext i8 %p_read_268"   --->   Operation 529 'zext' 'zext_ln717_1296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln717_1297 = zext i12 %mult_V_130"   --->   Operation 530 'zext' 'zext_ln717_1297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln1171_135 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_268, i5 0"   --->   Operation 531 'bitconcatenate' 'shl_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln1171_999 = zext i13 %shl_ln1171_135"   --->   Operation 532 'zext' 'zext_ln1171_999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (1.53ns)   --->   "%sub_ln1171_953 = sub i14 0, i14 %zext_ln1171_999"   --->   Operation 533 'sub' 'sub_ln1171_953' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln1171_187 = sext i14 %sub_ln1171_953"   --->   Operation 534 'sext' 'sext_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (1.52ns)   --->   "%sub_ln1171_954 = sub i15 %sext_ln1171_187, i15 %zext_ln1171_997"   --->   Operation 535 'sub' 'sub_ln1171_954' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln717_1818 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_954, i32 1, i32 14"   --->   Operation 536 'partselect' 'trunc_ln717_1818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (5.28ns)   --->   "%mul_ln1171_193 = mul i15 %zext_ln1171_997, i15 32731"   --->   Operation 537 'mul' 'mul_ln1171_193' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln717_1819 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_193, i32 1, i32 14"   --->   Operation 538 'partselect' 'trunc_ln717_1819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln717_184 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_268, i3 0"   --->   Operation 539 'bitconcatenate' 'shl_ln717_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln717_1298 = zext i11 %shl_ln717_184"   --->   Operation 540 'zext' 'zext_ln717_1298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln717_185 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_268, i1 0"   --->   Operation 541 'bitconcatenate' 'shl_ln717_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln717_1299 = zext i9 %shl_ln717_185"   --->   Operation 542 'zext' 'zext_ln717_1299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (1.48ns)   --->   "%add_ln717_341 = add i12 %zext_ln717_1298, i12 %zext_ln717_1299"   --->   Operation 543 'add' 'add_ln717_341' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%mult_V_135 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_341, i32 1, i32 11"   --->   Operation 544 'partselect' 'mult_V_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln42_662 = zext i11 %mult_V_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'zext' 'zext_ln42_662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln717_1300 = zext i12 %mult_V_136"   --->   Operation 546 'zext' 'zext_ln717_1300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%shl_ln717_186 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_268, i2 0"   --->   Operation 547 'bitconcatenate' 'shl_ln717_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln717_1301 = zext i10 %shl_ln717_186"   --->   Operation 548 'zext' 'zext_ln717_1301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (1.53ns)   --->   "%sub_ln717_452 = sub i14 %zext_ln1171_999, i14 %zext_ln717_1301"   --->   Operation 549 'sub' 'sub_ln717_452' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%mult_V_137 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_452, i32 1, i32 13"   --->   Operation 550 'partselect' 'mult_V_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln717_1157 = sext i13 %mult_V_137"   --->   Operation 551 'sext' 'sext_ln717_1157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln717_1302 = zext i14 %sext_ln717_1157"   --->   Operation 552 'zext' 'zext_ln717_1302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln1171_1000 = zext i10 %shl_ln717_186"   --->   Operation 553 'zext' 'zext_ln1171_1000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (1.41ns)   --->   "%sub_ln1171_1032 = sub i11 %zext_ln1171_996, i11 %zext_ln1171_1000"   --->   Operation 554 'sub' 'sub_ln1171_1032' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln717_1821 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_1032, i32 1, i32 10"   --->   Operation 555 'partselect' 'trunc_ln717_1821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (1.53ns)   --->   "%add_ln717_342 = add i14 %zext_ln1171_999, i14 %zext_ln717_1296"   --->   Operation 556 'add' 'add_ln717_342' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln42_103 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln717_342, i32 1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'partselect' 'trunc_ln42_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln1171_1001 = zext i8 %p_read_267"   --->   Operation 558 'zext' 'zext_ln1171_1001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln1171_1002 = zext i8 %p_read_267"   --->   Operation 559 'zext' 'zext_ln1171_1002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln1171_136 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_267, i1 0"   --->   Operation 560 'bitconcatenate' 'shl_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln1171_1003 = zext i9 %shl_ln1171_136"   --->   Operation 561 'zext' 'zext_ln1171_1003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (1.36ns)   --->   "%sub_ln1171_955 = sub i10 0, i10 %zext_ln1171_1003"   --->   Operation 562 'sub' 'sub_ln1171_955' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln717_1822 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_955, i32 1, i32 9"   --->   Operation 563 'partselect' 'trunc_ln717_1822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1171_717 = sext i9 %trunc_ln717_1822"   --->   Operation 564 'sext' 'sext_ln1171_717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (5.28ns)   --->   "%mul_ln1171_194 = mul i14 %zext_ln1171_1002, i14 16357"   --->   Operation 565 'mul' 'mul_ln1171_194' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln717_1823 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_194, i32 1, i32 13"   --->   Operation 566 'partselect' 'trunc_ln717_1823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (5.28ns)   --->   "%mul_ln1171_195 = mul i14 %zext_ln1171_1002, i14 16358"   --->   Operation 567 'mul' 'mul_ln1171_195' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln717_1824 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_195, i32 1, i32 13"   --->   Operation 568 'partselect' 'trunc_ln717_1824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%mult_V_143 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_267, i3 0"   --->   Operation 569 'bitconcatenate' 'mult_V_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln42_663 = zext i11 %mult_V_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'zext' 'zext_ln42_663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln1171_137 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_267, i5 0"   --->   Operation 571 'bitconcatenate' 'shl_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln1171_1004 = zext i13 %shl_ln1171_137"   --->   Operation 572 'zext' 'zext_ln1171_1004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (1.53ns)   --->   "%sub_ln1171_956 = sub i14 0, i14 %zext_ln1171_1004"   --->   Operation 573 'sub' 'sub_ln1171_956' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln1171_188 = sext i14 %sub_ln1171_956"   --->   Operation 574 'sext' 'sext_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln1171_1005 = zext i11 %mult_V_143"   --->   Operation 575 'zext' 'zext_ln1171_1005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (1.52ns)   --->   "%sub_ln1171_957 = sub i15 %sext_ln1171_188, i15 %zext_ln1171_1005"   --->   Operation 576 'sub' 'sub_ln1171_957' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln717_1825 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_957, i32 1, i32 14"   --->   Operation 577 'partselect' 'trunc_ln717_1825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (5.28ns)   --->   "%mul_ln717_260 = mul i13 %zext_ln1171_1001, i13 29"   --->   Operation 578 'mul' 'mul_ln717_260' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%mult_V_145 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_260, i32 1, i32 12"   --->   Operation 579 'partselect' 'mult_V_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln717_1304 = zext i9 %shl_ln1171_136"   --->   Operation 580 'zext' 'zext_ln717_1304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (1.53ns)   --->   "%add_ln717_343 = add i14 %zext_ln1171_1004, i14 %zext_ln717_1304"   --->   Operation 581 'add' 'add_ln717_343' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%mult_V_146 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln717_343, i32 1, i32 13"   --->   Operation 582 'partselect' 'mult_V_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%shl_ln1171_138 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_267, i4 0"   --->   Operation 583 'bitconcatenate' 'shl_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln1171_1006 = zext i12 %shl_ln1171_138"   --->   Operation 584 'zext' 'zext_ln1171_1006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (1.54ns)   --->   "%sub_ln1171_958 = sub i13 0, i13 %zext_ln1171_1006"   --->   Operation 585 'sub' 'sub_ln1171_958' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln1171_189 = sext i13 %sub_ln1171_958"   --->   Operation 586 'sext' 'sext_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln1171_139 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_267, i2 0"   --->   Operation 587 'bitconcatenate' 'shl_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln1171_1007 = zext i10 %shl_ln1171_139"   --->   Operation 588 'zext' 'zext_ln1171_1007' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (1.53ns)   --->   "%sub_ln1171_959 = sub i14 %sext_ln1171_189, i14 %zext_ln1171_1007"   --->   Operation 589 'sub' 'sub_ln1171_959' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln717_1826 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_959, i32 1, i32 13"   --->   Operation 590 'partselect' 'trunc_ln717_1826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (5.28ns)   --->   "%mul_ln717_261 = mul i13 %zext_ln1171_1001, i13 22"   --->   Operation 591 'mul' 'mul_ln717_261' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%mult_V_148 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_261, i32 1, i32 12"   --->   Operation 592 'partselect' 'mult_V_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (5.28ns)   --->   "%mul_ln1171_196 = mul i13 %zext_ln1171_1001, i13 8181"   --->   Operation 593 'mul' 'mul_ln1171_196' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln717_1827 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln1171_196, i32 1, i32 12"   --->   Operation 594 'partselect' 'trunc_ln717_1827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln1171_1008 = zext i8 %p_read_266"   --->   Operation 595 'zext' 'zext_ln1171_1008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln1171_1010 = zext i8 %p_read_266"   --->   Operation 596 'zext' 'zext_ln1171_1010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln1171_1011 = zext i8 %p_read_266"   --->   Operation 597 'zext' 'zext_ln1171_1011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (5.28ns)   --->   "%mul_ln717_262 = mul i13 %zext_ln1171_1011, i13 25"   --->   Operation 598 'mul' 'mul_ln717_262' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%mult_V_160 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_262, i32 1, i32 12"   --->   Operation 599 'partselect' 'mult_V_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%shl_ln1171_140 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_266, i5 0"   --->   Operation 600 'bitconcatenate' 'shl_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln1171_1012 = zext i13 %shl_ln1171_140"   --->   Operation 601 'zext' 'zext_ln1171_1012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (1.53ns)   --->   "%sub_ln1171_960 = sub i14 0, i14 %zext_ln1171_1012"   --->   Operation 602 'sub' 'sub_ln1171_960' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln1171_190 = sext i14 %sub_ln1171_960"   --->   Operation 603 'sext' 'sext_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (1.52ns)   --->   "%sub_ln1171_961 = sub i15 %sext_ln1171_190, i15 %zext_ln1171_1010"   --->   Operation 604 'sub' 'sub_ln1171_961' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln717_1828 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_961, i32 1, i32 14"   --->   Operation 605 'partselect' 'trunc_ln717_1828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (5.28ns)   --->   "%mul_ln1171_197 = mul i14 %zext_ln1171_1008, i14 16359"   --->   Operation 606 'mul' 'mul_ln1171_197' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln717_1830 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_197, i32 1, i32 13"   --->   Operation 607 'partselect' 'trunc_ln717_1830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln717_187 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_266, i3 0"   --->   Operation 608 'bitconcatenate' 'shl_ln717_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln717_1308 = zext i11 %shl_ln717_187"   --->   Operation 609 'zext' 'zext_ln717_1308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (1.53ns)   --->   "%add_ln717_344 = add i14 %zext_ln1171_1012, i14 %zext_ln717_1308"   --->   Operation 610 'add' 'add_ln717_344' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%mult_V_166 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln717_344, i32 1, i32 13"   --->   Operation 611 'partselect' 'mult_V_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%shl_ln1171_141 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_266, i4 0"   --->   Operation 612 'bitconcatenate' 'shl_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln1171_1013 = zext i12 %shl_ln1171_141"   --->   Operation 613 'zext' 'zext_ln1171_1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%shl_ln1171_142 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_266, i2 0"   --->   Operation 614 'bitconcatenate' 'shl_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln1171_1014 = zext i10 %shl_ln1171_142"   --->   Operation 615 'zext' 'zext_ln1171_1014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (1.54ns)   --->   "%sub_ln1171_963 = sub i13 %zext_ln1171_1014, i13 %zext_ln1171_1013"   --->   Operation 616 'sub' 'sub_ln1171_963' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln717_1831 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_963, i32 1, i32 12"   --->   Operation 617 'partselect' 'trunc_ln717_1831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1171_722 = sext i12 %trunc_ln717_1831"   --->   Operation 618 'sext' 'sext_ln1171_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln1171_1015 = zext i11 %shl_ln717_187"   --->   Operation 619 'zext' 'zext_ln1171_1015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (1.48ns)   --->   "%sub_ln1171_964 = sub i12 0, i12 %zext_ln1171_1015"   --->   Operation 620 'sub' 'sub_ln1171_964' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1171_191 = sext i12 %sub_ln1171_964"   --->   Operation 621 'sext' 'sext_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%shl_ln1171_143 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_266, i1 0"   --->   Operation 622 'bitconcatenate' 'shl_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln1171_1016 = zext i9 %shl_ln1171_143"   --->   Operation 623 'zext' 'zext_ln1171_1016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (1.54ns)   --->   "%sub_ln1171_965 = sub i13 %sext_ln1171_191, i13 %zext_ln1171_1016"   --->   Operation 624 'sub' 'sub_ln1171_965' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln717_1832 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_965, i32 1, i32 12"   --->   Operation 625 'partselect' 'trunc_ln717_1832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (5.28ns)   --->   "%mul_ln1171_198 = mul i14 %zext_ln1171_1008, i14 16362"   --->   Operation 626 'mul' 'mul_ln1171_198' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln717_1833 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_198, i32 1, i32 13"   --->   Operation 627 'partselect' 'trunc_ln717_1833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln1171_1018 = zext i8 %p_read_265"   --->   Operation 628 'zext' 'zext_ln1171_1018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln1171_1019 = zext i8 %p_read_265"   --->   Operation 629 'zext' 'zext_ln1171_1019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%shl_ln717_188 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_265, i4 0"   --->   Operation 630 'bitconcatenate' 'shl_ln717_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln717_1310 = zext i12 %shl_ln717_188"   --->   Operation 631 'zext' 'zext_ln717_1310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%shl_ln717_189 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_265, i2 0"   --->   Operation 632 'bitconcatenate' 'shl_ln717_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln717_1311 = zext i10 %shl_ln717_189"   --->   Operation 633 'zext' 'zext_ln717_1311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (1.54ns)   --->   "%add_ln717_345 = add i13 %zext_ln717_1310, i13 %zext_ln717_1311"   --->   Operation 634 'add' 'add_ln717_345' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%mult_V_170 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_345, i32 1, i32 12"   --->   Operation 635 'partselect' 'mult_V_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln717_1313 = zext i12 %mult_V_171"   --->   Operation 636 'zext' 'zext_ln717_1313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (5.28ns)   --->   "%mul_ln1171_199 = mul i15 %zext_ln1171_1019, i15 32727"   --->   Operation 637 'mul' 'mul_ln1171_199' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln717_1834 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_199, i32 1, i32 14"   --->   Operation 638 'partselect' 'trunc_ln717_1834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (5.28ns)   --->   "%mul_ln1171_200 = mul i14 %zext_ln1171_1018, i14 16355"   --->   Operation 639 'mul' 'mul_ln1171_200' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln717_1835 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_200, i32 1, i32 13"   --->   Operation 640 'partselect' 'trunc_ln717_1835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (5.28ns)   --->   "%mul_ln717_264 = mul i14 %zext_ln1171_1018, i14 39"   --->   Operation 641 'mul' 'mul_ln717_264' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%mult_V_174 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln717_264, i32 1, i32 13"   --->   Operation 642 'partselect' 'mult_V_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%shl_ln717_190 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_265, i5 0"   --->   Operation 643 'bitconcatenate' 'shl_ln717_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln717_1314 = zext i13 %shl_ln717_190"   --->   Operation 644 'zext' 'zext_ln717_1314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (1.53ns)   --->   "%add_ln717_346 = add i14 %zext_ln717_1314, i14 %zext_ln1171_1018"   --->   Operation 645 'add' 'add_ln717_346' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln42_104 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %add_ln717_346, i32 1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'partselect' 'trunc_ln42_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln1171_1020 = zext i10 %shl_ln717_189"   --->   Operation 647 'zext' 'zext_ln1171_1020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (1.41ns)   --->   "%sub_ln1171_966 = sub i11 0, i11 %zext_ln1171_1020"   --->   Operation 648 'sub' 'sub_ln1171_966' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln717_1836 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_966, i32 1, i32 10"   --->   Operation 649 'partselect' 'trunc_ln717_1836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (1.53ns)   --->   "%sub_ln1171_967 = sub i14 0, i14 %zext_ln717_1314"   --->   Operation 650 'sub' 'sub_ln1171_967' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln717_1837 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_967, i32 1, i32 13"   --->   Operation 651 'partselect' 'trunc_ln717_1837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln1171_727 = sext i13 %trunc_ln717_1837"   --->   Operation 652 'sext' 'sext_ln1171_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln1171_1021 = zext i8 %p_read_264"   --->   Operation 653 'zext' 'zext_ln1171_1021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%shl_ln1171_144 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_264, i5 0"   --->   Operation 654 'bitconcatenate' 'shl_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln1171_1023 = zext i13 %shl_ln1171_144"   --->   Operation 655 'zext' 'zext_ln1171_1023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%mult_V_184 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_264, i3 0"   --->   Operation 656 'bitconcatenate' 'mult_V_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln1171_1024 = zext i11 %mult_V_184"   --->   Operation 657 'zext' 'zext_ln1171_1024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (1.53ns)   --->   "%sub_ln1171_968 = sub i14 %zext_ln1171_1024, i14 %zext_ln1171_1023"   --->   Operation 658 'sub' 'sub_ln1171_968' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln717_1838 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_968, i32 1, i32 13"   --->   Operation 659 'partselect' 'trunc_ln717_1838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (5.28ns)   --->   "%mul_ln1171_201 = mul i14 %zext_ln1171_1021, i14 16365"   --->   Operation 660 'mul' 'mul_ln1171_201' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln717_1839 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_201, i32 1, i32 13"   --->   Operation 661 'partselect' 'trunc_ln717_1839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (1.53ns)   --->   "%sub_ln717_453 = sub i14 %zext_ln1171_1023, i14 %zext_ln1171_1024"   --->   Operation 662 'sub' 'sub_ln717_453' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%mult_V_182 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_453, i32 1, i32 13"   --->   Operation 663 'partselect' 'mult_V_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln717_1165 = sext i13 %mult_V_182"   --->   Operation 664 'sext' 'sext_ln717_1165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln717_1315 = zext i14 %sext_ln717_1165"   --->   Operation 665 'zext' 'zext_ln717_1315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (1.53ns)   --->   "%sub_ln1171_969 = sub i14 0, i14 %zext_ln1171_1023"   --->   Operation 666 'sub' 'sub_ln1171_969' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln1171_192 = sext i14 %sub_ln1171_969"   --->   Operation 667 'sext' 'sext_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%shl_ln1171_145 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_264, i1 0"   --->   Operation 668 'bitconcatenate' 'shl_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln1171_1025 = zext i9 %shl_ln1171_145"   --->   Operation 669 'zext' 'zext_ln1171_1025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (1.52ns)   --->   "%sub_ln1171_970 = sub i15 %sext_ln1171_192, i15 %zext_ln1171_1025"   --->   Operation 670 'sub' 'sub_ln1171_970' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln717_1841 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_970, i32 1, i32 14"   --->   Operation 671 'partselect' 'trunc_ln717_1841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln42_665 = zext i11 %mult_V_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'zext' 'zext_ln42_665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (5.28ns)   --->   "%mul_ln1171_202 = mul i14 %zext_ln1171_1021, i14 16359"   --->   Operation 673 'mul' 'mul_ln1171_202' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln717_1842 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_202, i32 1, i32 13"   --->   Operation 674 'partselect' 'trunc_ln717_1842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (1.53ns)   --->   "%sub_ln717_454 = sub i14 %zext_ln1171_1023, i14 %zext_ln1171_1021"   --->   Operation 675 'sub' 'sub_ln717_454' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%mult_V_186 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_454, i32 1, i32 13"   --->   Operation 676 'partselect' 'mult_V_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (5.28ns)   --->   "%mul_ln1171_203 = mul i14 %zext_ln1171_1021, i14 16355"   --->   Operation 677 'mul' 'mul_ln1171_203' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln717_1844 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_203, i32 1, i32 13"   --->   Operation 678 'partselect' 'trunc_ln717_1844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln1171_730 = sext i12 %trunc_ln717_1845"   --->   Operation 679 'sext' 'sext_ln1171_730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln1171_146 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_264, i2 0"   --->   Operation 680 'bitconcatenate' 'shl_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln1171_1026 = zext i10 %shl_ln1171_146"   --->   Operation 681 'zext' 'zext_ln1171_1026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (1.53ns)   --->   "%sub_ln1171_971 = sub i14 %zext_ln1171_1026, i14 %zext_ln1171_1023"   --->   Operation 682 'sub' 'sub_ln1171_971' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln717_1846 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_971, i32 1, i32 13"   --->   Operation 683 'partselect' 'trunc_ln717_1846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln1171_1027 = zext i8 %p_read_263"   --->   Operation 684 'zext' 'zext_ln1171_1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (5.28ns)   --->   "%mul_ln1171_205 = mul i14 %zext_ln1171_1027, i14 16362"   --->   Operation 685 'mul' 'mul_ln1171_205' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln717_1847 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_205, i32 1, i32 13"   --->   Operation 686 'partselect' 'trunc_ln717_1847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%mult_V_194 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_263, i4 0"   --->   Operation 687 'bitconcatenate' 'mult_V_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln1171_1028 = zext i12 %mult_V_194"   --->   Operation 688 'zext' 'zext_ln1171_1028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%shl_ln1171_147 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_263, i1 0"   --->   Operation 689 'bitconcatenate' 'shl_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln1171_1029 = zext i9 %shl_ln1171_147"   --->   Operation 690 'zext' 'zext_ln1171_1029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (1.54ns)   --->   "%sub_ln1171_972 = sub i13 %zext_ln1171_1029, i13 %zext_ln1171_1028"   --->   Operation 691 'sub' 'sub_ln1171_972' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln717_1848 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_972, i32 1, i32 12"   --->   Operation 692 'partselect' 'trunc_ln717_1848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (5.28ns)   --->   "%mul_ln1171_206 = mul i14 %zext_ln1171_1027, i14 16363"   --->   Operation 693 'mul' 'mul_ln1171_206' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln717_1849 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_206, i32 1, i32 13"   --->   Operation 694 'partselect' 'trunc_ln717_1849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln717_1317 = zext i8 %p_read_263"   --->   Operation 695 'zext' 'zext_ln717_1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%shl_ln717_191 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_263, i5 0"   --->   Operation 696 'bitconcatenate' 'shl_ln717_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln717_1318 = zext i13 %shl_ln717_191"   --->   Operation 697 'zext' 'zext_ln717_1318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln717_1319 = zext i9 %shl_ln1171_147"   --->   Operation 698 'zext' 'zext_ln717_1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (1.53ns)   --->   "%sub_ln717_455 = sub i14 %zext_ln717_1318, i14 %zext_ln717_1319"   --->   Operation 699 'sub' 'sub_ln717_455' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%mult_V_193 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_455, i32 1, i32 13"   --->   Operation 700 'partselect' 'mult_V_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln717_1169 = sext i13 %mult_V_193"   --->   Operation 701 'sext' 'sext_ln717_1169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln717_1320 = zext i14 %sext_ln717_1169"   --->   Operation 702 'zext' 'zext_ln717_1320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%shl_ln717_192 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_263, i2 0"   --->   Operation 703 'bitconcatenate' 'shl_ln717_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln717_1321 = zext i10 %shl_ln717_192"   --->   Operation 704 'zext' 'zext_ln717_1321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (1.53ns)   --->   "%sub_ln717_456 = sub i14 %zext_ln717_1318, i14 %zext_ln717_1321"   --->   Operation 705 'sub' 'sub_ln717_456' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%mult_V_195 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_456, i32 1, i32 13"   --->   Operation 706 'partselect' 'mult_V_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln717_1170 = sext i13 %mult_V_195"   --->   Operation 707 'sext' 'sext_ln717_1170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln717_1322 = zext i14 %sext_ln717_1170"   --->   Operation 708 'zext' 'zext_ln717_1322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (1.54ns)   --->   "%sub_ln1171_973 = sub i13 0, i13 %zext_ln1171_1028"   --->   Operation 709 'sub' 'sub_ln1171_973' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1171_193 = sext i13 %sub_ln1171_973"   --->   Operation 710 'sext' 'sext_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (1.53ns)   --->   "%sub_ln1171_974 = sub i14 %sext_ln1171_193, i14 %zext_ln1171_1027"   --->   Operation 711 'sub' 'sub_ln1171_974' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln717_1852 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_974, i32 1, i32 13"   --->   Operation 712 'partselect' 'trunc_ln717_1852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (5.28ns)   --->   "%mul_ln1171_207 = mul i14 %zext_ln1171_1027, i14 16357"   --->   Operation 713 'mul' 'mul_ln1171_207' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln717_1853 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_207, i32 1, i32 13"   --->   Operation 714 'partselect' 'trunc_ln717_1853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (5.28ns)   --->   "%mul_ln717_265 = mul i13 %zext_ln717_1317, i13 26"   --->   Operation 715 'mul' 'mul_ln717_265' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%mult_V_198 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_265, i32 1, i32 12"   --->   Operation 716 'partselect' 'mult_V_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (1.53ns)   --->   "%sub_ln717_457 = sub i14 %zext_ln717_1318, i14 %zext_ln1171_1027"   --->   Operation 717 'sub' 'sub_ln717_457' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%mult_V_199 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_457, i32 1, i32 13"   --->   Operation 718 'partselect' 'mult_V_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln717_1172 = sext i13 %mult_V_199"   --->   Operation 719 'sext' 'sext_ln717_1172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln717_1323 = zext i14 %sext_ln717_1172"   --->   Operation 720 'zext' 'zext_ln717_1323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln1171_1030 = zext i8 %p_read_262"   --->   Operation 721 'zext' 'zext_ln1171_1030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln1171_1031 = zext i8 %p_read_262"   --->   Operation 722 'zext' 'zext_ln1171_1031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln1171_1032 = zext i8 %p_read_262"   --->   Operation 723 'zext' 'zext_ln1171_1032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (5.28ns)   --->   "%mul_ln1171_208 = mul i14 %zext_ln1171_1032, i14 16359"   --->   Operation 724 'mul' 'mul_ln1171_208' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln717_1855 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_208, i32 1, i32 13"   --->   Operation 725 'partselect' 'trunc_ln717_1855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_262, i5 0"   --->   Operation 726 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln1171_1033 = zext i13 %tmp_31"   --->   Operation 727 'zext' 'zext_ln1171_1033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (1.53ns)   --->   "%sub_ln1171_1033 = sub i14 %zext_ln1171_1032, i14 %zext_ln1171_1033"   --->   Operation 728 'sub' 'sub_ln1171_1033' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln717_1856 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_1033, i32 1, i32 13"   --->   Operation 729 'partselect' 'trunc_ln717_1856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln717_1173 = sext i13 %trunc_ln717_1856"   --->   Operation 730 'sext' 'sext_ln717_1173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln717_1324 = zext i8 %p_read_262"   --->   Operation 731 'zext' 'zext_ln717_1324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%shl_ln717_193 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_262, i3 0"   --->   Operation 732 'bitconcatenate' 'shl_ln717_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln717_1325 = zext i11 %shl_ln717_193"   --->   Operation 733 'zext' 'zext_ln717_1325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln717_1326 = zext i11 %shl_ln717_193"   --->   Operation 734 'zext' 'zext_ln717_1326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%shl_ln717_194 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_262, i1 0"   --->   Operation 735 'bitconcatenate' 'shl_ln717_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln717_1327 = zext i9 %shl_ln717_194"   --->   Operation 736 'zext' 'zext_ln717_1327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (1.48ns)   --->   "%add_ln717_347 = add i12 %zext_ln717_1326, i12 %zext_ln717_1327"   --->   Operation 737 'add' 'add_ln717_347' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%mult_V_202 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_347, i32 1, i32 11"   --->   Operation 738 'partselect' 'mult_V_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln42_667 = zext i11 %mult_V_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 739 'zext' 'zext_ln42_667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%shl_ln717_195 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_262, i2 0"   --->   Operation 740 'bitconcatenate' 'shl_ln717_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln717_1328 = zext i10 %shl_ln717_195"   --->   Operation 741 'zext' 'zext_ln717_1328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln717_1329 = zext i10 %shl_ln717_195"   --->   Operation 742 'zext' 'zext_ln717_1329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (1.41ns)   --->   "%add_ln717_348 = add i11 %zext_ln717_1329, i11 %zext_ln717_1324"   --->   Operation 743 'add' 'add_ln717_348' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%mult_V_203 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_348, i32 1, i32 10"   --->   Operation 744 'partselect' 'mult_V_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln42_668 = zext i10 %mult_V_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 745 'zext' 'zext_ln42_668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (5.28ns)   --->   "%mul_ln717_266 = mul i13 %zext_ln1171_1031, i13 23"   --->   Operation 746 'mul' 'mul_ln717_266' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%mult_V_204 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_266, i32 1, i32 12"   --->   Operation 747 'partselect' 'mult_V_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (1.53ns)   --->   "%sub_ln1171_975 = sub i14 0, i14 %zext_ln1171_1033"   --->   Operation 748 'sub' 'sub_ln1171_975' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln1171_194 = sext i14 %sub_ln1171_975"   --->   Operation 749 'sext' 'sext_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln1171_1034 = zext i9 %shl_ln717_194"   --->   Operation 750 'zext' 'zext_ln1171_1034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (1.52ns)   --->   "%sub_ln1171_976 = sub i15 %sext_ln1171_194, i15 %zext_ln1171_1034"   --->   Operation 751 'sub' 'sub_ln1171_976' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln717_1857 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_976, i32 1, i32 14"   --->   Operation 752 'partselect' 'trunc_ln717_1857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (5.28ns)   --->   "%mul_ln1171_209 = mul i15 %zext_ln1171_1030, i15 32727"   --->   Operation 753 'mul' 'mul_ln1171_209' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln717_1858 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_209, i32 1, i32 14"   --->   Operation 754 'partselect' 'trunc_ln717_1858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln1171_1035 = zext i10 %shl_ln717_195"   --->   Operation 755 'zext' 'zext_ln1171_1035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (1.53ns)   --->   "%sub_ln1171_977 = sub i14 %zext_ln1171_1035, i14 %zext_ln1171_1033"   --->   Operation 756 'sub' 'sub_ln1171_977' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln717_1859 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_977, i32 1, i32 13"   --->   Operation 757 'partselect' 'trunc_ln717_1859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (1.53ns)   --->   "%sub_ln717_458 = sub i14 %zext_ln1171_1033, i14 %zext_ln717_1325"   --->   Operation 758 'sub' 'sub_ln717_458' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%mult_V_208 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_458, i32 1, i32 13"   --->   Operation 759 'partselect' 'mult_V_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%shl_ln717_196 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_262, i4 0"   --->   Operation 760 'bitconcatenate' 'shl_ln717_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln717_1331 = zext i12 %shl_ln717_196"   --->   Operation 761 'zext' 'zext_ln717_1331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (1.54ns)   --->   "%add_ln717_349 = add i13 %zext_ln717_1331, i13 %zext_ln717_1328"   --->   Operation 762 'add' 'add_ln717_349' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%mult_V_209 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_349, i32 1, i32 12"   --->   Operation 763 'partselect' 'mult_V_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln42_670 = zext i12 %mult_V_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 764 'zext' 'zext_ln42_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln1171_1036 = zext i8 %p_read_261"   --->   Operation 765 'zext' 'zext_ln1171_1036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln1171_1038 = zext i8 %p_read_261"   --->   Operation 766 'zext' 'zext_ln1171_1038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln1171_1039 = zext i8 %p_read_261"   --->   Operation 767 'zext' 'zext_ln1171_1039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (5.28ns)   --->   "%mul_ln717_267 = mul i14 %zext_ln1171_1039, i14 35"   --->   Operation 768 'mul' 'mul_ln717_267' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln42_105 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln717_267, i32 1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 769 'partselect' 'trunc_ln42_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%shl_ln1171_148 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_261, i2 0"   --->   Operation 770 'bitconcatenate' 'shl_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln1171_1040 = zext i10 %shl_ln1171_148"   --->   Operation 771 'zext' 'zext_ln1171_1040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (1.41ns)   --->   "%sub_ln1171_978 = sub i11 0, i11 %zext_ln1171_1040"   --->   Operation 772 'sub' 'sub_ln1171_978' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln717_1861 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_978, i32 1, i32 10"   --->   Operation 773 'partselect' 'trunc_ln717_1861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln717_1176 = sext i10 %trunc_ln717_1861"   --->   Operation 774 'sext' 'sext_ln717_1176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%shl_ln717_197 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_261, i5 0"   --->   Operation 775 'bitconcatenate' 'shl_ln717_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln717_1332 = zext i13 %shl_ln717_197"   --->   Operation 776 'zext' 'zext_ln717_1332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%shl_ln717_198 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_261, i1 0"   --->   Operation 777 'bitconcatenate' 'shl_ln717_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln717_1333 = zext i9 %shl_ln717_198"   --->   Operation 778 'zext' 'zext_ln717_1333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (1.53ns)   --->   "%sub_ln717_459 = sub i14 %zext_ln717_1332, i14 %zext_ln717_1333"   --->   Operation 779 'sub' 'sub_ln717_459' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%mult_V_212 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_459, i32 1, i32 13"   --->   Operation 780 'partselect' 'mult_V_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln717_1177 = sext i13 %mult_V_212"   --->   Operation 781 'sext' 'sext_ln717_1177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln717_1334 = zext i14 %sext_ln717_1177"   --->   Operation 782 'zext' 'zext_ln717_1334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln717_1335 = zext i12 %mult_V_213"   --->   Operation 783 'zext' 'zext_ln717_1335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (5.28ns)   --->   "%mul_ln1171_210 = mul i14 %zext_ln1171_1039, i14 16365"   --->   Operation 784 'mul' 'mul_ln1171_210' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln717_1863 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_210, i32 1, i32 13"   --->   Operation 785 'partselect' 'trunc_ln717_1863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_261, i3 0"   --->   Operation 786 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln1171_1041 = zext i11 %tmp_32"   --->   Operation 787 'zext' 'zext_ln1171_1041' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (1.48ns)   --->   "%sub_ln1171_1034 = sub i12 %zext_ln1171_1038, i12 %zext_ln1171_1041"   --->   Operation 788 'sub' 'sub_ln1171_1034' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln717_1864 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1034, i32 1, i32 11"   --->   Operation 789 'partselect' 'trunc_ln717_1864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (1.53ns)   --->   "%sub_ln1171_979 = sub i14 %zext_ln717_1333, i14 %zext_ln717_1332"   --->   Operation 790 'sub' 'sub_ln1171_979' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln717_1865 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_979, i32 1, i32 13"   --->   Operation 791 'partselect' 'trunc_ln717_1865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (5.28ns)   --->   "%mul_ln1171_211 = mul i14 %zext_ln1171_1039, i14 16357"   --->   Operation 792 'mul' 'mul_ln1171_211' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln717_1866 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_211, i32 1, i32 13"   --->   Operation 793 'partselect' 'trunc_ln717_1866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln42_671 = zext i12 %mult_V_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 794 'zext' 'zext_ln42_671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (5.28ns)   --->   "%mul_ln1171_212 = mul i15 %zext_ln1171_1036, i15 32731"   --->   Operation 795 'mul' 'mul_ln1171_212' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln717_1867 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_212, i32 1, i32 14"   --->   Operation 796 'partselect' 'trunc_ln717_1867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln1171_1042 = zext i8 %p_read_260"   --->   Operation 797 'zext' 'zext_ln1171_1042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln1171_1043 = zext i8 %p_read_260"   --->   Operation 798 'zext' 'zext_ln1171_1043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln1171_1044 = zext i8 %p_read_260"   --->   Operation 799 'zext' 'zext_ln1171_1044' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%shl_ln1171_149 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_260, i5 0"   --->   Operation 800 'bitconcatenate' 'shl_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln1171_1045 = zext i13 %shl_ln1171_149"   --->   Operation 801 'zext' 'zext_ln1171_1045' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%shl_ln1171_150 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_260, i2 0"   --->   Operation 802 'bitconcatenate' 'shl_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln1171_1046 = zext i10 %shl_ln1171_150"   --->   Operation 803 'zext' 'zext_ln1171_1046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (1.53ns)   --->   "%sub_ln1171_980 = sub i14 %zext_ln1171_1046, i14 %zext_ln1171_1045"   --->   Operation 804 'sub' 'sub_ln1171_980' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln717_1868 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_980, i32 1, i32 13"   --->   Operation 805 'partselect' 'trunc_ln717_1868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (5.28ns)   --->   "%mul_ln1171_213 = mul i14 %zext_ln1171_1043, i14 16355"   --->   Operation 806 'mul' 'mul_ln1171_213' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln717_1869 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_213, i32 1, i32 13"   --->   Operation 807 'partselect' 'trunc_ln717_1869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (1.53ns)   --->   "%sub_ln1171_981 = sub i14 0, i14 %zext_ln1171_1045"   --->   Operation 808 'sub' 'sub_ln1171_981' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln1171_195 = sext i14 %sub_ln1171_981"   --->   Operation 809 'sext' 'sext_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (1.52ns)   --->   "%sub_ln1171_982 = sub i15 %sext_ln1171_195, i15 %zext_ln1171_1042"   --->   Operation 810 'sub' 'sub_ln1171_982' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln717_1870 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_982, i32 1, i32 14"   --->   Operation 811 'partselect' 'trunc_ln717_1870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%shl_ln717_199 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_260, i4 0"   --->   Operation 812 'bitconcatenate' 'shl_ln717_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln717_1336 = zext i12 %shl_ln717_199"   --->   Operation 813 'zext' 'zext_ln717_1336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (1.54ns)   --->   "%add_ln717_350 = add i13 %zext_ln717_1336, i13 %zext_ln1171_1044"   --->   Operation 814 'add' 'add_ln717_350' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%mult_V_223 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_350, i32 1, i32 12"   --->   Operation 815 'partselect' 'mult_V_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln717_1337 = zext i12 %mult_V_223"   --->   Operation 816 'zext' 'zext_ln717_1337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (1.54ns)   --->   "%sub_ln1171_983 = sub i13 0, i13 %zext_ln717_1336"   --->   Operation 817 'sub' 'sub_ln1171_983' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln1171_196 = sext i13 %sub_ln1171_983"   --->   Operation 818 'sext' 'sext_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (1.53ns)   --->   "%sub_ln1171_984 = sub i14 %sext_ln1171_196, i14 %zext_ln1171_1043"   --->   Operation 819 'sub' 'sub_ln1171_984' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln717_1871 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_984, i32 1, i32 13"   --->   Operation 820 'partselect' 'trunc_ln717_1871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%shl_ln717_200 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_260, i1 0"   --->   Operation 821 'bitconcatenate' 'shl_ln717_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln717_1338 = zext i9 %shl_ln717_200"   --->   Operation 822 'zext' 'zext_ln717_1338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (1.53ns)   --->   "%sub_ln717_460 = sub i14 %zext_ln1171_1045, i14 %zext_ln717_1338"   --->   Operation 823 'sub' 'sub_ln717_460' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%mult_V_225 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_460, i32 1, i32 13"   --->   Operation 824 'partselect' 'mult_V_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln717_1181 = sext i13 %mult_V_225"   --->   Operation 825 'sext' 'sext_ln717_1181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln717_1339 = zext i14 %sext_ln717_1181"   --->   Operation 826 'zext' 'zext_ln717_1339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (5.28ns)   --->   "%mul_ln1171_214 = mul i15 %zext_ln1171_1042, i15 32733"   --->   Operation 827 'mul' 'mul_ln1171_214' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln717_1873 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_214, i32 1, i32 14"   --->   Operation 828 'partselect' 'trunc_ln717_1873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (1.53ns)   --->   "%sub_ln717_461 = sub i14 %zext_ln1171_1045, i14 %zext_ln1171_1046"   --->   Operation 829 'sub' 'sub_ln717_461' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%mult_V_227 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_461, i32 1, i32 13"   --->   Operation 830 'partselect' 'mult_V_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln717_1183 = sext i13 %mult_V_227"   --->   Operation 831 'sext' 'sext_ln717_1183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln717_1340 = zext i14 %sext_ln717_1183"   --->   Operation 832 'zext' 'zext_ln717_1340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (1.54ns)   --->   "%sub_ln717_462 = sub i13 %zext_ln717_1336, i13 %zext_ln1171_1044"   --->   Operation 833 'sub' 'sub_ln717_462' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_462, i32 1, i32 12"   --->   Operation 834 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln717_1184 = sext i12 %mult_V_228"   --->   Operation 835 'sext' 'sext_ln717_1184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln717_1341 = zext i14 %sext_ln717_1184"   --->   Operation 836 'zext' 'zext_ln717_1341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln1171_1047 = zext i9 %shl_ln717_200"   --->   Operation 837 'zext' 'zext_ln1171_1047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (1.54ns)   --->   "%sub_ln1171_985 = sub i13 %zext_ln1171_1047, i13 %zext_ln717_1336"   --->   Operation 838 'sub' 'sub_ln1171_985' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln717_1876 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_985, i32 1, i32 12"   --->   Operation 839 'partselect' 'trunc_ln717_1876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln1171_1050 = zext i8 %p_read_259"   --->   Operation 840 'zext' 'zext_ln1171_1050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns)   --->   "%shl_ln1171_151 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_259, i5 0"   --->   Operation 841 'bitconcatenate' 'shl_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln1171_1052 = zext i13 %shl_ln1171_151"   --->   Operation 842 'zext' 'zext_ln1171_1052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%shl_ln1171_152 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_259, i1 0"   --->   Operation 843 'bitconcatenate' 'shl_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln1171_1053 = zext i9 %shl_ln1171_152"   --->   Operation 844 'zext' 'zext_ln1171_1053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (1.53ns)   --->   "%sub_ln1171_986 = sub i14 %zext_ln1171_1053, i14 %zext_ln1171_1052"   --->   Operation 845 'sub' 'sub_ln1171_986' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln717_1877 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_986, i32 1, i32 13"   --->   Operation 846 'partselect' 'trunc_ln717_1877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln717_1342 = zext i12 %mult_V_231"   --->   Operation 847 'zext' 'zext_ln717_1342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (5.28ns)   --->   "%mul_ln1171_215 = mul i15 %zext_ln1171_1050, i15 32731"   --->   Operation 848 'mul' 'mul_ln1171_215' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln717_1878 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_215, i32 1, i32 14"   --->   Operation 849 'partselect' 'trunc_ln717_1878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%shl_ln717_201 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_259, i4 0"   --->   Operation 850 'bitconcatenate' 'shl_ln717_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln717_1343 = zext i12 %shl_ln717_201"   --->   Operation 851 'zext' 'zext_ln717_1343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%shl_ln717_202 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_259, i2 0"   --->   Operation 852 'bitconcatenate' 'shl_ln717_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln717_1344 = zext i10 %shl_ln717_202"   --->   Operation 853 'zext' 'zext_ln717_1344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (1.54ns)   --->   "%add_ln717_351 = add i13 %zext_ln717_1343, i13 %zext_ln717_1344"   --->   Operation 854 'add' 'add_ln717_351' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%mult_V_233 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_351, i32 1, i32 12"   --->   Operation 855 'partselect' 'mult_V_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln42_672 = zext i12 %mult_V_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 856 'zext' 'zext_ln42_672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (1.54ns)   --->   "%sub_ln1171_987 = sub i13 0, i13 %zext_ln717_1343"   --->   Operation 857 'sub' 'sub_ln1171_987' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln1171_197 = sext i13 %sub_ln1171_987"   --->   Operation 858 'sext' 'sext_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln1171_1054 = zext i10 %shl_ln717_202"   --->   Operation 859 'zext' 'zext_ln1171_1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (1.53ns)   --->   "%sub_ln1171_988 = sub i14 %sext_ln1171_197, i14 %zext_ln1171_1054"   --->   Operation 860 'sub' 'sub_ln1171_988' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln717_1879 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_988, i32 1, i32 13"   --->   Operation 861 'partselect' 'trunc_ln717_1879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln42_673 = zext i11 %mult_V_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 862 'zext' 'zext_ln42_673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln717_1188 = sext i12 %trunc_ln717_1881"   --->   Operation 863 'sext' 'sext_ln717_1188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln42_674 = zext i13 %mult_V_239" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'zext' 'zext_ln42_674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln1171_1055 = zext i8 %p_read_258"   --->   Operation 865 'zext' 'zext_ln1171_1055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (5.28ns)   --->   "%mul_ln1171_217 = mul i14 %zext_ln1171_1056, i14 16365"   --->   Operation 866 'mul' 'mul_ln1171_217' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln717_1882 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_217, i32 1, i32 13"   --->   Operation 867 'partselect' 'trunc_ln717_1882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%mult_V_241 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_258, i4 0"   --->   Operation 868 'bitconcatenate' 'mult_V_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln42_675 = zext i12 %mult_V_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 869 'zext' 'zext_ln42_675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln42_676 = zext i12 %mult_V_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'zext' 'zext_ln42_676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%shl_ln717_204 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_258, i5 0"   --->   Operation 871 'bitconcatenate' 'shl_ln717_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln717_1346 = zext i13 %shl_ln717_204"   --->   Operation 872 'zext' 'zext_ln717_1346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%shl_ln717_205 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_258, i2 0"   --->   Operation 873 'bitconcatenate' 'shl_ln717_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln717_1347 = zext i10 %shl_ln717_205"   --->   Operation 874 'zext' 'zext_ln717_1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (1.53ns)   --->   "%sub_ln717_463 = sub i14 %zext_ln717_1346, i14 %zext_ln717_1347"   --->   Operation 875 'sub' 'sub_ln717_463' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%mult_V_243 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_463, i32 1, i32 13"   --->   Operation 876 'partselect' 'mult_V_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln717_1190 = sext i13 %mult_V_243"   --->   Operation 877 'sext' 'sext_ln717_1190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln717_1348 = zext i14 %sext_ln717_1190"   --->   Operation 878 'zext' 'zext_ln717_1348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (5.28ns)   --->   "%mul_ln1171_218 = mul i14 %zext_ln1171_1056, i14 16359"   --->   Operation 879 'mul' 'mul_ln1171_218' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln717_1884 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_218, i32 1, i32 13"   --->   Operation 880 'partselect' 'trunc_ln717_1884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (5.28ns)   --->   "%mul_ln1171_219 = mul i15 %zext_ln1171_1055, i15 32726"   --->   Operation 881 'mul' 'mul_ln1171_219' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln717_1885 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_219, i32 1, i32 14"   --->   Operation 882 'partselect' 'trunc_ln717_1885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%shl_ln1171_153 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_258, i3 0"   --->   Operation 883 'bitconcatenate' 'shl_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln1171_1057 = zext i11 %shl_ln1171_153"   --->   Operation 884 'zext' 'zext_ln1171_1057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (1.48ns)   --->   "%sub_ln1171_991 = sub i12 0, i12 %zext_ln1171_1057"   --->   Operation 885 'sub' 'sub_ln1171_991' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln1171_199 = sext i12 %sub_ln1171_991"   --->   Operation 886 'sext' 'sext_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%shl_ln1171_154 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_258, i1 0"   --->   Operation 887 'bitconcatenate' 'shl_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln1171_1058 = zext i9 %shl_ln1171_154"   --->   Operation 888 'zext' 'zext_ln1171_1058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (1.54ns)   --->   "%sub_ln1171_992 = sub i13 %sext_ln1171_199, i13 %zext_ln1171_1058"   --->   Operation 889 'sub' 'sub_ln1171_992' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%trunc_ln717_1886 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_992, i32 1, i32 12"   --->   Operation 890 'partselect' 'trunc_ln717_1886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln717_1349 = zext i9 %shl_ln1171_154"   --->   Operation 891 'zext' 'zext_ln717_1349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (1.48ns)   --->   "%add_ln717_353 = add i12 %zext_ln1171_1057, i12 %zext_ln717_1349"   --->   Operation 892 'add' 'add_ln717_353' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%mult_V_247 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_353, i32 1, i32 11"   --->   Operation 893 'partselect' 'mult_V_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln42_677 = zext i11 %mult_V_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 894 'zext' 'zext_ln42_677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (5.28ns)   --->   "%mul_ln1171_220 = mul i15 %zext_ln1171_1055, i15 32718"   --->   Operation 895 'mul' 'mul_ln1171_220' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln717_1887 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_220, i32 1, i32 14"   --->   Operation 896 'partselect' 'trunc_ln717_1887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln1171_1059 = zext i8 %p_read_257"   --->   Operation 897 'zext' 'zext_ln1171_1059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln1171_1060 = zext i8 %p_read_257"   --->   Operation 898 'zext' 'zext_ln1171_1060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (5.28ns)   --->   "%mul_ln1171_221 = mul i14 %zext_ln1171_1060, i14 16355"   --->   Operation 899 'mul' 'mul_ln1171_221' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln717_1888 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_221, i32 1, i32 13"   --->   Operation 900 'partselect' 'trunc_ln717_1888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%shl_ln717_206 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_257, i4 0"   --->   Operation 901 'bitconcatenate' 'shl_ln717_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln717_1351 = zext i12 %shl_ln717_206"   --->   Operation 902 'zext' 'zext_ln717_1351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%shl_ln717_207 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_257, i1 0"   --->   Operation 903 'bitconcatenate' 'shl_ln717_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln717_1352 = zext i9 %shl_ln717_207"   --->   Operation 904 'zext' 'zext_ln717_1352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln717_1353 = zext i9 %shl_ln717_207"   --->   Operation 905 'zext' 'zext_ln717_1353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 906 [1/1] (1.54ns)   --->   "%add_ln717_354 = add i13 %zext_ln717_1351, i13 %zext_ln717_1353"   --->   Operation 906 'add' 'add_ln717_354' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.00ns)   --->   "%mult_V_251 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln717_354, i32 1, i32 12"   --->   Operation 907 'partselect' 'mult_V_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln717_1354 = zext i12 %mult_V_251"   --->   Operation 908 'zext' 'zext_ln717_1354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%shl_ln1171_155 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_257, i3 0"   --->   Operation 909 'bitconcatenate' 'shl_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln1171_1061 = zext i11 %shl_ln1171_155"   --->   Operation 910 'zext' 'zext_ln1171_1061' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln1171_1062 = zext i9 %shl_ln717_207"   --->   Operation 911 'zext' 'zext_ln1171_1062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (1.48ns)   --->   "%sub_ln1171_993 = sub i12 %zext_ln1171_1062, i12 %zext_ln1171_1061"   --->   Operation 912 'sub' 'sub_ln1171_993' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.00ns)   --->   "%trunc_ln717_1889 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_993, i32 1, i32 11"   --->   Operation 913 'partselect' 'trunc_ln717_1889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 914 [1/1] (1.54ns)   --->   "%sub_ln717_464 = sub i13 %zext_ln717_1351, i13 %zext_ln717_1350"   --->   Operation 914 'sub' 'sub_ln717_464' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%mult_V_253 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln717_464, i32 1, i32 12"   --->   Operation 915 'partselect' 'mult_V_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln717_1194 = sext i12 %mult_V_253"   --->   Operation 916 'sext' 'sext_ln717_1194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln717_1355 = zext i14 %sext_ln717_1194"   --->   Operation 917 'zext' 'zext_ln717_1355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%shl_ln717_208 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_257, i5 0"   --->   Operation 918 'bitconcatenate' 'shl_ln717_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln717_1356 = zext i13 %shl_ln717_208"   --->   Operation 919 'zext' 'zext_ln717_1356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (1.53ns)   --->   "%sub_ln717_465 = sub i14 %zext_ln717_1356, i14 %zext_ln717_1352"   --->   Operation 920 'sub' 'sub_ln717_465' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%mult_V_254 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_465, i32 1, i32 13"   --->   Operation 921 'partselect' 'mult_V_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (5.28ns)   --->   "%mul_ln1171_222 = mul i15 %zext_ln1171_1059, i15 32721"   --->   Operation 922 'mul' 'mul_ln1171_222' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln717_1892 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_222, i32 1, i32 14"   --->   Operation 923 'partselect' 'trunc_ln717_1892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%shl_ln717_209 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_257, i2 0"   --->   Operation 924 'bitconcatenate' 'shl_ln717_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln717_1358 = zext i10 %shl_ln717_209"   --->   Operation 925 'zext' 'zext_ln717_1358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (1.53ns)   --->   "%sub_ln717_466 = sub i14 %zext_ln717_1356, i14 %zext_ln717_1358"   --->   Operation 926 'sub' 'sub_ln717_466' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%mult_V_257 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln717_466, i32 1, i32 13"   --->   Operation 927 'partselect' 'mult_V_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln717_1197 = sext i13 %mult_V_257"   --->   Operation 928 'sext' 'sext_ln717_1197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln717_1359 = zext i14 %sext_ln717_1197"   --->   Operation 929 'zext' 'zext_ln717_1359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (5.28ns)   --->   "%mul_ln1171_223 = mul i15 %zext_ln1171_1059, i15 32715"   --->   Operation 930 'mul' 'mul_ln1171_223' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln717_1894 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_223, i32 1, i32 14"   --->   Operation 931 'partselect' 'trunc_ln717_1894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln1171_1063 = zext i8 %p_read_256"   --->   Operation 932 'zext' 'zext_ln1171_1063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln1171_1064 = zext i8 %p_read_256"   --->   Operation 933 'zext' 'zext_ln1171_1064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%shl_ln1171_156 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_256, i5 0"   --->   Operation 934 'bitconcatenate' 'shl_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln1171_1066 = zext i13 %shl_ln1171_156"   --->   Operation 935 'zext' 'zext_ln1171_1066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 936 [1/1] (1.53ns)   --->   "%sub_ln1171_994 = sub i14 0, i14 %zext_ln1171_1066"   --->   Operation 936 'sub' 'sub_ln1171_994' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln1171_200 = sext i14 %sub_ln1171_994"   --->   Operation 937 'sext' 'sext_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (1.52ns)   --->   "%sub_ln1171_995 = sub i15 %sext_ln1171_200, i15 %zext_ln1171_1064"   --->   Operation 938 'sub' 'sub_ln1171_995' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln717_1895 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_995, i32 1, i32 14"   --->   Operation 939 'partselect' 'trunc_ln717_1895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln717_1360 = zext i8 %p_read_256"   --->   Operation 940 'zext' 'zext_ln717_1360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln717_1361 = zext i8 %p_read_256"   --->   Operation 941 'zext' 'zext_ln717_1361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln717_1364 = zext i12 %mult_V_261"   --->   Operation 942 'zext' 'zext_ln717_1364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln1171_1067 = zext i10 %shl_ln1171_157"   --->   Operation 943 'zext' 'zext_ln1171_1067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln1171_1068 = zext i10 %shl_ln1171_157"   --->   Operation 944 'zext' 'zext_ln1171_1068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (1.41ns)   --->   "%sub_ln1171_996 = sub i11 0, i11 %zext_ln1171_1068"   --->   Operation 945 'sub' 'sub_ln1171_996' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln717_1896 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln1171_996, i32 1, i32 10"   --->   Operation 946 'partselect' 'trunc_ln717_1896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (1.41ns)   --->   "%add_ln717_356 = add i11 %zext_ln1171_1068, i11 %zext_ln717_1360"   --->   Operation 947 'add' 'add_ln717_356' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.00ns)   --->   "%mult_V_263 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln717_356, i32 1, i32 10"   --->   Operation 948 'partselect' 'mult_V_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln42_678 = zext i10 %mult_V_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 949 'zext' 'zext_ln42_678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (1.52ns)   --->   "%sub_ln1171_997 = sub i15 %sext_ln1171_200, i15 %zext_ln1171_1067"   --->   Operation 950 'sub' 'sub_ln1171_997' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln717_1897 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_997, i32 1, i32 14"   --->   Operation 951 'partselect' 'trunc_ln717_1897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%shl_ln717_212 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_256, i3 0"   --->   Operation 952 'bitconcatenate' 'shl_ln717_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln717_1366 = zext i11 %shl_ln717_212"   --->   Operation 953 'zext' 'zext_ln717_1366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (1.48ns)   --->   "%add_ln717_357 = add i12 %zext_ln717_1366, i12 %zext_ln717_1361"   --->   Operation 954 'add' 'add_ln717_357' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%mult_V_265 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln717_357, i32 1, i32 11"   --->   Operation 955 'partselect' 'mult_V_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln717_1367 = zext i11 %mult_V_265"   --->   Operation 956 'zext' 'zext_ln717_1367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (5.28ns)   --->   "%mul_ln1171_224 = mul i14 %zext_ln1171_1063, i14 16358"   --->   Operation 957 'mul' 'mul_ln1171_224' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln717_1898 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_224, i32 1, i32 13"   --->   Operation 958 'partselect' 'trunc_ln717_1898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (5.28ns)   --->   "%mul_ln1171_225 = mul i15 %zext_ln1171_1064, i15 32722"   --->   Operation 959 'mul' 'mul_ln1171_225' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln717_1899 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_225, i32 1, i32 14"   --->   Operation 960 'partselect' 'trunc_ln717_1899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln717_1368 = zext i12 %mult_V_268"   --->   Operation 961 'zext' 'zext_ln717_1368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln717_1202 = sext i12 %mult_V_269"   --->   Operation 962 'sext' 'sext_ln717_1202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln717_1369 = zext i14 %sext_ln717_1202"   --->   Operation 963 'zext' 'zext_ln717_1369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln1171_1070 = zext i8 %p_read_255"   --->   Operation 964 'zext' 'zext_ln1171_1070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln717_1370 = zext i12 %mult_V_271"   --->   Operation 965 'zext' 'zext_ln717_1370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln42_679 = zext i12 %mult_V_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 966 'zext' 'zext_ln42_679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (5.28ns)   --->   "%mul_ln1171_227 = mul i15 %zext_ln1171_1070, i15 32733"   --->   Operation 967 'mul' 'mul_ln1171_227' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 968 [1/1] (0.00ns)   --->   "%trunc_ln717_1902 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_227, i32 1, i32 14"   --->   Operation 968 'partselect' 'trunc_ln717_1902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%shl_ln1171_158 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_255, i1 0"   --->   Operation 969 'bitconcatenate' 'shl_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln1171_1072 = zext i9 %shl_ln1171_158"   --->   Operation 970 'zext' 'zext_ln1171_1072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln1171_1073 = zext i9 %shl_ln1171_158"   --->   Operation 971 'zext' 'zext_ln1171_1073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (1.36ns)   --->   "%sub_ln1171_998 = sub i10 0, i10 %zext_ln1171_1073"   --->   Operation 972 'sub' 'sub_ln1171_998' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%trunc_ln717_1903 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_998, i32 1, i32 9"   --->   Operation 973 'partselect' 'trunc_ln717_1903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%shl_ln1171_159 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_255, i4 0"   --->   Operation 974 'bitconcatenate' 'shl_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln1171_1074 = zext i12 %shl_ln1171_159"   --->   Operation 975 'zext' 'zext_ln1171_1074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (1.54ns)   --->   "%sub_ln1171_999 = sub i13 %zext_ln1171_1072, i13 %zext_ln1171_1074"   --->   Operation 976 'sub' 'sub_ln1171_999' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln717_1904 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_999, i32 1, i32 12"   --->   Operation 977 'partselect' 'trunc_ln717_1904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (5.28ns)   --->   "%mul_ln1171_228 = mul i15 %zext_ln1171_1070, i15 32729"   --->   Operation 978 'mul' 'mul_ln1171_228' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln717_1905 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_228, i32 1, i32 14"   --->   Operation 979 'partselect' 'trunc_ln717_1905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln42_361 = sext i12 %trunc_ln717_1906" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 980 'sext' 'sext_ln42_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln42_681 = zext i13 %mult_V_279" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 981 'zext' 'zext_ln42_681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln1171_1075 = zext i8 %p_read_254"   --->   Operation 982 'zext' 'zext_ln1171_1075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (5.28ns)   --->   "%mul_ln1171_230 = mul i14 %zext_ln1171_1077, i14 16361"   --->   Operation 983 'mul' 'mul_ln1171_230' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln717_1907 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_230, i32 1, i32 13"   --->   Operation 984 'partselect' 'trunc_ln717_1907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln717_1371 = zext i13 %mult_V_282"   --->   Operation 985 'zext' 'zext_ln717_1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (5.28ns)   --->   "%mul_ln717_279 = mul i14 %zext_ln1171_1077, i14 38"   --->   Operation 986 'mul' 'mul_ln717_279' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln42_108 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln717_279, i32 1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 987 'partselect' 'trunc_ln42_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln1171_755 = sext i12 %trunc_ln717_1909"   --->   Operation 988 'sext' 'sext_ln1171_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%shl_ln1171_161 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_254, i2 0"   --->   Operation 989 'bitconcatenate' 'shl_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln1171_1080 = zext i10 %shl_ln1171_161"   --->   Operation 990 'zext' 'zext_ln1171_1080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (1.41ns)   --->   "%sub_ln1171_1002 = sub i11 0, i11 %zext_ln1171_1080"   --->   Operation 991 'sub' 'sub_ln1171_1002' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln1171_202 = sext i11 %sub_ln1171_1002"   --->   Operation 992 'sext' 'sext_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (1.48ns)   --->   "%sub_ln1171_1003 = sub i12 %sext_ln1171_202, i12 %zext_ln1171_1075"   --->   Operation 993 'sub' 'sub_ln1171_1003' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln717_1910 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %sub_ln1171_1003, i32 1, i32 11"   --->   Operation 994 'partselect' 'trunc_ln717_1910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_254, i5 0"   --->   Operation 995 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln1171_1081 = zext i13 %tmp_34"   --->   Operation 996 'zext' 'zext_ln1171_1081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (1.53ns)   --->   "%sub_ln1171_1036 = sub i14 %zext_ln1171_1077, i14 %zext_ln1171_1081"   --->   Operation 997 'sub' 'sub_ln1171_1036' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln717_1911 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_1036, i32 1, i32 13"   --->   Operation 998 'partselect' 'trunc_ln717_1911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln717_1206 = sext i13 %trunc_ln717_1911"   --->   Operation 999 'sext' 'sext_ln717_1206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln717_1207 = sext i12 %mult_V_287"   --->   Operation 1000 'sext' 'sext_ln717_1207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln717_1373 = zext i14 %sext_ln717_1207"   --->   Operation 1001 'zext' 'zext_ln717_1373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (5.28ns)   --->   "%mul_ln1171_231 = mul i14 %zext_ln1171_1077, i14 16359"   --->   Operation 1002 'mul' 'mul_ln1171_231' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln717_1913 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %mul_ln1171_231, i32 1, i32 13"   --->   Operation 1003 'partselect' 'trunc_ln717_1913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln1171_1082 = zext i8 %p_read_253"   --->   Operation 1004 'zext' 'zext_ln1171_1082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln1171_1084 = zext i8 %p_read_253"   --->   Operation 1005 'zext' 'zext_ln1171_1084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln1171_1085 = zext i8 %p_read_253"   --->   Operation 1006 'zext' 'zext_ln1171_1085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1007 [1/1] (0.00ns)   --->   "%shl_ln1171_162 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_253, i5 0"   --->   Operation 1007 'bitconcatenate' 'shl_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln1171_1086 = zext i13 %shl_ln1171_162"   --->   Operation 1008 'zext' 'zext_ln1171_1086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1009 [1/1] (1.53ns)   --->   "%sub_ln1171_1004 = sub i14 0, i14 %zext_ln1171_1086"   --->   Operation 1009 'sub' 'sub_ln1171_1004' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln1171_203 = sext i14 %sub_ln1171_1004"   --->   Operation 1010 'sext' 'sext_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%shl_ln1171_163 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_253, i1 0"   --->   Operation 1011 'bitconcatenate' 'shl_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln1171_1087 = zext i9 %shl_ln1171_163"   --->   Operation 1012 'zext' 'zext_ln1171_1087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1013 [1/1] (1.52ns)   --->   "%sub_ln1171_1005 = sub i15 %sext_ln1171_203, i15 %zext_ln1171_1087"   --->   Operation 1013 'sub' 'sub_ln1171_1005' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln717_1914 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_1005, i32 1, i32 14"   --->   Operation 1014 'partselect' 'trunc_ln717_1914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln717_1209 = sext i13 %trunc_ln717_1915"   --->   Operation 1015 'sext' 'sext_ln717_1209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (5.28ns)   --->   "%mul_ln717_280 = mul i13 %zext_ln1171_1085, i13 19"   --->   Operation 1016 'mul' 'mul_ln717_280' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%mult_V_293 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_280, i32 1, i32 12"   --->   Operation 1017 'partselect' 'mult_V_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln717_1375 = zext i13 %mult_V_294"   --->   Operation 1018 'zext' 'zext_ln717_1375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (1.30ns)   --->   "%sub_ln1171_1006 = sub i9 0, i9 %zext_ln1171_1084"   --->   Operation 1019 'sub' 'sub_ln1171_1006' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1020 [1/1] (0.00ns)   --->   "%trunc_ln717_1916 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %sub_ln1171_1006, i32 1, i32 8"   --->   Operation 1020 'partselect' 'trunc_ln717_1916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (5.28ns)   --->   "%mul_ln1171_233 = mul i15 %zext_ln1171_1082, i15 32731"   --->   Operation 1021 'mul' 'mul_ln1171_233' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln717_1917 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_233, i32 1, i32 14"   --->   Operation 1022 'partselect' 'trunc_ln717_1917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln1171_1088 = zext i8 %p_read_252"   --->   Operation 1023 'zext' 'zext_ln1171_1088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%shl_ln1171_164 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_252, i5 0"   --->   Operation 1024 'bitconcatenate' 'shl_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln1171_1090 = zext i13 %shl_ln1171_164"   --->   Operation 1025 'zext' 'zext_ln1171_1090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (1.53ns)   --->   "%sub_ln1171_1007 = sub i14 0, i14 %zext_ln1171_1090"   --->   Operation 1026 'sub' 'sub_ln1171_1007' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln717_1211 = sext i14 %sub_ln1171_1007"   --->   Operation 1027 'sext' 'sext_ln717_1211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln717_1918 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_1007, i32 1, i32 13"   --->   Operation 1028 'partselect' 'trunc_ln717_1918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%shl_ln1171_165 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_252, i2 0"   --->   Operation 1029 'bitconcatenate' 'shl_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln1171_1091 = zext i10 %shl_ln1171_165"   --->   Operation 1030 'zext' 'zext_ln1171_1091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (1.53ns)   --->   "%sub_ln1171_1008 = sub i14 %zext_ln1171_1091, i14 %zext_ln1171_1090"   --->   Operation 1031 'sub' 'sub_ln1171_1008' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln717_1919 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %sub_ln1171_1008, i32 1, i32 13"   --->   Operation 1032 'partselect' 'trunc_ln717_1919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln1171_760 = sext i13 %trunc_ln717_1919"   --->   Operation 1033 'sext' 'sext_ln1171_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (5.28ns)   --->   "%mul_ln1171_234 = mul i15 %zext_ln1171_1088, i15 32729"   --->   Operation 1034 'mul' 'mul_ln1171_234' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln717_1920 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_234, i32 1, i32 14"   --->   Operation 1035 'partselect' 'trunc_ln717_1920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1036 [1/1] (5.28ns)   --->   "%mul_ln717_283 = mul i13 %zext_ln1171_1089, i13 19"   --->   Operation 1036 'mul' 'mul_ln717_283' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln42_110 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_283, i32 1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1037 'partselect' 'trunc_ln42_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%shl_ln1171_166 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_252, i4 0"   --->   Operation 1038 'bitconcatenate' 'shl_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln1171_1092 = zext i12 %shl_ln1171_166"   --->   Operation 1039 'zext' 'zext_ln1171_1092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (1.54ns)   --->   "%sub_ln1171_1009 = sub i13 0, i13 %zext_ln1171_1092"   --->   Operation 1040 'sub' 'sub_ln1171_1009' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln717_1921 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_1009, i32 1, i32 12"   --->   Operation 1041 'partselect' 'trunc_ln717_1921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln717_1213 = sext i12 %trunc_ln717_1921"   --->   Operation 1042 'sext' 'sext_ln717_1213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln42_682 = zext i7 %mult_V_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1043 'zext' 'zext_ln42_682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (5.28ns)   --->   "%mul_ln717_284 = mul i13 %zext_ln1171_1089, i13 26"   --->   Operation 1044 'mul' 'mul_ln717_284' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%mult_V_306 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %mul_ln717_284, i32 1, i32 12"   --->   Operation 1045 'partselect' 'mult_V_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%shl_ln1171_167 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_252, i1 0"   --->   Operation 1046 'bitconcatenate' 'shl_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln1171_1093 = zext i9 %shl_ln1171_167"   --->   Operation 1047 'zext' 'zext_ln1171_1093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln1171_1094 = zext i9 %shl_ln1171_167"   --->   Operation 1048 'zext' 'zext_ln1171_1094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1049 [1/1] (1.52ns)   --->   "%sub_ln1171_1010 = sub i15 %sext_ln717_1211, i15 %zext_ln1171_1094"   --->   Operation 1049 'sub' 'sub_ln1171_1010' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln717_1922 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_1010, i32 1, i32 14"   --->   Operation 1050 'partselect' 'trunc_ln717_1922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (1.54ns)   --->   "%sub_ln1171_1011 = sub i13 %zext_ln1171_1093, i13 %zext_ln1171_1092"   --->   Operation 1051 'sub' 'sub_ln1171_1011' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln717_1923 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_1011, i32 1, i32 12"   --->   Operation 1052 'partselect' 'trunc_ln717_1923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln717_1214 = sext i12 %trunc_ln717_1923"   --->   Operation 1053 'sext' 'sext_ln717_1214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln717_1376 = zext i12 %lshr_ln717_s"   --->   Operation 1054 'zext' 'zext_ln717_1376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln1171_1095 = zext i8 %p_read_251"   --->   Operation 1055 'zext' 'zext_ln1171_1095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln1171_1096 = zext i8 %p_read_251"   --->   Operation 1056 'zext' 'zext_ln1171_1096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%shl_ln1171_168 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_251, i5 0"   --->   Operation 1057 'bitconcatenate' 'shl_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln1171_1098 = zext i13 %shl_ln1171_168"   --->   Operation 1058 'zext' 'zext_ln1171_1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (1.53ns)   --->   "%sub_ln1171_1012 = sub i14 0, i14 %zext_ln1171_1098"   --->   Operation 1059 'sub' 'sub_ln1171_1012' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln1171_204 = sext i14 %sub_ln1171_1012"   --->   Operation 1060 'sext' 'sext_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln1171_1099 = zext i9 %shl_ln1171_169"   --->   Operation 1061 'zext' 'zext_ln1171_1099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (1.52ns)   --->   "%sub_ln1171_1013 = sub i15 %sext_ln1171_204, i15 %zext_ln1171_1099"   --->   Operation 1062 'sub' 'sub_ln1171_1013' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln717_1924 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_1013, i32 1, i32 14"   --->   Operation 1063 'partselect' 'trunc_ln717_1924' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln717_1216 = sext i12 %trunc_ln717_1925"   --->   Operation 1064 'sext' 'sext_ln717_1216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln717_1379 = zext i14 %sext_ln717_1216"   --->   Operation 1065 'zext' 'zext_ln717_1379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (5.28ns)   --->   "%mul_ln1171_235 = mul i15 %zext_ln1171_1096, i15 32726"   --->   Operation 1066 'mul' 'mul_ln1171_235' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1067 [1/1] (0.00ns)   --->   "%trunc_ln717_1926 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_235, i32 1, i32 14"   --->   Operation 1067 'partselect' 'trunc_ln717_1926' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln717_1380 = zext i12 %lshr_ln717_1"   --->   Operation 1068 'zext' 'zext_ln717_1380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%shl_ln1171_170 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_251, i2 0"   --->   Operation 1069 'bitconcatenate' 'shl_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln1171_1100 = zext i10 %shl_ln1171_170"   --->   Operation 1070 'zext' 'zext_ln1171_1100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1071 [1/1] (1.54ns)   --->   "%sub_ln1171_1014 = sub i13 %zext_ln1171_1100, i13 %zext_ln717_1377"   --->   Operation 1071 'sub' 'sub_ln1171_1014' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln717_1927 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_1014, i32 1, i32 12"   --->   Operation 1072 'partselect' 'trunc_ln717_1927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln717_1381 = zext i10 %shl_ln1171_170"   --->   Operation 1073 'zext' 'zext_ln717_1381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1074 [1/1] (1.41ns)   --->   "%sub_ln717_470 = sub i11 %zext_ln717_1381, i11 %zext_ln1171_1095"   --->   Operation 1074 'sub' 'sub_ln717_470' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln717_1928 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %sub_ln717_470, i32 1, i32 10"   --->   Operation 1075 'partselect' 'trunc_ln717_1928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1076 [1/1] (0.00ns)   --->   "%shl_ln1171_171 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_251, i3 0"   --->   Operation 1076 'bitconcatenate' 'shl_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln1171_1101 = zext i11 %shl_ln1171_171"   --->   Operation 1077 'zext' 'zext_ln1171_1101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1078 [1/1] (1.52ns)   --->   "%sub_ln1171_1015 = sub i15 %sext_ln1171_204, i15 %zext_ln1171_1101"   --->   Operation 1078 'sub' 'sub_ln1171_1015' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln717_1929 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %sub_ln1171_1015, i32 1, i32 14"   --->   Operation 1079 'partselect' 'trunc_ln717_1929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1080 [1/1] (1.53ns)   --->   "%add_ln712_4108 = add i14 %sext_ln717_1173, i14 %sext_ln717_1176"   --->   Operation 1080 'add' 'add_ln712_4108' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (1.53ns)   --->   "%add_ln712_4111 = add i14 %sext_ln717_1209, i14 %sext_ln1171_760"   --->   Operation 1081 'add' 'add_ln712_4111' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1082 [1/1] (1.52ns)   --->   "%add_ln712_4117 = add i15 %zext_ln42_651, i15 %zext_ln717_1274"   --->   Operation 1082 'add' 'add_ln712_4117' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1083 [1/1] (1.52ns)   --->   "%add_ln712_4118 = add i15 %zext_ln42_659, i15 %zext_ln717_1283"   --->   Operation 1083 'add' 'add_ln712_4118' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (1.54ns)   --->   "%add_ln712_4121 = add i13 %zext_ln717_1313, i13 %zext_ln717_1342"   --->   Operation 1084 'add' 'add_ln712_4121' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (1.54ns)   --->   "%add_ln712_4122 = add i13 %zext_ln42_676, i13 %zext_ln717_1354"   --->   Operation 1085 'add' 'add_ln712_4122' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4124 = add i13 %zext_ln717_1364, i13 %zext_ln717_1370"   --->   Operation 1086 'add' 'add_ln712_4124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln712_1110 = zext i9 %add_ln712_4125"   --->   Operation 1087 'zext' 'zext_ln712_1110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1088 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln712_4126 = add i13 %zext_ln712_1110, i13 %add_ln712_4124"   --->   Operation 1088 'add' 'add_ln712_4126' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1089 [1/1] (1.53ns)   --->   "%add_ln712_4130 = add i14 %sext_ln1171_687, i14 %sext_ln717_1126"   --->   Operation 1089 'add' 'add_ln712_4130' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (1.54ns)   --->   "%add_ln712_4132 = add i13 %sext_ln717_1142, i13 %sext_ln1171_717"   --->   Operation 1090 'add' 'add_ln712_4132' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (1.53ns)   --->   "%add_ln712_4146 = add i13 %zext_ln717_1237, i13 %trunc_ln42_102"   --->   Operation 1091 'add' 'add_ln712_4146' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1092 [1/1] (1.54ns)   --->   "%add_ln712_4151 = add i13 %zext_ln42_661, i13 %zext_ln717_1297"   --->   Operation 1092 'add' 'add_ln712_4151' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (1.52ns)   --->   "%add_ln712_4179 = add i15 %zext_ln717_1289, i15 %zext_ln717_1315"   --->   Operation 1093 'add' 'add_ln712_4179' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1094 [1/1] (1.52ns)   --->   "%add_ln712_4180 = add i15 %zext_ln42_667, i15 %zext_ln717_1334"   --->   Operation 1094 'add' 'add_ln712_4180' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1095 [1/1] (1.53ns)   --->   "%add_ln712_4182 = add i14 %zext_ln42_675, i14 %zext_ln717_1371"   --->   Operation 1095 'add' 'add_ln712_4182' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln712_1126 = zext i14 %add_ln712_4182"   --->   Operation 1096 'zext' 'zext_ln712_1126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1097 [1/1] (1.52ns)   --->   "%add_ln712_4183 = add i15 %zext_ln717_1379, i15 32256"   --->   Operation 1097 'add' 'add_ln712_4183' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i15 %add_ln712_4183"   --->   Operation 1098 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1099 [1/1] (1.53ns)   --->   "%add_ln712_4184 = add i16 %sext_ln712, i16 %zext_ln712_1126"   --->   Operation 1099 'add' 'add_ln712_4184' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [1/1] (1.54ns)   --->   "%add_ln712_4197 = add i12 %trunc_ln9, i12 %zext_ln42_646"   --->   Operation 1100 'add' 'add_ln712_4197' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [1/1] (1.54ns)   --->   "%add_ln712_4201 = add i13 %zext_ln717_1275, i13 %zext_ln42_663"   --->   Operation 1101 'add' 'add_ln712_4201' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln712_1128 = zext i13 %add_ln712_4201"   --->   Operation 1102 'zext' 'zext_ln712_1128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (1.53ns)   --->   "%add_ln712_4202 = add i14 %zext_ln712_1128, i14 %zext_ln42_653"   --->   Operation 1103 'add' 'add_ln712_4202' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [1/1] (1.52ns)   --->   "%add_ln712_4203 = add i15 %zext_ln717_1320, i15 %zext_ln42_668"   --->   Operation 1104 'add' 'add_ln712_4203' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (1.54ns)   --->   "%add_ln712_4204 = add i13 %zext_ln717_1335, i13 %zext_ln717_1337"   --->   Operation 1105 'add' 'add_ln712_4204' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [1/1] (1.52ns)   --->   "%add_ln712_4207 = add i15 %zext_ln42_672, i15 %zext_ln717_1348"   --->   Operation 1106 'add' 'add_ln712_4207' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (1.52ns)   --->   "%add_ln712_4208 = add i15 %zext_ln717_1355, i15 %zext_ln42_678"   --->   Operation 1107 'add' 'add_ln712_4208' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (1.54ns)   --->   "%add_ln712_4218 = add i13 %sext_ln717_1136, i13 %sext_ln717_1139"   --->   Operation 1108 'add' 'add_ln712_4218' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (1.54ns)   --->   "%add_ln712_4231 = add i13 %sext_ln1171_755, i13 %sext_ln717_1213"   --->   Operation 1109 'add' 'add_ln712_4231' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1110 [1/1] (1.54ns)   --->   "%add_ln712_4238 = add i13 %zext_ln42_665, i13 %zext_ln1171_1028"   --->   Operation 1110 'add' 'add_ln712_4238' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1111 [1/1] (1.53ns)   --->   "%add_ln712_4241 = add i13 %mult_V_294, i13 384"   --->   Operation 1111 'add' 'add_ln712_4241' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1112 [1/1] (1.52ns)   --->   "%add_ln712_4260 = add i15 %zext_ln42_654, i15 %zext_ln717_1270"   --->   Operation 1112 'add' 'add_ln712_4260' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (1.54ns)   --->   "%add_ln712_4262 = add i13 %zext_ln717_1279, i13 %zext_ln42_662"   --->   Operation 1113 'add' 'add_ln712_4262' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1114 [1/1] (1.52ns)   --->   "%add_ln712_4266 = add i15 %zext_ln717_1322, i15 %zext_ln717_1339"   --->   Operation 1114 'add' 'add_ln712_4266' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1115 [1/1] (1.54ns)   --->   "%add_ln712_4267 = add i12 %trunc_ln42_107, i12 %zext_ln717_1367"   --->   Operation 1115 'add' 'add_ln712_4267' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (1.53ns)   --->   "%add_ln712_4269 = add i13 %trunc_ln42_109, i13 %zext_ln42_682"   --->   Operation 1116 'add' 'add_ln712_4269' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln712_1146 = zext i13 %add_ln712_4269"   --->   Operation 1117 'zext' 'zext_ln712_1146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1118 [1/1] (1.54ns)   --->   "%add_ln712_4270 = add i13 %zext_ln717_1380, i13 576"   --->   Operation 1118 'add' 'add_ln712_4270' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln712_1147 = zext i13 %add_ln712_4270"   --->   Operation 1119 'zext' 'zext_ln712_1147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1120 [1/1] (1.53ns)   --->   "%add_ln712_4271 = add i14 %zext_ln712_1147, i14 %zext_ln712_1146"   --->   Operation 1120 'add' 'add_ln712_4271' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1121 [1/1] (1.53ns)   --->   "%add_ln712_4289 = add i14 %sext_ln42_361, i14 %sext_ln717_1206"   --->   Operation 1121 'add' 'add_ln712_4289' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1122 [1/1] (1.54ns)   --->   "%add_ln712_4292 = add i13 %zext_ln717_1243, i13 %zext_ln717_1260"   --->   Operation 1122 'add' 'add_ln712_4292' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (1.54ns)   --->   "%add_ln712_4296 = add i13 %zext_ln717_1290, i13 %zext_ln717_1300"   --->   Operation 1123 'add' 'add_ln712_4296' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (1.54ns)   --->   "%add_ln712_4300 = add i12 %lshr_ln717_1, i12 64"   --->   Operation 1124 'add' 'add_ln712_4300' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (1.53ns)   --->   "%add_ln712_4311 = add i14 %sext_ln1171_722, i14 %sext_ln1171_727"   --->   Operation 1125 'add' 'add_ln712_4311' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1126 [1/1] (1.54ns)   --->   "%add_ln712_4320 = add i13 %zext_ln717_1253, i13 %zext_ln717_1263"   --->   Operation 1126 'add' 'add_ln712_4320' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1127 [1/1] (1.52ns)   --->   "%add_ln712_4323 = add i15 %zext_ln717_1294, i15 %zext_ln717_1302"   --->   Operation 1127 'add' 'add_ln712_4323' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (1.52ns)   --->   "%add_ln712_4326 = add i15 %zext_ln717_1340, i15 %zext_ln42_673"   --->   Operation 1128 'add' 'add_ln712_4326' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [1/1] (1.52ns)   --->   "%add_ln712_4327 = add i15 %zext_ln42_677, i15 %zext_ln717_1359"   --->   Operation 1129 'add' 'add_ln712_4327' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1130 [1/1] (1.52ns)   --->   "%add_ln712_4329 = add i15 %zext_ln42_679, i15 %zext_ln717_1373"   --->   Operation 1130 'add' 'add_ln712_4329' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln712_1160 = zext i15 %add_ln712_4329"   --->   Operation 1131 'zext' 'zext_ln712_1160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1132 [1/1] (1.53ns)   --->   "%add_ln712_4330 = add i14 %zext_ln717_1375, i14 16320"   --->   Operation 1132 'add' 'add_ln712_4330' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln712_25 = sext i14 %add_ln712_4330"   --->   Operation 1133 'sext' 'sext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (1.53ns)   --->   "%add_ln712_4331 = add i16 %sext_ln712_25, i16 %zext_ln712_1160"   --->   Operation 1134 'add' 'add_ln712_4331' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (1.53ns)   --->   "%add_ln712_4337 = add i14 %sext_ln1171_697, i14 %sext_ln1171_706"   --->   Operation 1135 'add' 'add_ln712_4337' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1136 [1/1] (1.54ns)   --->   "%add_ln712_4343 = add i13 %sext_ln1171_730, i13 %sext_ln717_1188"   --->   Operation 1136 'add' 'add_ln712_4343' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (1.54ns)   --->   "%add_ln712_4348 = add i14 %sext_ln717_1214, i14 %zext_ln717_1249"   --->   Operation 1137 'add' 'add_ln712_4348' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [1/1] (1.52ns)   --->   "%add_ln712_4355 = add i15 %zext_ln42_671, i15 %zext_ln717_1341"   --->   Operation 1138 'add' 'add_ln712_4355' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1139 [1/1] (1.53ns)   --->   "%add_ln712_4357 = add i13 %trunc_ln42_106, i13 %zext_ln717_1368"   --->   Operation 1139 'add' 'add_ln712_4357' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1140 [1/1] (1.53ns)   --->   "%add_ln712_4381 = add i13 %zext_ln717_1295, i13 %trunc_ln42_103"   --->   Operation 1140 'add' 'add_ln712_4381' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1141 [1/1] (1.52ns)   --->   "%add_ln712_4384 = add i15 %zext_ln717_1323, i15 %zext_ln42_670"   --->   Operation 1141 'add' 'add_ln712_4384' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1142 [1/1] (1.52ns)   --->   "%add_ln712_4385 = add i15 %zext_ln42_674, i15 %zext_ln717_1355"   --->   Operation 1142 'add' 'add_ln712_4385' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1143 [1/1] (1.52ns)   --->   "%add_ln712_4387 = add i15 %zext_ln717_1369, i15 %zext_ln42_681"   --->   Operation 1143 'add' 'add_ln712_4387' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln712_1173 = zext i15 %add_ln712_4387"   --->   Operation 1144 'zext' 'zext_ln712_1173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/1] (1.54ns)   --->   "%add_ln712_4388 = add i13 %zext_ln717_1376, i13 7808"   --->   Operation 1145 'add' 'add_ln712_4388' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln712_26 = sext i13 %add_ln712_4388"   --->   Operation 1146 'sext' 'sext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (1.53ns)   --->   "%add_ln712_4389 = add i16 %sext_ln712_26, i16 %zext_ln712_1173"   --->   Operation 1147 'add' 'add_ln712_4389' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read263"   --->   Operation 1148 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i12 %trunc_ln"   --->   Operation 1149 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln717_1115 = sext i12 %trunc_ln"   --->   Operation 1150 'sext' 'sext_ln717_1115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln717_1116 = sext i13 %mult_V_2"   --->   Operation 1151 'sext' 'sext_ln717_1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln717_1239 = zext i14 %sext_ln717_1116"   --->   Operation 1152 'zext' 'zext_ln717_1239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln717_1117 = sext i13 %trunc_ln717_s"   --->   Operation 1153 'sext' 'sext_ln717_1117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln1171_939 = zext i13 %mult_V_4"   --->   Operation 1154 'zext' 'zext_ln1171_939' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1155 [1/1] (5.28ns)   --->   "%mul_ln1171_166 = mul i15 %zext_ln1171, i15 32727"   --->   Operation 1155 'mul' 'mul_ln1171_166' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln717_1746 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %mul_ln1171_166, i32 1, i32 14"   --->   Operation 1156 'partselect' 'trunc_ln717_1746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln717_1119 = sext i12 %trunc_ln717_1747"   --->   Operation 1157 'sext' 'sext_ln717_1119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln717_1241 = zext i14 %sext_ln717_1119"   --->   Operation 1158 'zext' 'zext_ln717_1241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln1171_682 = sext i13 %trunc_ln717_1748"   --->   Operation 1159 'sext' 'sext_ln1171_682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln1171_683 = sext i9 %trunc_ln717_1749"   --->   Operation 1160 'sext' 'sext_ln1171_683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1161 [1/1] (0.00ns)   --->   "%mult_V_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read1264, i4 0"   --->   Operation 1161 'bitconcatenate' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln1171_943 = zext i12 %mult_V_11"   --->   Operation 1162 'zext' 'zext_ln1171_943' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1163 [1/1] (1.54ns)   --->   "%sub_ln1171_920 = sub i13 0, i13 %zext_ln1171_943"   --->   Operation 1163 'sub' 'sub_ln1171_920' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1164 [1/1] (0.00ns)   --->   "%trunc_ln717_1750 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1171_920, i32 1, i32 12"   --->   Operation 1164 'partselect' 'trunc_ln717_1750' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i12 %trunc_ln717_1750" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1165 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i12 %mult_V_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1166 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln717_1242 = zext i12 %mult_V_12"   --->   Operation 1167 'zext' 'zext_ln717_1242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln1171_684 = sext i13 %trunc_ln717_1751"   --->   Operation 1168 'sext' 'sext_ln1171_684' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln717_1120 = sext i12 %trunc_ln717_1752"   --->   Operation 1169 'sext' 'sext_ln717_1120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln1171_685 = sext i13 %trunc_ln717_1753"   --->   Operation 1170 'sext' 'sext_ln1171_685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln1171_686 = sext i12 %trunc_ln717_1754"   --->   Operation 1171 'sext' 'sext_ln1171_686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln717_1121 = sext i14 %trunc_ln717_1756"   --->   Operation 1172 'sext' 'sext_ln717_1121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln717_1244 = zext i12 %mult_V_22"   --->   Operation 1173 'zext' 'zext_ln717_1244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln717_1245 = zext i12 %mult_V_24"   --->   Operation 1174 'zext' 'zext_ln717_1245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln1171_688 = sext i14 %trunc_ln717_1757"   --->   Operation 1175 'sext' 'sext_ln1171_688' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln717_1122 = sext i13 %trunc_ln717_1758"   --->   Operation 1176 'sext' 'sext_ln717_1122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln717_1123 = sext i13 %trunc_ln717_1759"   --->   Operation 1177 'sext' 'sext_ln717_1123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln717_1246 = zext i14 %sext_ln717_1123"   --->   Operation 1178 'zext' 'zext_ln717_1246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln42_647 = zext i11 %mult_V_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1179 'zext' 'zext_ln42_647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln42_648 = zext i12 %mult_V_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1180 'zext' 'zext_ln42_648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1171_689 = sext i11 %trunc_ln717_1760"   --->   Operation 1181 'sext' 'sext_ln1171_689' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln1171_690 = sext i14 %trunc_ln717_1761"   --->   Operation 1182 'sext' 'sext_ln1171_690' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln1171_691 = sext i13 %trunc_ln717_1762"   --->   Operation 1183 'sext' 'sext_ln1171_691' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln717_1124 = sext i12 %trunc_ln717_1763"   --->   Operation 1184 'sext' 'sext_ln717_1124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln1171_692 = sext i14 %trunc_ln717_1764"   --->   Operation 1185 'sext' 'sext_ln1171_692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln717_1127 = sext i12 %mult_V_41"   --->   Operation 1186 'sext' 'sext_ln717_1127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln717_1257 = zext i14 %sext_ln717_1127"   --->   Operation 1187 'zext' 'zext_ln717_1257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln717_1128 = sext i10 %mult_V_42"   --->   Operation 1188 'sext' 'sext_ln717_1128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln717_1259 = zext i14 %sext_ln717_1128"   --->   Operation 1189 'zext' 'zext_ln717_1259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln717_1129 = sext i13 %trunc_ln717_1768"   --->   Operation 1190 'sext' 'sext_ln717_1129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1191 [1/1] (0.00ns)   --->   "%mult_V_44 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read4267, i3 0"   --->   Operation 1191 'bitconcatenate' 'mult_V_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln42_649 = zext i11 %mult_V_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1192 'zext' 'zext_ln42_649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln717_1130 = sext i13 %trunc_ln717_1769"   --->   Operation 1193 'sext' 'sext_ln717_1130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln717_1131 = sext i14 %trunc_ln717_1770"   --->   Operation 1194 'sext' 'sext_ln717_1131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln717_1261 = zext i12 %mult_V_48"   --->   Operation 1195 'zext' 'zext_ln717_1261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln1171_693 = sext i11 %trunc_ln717_1771"   --->   Operation 1196 'sext' 'sext_ln1171_693' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln717_1132 = sext i13 %trunc_ln717_1772"   --->   Operation 1197 'sext' 'sext_ln717_1132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln1171_694 = sext i12 %trunc_ln717_1773"   --->   Operation 1198 'sext' 'sext_ln1171_694' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln1171_695 = sext i13 %trunc_ln717_1774"   --->   Operation 1199 'sext' 'sext_ln1171_695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln717_1133 = sext i14 %trunc_ln717_1775"   --->   Operation 1200 'sext' 'sext_ln717_1133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln717_1134 = sext i13 %trunc_ln717_1776"   --->   Operation 1201 'sext' 'sext_ln717_1134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln717_1135 = sext i13 %mult_V_59"   --->   Operation 1202 'sext' 'sext_ln717_1135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln717_1265 = zext i14 %sext_ln717_1135"   --->   Operation 1203 'zext' 'zext_ln717_1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1204 [1/1] (0.00ns)   --->   "%zext_ln42_650 = zext i13 %mult_V_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1204 'zext' 'zext_ln42_650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln42_652 = zext i11 %mult_V_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1205 'zext' 'zext_ln42_652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1171_696 = sext i14 %trunc_ln717_1779"   --->   Operation 1206 'sext' 'sext_ln1171_696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln717_1137 = sext i13 %trunc_ln717_1780"   --->   Operation 1207 'sext' 'sext_ln717_1137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln1171_698 = sext i9 %trunc_ln717_1782"   --->   Operation 1208 'sext' 'sext_ln1171_698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln717_1138 = sext i13 %mult_V_70"   --->   Operation 1209 'sext' 'sext_ln717_1138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1210 [1/1] (0.00ns)   --->   "%zext_ln717_1269 = zext i14 %sext_ln717_1138"   --->   Operation 1210 'zext' 'zext_ln717_1269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln1171_699 = sext i14 %trunc_ln717_1784"   --->   Operation 1211 'sext' 'sext_ln1171_699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln1171_700 = sext i11 %trunc_ln717_1785"   --->   Operation 1212 'sext' 'sext_ln1171_700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln1171_701 = sext i14 %trunc_ln717_1786"   --->   Operation 1213 'sext' 'sext_ln1171_701' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1214 [1/1] (0.00ns)   --->   "%zext_ln42_655 = zext i12 %mult_V_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1214 'zext' 'zext_ln42_655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln717_1141 = sext i14 %trunc_ln717_1789"   --->   Operation 1215 'sext' 'sext_ln717_1141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln717_1271 = zext i12 %mult_V_78"   --->   Operation 1216 'zext' 'zext_ln717_1271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln42_656 = zext i12 %mult_V_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1217 'zext' 'zext_ln42_656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln42_657 = zext i12 %mult_V_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1218 'zext' 'zext_ln42_657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln1171_702 = sext i8 %trunc_ln717_1792"   --->   Operation 1219 'sext' 'sext_ln1171_702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln1171_703 = sext i14 %trunc_ln717_1793"   --->   Operation 1220 'sext' 'sext_ln1171_703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln1171_704 = sext i13 %trunc_ln717_1794"   --->   Operation 1221 'sext' 'sext_ln1171_704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln1171_984 = zext i9 %shl_ln1171_134"   --->   Operation 1222 'zext' 'zext_ln1171_984' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1223 [1/1] (1.36ns)   --->   "%sub_ln1171_945 = sub i10 0, i10 %zext_ln1171_984"   --->   Operation 1223 'sub' 'sub_ln1171_945' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln717_1795 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln1171_945, i32 1, i32 9"   --->   Operation 1224 'partselect' 'trunc_ln717_1795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln1171_705 = sext i9 %trunc_ln717_1795"   --->   Operation 1225 'sext' 'sext_ln1171_705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln1171_707 = sext i13 %trunc_ln717_1797"   --->   Operation 1226 'sext' 'sext_ln1171_707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln42_658 = zext i13 %mult_V_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1227 'zext' 'zext_ln42_658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln717_1144 = sext i13 %trunc_ln717_1798"   --->   Operation 1228 'sext' 'sext_ln717_1144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln717_1145 = sext i13 %trunc_ln717_1798"   --->   Operation 1229 'sext' 'sext_ln717_1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln717_1146 = sext i13 %mult_V_104"   --->   Operation 1230 'sext' 'sext_ln717_1146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln717_1278 = zext i14 %sext_ln717_1146"   --->   Operation 1231 'zext' 'zext_ln717_1278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln1171_708 = sext i12 %trunc_ln717_1800"   --->   Operation 1232 'sext' 'sext_ln1171_708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln1171_709 = sext i13 %trunc_ln717_1801"   --->   Operation 1233 'sext' 'sext_ln1171_709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln1171_710 = sext i12 %trunc_ln717_1802"   --->   Operation 1234 'sext' 'sext_ln1171_710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln1171_711 = sext i12 %trunc_ln717_1803"   --->   Operation 1235 'sext' 'sext_ln1171_711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln717_1147 = sext i12 %mult_V_110"   --->   Operation 1236 'sext' 'sext_ln717_1147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln717_1281 = zext i14 %sext_ln717_1147"   --->   Operation 1237 'zext' 'zext_ln717_1281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln717_1149 = sext i13 %mult_V_112"   --->   Operation 1238 'sext' 'sext_ln717_1149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln717_1286 = zext i14 %sext_ln717_1149"   --->   Operation 1239 'zext' 'zext_ln717_1286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln1171_712 = sext i14 %trunc_ln717_1807"   --->   Operation 1240 'sext' 'sext_ln1171_712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln42_358 = sext i14 %trunc_ln717_1808" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1241 'sext' 'sext_ln42_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln42_660 = zext i11 %mult_V_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1242 'zext' 'zext_ln42_660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln1171_713 = sext i14 %trunc_ln717_1809"   --->   Operation 1243 'sext' 'sext_ln1171_713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln1171_714 = sext i13 %trunc_ln717_1810"   --->   Operation 1244 'sext' 'sext_ln1171_714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln717_1150 = sext i14 %trunc_ln717_1811"   --->   Operation 1245 'sext' 'sext_ln717_1150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln1171_715 = sext i11 %trunc_ln717_1814"   --->   Operation 1246 'sext' 'sext_ln1171_715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln717_1153 = sext i14 %trunc_ln717_1815"   --->   Operation 1247 'sext' 'sext_ln717_1153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln717_1155 = sext i14 %trunc_ln717_1817"   --->   Operation 1248 'sext' 'sext_ln717_1155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln1171_716 = sext i14 %trunc_ln717_1818"   --->   Operation 1249 'sext' 'sext_ln1171_716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln717_1156 = sext i14 %trunc_ln717_1819"   --->   Operation 1250 'sext' 'sext_ln717_1156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln717_1158 = sext i10 %trunc_ln717_1821"   --->   Operation 1251 'sext' 'sext_ln717_1158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln1171_718 = sext i13 %trunc_ln717_1823"   --->   Operation 1252 'sext' 'sext_ln1171_718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln717_1159 = sext i13 %trunc_ln717_1824"   --->   Operation 1253 'sext' 'sext_ln717_1159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln717_1160 = sext i14 %trunc_ln717_1825"   --->   Operation 1254 'sext' 'sext_ln717_1160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln717_1303 = zext i12 %mult_V_145"   --->   Operation 1255 'zext' 'zext_ln717_1303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln717_1305 = zext i13 %mult_V_146"   --->   Operation 1256 'zext' 'zext_ln717_1305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln717_1161 = sext i13 %trunc_ln717_1826"   --->   Operation 1257 'sext' 'sext_ln717_1161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln717_1306 = zext i12 %mult_V_148"   --->   Operation 1258 'zext' 'zext_ln717_1306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln1171_719 = sext i12 %trunc_ln717_1827"   --->   Operation 1259 'sext' 'sext_ln1171_719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln717_1307 = zext i12 %mult_V_160"   --->   Operation 1260 'zext' 'zext_ln717_1307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln1171_720 = sext i14 %trunc_ln717_1828"   --->   Operation 1261 'sext' 'sext_ln1171_720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln1171_721 = sext i8 %trunc_ln717_1829"   --->   Operation 1262 'sext' 'sext_ln1171_721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln717_1162 = sext i13 %trunc_ln717_1830"   --->   Operation 1263 'sext' 'sext_ln717_1162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln717_1309 = zext i13 %mult_V_166"   --->   Operation 1264 'zext' 'zext_ln717_1309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln1171_723 = sext i12 %trunc_ln717_1832"   --->   Operation 1265 'sext' 'sext_ln1171_723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln1171_724 = sext i13 %trunc_ln717_1833"   --->   Operation 1266 'sext' 'sext_ln1171_724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln717_1312 = zext i12 %mult_V_170"   --->   Operation 1267 'zext' 'zext_ln717_1312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln1171_725 = sext i14 %trunc_ln717_1834"   --->   Operation 1268 'sext' 'sext_ln1171_725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln717_1163 = sext i13 %trunc_ln717_1835"   --->   Operation 1269 'sext' 'sext_ln717_1163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln42_664 = zext i13 %mult_V_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1270 'zext' 'zext_ln42_664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln1171_726 = sext i10 %trunc_ln717_1836"   --->   Operation 1271 'sext' 'sext_ln1171_726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln1171_728 = sext i13 %trunc_ln717_1838"   --->   Operation 1272 'sext' 'sext_ln1171_728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln717_1164 = sext i13 %trunc_ln717_1839"   --->   Operation 1273 'sext' 'sext_ln717_1164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln42_359 = sext i14 %trunc_ln717_1841" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1274 'sext' 'sext_ln42_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln717_1166 = sext i13 %trunc_ln717_1842"   --->   Operation 1275 'sext' 'sext_ln717_1166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln717_1167 = sext i13 %mult_V_186"   --->   Operation 1276 'sext' 'sext_ln717_1167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln717_1316 = zext i14 %sext_ln717_1167"   --->   Operation 1277 'zext' 'zext_ln717_1316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln1171_729 = sext i13 %trunc_ln717_1844"   --->   Operation 1278 'sext' 'sext_ln1171_729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln1171_731 = sext i13 %trunc_ln717_1846"   --->   Operation 1279 'sext' 'sext_ln1171_731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln1171_732 = sext i13 %trunc_ln717_1847"   --->   Operation 1280 'sext' 'sext_ln1171_732' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln1171_733 = sext i12 %trunc_ln717_1848"   --->   Operation 1281 'sext' 'sext_ln1171_733' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln717_1168 = sext i13 %trunc_ln717_1849"   --->   Operation 1282 'sext' 'sext_ln717_1168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln1171_734 = sext i13 %trunc_ln717_1852"   --->   Operation 1283 'sext' 'sext_ln1171_734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln717_1171 = sext i13 %trunc_ln717_1853"   --->   Operation 1284 'sext' 'sext_ln717_1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln42_666 = zext i12 %mult_V_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1285 'zext' 'zext_ln42_666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln1171_735 = sext i13 %trunc_ln717_1855"   --->   Operation 1286 'sext' 'sext_ln1171_735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln42_669 = zext i12 %mult_V_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1287 'zext' 'zext_ln42_669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln1171_736 = sext i14 %trunc_ln717_1857"   --->   Operation 1288 'sext' 'sext_ln1171_736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln1171_737 = sext i14 %trunc_ln717_1858"   --->   Operation 1289 'sext' 'sext_ln1171_737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln717_1174 = sext i13 %trunc_ln717_1859"   --->   Operation 1290 'sext' 'sext_ln717_1174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln717_1175 = sext i13 %mult_V_208"   --->   Operation 1291 'sext' 'sext_ln717_1175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln717_1330 = zext i14 %sext_ln717_1175"   --->   Operation 1292 'zext' 'zext_ln717_1330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln1171_738 = sext i13 %trunc_ln717_1863"   --->   Operation 1293 'sext' 'sext_ln1171_738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln1171_739 = sext i11 %trunc_ln717_1864"   --->   Operation 1294 'sext' 'sext_ln1171_739' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln1171_740 = sext i13 %trunc_ln717_1865"   --->   Operation 1295 'sext' 'sext_ln1171_740' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln717_1178 = sext i13 %trunc_ln717_1866"   --->   Operation 1296 'sext' 'sext_ln717_1178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln1171_741 = sext i14 %trunc_ln717_1867"   --->   Operation 1297 'sext' 'sext_ln1171_741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln1171_742 = sext i13 %trunc_ln717_1868"   --->   Operation 1298 'sext' 'sext_ln1171_742' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln1171_743 = sext i13 %trunc_ln717_1869"   --->   Operation 1299 'sext' 'sext_ln1171_743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln717_1179 = sext i14 %trunc_ln717_1870"   --->   Operation 1300 'sext' 'sext_ln717_1179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln717_1180 = sext i13 %trunc_ln717_1871"   --->   Operation 1301 'sext' 'sext_ln717_1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln717_1182 = sext i14 %trunc_ln717_1873"   --->   Operation 1302 'sext' 'sext_ln717_1182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln1171_744 = sext i12 %trunc_ln717_1876"   --->   Operation 1303 'sext' 'sext_ln1171_744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln717_1185 = sext i13 %trunc_ln717_1877"   --->   Operation 1304 'sext' 'sext_ln717_1185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln717_1186 = sext i14 %trunc_ln717_1878"   --->   Operation 1305 'sext' 'sext_ln717_1186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln1171_745 = sext i13 %trunc_ln717_1879"   --->   Operation 1306 'sext' 'sext_ln1171_745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln717_1187 = sext i13 %trunc_ln717_1880"   --->   Operation 1307 'sext' 'sext_ln717_1187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln717_1189 = sext i13 %trunc_ln717_1882"   --->   Operation 1308 'sext' 'sext_ln717_1189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln1171_746 = sext i13 %trunc_ln717_1884"   --->   Operation 1309 'sext' 'sext_ln1171_746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln1171_747 = sext i14 %trunc_ln717_1885"   --->   Operation 1310 'sext' 'sext_ln1171_747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln717_1191 = sext i12 %trunc_ln717_1886"   --->   Operation 1311 'sext' 'sext_ln717_1191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln1171_748 = sext i14 %trunc_ln717_1887"   --->   Operation 1312 'sext' 'sext_ln1171_748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln717_1192 = sext i13 %trunc_ln717_1888"   --->   Operation 1313 'sext' 'sext_ln717_1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln717_1193 = sext i11 %trunc_ln717_1889"   --->   Operation 1314 'sext' 'sext_ln717_1193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln717_1195 = sext i13 %mult_V_254"   --->   Operation 1315 'sext' 'sext_ln717_1195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln717_1357 = zext i14 %sext_ln717_1195"   --->   Operation 1316 'zext' 'zext_ln717_1357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln717_1196 = sext i14 %trunc_ln717_1892"   --->   Operation 1317 'sext' 'sext_ln717_1196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln42_360 = sext i14 %trunc_ln717_1894" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1318 'sext' 'sext_ln42_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln717_1198 = sext i14 %trunc_ln717_1895"   --->   Operation 1319 'sext' 'sext_ln717_1198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln717_1199 = sext i10 %trunc_ln717_1896"   --->   Operation 1320 'sext' 'sext_ln717_1199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln717_1200 = sext i14 %trunc_ln717_1897"   --->   Operation 1321 'sext' 'sext_ln717_1200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln1171_749 = sext i13 %trunc_ln717_1898"   --->   Operation 1322 'sext' 'sext_ln1171_749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln717_1201 = sext i14 %trunc_ln717_1899"   --->   Operation 1323 'sext' 'sext_ln717_1201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln717_1203 = sext i13 %trunc_ln717_1901"   --->   Operation 1324 'sext' 'sext_ln717_1203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln1171_750 = sext i14 %trunc_ln717_1902"   --->   Operation 1325 'sext' 'sext_ln1171_750' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln1171_751 = sext i9 %trunc_ln717_1903"   --->   Operation 1326 'sext' 'sext_ln1171_751' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln1171_752 = sext i12 %trunc_ln717_1904"   --->   Operation 1327 'sext' 'sext_ln1171_752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln1171_753 = sext i14 %trunc_ln717_1905"   --->   Operation 1328 'sext' 'sext_ln1171_753' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln42_680 = zext i12 %mult_V_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1329 'zext' 'zext_ln42_680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln1171_754 = sext i13 %trunc_ln717_1907"   --->   Operation 1330 'sext' 'sext_ln1171_754' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (0.00ns)   --->   "%sext_ln717_1204 = sext i12 %trunc_ln717_1908"   --->   Operation 1331 'sext' 'sext_ln717_1204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln717_1205 = sext i11 %trunc_ln717_1910"   --->   Operation 1332 'sext' 'sext_ln717_1205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln1171_756 = sext i13 %trunc_ln717_1913"   --->   Operation 1333 'sext' 'sext_ln1171_756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln717_1208 = sext i14 %trunc_ln717_1914"   --->   Operation 1334 'sext' 'sext_ln717_1208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln1171_757 = sext i14 %trunc_ln717_1914"   --->   Operation 1335 'sext' 'sext_ln1171_757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln717_1374 = zext i12 %mult_V_293"   --->   Operation 1336 'zext' 'zext_ln717_1374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln717_1210 = sext i8 %trunc_ln717_1916"   --->   Operation 1337 'sext' 'sext_ln717_1210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln1171_758 = sext i14 %trunc_ln717_1917"   --->   Operation 1338 'sext' 'sext_ln1171_758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln1171_759 = sext i13 %trunc_ln717_1918"   --->   Operation 1339 'sext' 'sext_ln1171_759' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln717_1212 = sext i14 %trunc_ln717_1920"   --->   Operation 1340 'sext' 'sext_ln717_1212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1341 [1/1] (0.00ns)   --->   "%zext_ln42_683 = zext i12 %mult_V_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1341 'zext' 'zext_ln42_683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln1171_761 = sext i14 %trunc_ln717_1922"   --->   Operation 1342 'sext' 'sext_ln1171_761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln717_1215 = sext i14 %trunc_ln717_1924"   --->   Operation 1343 'sext' 'sext_ln717_1215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln717_1217 = sext i14 %trunc_ln717_1926"   --->   Operation 1344 'sext' 'sext_ln717_1217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln717_3 = sext i12 %trunc_ln717_1927"   --->   Operation 1345 'sext' 'sext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln717_1218 = sext i10 %trunc_ln717_1928"   --->   Operation 1346 'sext' 'sext_ln717_1218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln717_1382 = zext i14 %sext_ln717_1218"   --->   Operation 1347 'zext' 'zext_ln717_1382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln712_1225 = sext i14 %trunc_ln717_1929"   --->   Operation 1348 'sext' 'sext_ln712_1225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i15 %sext_ln717_1121, i15 %sext_ln1171_693"   --->   Operation 1349 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1350 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4102 = add i15 %add_ln712, i15 %sext_ln717_1115"   --->   Operation 1350 'add' 'add_ln712_4102' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1351 [1/1] (1.52ns)   --->   "%add_ln712_4103 = add i15 %sext_ln1171_699, i15 %sext_ln717_1150"   --->   Operation 1351 'add' 'add_ln712_4103' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1352 [1/1] (1.52ns)   --->   "%add_ln712_4104 = add i15 %sext_ln1171_716, i15 %sext_ln1171_718"   --->   Operation 1352 'add' 'add_ln712_4104' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1353 [1/1] (1.53ns)   --->   "%add_ln712_4107 = add i14 %sext_ln717_1164, i14 %sext_ln1171_733"   --->   Operation 1353 'add' 'add_ln712_4107' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln712_1229 = sext i14 %add_ln712_4107"   --->   Operation 1354 'sext' 'sext_ln712_1229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln712_1230 = sext i14 %add_ln712_4108"   --->   Operation 1355 'sext' 'sext_ln712_1230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1356 [1/1] (1.52ns)   --->   "%add_ln712_4109 = add i15 %sext_ln712_1230, i15 %sext_ln712_1229"   --->   Operation 1356 'add' 'add_ln712_4109' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1357 [1/1] (1.53ns)   --->   "%add_ln712_4110 = add i14 %sext_ln1171_743, i14 %sext_ln717_1204"   --->   Operation 1357 'add' 'add_ln712_4110' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln712_1232 = sext i14 %add_ln712_4110"   --->   Operation 1358 'sext' 'sext_ln712_1232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln712_1233 = sext i14 %add_ln712_4111"   --->   Operation 1359 'sext' 'sext_ln712_1233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1360 [1/1] (1.52ns)   --->   "%add_ln712_4112 = add i15 %sext_ln712_1233, i15 %sext_ln712_1232"   --->   Operation 1360 'add' 'add_ln712_4112' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4115 = add i15 %zext_ln42_648, i15 %zext_ln717_1257"   --->   Operation 1361 'add' 'add_ln712_4115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1362 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4116 = add i15 %add_ln712_4115, i15 %zext_ln42"   --->   Operation 1362 'add' 'add_ln712_4116' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln712_1105 = zext i15 %add_ln712_4117"   --->   Operation 1363 'zext' 'zext_ln712_1105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1364 [1/1] (0.00ns)   --->   "%zext_ln712_1106 = zext i15 %add_ln712_4118"   --->   Operation 1364 'zext' 'zext_ln712_1106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1365 [1/1] (1.53ns)   --->   "%add_ln712_4119 = add i16 %zext_ln712_1106, i16 %zext_ln712_1105"   --->   Operation 1365 'add' 'add_ln712_4119' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln712_1107 = zext i13 %add_ln712_4121"   --->   Operation 1366 'zext' 'zext_ln712_1107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln712_1108 = zext i13 %add_ln712_4122"   --->   Operation 1367 'zext' 'zext_ln712_1108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1368 [1/1] (1.53ns)   --->   "%add_ln712_4123 = add i14 %zext_ln712_1108, i14 %zext_ln712_1107"   --->   Operation 1368 'add' 'add_ln712_4123' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln712_1109 = zext i14 %add_ln712_4123"   --->   Operation 1369 'zext' 'zext_ln712_1109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln712_1111 = zext i13 %add_ln712_4126"   --->   Operation 1370 'zext' 'zext_ln712_1111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1371 [1/1] (1.52ns)   --->   "%add_ln712_4127 = add i15 %zext_ln712_1111, i15 %zext_ln712_1109"   --->   Operation 1371 'add' 'add_ln712_4127' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln712_1235 = sext i14 %add_ln712_4130"   --->   Operation 1372 'sext' 'sext_ln712_1235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1373 [1/1] (1.52ns)   --->   "%add_ln712_4131 = add i15 %sext_ln712_1235, i15 %sext_ln42"   --->   Operation 1373 'add' 'add_ln712_4131' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln712_1237 = sext i13 %add_ln712_4132"   --->   Operation 1374 'sext' 'sext_ln712_1237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1375 [1/1] (1.53ns)   --->   "%add_ln712_4133 = add i14 %sext_ln1171_728, i14 %sext_ln1171_732"   --->   Operation 1375 'add' 'add_ln712_4133' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln712_1238 = sext i14 %add_ln712_4133"   --->   Operation 1376 'sext' 'sext_ln712_1238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1377 [1/1] (1.52ns)   --->   "%add_ln712_4134 = add i15 %sext_ln712_1238, i15 %sext_ln712_1237"   --->   Operation 1377 'add' 'add_ln712_4134' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1378 [1/1] (1.53ns)   --->   "%add_ln712_4136 = add i14 %sext_ln1171_735, i14 %sext_ln1171_742"   --->   Operation 1378 'add' 'add_ln712_4136' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln712_1240 = sext i14 %add_ln712_4136"   --->   Operation 1379 'sext' 'sext_ln712_1240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1380 [1/1] (1.53ns)   --->   "%add_ln712_4137 = add i14 %sext_ln717_1185, i14 %sext_ln717_1189"   --->   Operation 1380 'add' 'add_ln712_4137' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln712_1241 = sext i14 %add_ln712_4137"   --->   Operation 1381 'sext' 'sext_ln712_1241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1382 [1/1] (1.52ns)   --->   "%add_ln712_4138 = add i15 %sext_ln712_1241, i15 %sext_ln712_1240"   --->   Operation 1382 'add' 'add_ln712_4138' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1383 [1/1] (1.52ns)   --->   "%add_ln712_4139 = add i15 %sext_ln717_1192, i15 %sext_ln717_1198"   --->   Operation 1383 'add' 'add_ln712_4139' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1384 [1/1] (1.53ns)   --->   "%add_ln712_4140 = add i14 %sext_ln717_1203, i14 %sext_ln1171_754"   --->   Operation 1384 'add' 'add_ln712_4140' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1385 [1/1] (1.52ns)   --->   "%add_ln712_4144 = add i15 %sext_ln1171_759, i15 %sext_ln717_1215"   --->   Operation 1385 'add' 'add_ln712_4144' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln712_1245 = sext i15 %add_ln712_4144"   --->   Operation 1386 'sext' 'sext_ln712_1245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (1.53ns)   --->   "%add_ln712_4145 = add i16 %sext_ln712_1245, i16 %sext_ln717_1208"   --->   Operation 1387 'add' 'add_ln712_4145' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln712_1113 = zext i13 %add_ln712_4146"   --->   Operation 1388 'zext' 'zext_ln712_1113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4147 = add i15 %zext_ln42_650, i15 %zext_ln717_1269"   --->   Operation 1389 'add' 'add_ln712_4147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1390 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4148 = add i15 %add_ln712_4147, i15 %zext_ln712_1113"   --->   Operation 1390 'add' 'add_ln712_4148' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4150 = add i15 %zext_ln42_658, i15 %zext_ln717_1281"   --->   Operation 1391 'add' 'add_ln712_4150' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln712_1115 = zext i13 %add_ln712_4151"   --->   Operation 1392 'zext' 'zext_ln712_1115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1393 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4152 = add i15 %zext_ln712_1115, i15 %add_ln712_4150"   --->   Operation 1393 'add' 'add_ln712_4152' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1394 [1/1] (1.54ns)   --->   "%add_ln712_4153 = add i13 %zext_ln717_1307, i13 %zext_ln717_1312"   --->   Operation 1394 'add' 'add_ln712_4153' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln712_1117 = zext i13 %add_ln712_4153"   --->   Operation 1395 'zext' 'zext_ln712_1117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1396 [1/1] (1.53ns)   --->   "%add_ln712_4154 = add i13 %trunc_ln42_105, i13 384"   --->   Operation 1396 'add' 'add_ln712_4154' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln712_1118 = zext i13 %add_ln712_4154"   --->   Operation 1397 'zext' 'zext_ln712_1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1398 [1/1] (1.53ns)   --->   "%add_ln712_4155 = add i14 %zext_ln712_1118, i14 %zext_ln712_1117"   --->   Operation 1398 'add' 'add_ln712_4155' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4159 = add i14 %sext_ln717_1132, i14 %sext_ln1171_700"   --->   Operation 1399 'add' 'add_ln712_4159' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1400 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_4160 = add i14 %add_ln712_4159, i14 %sext_ln1171_689"   --->   Operation 1400 'add' 'add_ln712_4160' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1401 [1/1] (1.53ns)   --->   "%add_ln712_4161 = add i14 %sext_ln717_1145, i14 %sext_ln717_1159"   --->   Operation 1401 'add' 'add_ln712_4161' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1402 [1/1] (1.52ns)   --->   "%add_ln712_4162 = add i15 %sext_ln1171_720, i15 %sext_ln1171_725"   --->   Operation 1402 'add' 'add_ln712_4162' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1403 [1/1] (1.52ns)   --->   "%add_ln712_4165 = add i15 %sext_ln717_1168, i15 %sext_ln717_1179"   --->   Operation 1403 'add' 'add_ln712_4165' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1404 [1/1] (1.52ns)   --->   "%add_ln712_4166 = add i15 %sext_ln717_1186, i15 %sext_ln717_1193"   --->   Operation 1404 'add' 'add_ln712_4166' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1405 [1/1] (1.52ns)   --->   "%add_ln712_4168 = add i15 %sext_ln717_1199, i15 %sext_ln1171_750"   --->   Operation 1405 'add' 'add_ln712_4168' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln712_1251 = sext i15 %add_ln712_4168"   --->   Operation 1406 'sext' 'sext_ln712_1251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1407 [1/1] (1.52ns)   --->   "%add_ln712_4169 = add i15 %sext_ln1171_757, i15 %sext_ln717_1212"   --->   Operation 1407 'add' 'add_ln712_4169' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln712_1252 = sext i15 %add_ln712_4169"   --->   Operation 1408 'sext' 'sext_ln712_1252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1409 [1/1] (1.53ns)   --->   "%add_ln712_4170 = add i16 %sext_ln712_1252, i16 %sext_ln712_1251"   --->   Operation 1409 'add' 'add_ln712_4170' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1410 [1/1] (1.54ns)   --->   "%add_ln712_4173 = add i13 %zext_ln717_1242, i13 %zext_ln717_1244"   --->   Operation 1410 'add' 'add_ln712_4173' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln712_1120 = zext i13 %add_ln712_4173"   --->   Operation 1411 'zext' 'zext_ln712_1120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1412 [1/1] (1.52ns)   --->   "%add_ln712_4174 = add i15 %zext_ln712_1120, i15 %zext_ln717_1239"   --->   Operation 1412 'add' 'add_ln712_4174' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1413 [1/1] (1.52ns)   --->   "%add_ln712_4175 = add i15 %zext_ln717_1259, i15 %zext_ln42_652"   --->   Operation 1413 'add' 'add_ln712_4175' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln712_1122 = zext i15 %add_ln712_4175"   --->   Operation 1414 'zext' 'zext_ln712_1122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (1.52ns)   --->   "%add_ln712_4176 = add i15 %zext_ln42_657, i15 %zext_ln717_1286"   --->   Operation 1415 'add' 'add_ln712_4176' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln712_1123 = zext i15 %add_ln712_4176"   --->   Operation 1416 'zext' 'zext_ln712_1123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1417 [1/1] (1.53ns)   --->   "%add_ln712_4177 = add i16 %zext_ln712_1123, i16 %zext_ln712_1122"   --->   Operation 1417 'add' 'add_ln712_4177' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln712_1124 = zext i15 %add_ln712_4179"   --->   Operation 1418 'zext' 'zext_ln712_1124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln712_1125 = zext i15 %add_ln712_4180"   --->   Operation 1419 'zext' 'zext_ln712_1125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4181 = add i16 %zext_ln712_1125, i16 %zext_ln712_1124"   --->   Operation 1420 'add' 'add_ln712_4181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1421 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4185 = add i16 %add_ln712_4184, i16 %add_ln712_4181"   --->   Operation 1421 'add' 'add_ln712_4185' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4188 = add i15 %sext_ln1171_690, i15 %sext_ln717_1129"   --->   Operation 1422 'add' 'add_ln712_4188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1423 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4189 = add i15 %add_ln712_4188, i15 %sext_ln717_1117"   --->   Operation 1423 'add' 'add_ln712_4189' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1424 [1/1] (1.52ns)   --->   "%add_ln712_4190 = add i15 %sext_ln1171_694, i15 %sext_ln1171_701"   --->   Operation 1424 'add' 'add_ln712_4190' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1425 [1/1] (1.52ns)   --->   "%add_ln712_4191 = add i15 %sext_ln717_1144, i15 %sext_ln1171_712"   --->   Operation 1425 'add' 'add_ln712_4191' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1426 [1/1] (1.52ns)   --->   "%add_ln712_4194 = add i15 %sext_ln717_1163, i15 %sext_ln42_359"   --->   Operation 1426 'add' 'add_ln712_4194' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4196 = add i15 %sext_ln1171_751, i15 %sext_ln717_1215"   --->   Operation 1427 'add' 'add_ln712_4196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln712_1127 = zext i12 %add_ln712_4197"   --->   Operation 1428 'zext' 'zext_ln712_1127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1429 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4198 = add i15 %zext_ln712_1127, i15 %add_ln712_4196"   --->   Operation 1429 'add' 'add_ln712_4198' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln712_1129 = zext i14 %add_ln712_4202"   --->   Operation 1430 'zext' 'zext_ln712_1129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln712_1130 = zext i13 %add_ln712_4204"   --->   Operation 1431 'zext' 'zext_ln712_1130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4205 = add i15 %zext_ln712_1130, i15 %add_ln712_4203"   --->   Operation 1432 'add' 'add_ln712_4205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1433 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4206 = add i15 %add_ln712_4205, i15 %zext_ln712_1129"   --->   Operation 1433 'add' 'add_ln712_4206' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln712_1132 = zext i15 %add_ln712_4207"   --->   Operation 1434 'zext' 'zext_ln712_1132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln712_1133 = zext i15 %add_ln712_4208"   --->   Operation 1435 'zext' 'zext_ln712_1133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1436 [1/1] (1.53ns)   --->   "%add_ln712_4209 = add i16 %zext_ln712_1133, i16 %zext_ln712_1132"   --->   Operation 1436 'add' 'add_ln712_4209' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1437 [1/1] (1.53ns)   --->   "%add_ln712_4210 = add i13 %trunc_ln42_108, i13 %zext_ln717_1374"   --->   Operation 1437 'add' 'add_ln712_4210' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1438 [1/1] (0.00ns)   --->   "%zext_ln712_1134 = zext i13 %add_ln712_4210"   --->   Operation 1438 'zext' 'zext_ln712_1134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1439 [1/1] (1.54ns)   --->   "%add_ln712_4211 = add i12 %trunc_ln42_110, i12 3712"   --->   Operation 1439 'add' 'add_ln712_4211' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln712_23 = sext i12 %add_ln712_4211"   --->   Operation 1440 'sext' 'sext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1441 [1/1] (1.53ns)   --->   "%add_ln712_4212 = add i15 %sext_ln712_23, i15 %zext_ln712_1134"   --->   Operation 1441 'add' 'add_ln712_4212' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1442 [1/1] (1.53ns)   --->   "%add_ln712_4216 = add i14 %sext_ln1171_691, i14 %sext_ln1171_695"   --->   Operation 1442 'add' 'add_ln712_4216' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln712_1258 = sext i14 %add_ln712_4216"   --->   Operation 1443 'sext' 'sext_ln712_1258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1444 [1/1] (1.52ns)   --->   "%add_ln712_4217 = add i15 %sext_ln712_1258, i15 %sext_ln1171_684"   --->   Operation 1444 'add' 'add_ln712_4217' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln712_1260 = sext i13 %add_ln712_4218"   --->   Operation 1445 'sext' 'sext_ln712_1260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4219 = add i15 %sext_ln1171_702, i15 %sext_ln42_358"   --->   Operation 1446 'add' 'add_ln712_4219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1447 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4220 = add i15 %add_ln712_4219, i15 %sext_ln712_1260"   --->   Operation 1447 'add' 'add_ln712_4220' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1448 [1/1] (1.52ns)   --->   "%add_ln712_4222 = add i15 %sext_ln1171_715, i15 %sext_ln717_1156"   --->   Operation 1448 'add' 'add_ln712_4222' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1449 [1/1] (1.52ns)   --->   "%add_ln712_4223 = add i15 %sext_ln717_1160, i15 %sext_ln1171_721"   --->   Operation 1449 'add' 'add_ln712_4223' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1450 [1/1] (1.53ns)   --->   "%add_ln712_4225 = add i14 %sext_ln1171_738, i14 %sext_ln717_1180"   --->   Operation 1450 'add' 'add_ln712_4225' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln712_1264 = sext i14 %add_ln712_4225"   --->   Operation 1451 'sext' 'sext_ln712_1264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1452 [1/1] (1.53ns)   --->   "%add_ln712_4226 = add i14 %sext_ln1171_745, i14 %sext_ln1171_746"   --->   Operation 1452 'add' 'add_ln712_4226' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln712_1265 = sext i14 %add_ln712_4226"   --->   Operation 1453 'sext' 'sext_ln712_1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1454 [1/1] (1.52ns)   --->   "%add_ln712_4227 = add i15 %sext_ln712_1265, i15 %sext_ln712_1264"   --->   Operation 1454 'add' 'add_ln712_4227' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4230 = add i15 %sext_ln717_1200, i15 %sext_ln1171_752"   --->   Operation 1455 'add' 'add_ln712_4230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln712_1267 = sext i13 %add_ln712_4231"   --->   Operation 1456 'sext' 'sext_ln712_1267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1457 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4232 = add i15 %sext_ln712_1267, i15 %add_ln712_4230"   --->   Operation 1457 'add' 'add_ln712_4232' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1458 [1/1] (1.52ns)   --->   "%add_ln712_4233 = add i15 %sext_ln717_1217, i15 %zext_ln1171_939"   --->   Operation 1458 'add' 'add_ln712_4233' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln712_1269 = sext i15 %add_ln712_4233"   --->   Operation 1459 'sext' 'sext_ln712_1269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1460 [1/1] (1.54ns)   --->   "%add_ln712_4234 = add i13 %zext_ln717_1245, i13 %zext_ln42_649"   --->   Operation 1460 'add' 'add_ln712_4234' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln712_1135 = zext i13 %add_ln712_4234"   --->   Operation 1461 'zext' 'zext_ln712_1135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1462 [1/1] (1.53ns)   --->   "%add_ln712_4235 = add i16 %zext_ln712_1135, i16 %sext_ln712_1269"   --->   Operation 1462 'add' 'add_ln712_4235' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4237 = add i15 %zext_ln717_1278, i15 %zext_ln42_664"   --->   Operation 1463 'add' 'add_ln712_4237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1464 [1/1] (0.00ns)   --->   "%zext_ln712_1136 = zext i13 %add_ln712_4238"   --->   Operation 1464 'zext' 'zext_ln712_1136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1465 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4239 = add i15 %zext_ln712_1136, i15 %add_ln712_4237"   --->   Operation 1465 'add' 'add_ln712_4239' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4240 = add i15 %zext_ln42_669, i15 %zext_ln717_1357"   --->   Operation 1466 'add' 'add_ln712_4240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln712_1138 = zext i13 %add_ln712_4241"   --->   Operation 1467 'zext' 'zext_ln712_1138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1468 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4242 = add i15 %zext_ln712_1138, i15 %add_ln712_4240"   --->   Operation 1468 'add' 'add_ln712_4242' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1469 [1/1] (1.52ns)   --->   "%add_ln712_4246 = add i15 %sext_ln717_1120, i15 %sext_ln1171_688"   --->   Operation 1469 'add' 'add_ln712_4246' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1470 [1/1] (1.53ns)   --->   "%add_ln712_4248 = add i14 %sext_ln717_1130, i14 %sext_ln717_1132"   --->   Operation 1470 'add' 'add_ln712_4248' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln712_1271 = sext i14 %add_ln712_4248"   --->   Operation 1471 'sext' 'sext_ln712_1271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (1.52ns)   --->   "%add_ln712_4249 = add i15 %sext_ln1171_703, i15 %sext_ln1171_708"   --->   Operation 1472 'add' 'add_ln712_4249' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1473 [1/1] (0.00ns)   --->   "%sext_ln712_1272 = sext i15 %add_ln712_4249"   --->   Operation 1473 'sext' 'sext_ln712_1272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1474 [1/1] (1.53ns)   --->   "%add_ln712_4250 = add i16 %sext_ln712_1272, i16 %sext_ln712_1271"   --->   Operation 1474 'add' 'add_ln712_4250' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1475 [1/1] (1.52ns)   --->   "%add_ln712_4252 = add i15 %sext_ln717_1153, i15 %sext_ln717_1162"   --->   Operation 1475 'add' 'add_ln712_4252' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1476 [1/1] (1.52ns)   --->   "%add_ln712_4253 = add i15 %sext_ln717_1166, i15 %sext_ln1171_736"   --->   Operation 1476 'add' 'add_ln712_4253' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [1/1] (1.53ns)   --->   "%add_ln712_4255 = add i14 %sext_ln1171_739, i14 %sext_ln1171_745"   --->   Operation 1477 'add' 'add_ln712_4255' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln712_1275 = sext i14 %add_ln712_4255"   --->   Operation 1478 'sext' 'sext_ln712_1275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1479 [1/1] (1.52ns)   --->   "%add_ln712_4256 = add i15 %sext_ln1171_747, i15 %sext_ln1171_753"   --->   Operation 1479 'add' 'add_ln712_4256' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln712_1276 = sext i15 %add_ln712_4256"   --->   Operation 1480 'sext' 'sext_ln712_1276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1481 [1/1] (1.53ns)   --->   "%add_ln712_4257 = add i16 %sext_ln712_1276, i16 %sext_ln712_1275"   --->   Operation 1481 'add' 'add_ln712_4257' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln712_1140 = zext i15 %add_ln712_4260"   --->   Operation 1482 'zext' 'zext_ln712_1140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1483 [1/1] (1.53ns)   --->   "%add_ln712_4261 = add i16 %zext_ln712_1140, i16 %sext_ln717_1205"   --->   Operation 1483 'add' 'add_ln712_4261' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln712_1141 = zext i13 %add_ln712_4262"   --->   Operation 1484 'zext' 'zext_ln712_1141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1485 [1/1] (1.53ns)   --->   "%add_ln712_4263 = add i13 %zext_ln717_1303, i13 %trunc_ln42_104"   --->   Operation 1485 'add' 'add_ln712_4263' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln712_1142 = zext i13 %add_ln712_4263"   --->   Operation 1486 'zext' 'zext_ln712_1142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1487 [1/1] (1.53ns)   --->   "%add_ln712_4264 = add i14 %zext_ln712_1142, i14 %zext_ln712_1141"   --->   Operation 1487 'add' 'add_ln712_4264' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1488 [1/1] (0.00ns)   --->   "%zext_ln712_1144 = zext i15 %add_ln712_4266"   --->   Operation 1488 'zext' 'zext_ln712_1144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln712_1145 = zext i12 %add_ln712_4267"   --->   Operation 1489 'zext' 'zext_ln712_1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4268 = add i16 %zext_ln712_1145, i16 %zext_ln712_1144"   --->   Operation 1490 'add' 'add_ln712_4268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln712_1148 = zext i14 %add_ln712_4271"   --->   Operation 1491 'zext' 'zext_ln712_1148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1492 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4272 = add i16 %zext_ln712_1148, i16 %add_ln712_4268"   --->   Operation 1492 'add' 'add_ln712_4272' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4275 = add i15 %sext_ln717_1124, i15 %sext_ln717_1133"   --->   Operation 1493 'add' 'add_ln712_4275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1494 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4276 = add i15 %add_ln712_4275, i15 %sext_ln717_1122"   --->   Operation 1494 'add' 'add_ln712_4276' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1495 [1/1] (1.52ns)   --->   "%add_ln712_4277 = add i15 %sext_ln1171_696, i15 %sext_ln1171_704"   --->   Operation 1495 'add' 'add_ln712_4277' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1496 [1/1] (1.53ns)   --->   "%add_ln712_4278 = add i14 %sext_ln1171_709, i14 %sext_ln1171_726"   --->   Operation 1496 'add' 'add_ln712_4278' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1497 [1/1] (1.52ns)   --->   "%add_ln712_4281 = add i15 %sext_ln1171_734, i15 %sext_ln1171_737"   --->   Operation 1497 'add' 'add_ln712_4281' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1498 [1/1] (1.52ns)   --->   "%add_ln712_4282 = add i15 %sext_ln1171_740, i15 %sext_ln717_1182"   --->   Operation 1498 'add' 'add_ln712_4282' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1499 [1/1] (1.53ns)   --->   "%add_ln712_4284 = add i14 %sext_ln717_1187, i14 %sext_ln717_1191"   --->   Operation 1499 'add' 'add_ln712_4284' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln712_1282 = sext i14 %add_ln712_4284"   --->   Operation 1500 'sext' 'sext_ln712_1282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1501 [1/1] (1.52ns)   --->   "%add_ln712_4285 = add i15 %sext_ln717_1196, i15 %sext_ln1171_749"   --->   Operation 1501 'add' 'add_ln712_4285' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln712_1283 = sext i15 %add_ln712_4285"   --->   Operation 1502 'sext' 'sext_ln712_1283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1503 [1/1] (1.53ns)   --->   "%add_ln712_4286 = add i16 %sext_ln712_1283, i16 %sext_ln712_1282"   --->   Operation 1503 'add' 'add_ln712_4286' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln712_1284 = sext i14 %add_ln712_4289"   --->   Operation 1504 'sext' 'sext_ln712_1284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4290 = add i16 %sext_ln717_1210, i16 %zext_ln717_1241"   --->   Operation 1505 'add' 'add_ln712_4290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1506 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4291 = add i16 %add_ln712_4290, i16 %sext_ln712_1284"   --->   Operation 1506 'add' 'add_ln712_4291' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln712_1149 = zext i13 %add_ln712_4292"   --->   Operation 1507 'zext' 'zext_ln712_1149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4293 = add i15 %zext_ln42_655, i15 %zext_ln717_1281"   --->   Operation 1508 'add' 'add_ln712_4293' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1509 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4294 = add i15 %add_ln712_4293, i15 %zext_ln712_1149"   --->   Operation 1509 'add' 'add_ln712_4294' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1510 [1/1] (0.00ns)   --->   "%zext_ln712_1151 = zext i13 %add_ln712_4296"   --->   Operation 1510 'zext' 'zext_ln712_1151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4297 = add i14 %zext_ln717_1305, i14 %zext_ln717_1309"   --->   Operation 1511 'add' 'add_ln712_4297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1512 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln712_4298 = add i14 %add_ln712_4297, i14 %zext_ln712_1151"   --->   Operation 1512 'add' 'add_ln712_4298' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4299 = add i15 %zext_ln717_1316, i15 %zext_ln42_683"   --->   Operation 1513 'add' 'add_ln712_4299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln712_1153 = zext i12 %add_ln712_4300"   --->   Operation 1514 'zext' 'zext_ln712_1153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1515 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4301 = add i15 %zext_ln712_1153, i15 %add_ln712_4299"   --->   Operation 1515 'add' 'add_ln712_4301' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4305 = add i15 %sext_ln1171_685, i15 %sext_ln717_1131"   --->   Operation 1516 'add' 'add_ln712_4305' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1517 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4306 = add i15 %add_ln712_4305, i15 %sext_ln1171_682"   --->   Operation 1517 'add' 'add_ln712_4306' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1518 [1/1] (1.52ns)   --->   "%add_ln712_4307 = add i15 %sext_ln717_1137, i15 %sext_ln717_1141"   --->   Operation 1518 'add' 'add_ln712_4307' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1519 [1/1] (1.53ns)   --->   "%add_ln712_4308 = add i14 %sext_ln1171_705, i14 %sext_ln717_1161"   --->   Operation 1519 'add' 'add_ln712_4308' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln712_1288 = sext i14 %add_ln712_4311"   --->   Operation 1520 'sext' 'sext_ln712_1288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1521 [1/1] (1.53ns)   --->   "%add_ln712_4312 = add i14 %sext_ln1171_729, i14 %sext_ln717_1171"   --->   Operation 1521 'add' 'add_ln712_4312' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln712_1289 = sext i14 %add_ln712_4312"   --->   Operation 1522 'sext' 'sext_ln712_1289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1523 [1/1] (1.52ns)   --->   "%add_ln712_4313 = add i15 %sext_ln712_1289, i15 %sext_ln712_1288"   --->   Operation 1523 'add' 'add_ln712_4313' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1524 [1/1] (1.53ns)   --->   "%add_ln712_4314 = add i14 %sext_ln717_1174, i14 %sext_ln717_1178"   --->   Operation 1524 'add' 'add_ln712_4314' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1525 [1/1] (1.52ns)   --->   "%add_ln712_4315 = add i15 %sext_ln717_1201, i15 %sext_ln1171_761"   --->   Operation 1525 'add' 'add_ln712_4315' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4319 = add i16 %sext_ln717_3, i16 %zext_ln717_1246"   --->   Operation 1526 'add' 'add_ln712_4319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln712_1155 = zext i13 %add_ln712_4320"   --->   Operation 1527 'zext' 'zext_ln712_1155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1528 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4321 = add i16 %zext_ln712_1155, i16 %add_ln712_4319"   --->   Operation 1528 'add' 'add_ln712_4321' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1529 [1/1] (1.53ns)   --->   "%add_ln712_4322 = add i13 %mult_V_100, i13 %zext_ln42_660"   --->   Operation 1529 'add' 'add_ln712_4322' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln712_1156 = zext i13 %add_ln712_4322"   --->   Operation 1530 'zext' 'zext_ln712_1156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln712_1157 = zext i15 %add_ln712_4323"   --->   Operation 1531 'zext' 'zext_ln712_1157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1532 [1/1] (1.53ns)   --->   "%add_ln712_4324 = add i16 %zext_ln712_1157, i16 %zext_ln712_1156"   --->   Operation 1532 'add' 'add_ln712_4324' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln712_1158 = zext i15 %add_ln712_4326"   --->   Operation 1533 'zext' 'zext_ln712_1158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln712_1159 = zext i15 %add_ln712_4327"   --->   Operation 1534 'zext' 'zext_ln712_1159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4328 = add i16 %zext_ln712_1159, i16 %zext_ln712_1158"   --->   Operation 1535 'add' 'add_ln712_4328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1536 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4332 = add i16 %add_ln712_4331, i16 %add_ln712_4328"   --->   Operation 1536 'add' 'add_ln712_4332' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1537 [1/1] (1.53ns)   --->   "%add_ln712_4335 = add i14 %sext_ln717, i14 %sext_ln717_1134"   --->   Operation 1537 'add' 'add_ln712_4335' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln712_1293 = sext i14 %add_ln712_4335"   --->   Operation 1538 'sext' 'sext_ln712_1293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1539 [1/1] (1.52ns)   --->   "%add_ln712_4336 = add i15 %sext_ln712_1293, i15 %sext_ln1171_684"   --->   Operation 1539 'add' 'add_ln712_4336' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln712_1295 = sext i14 %add_ln712_4337"   --->   Operation 1540 'sext' 'sext_ln712_1295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4338 = add i15 %sext_ln1171_710, i15 %sext_ln1171_713"   --->   Operation 1541 'add' 'add_ln712_4338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1542 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4339 = add i15 %add_ln712_4338, i15 %sext_ln712_1295"   --->   Operation 1542 'add' 'add_ln712_4339' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1543 [1/1] (1.54ns)   --->   "%add_ln712_4341 = add i13 %sext_ln717_1158, i13 %sext_ln1171_723"   --->   Operation 1543 'add' 'add_ln712_4341' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln712_1297 = sext i13 %add_ln712_4341"   --->   Operation 1544 'sext' 'sext_ln712_1297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1545 [1/1] (1.52ns)   --->   "%add_ln712_4342 = add i15 %sext_ln712_1297, i15 %sext_ln717_1155"   --->   Operation 1545 'add' 'add_ln712_4342' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln712_1299 = sext i13 %add_ln712_4343"   --->   Operation 1546 'sext' 'sext_ln712_1299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4344 = add i15 %sext_ln42_360, i15 %sext_ln1171_756"   --->   Operation 1547 'add' 'add_ln712_4344' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1548 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4345 = add i15 %add_ln712_4344, i15 %sext_ln712_1299"   --->   Operation 1548 'add' 'add_ln712_4345' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln712_1301 = sext i14 %add_ln712_4348"   --->   Operation 1549 'sext' 'sext_ln712_1301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1550 [1/1] (1.52ns)   --->   "%add_ln712_4349 = add i15 %sext_ln712_1301, i15 %sext_ln1171_758"   --->   Operation 1550 'add' 'add_ln712_4349' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1551 [1/1] (1.53ns)   --->   "%add_ln712_4350 = add i13 %trunc_ln42_s, i13 %zext_ln717_1261"   --->   Operation 1551 'add' 'add_ln712_4350' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln712_1161 = zext i13 %add_ln712_4350"   --->   Operation 1552 'zext' 'zext_ln712_1161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1553 [1/1] (1.54ns)   --->   "%add_ln712_4351 = add i13 %zext_ln717_1271, i13 %zext_ln717_1306"   --->   Operation 1553 'add' 'add_ln712_4351' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln712_1162 = zext i13 %add_ln712_4351"   --->   Operation 1554 'zext' 'zext_ln712_1162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1555 [1/1] (1.53ns)   --->   "%add_ln712_4352 = add i14 %zext_ln712_1162, i14 %zext_ln712_1161"   --->   Operation 1555 'add' 'add_ln712_4352' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1556 [1/1] (1.52ns)   --->   "%add_ln712_4354 = add i15 %zext_ln42_666, i15 %zext_ln717_1330"   --->   Operation 1556 'add' 'add_ln712_4354' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln712_1166 = zext i13 %add_ln712_4357"   --->   Operation 1557 'zext' 'zext_ln712_1166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4358 = add i15 %zext_ln42_680, i15 %zext_ln717_1382"   --->   Operation 1558 'add' 'add_ln712_4358' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1559 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4359 = add i15 %add_ln712_4358, i15 %zext_ln712_1166"   --->   Operation 1559 'add' 'add_ln712_4359' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4363 = add i15 %sext_ln1171_686, i15 %sext_ln1171_692"   --->   Operation 1560 'add' 'add_ln712_4363' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1561 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4364 = add i15 %add_ln712_4363, i15 %sext_ln1171_683"   --->   Operation 1561 'add' 'add_ln712_4364' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1562 [1/1] (1.53ns)   --->   "%add_ln712_4365 = add i14 %sext_ln1171_698, i14 %sext_ln1171_707"   --->   Operation 1562 'add' 'add_ln712_4365' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln712_1304 = sext i14 %add_ln712_4365"   --->   Operation 1563 'sext' 'sext_ln712_1304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1564 [1/1] (1.53ns)   --->   "%add_ln712_4366 = add i14 %sext_ln1171_711, i14 %sext_ln1171_714"   --->   Operation 1564 'add' 'add_ln712_4366' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1565 [1/1] (0.00ns)   --->   "%sext_ln712_1305 = sext i14 %add_ln712_4366"   --->   Operation 1565 'sext' 'sext_ln712_1305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1566 [1/1] (1.52ns)   --->   "%add_ln712_4367 = add i15 %sext_ln712_1305, i15 %sext_ln712_1304"   --->   Operation 1566 'add' 'add_ln712_4367' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1567 [1/1] (1.53ns)   --->   "%add_ln712_4369 = add i14 %sext_ln1171_719, i14 %sext_ln1171_724"   --->   Operation 1567 'add' 'add_ln712_4369' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln712_1307 = sext i14 %add_ln712_4369"   --->   Operation 1568 'sext' 'sext_ln712_1307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1569 [1/1] (1.53ns)   --->   "%add_ln712_4370 = add i14 %sext_ln1171_726, i14 %sext_ln1171_731"   --->   Operation 1569 'add' 'add_ln712_4370' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln712_1308 = sext i14 %add_ln712_4370"   --->   Operation 1570 'sext' 'sext_ln712_1308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1571 [1/1] (1.52ns)   --->   "%add_ln712_4371 = add i15 %sext_ln712_1308, i15 %sext_ln712_1307"   --->   Operation 1571 'add' 'add_ln712_4371' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1572 [1/1] (1.52ns)   --->   "%add_ln712_4372 = add i15 %sext_ln1171_741, i15 %sext_ln1171_744"   --->   Operation 1572 'add' 'add_ln712_4372' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1573 [1/1] (1.52ns)   --->   "%add_ln712_4373 = add i15 %sext_ln1171_748, i15 %sext_ln1171_756"   --->   Operation 1573 'add' 'add_ln712_4373' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1574 [1/1] (1.52ns)   --->   "%add_ln712_4377 = add i15 %sext_ln1171_757, i15 %sext_ln712_1225"   --->   Operation 1574 'add' 'add_ln712_4377' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1575 [1/1] (0.00ns)   --->   "%sext_ln712_1312 = sext i15 %add_ln712_4377"   --->   Operation 1575 'sext' 'sext_ln712_1312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1576 [1/1] (1.52ns)   --->   "%add_ln712_4378 = add i15 %zext_ln42_647, i15 %zext_ln717_1259"   --->   Operation 1576 'add' 'add_ln712_4378' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1577 [1/1] (0.00ns)   --->   "%zext_ln712_1168 = zext i15 %add_ln712_4378"   --->   Operation 1577 'zext' 'zext_ln712_1168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1578 [1/1] (1.53ns)   --->   "%add_ln712_4379 = add i16 %zext_ln712_1168, i16 %sext_ln712_1312"   --->   Operation 1578 'add' 'add_ln712_4379' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4380 = add i15 %zext_ln717_1265, i15 %zext_ln42_656"   --->   Operation 1579 'add' 'add_ln712_4380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1580 [1/1] (0.00ns)   --->   "%zext_ln712_1169 = zext i13 %add_ln712_4381"   --->   Operation 1580 'zext' 'zext_ln712_1169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1581 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln712_4382 = add i15 %zext_ln712_1169, i15 %add_ln712_4380"   --->   Operation 1581 'add' 'add_ln712_4382' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln712_1171 = zext i15 %add_ln712_4384"   --->   Operation 1582 'zext' 'zext_ln712_1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln712_1172 = zext i15 %add_ln712_4385"   --->   Operation 1583 'zext' 'zext_ln712_1172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4386 = add i16 %zext_ln712_1172, i16 %zext_ln712_1171"   --->   Operation 1584 'add' 'add_ln712_4386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1585 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4390 = add i16 %add_ln712_4389, i16 %add_ln712_4386"   --->   Operation 1585 'add' 'add_ln712_4390' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.18>
ST_4 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln717_1118 = sext i14 %trunc_ln717_1746"   --->   Operation 1586 'sext' 'sext_ln717_1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1587 [1/1] (0.00ns)   --->   "%sext_ln717_1152 = sext i14 %trunc_ln717_1813"   --->   Operation 1587 'sext' 'sext_ln717_1152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1588 [1/1] (0.00ns)   --->   "%sext_ln712_1226 = sext i15 %add_ln712_4102"   --->   Operation 1588 'sext' 'sext_ln712_1226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln712_1227 = sext i15 %add_ln712_4103"   --->   Operation 1589 'sext' 'sext_ln712_1227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1590 [1/1] (0.00ns)   --->   "%sext_ln712_1228 = sext i15 %add_ln712_4104"   --->   Operation 1590 'sext' 'sext_ln712_1228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4105 = add i16 %sext_ln712_1228, i16 %sext_ln712_1227"   --->   Operation 1591 'add' 'add_ln712_4105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1592 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4106 = add i16 %add_ln712_4105, i16 %sext_ln712_1226"   --->   Operation 1592 'add' 'add_ln712_4106' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln712_1231 = sext i15 %add_ln712_4109"   --->   Operation 1593 'sext' 'sext_ln712_1231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln712_1234 = sext i15 %add_ln712_4112"   --->   Operation 1594 'sext' 'sext_ln712_1234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1595 [1/1] (1.53ns)   --->   "%add_ln712_4113 = add i16 %sext_ln712_1234, i16 %sext_ln712_1231"   --->   Operation 1595 'add' 'add_ln712_4113' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i15 %add_ln712_4116"   --->   Operation 1596 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4120 = add i16 %add_ln712_4119, i16 %zext_ln712"   --->   Operation 1597 'add' 'add_ln712_4120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln712_1112 = zext i15 %add_ln712_4127"   --->   Operation 1598 'zext' 'zext_ln712_1112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1599 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4128 = add i16 %zext_ln712_1112, i16 %add_ln712_4120"   --->   Operation 1599 'add' 'add_ln712_4128' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln712_1236 = sext i15 %add_ln712_4131"   --->   Operation 1600 'sext' 'sext_ln712_1236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1601 [1/1] (0.00ns)   --->   "%sext_ln712_1239 = sext i15 %add_ln712_4134"   --->   Operation 1601 'sext' 'sext_ln712_1239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1602 [1/1] (1.53ns)   --->   "%add_ln712_4135 = add i16 %sext_ln712_1239, i16 %sext_ln712_1236"   --->   Operation 1602 'add' 'add_ln712_4135' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln712_1242 = sext i15 %add_ln712_4138"   --->   Operation 1603 'sext' 'sext_ln712_1242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln712_1243 = sext i15 %add_ln712_4139"   --->   Operation 1604 'sext' 'sext_ln712_1243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln712_1244 = sext i14 %add_ln712_4140"   --->   Operation 1605 'sext' 'sext_ln712_1244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4141 = add i16 %sext_ln712_1244, i16 %sext_ln712_1243"   --->   Operation 1606 'add' 'add_ln712_4141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1607 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4142 = add i16 %add_ln712_4141, i16 %sext_ln712_1242"   --->   Operation 1607 'add' 'add_ln712_4142' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1608 [1/1] (0.00ns)   --->   "%zext_ln712_1116 = zext i15 %add_ln712_4152"   --->   Operation 1608 'zext' 'zext_ln712_1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1609 [1/1] (0.00ns)   --->   "%zext_ln712_1119 = zext i14 %add_ln712_4155"   --->   Operation 1609 'zext' 'zext_ln712_1119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1610 [1/1] (1.53ns)   --->   "%add_ln712_4156 = add i16 %zext_ln712_1119, i16 %zext_ln712_1116"   --->   Operation 1610 'add' 'add_ln712_4156' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln712_1246 = sext i14 %add_ln712_4160"   --->   Operation 1611 'sext' 'sext_ln712_1246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln712_1247 = sext i14 %add_ln712_4161"   --->   Operation 1612 'sext' 'sext_ln712_1247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1613 [1/1] (0.00ns)   --->   "%sext_ln712_1248 = sext i15 %add_ln712_4162"   --->   Operation 1613 'sext' 'sext_ln712_1248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4163 = add i16 %sext_ln712_1248, i16 %sext_ln712_1247"   --->   Operation 1614 'add' 'add_ln712_4163' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1615 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4164 = add i16 %add_ln712_4163, i16 %sext_ln712_1246"   --->   Operation 1615 'add' 'add_ln712_4164' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1616 [1/1] (0.00ns)   --->   "%sext_ln712_1249 = sext i15 %add_ln712_4165"   --->   Operation 1616 'sext' 'sext_ln712_1249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln712_1250 = sext i15 %add_ln712_4166"   --->   Operation 1617 'sext' 'sext_ln712_1250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4167 = add i16 %sext_ln712_1250, i16 %sext_ln712_1249"   --->   Operation 1618 'add' 'add_ln712_4167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1619 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4171 = add i16 %add_ln712_4170, i16 %add_ln712_4167"   --->   Operation 1619 'add' 'add_ln712_4171' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1620 [1/1] (0.00ns)   --->   "%zext_ln712_1121 = zext i15 %add_ln712_4174"   --->   Operation 1620 'zext' 'zext_ln712_1121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4178 = add i16 %add_ln712_4177, i16 %zext_ln712_1121"   --->   Operation 1621 'add' 'add_ln712_4178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1622 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4186 = add i16 %add_ln712_4185, i16 %add_ln712_4178"   --->   Operation 1622 'add' 'add_ln712_4186' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1623 [1/1] (0.00ns)   --->   "%sext_ln712_1253 = sext i15 %add_ln712_4189"   --->   Operation 1623 'sext' 'sext_ln712_1253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln712_1254 = sext i15 %add_ln712_4190"   --->   Operation 1624 'sext' 'sext_ln712_1254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln712_1255 = sext i15 %add_ln712_4191"   --->   Operation 1625 'sext' 'sext_ln712_1255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4192 = add i16 %sext_ln712_1255, i16 %sext_ln712_1254"   --->   Operation 1626 'add' 'add_ln712_4192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1627 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4193 = add i16 %add_ln712_4192, i16 %sext_ln712_1253"   --->   Operation 1627 'add' 'add_ln712_4193' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln712_1256 = sext i15 %add_ln712_4194"   --->   Operation 1628 'sext' 'sext_ln712_1256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4195 = add i16 %sext_ln712_1256, i16 %sext_ln717_1152"   --->   Operation 1629 'add' 'add_ln712_4195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1630 [1/1] (0.00ns)   --->   "%sext_ln712_1257 = sext i15 %add_ln712_4198"   --->   Operation 1630 'sext' 'sext_ln712_1257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1631 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4199 = add i16 %sext_ln712_1257, i16 %add_ln712_4195"   --->   Operation 1631 'add' 'add_ln712_4199' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln712_1131 = zext i15 %add_ln712_4206"   --->   Operation 1632 'zext' 'zext_ln712_1131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln712_24 = sext i15 %add_ln712_4212"   --->   Operation 1633 'sext' 'sext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4213 = add i16 %sext_ln712_24, i16 %add_ln712_4209"   --->   Operation 1634 'add' 'add_ln712_4213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1635 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4214 = add i16 %add_ln712_4213, i16 %zext_ln712_1131"   --->   Operation 1635 'add' 'add_ln712_4214' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln712_1259 = sext i15 %add_ln712_4217"   --->   Operation 1636 'sext' 'sext_ln712_1259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln712_1261 = sext i15 %add_ln712_4220"   --->   Operation 1637 'sext' 'sext_ln712_1261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1638 [1/1] (1.53ns)   --->   "%add_ln712_4221 = add i16 %sext_ln712_1261, i16 %sext_ln712_1259"   --->   Operation 1638 'add' 'add_ln712_4221' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln712_1262 = sext i15 %add_ln712_4222"   --->   Operation 1639 'sext' 'sext_ln712_1262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln712_1263 = sext i15 %add_ln712_4223"   --->   Operation 1640 'sext' 'sext_ln712_1263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4224 = add i16 %sext_ln712_1263, i16 %sext_ln712_1262"   --->   Operation 1641 'add' 'add_ln712_4224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln712_1266 = sext i15 %add_ln712_4227"   --->   Operation 1642 'sext' 'sext_ln712_1266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1643 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4228 = add i16 %sext_ln712_1266, i16 %add_ln712_4224"   --->   Operation 1643 'add' 'add_ln712_4228' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1644 [1/1] (0.00ns)   --->   "%zext_ln712_1137 = zext i15 %add_ln712_4239"   --->   Operation 1644 'zext' 'zext_ln712_1137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln712_1139 = zext i15 %add_ln712_4242"   --->   Operation 1645 'zext' 'zext_ln712_1139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1646 [1/1] (1.53ns)   --->   "%add_ln712_4243 = add i16 %zext_ln712_1139, i16 %zext_ln712_1137"   --->   Operation 1646 'add' 'add_ln712_4243' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln712_1270 = sext i15 %add_ln712_4246"   --->   Operation 1647 'sext' 'sext_ln712_1270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4247 = add i16 %sext_ln712_1270, i16 %sext_ln717_1118"   --->   Operation 1648 'add' 'add_ln712_4247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1649 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4251 = add i16 %add_ln712_4250, i16 %add_ln712_4247"   --->   Operation 1649 'add' 'add_ln712_4251' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1650 [1/1] (0.00ns)   --->   "%sext_ln712_1273 = sext i15 %add_ln712_4252"   --->   Operation 1650 'sext' 'sext_ln712_1273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln712_1274 = sext i15 %add_ln712_4253"   --->   Operation 1651 'sext' 'sext_ln712_1274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4254 = add i16 %sext_ln712_1274, i16 %sext_ln712_1273"   --->   Operation 1652 'add' 'add_ln712_4254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1653 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4258 = add i16 %add_ln712_4257, i16 %add_ln712_4254"   --->   Operation 1653 'add' 'add_ln712_4258' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln712_1143 = zext i14 %add_ln712_4264"   --->   Operation 1654 'zext' 'zext_ln712_1143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4265 = add i16 %zext_ln712_1143, i16 %add_ln712_4261"   --->   Operation 1655 'add' 'add_ln712_4265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1656 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4273 = add i16 %add_ln712_4272, i16 %add_ln712_4265"   --->   Operation 1656 'add' 'add_ln712_4273' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln712_1277 = sext i15 %add_ln712_4276"   --->   Operation 1657 'sext' 'sext_ln712_1277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln712_1278 = sext i15 %add_ln712_4277"   --->   Operation 1658 'sext' 'sext_ln712_1278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln712_1279 = sext i14 %add_ln712_4278"   --->   Operation 1659 'sext' 'sext_ln712_1279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4279 = add i16 %sext_ln712_1279, i16 %sext_ln712_1278"   --->   Operation 1660 'add' 'add_ln712_4279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1661 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4280 = add i16 %add_ln712_4279, i16 %sext_ln712_1277"   --->   Operation 1661 'add' 'add_ln712_4280' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln712_1280 = sext i15 %add_ln712_4281"   --->   Operation 1662 'sext' 'sext_ln712_1280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln712_1281 = sext i15 %add_ln712_4282"   --->   Operation 1663 'sext' 'sext_ln712_1281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4283 = add i16 %sext_ln712_1281, i16 %sext_ln712_1280"   --->   Operation 1664 'add' 'add_ln712_4283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1665 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4287 = add i16 %add_ln712_4286, i16 %add_ln712_4283"   --->   Operation 1665 'add' 'add_ln712_4287' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1666 [1/1] (0.00ns)   --->   "%zext_ln712_1152 = zext i14 %add_ln712_4298"   --->   Operation 1666 'zext' 'zext_ln712_1152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln712_1154 = zext i15 %add_ln712_4301"   --->   Operation 1667 'zext' 'zext_ln712_1154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1668 [1/1] (1.53ns)   --->   "%add_ln712_4302 = add i16 %zext_ln712_1154, i16 %zext_ln712_1152"   --->   Operation 1668 'add' 'add_ln712_4302' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln712_1285 = sext i15 %add_ln712_4306"   --->   Operation 1669 'sext' 'sext_ln712_1285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln712_1286 = sext i15 %add_ln712_4307"   --->   Operation 1670 'sext' 'sext_ln712_1286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1671 [1/1] (0.00ns)   --->   "%sext_ln712_1287 = sext i14 %add_ln712_4308"   --->   Operation 1671 'sext' 'sext_ln712_1287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4309 = add i16 %sext_ln712_1287, i16 %sext_ln712_1286"   --->   Operation 1672 'add' 'add_ln712_4309' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1673 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4310 = add i16 %add_ln712_4309, i16 %sext_ln712_1285"   --->   Operation 1673 'add' 'add_ln712_4310' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln712_1290 = sext i15 %add_ln712_4313"   --->   Operation 1674 'sext' 'sext_ln712_1290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln712_1291 = sext i14 %add_ln712_4314"   --->   Operation 1675 'sext' 'sext_ln712_1291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1676 [1/1] (0.00ns)   --->   "%sext_ln712_1292 = sext i15 %add_ln712_4315"   --->   Operation 1676 'sext' 'sext_ln712_1292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4316 = add i16 %sext_ln712_1292, i16 %sext_ln712_1291"   --->   Operation 1677 'add' 'add_ln712_4316' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1678 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4317 = add i16 %add_ln712_4316, i16 %sext_ln712_1290"   --->   Operation 1678 'add' 'add_ln712_4317' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4325 = add i16 %add_ln712_4324, i16 %add_ln712_4321"   --->   Operation 1679 'add' 'add_ln712_4325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1680 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4333 = add i16 %add_ln712_4332, i16 %add_ln712_4325"   --->   Operation 1680 'add' 'add_ln712_4333' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln712_1294 = sext i15 %add_ln712_4336"   --->   Operation 1681 'sext' 'sext_ln712_1294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln712_1296 = sext i15 %add_ln712_4339"   --->   Operation 1682 'sext' 'sext_ln712_1296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1683 [1/1] (1.53ns)   --->   "%add_ln712_4340 = add i16 %sext_ln712_1296, i16 %sext_ln712_1294"   --->   Operation 1683 'add' 'add_ln712_4340' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln712_1298 = sext i15 %add_ln712_4342"   --->   Operation 1684 'sext' 'sext_ln712_1298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln712_1300 = sext i15 %add_ln712_4345"   --->   Operation 1685 'sext' 'sext_ln712_1300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1686 [1/1] (1.53ns)   --->   "%add_ln712_4346 = add i16 %sext_ln712_1300, i16 %sext_ln712_1298"   --->   Operation 1686 'add' 'add_ln712_4346' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln712_1164 = zext i15 %add_ln712_4354"   --->   Operation 1687 'zext' 'zext_ln712_1164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1688 [1/1] (0.00ns)   --->   "%zext_ln712_1165 = zext i15 %add_ln712_4355"   --->   Operation 1688 'zext' 'zext_ln712_1165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4356 = add i16 %zext_ln712_1165, i16 %zext_ln712_1164"   --->   Operation 1689 'add' 'add_ln712_4356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln712_1167 = zext i15 %add_ln712_4359"   --->   Operation 1690 'zext' 'zext_ln712_1167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1691 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4360 = add i16 %zext_ln712_1167, i16 %add_ln712_4356"   --->   Operation 1691 'add' 'add_ln712_4360' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1692 [1/1] (0.00ns)   --->   "%sext_ln712_1303 = sext i15 %add_ln712_4364"   --->   Operation 1692 'sext' 'sext_ln712_1303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln712_1306 = sext i15 %add_ln712_4367"   --->   Operation 1693 'sext' 'sext_ln712_1306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1694 [1/1] (1.53ns)   --->   "%add_ln712_4368 = add i16 %sext_ln712_1306, i16 %sext_ln712_1303"   --->   Operation 1694 'add' 'add_ln712_4368' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln712_1309 = sext i15 %add_ln712_4371"   --->   Operation 1695 'sext' 'sext_ln712_1309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln712_1310 = sext i15 %add_ln712_4372"   --->   Operation 1696 'sext' 'sext_ln712_1310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln712_1311 = sext i15 %add_ln712_4373"   --->   Operation 1697 'sext' 'sext_ln712_1311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4374 = add i16 %sext_ln712_1311, i16 %sext_ln712_1310"   --->   Operation 1698 'add' 'add_ln712_4374' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1699 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4375 = add i16 %add_ln712_4374, i16 %sext_ln712_1309"   --->   Operation 1699 'add' 'add_ln712_4375' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln712_1170 = zext i15 %add_ln712_4382"   --->   Operation 1700 'zext' 'zext_ln712_1170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4383 = add i16 %zext_ln712_1170, i16 %add_ln712_4379"   --->   Operation 1701 'add' 'add_ln712_4383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1702 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4391 = add i16 %add_ln712_4390, i16 %add_ln712_4383"   --->   Operation 1702 'add' 'add_ln712_4391' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.18>
ST_5 : Operation 1703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4114 = add i16 %add_ln712_4113, i16 %add_ln712_4106"   --->   Operation 1703 'add' 'add_ln712_4114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1704 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4129 = add i16 %add_ln712_4128, i16 %add_ln712_4114"   --->   Operation 1704 'add' 'add_ln712_4129' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1705 [1/1] (0.00ns)   --->   "%zext_ln712_1114 = zext i15 %add_ln712_4148"   --->   Operation 1705 'zext' 'zext_ln712_1114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4149 = add i16 %zext_ln712_1114, i16 %add_ln712_4145"   --->   Operation 1706 'add' 'add_ln712_4149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1707 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4157 = add i16 %add_ln712_4156, i16 %add_ln712_4149"   --->   Operation 1707 'add' 'add_ln712_4157' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4172 = add i16 %add_ln712_4171, i16 %add_ln712_4164"   --->   Operation 1708 'add' 'add_ln712_4172' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1709 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4187 = add i16 %add_ln712_4186, i16 %add_ln712_4172"   --->   Operation 1709 'add' 'add_ln712_4187' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4200 = add i16 %add_ln712_4199, i16 %add_ln712_4193"   --->   Operation 1710 'add' 'add_ln712_4200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1711 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4215 = add i16 %add_ln712_4214, i16 %add_ln712_4200"   --->   Operation 1711 'add' 'add_ln712_4215' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln712_1268 = sext i15 %add_ln712_4232"   --->   Operation 1712 'sext' 'sext_ln712_1268' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4236 = add i16 %add_ln712_4235, i16 %sext_ln712_1268"   --->   Operation 1713 'add' 'add_ln712_4236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1714 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4244 = add i16 %add_ln712_4243, i16 %add_ln712_4236"   --->   Operation 1714 'add' 'add_ln712_4244' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4259 = add i16 %add_ln712_4258, i16 %add_ln712_4251"   --->   Operation 1715 'add' 'add_ln712_4259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1716 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4274 = add i16 %add_ln712_4273, i16 %add_ln712_4259"   --->   Operation 1716 'add' 'add_ln712_4274' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln712_1150 = zext i15 %add_ln712_4294"   --->   Operation 1717 'zext' 'zext_ln712_1150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4295 = add i16 %zext_ln712_1150, i16 %add_ln712_4291"   --->   Operation 1718 'add' 'add_ln712_4295' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1719 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4303 = add i16 %add_ln712_4302, i16 %add_ln712_4295"   --->   Operation 1719 'add' 'add_ln712_4303' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4318 = add i16 %add_ln712_4317, i16 %add_ln712_4310"   --->   Operation 1720 'add' 'add_ln712_4318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1721 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4334 = add i16 %add_ln712_4333, i16 %add_ln712_4318"   --->   Operation 1721 'add' 'add_ln712_4334' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln712_1302 = sext i15 %add_ln712_4349"   --->   Operation 1722 'sext' 'sext_ln712_1302' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln712_1163 = zext i14 %add_ln712_4352"   --->   Operation 1723 'zext' 'zext_ln712_1163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4353 = add i16 %zext_ln712_1163, i16 %sext_ln712_1302"   --->   Operation 1724 'add' 'add_ln712_4353' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1725 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4361 = add i16 %add_ln712_4360, i16 %add_ln712_4353"   --->   Operation 1725 'add' 'add_ln712_4361' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4376 = add i16 %add_ln712_4375, i16 %add_ln712_4368"   --->   Operation 1726 'add' 'add_ln712_4376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1727 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4392 = add i16 %add_ln712_4391, i16 %add_ln712_4376"   --->   Operation 1727 'add' 'add_ln712_4392' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.18>
ST_6 : Operation 1728 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 1728 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1729 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 293, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 1729 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4143 = add i16 %add_ln712_4142, i16 %add_ln712_4135"   --->   Operation 1730 'add' 'add_ln712_4143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1731 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4158 = add i16 %add_ln712_4157, i16 %add_ln712_4143"   --->   Operation 1731 'add' 'add_ln712_4158' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4229 = add i16 %add_ln712_4228, i16 %add_ln712_4221"   --->   Operation 1732 'add' 'add_ln712_4229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1733 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4245 = add i16 %add_ln712_4244, i16 %add_ln712_4229"   --->   Operation 1733 'add' 'add_ln712_4245' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4288 = add i16 %add_ln712_4287, i16 %add_ln712_4280"   --->   Operation 1734 'add' 'add_ln712_4288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1735 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4304 = add i16 %add_ln712_4303, i16 %add_ln712_4288"   --->   Operation 1735 'add' 'add_ln712_4304' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4347 = add i16 %add_ln712_4346, i16 %add_ln712_4340"   --->   Operation 1736 'add' 'add_ln712_4347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1737 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%add_ln712_4362 = add i16 %add_ln712_4361, i16 %add_ln712_4347"   --->   Operation 1737 'add' 'add_ln712_4362' <Predicate = true> <Delay = 3.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1738 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %add_ln712_4158" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1738 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1739 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %add_ln712_4129" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1739 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1740 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %add_ln712_4187" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1740 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1741 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %add_ln712_4215" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1741 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1742 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %add_ln712_4245" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1742 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1743 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %add_ln712_4274" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1743 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1744 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %add_ln712_4304" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1744 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1745 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %add_ln712_4334" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1745 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1746 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %add_ln712_4362" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1746 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1747 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %add_ln712_4392" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1747 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1748 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i160 %mrv_9" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1748 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read1264') on port 'p_read1' [61]  (0 ns)
	'mul' operation ('mul_ln717_239') [116]  (5.28 ns)

 <State 2>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [83]  (5.28 ns)

 <State 3>: 5.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_166') [91]  (5.28 ns)

 <State 4>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_4106') [1316]  (3.19 ns)

 <State 5>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_4114') [1330]  (0 ns)
	'add' operation ('add_ln712_4129') [1354]  (3.19 ns)

 <State 6>: 3.19ns
The critical path consists of the following:
	'add' operation ('add_ln712_4143') [1378]  (0 ns)
	'add' operation ('add_ln712_4158') [1401]  (3.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
