{
  "family": "STM32F3",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "STM32F301": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x48000000"
            },
            {
              "name": "GPIOB",
              "base": "0x48000400"
            },
            {
              "name": "GPIOC",
              "base": "0x48000800"
            },
            {
              "name": "GPIOD",
              "base": "0x48000C00"
            },
            {
              "name": "GPIOF",
              "base": "0x48001400"
            }
          ],
          "registers": {
            "MODER": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO port mode register"
            },
            "OTYPER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port output type register"
            },
            "OSPEEDR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO port output speed\n          register"
            },
            "PUPDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO port pull-up/pull-down\n          register"
            },
            "IDR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO port input data register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO port output data register"
            },
            "BSRR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO port bit set/reset\n          register"
            },
            "LCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO port configuration lock\n          register"
            },
            "AFRL": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO alternate function low\n          register"
            },
            "AFRH": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO alternate function high\n          register"
            },
            "BRR": {
              "offset": "0x28",
              "size": 32,
              "description": "Port bit reset register"
            }
          },
          "bits": {
            "MODER": {
              "MODER15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "OTYPER": {
              "OT15": {
                "bit": 15,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT14": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT13": {
                "bit": 13,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT12": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT11": {
                "bit": 11,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT10": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT9": {
                "bit": 9,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT8": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT7": {
                "bit": 7,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT6": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT5": {
                "bit": 5,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT4": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT3": {
                "bit": 3,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT2": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT1": {
                "bit": 1,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)"
              }
            },
            "OSPEEDR": {
              "OSPEEDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "PUPDR": {
              "PUPDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "IDR": {
              "IDR15": {
                "bit": 15,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR14": {
                "bit": 14,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR13": {
                "bit": 13,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR12": {
                "bit": 12,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR11": {
                "bit": 11,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR10": {
                "bit": 10,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR9": {
                "bit": 9,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR8": {
                "bit": 8,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR7": {
                "bit": 7,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR6": {
                "bit": 6,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR5": {
                "bit": 5,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR4": {
                "bit": 4,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR3": {
                "bit": 3,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR2": {
                "bit": 2,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR1": {
                "bit": 1,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR0": {
                "bit": 0,
                "description": "Port input data (y =\n              0..15)"
              }
            },
            "ODR": {
              "ODR15": {
                "bit": 15,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR14": {
                "bit": 14,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR13": {
                "bit": 13,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR12": {
                "bit": 12,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR11": {
                "bit": 11,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR10": {
                "bit": 10,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR9": {
                "bit": 9,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR8": {
                "bit": 8,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR7": {
                "bit": 7,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR6": {
                "bit": 6,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR5": {
                "bit": 5,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR4": {
                "bit": 4,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR3": {
                "bit": 3,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR2": {
                "bit": 2,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR1": {
                "bit": 1,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR0": {
                "bit": 0,
                "description": "Port output data (y =\n              0..15)"
              }
            },
            "BSRR": {
              "BR15": {
                "bit": 31,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR14": {
                "bit": 30,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR13": {
                "bit": 29,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR12": {
                "bit": 28,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR11": {
                "bit": 27,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR10": {
                "bit": 26,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR9": {
                "bit": 25,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR8": {
                "bit": 24,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR7": {
                "bit": 23,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR6": {
                "bit": 22,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR5": {
                "bit": 21,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR4": {
                "bit": 20,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR3": {
                "bit": 19,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR2": {
                "bit": 18,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR1": {
                "bit": 17,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR0": {
                "bit": 16,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS15": {
                "bit": 15,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS14": {
                "bit": 14,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS13": {
                "bit": 13,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS12": {
                "bit": 12,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS11": {
                "bit": 11,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS10": {
                "bit": 10,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS9": {
                "bit": 9,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS8": {
                "bit": 8,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS7": {
                "bit": 7,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS6": {
                "bit": 6,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS5": {
                "bit": 5,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS4": {
                "bit": 4,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS3": {
                "bit": 3,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS2": {
                "bit": 2,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS1": {
                "bit": 1,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS0": {
                "bit": 0,
                "description": "Port x set bit y (y=\n              0..15)"
              }
            },
            "LCKR": {
              "LCKK": {
                "bit": 16,
                "description": "Lok Key"
              },
              "LCK15": {
                "bit": 15,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK14": {
                "bit": 14,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK13": {
                "bit": 13,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK12": {
                "bit": 12,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK11": {
                "bit": 11,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK10": {
                "bit": 10,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK9": {
                "bit": 9,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK8": {
                "bit": 8,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK7": {
                "bit": 7,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK6": {
                "bit": 6,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK5": {
                "bit": 5,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK4": {
                "bit": 4,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK3": {
                "bit": 3,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK2": {
                "bit": 2,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK1": {
                "bit": 1,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK0": {
                "bit": 0,
                "description": "Port x lock bit y (y=\n              0..15)"
              }
            },
            "AFRL": {
              "AFRL7": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL6": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL5": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL4": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL3": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL2": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL1": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL0": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              }
            },
            "AFRH": {
              "AFRH15": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH14": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH13": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH12": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH11": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH10": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH9": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH8": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              }
            },
            "BRR": {
              "BR0": {
                "bit": 0,
                "description": "Port x Reset bit y"
              },
              "BR1": {
                "bit": 1,
                "description": "Port x Reset bit y"
              },
              "BR2": {
                "bit": 2,
                "description": "Port x Reset bit y"
              },
              "BR3": {
                "bit": 3,
                "description": "Port x Reset bit y"
              },
              "BR4": {
                "bit": 4,
                "description": "Port x Reset bit y"
              },
              "BR5": {
                "bit": 5,
                "description": "Port x Reset bit y"
              },
              "BR6": {
                "bit": 6,
                "description": "Port x Reset bit y"
              },
              "BR7": {
                "bit": 7,
                "description": "Port x Reset bit y"
              },
              "BR8": {
                "bit": 8,
                "description": "Port x Reset bit y"
              },
              "BR9": {
                "bit": 9,
                "description": "Port x Reset bit y"
              },
              "BR10": {
                "bit": 10,
                "description": "Port x Reset bit y"
              },
              "BR11": {
                "bit": 11,
                "description": "Port x Reset bit y"
              },
              "BR12": {
                "bit": 12,
                "description": "Port x Reset bit y"
              },
              "BR13": {
                "bit": 13,
                "description": "Port x Reset bit y"
              },
              "BR14": {
                "bit": 14,
                "description": "Port x Reset bit y"
              },
              "BR15": {
                "bit": 15,
                "description": "Port x Reset bit y"
              }
            }
          }
        },
        "TSC": {
          "instances": [
            {
              "name": "TSC",
              "base": "0x40024000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "interrupt enable register"
            },
            "ICR": {
              "offset": "0x08",
              "size": 32,
              "description": "interrupt clear register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "interrupt status register"
            },
            "IOHCR": {
              "offset": "0x10",
              "size": 32,
              "description": "I/O hysteresis control\n          register"
            },
            "IOASCR": {
              "offset": "0x18",
              "size": 32,
              "description": "I/O analog switch control\n          register"
            },
            "IOSCR": {
              "offset": "0x20",
              "size": 32,
              "description": "I/O sampling control register"
            },
            "IOCCR": {
              "offset": "0x28",
              "size": 32,
              "description": "I/O channel control register"
            },
            "IOGCSR": {
              "offset": "0x30",
              "size": 32,
              "description": "I/O group control status\n          register"
            },
            "IOG1CR": {
              "offset": "0x34",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG2CR": {
              "offset": "0x38",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG3CR": {
              "offset": "0x3C",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG4CR": {
              "offset": "0x40",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG5CR": {
              "offset": "0x44",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG6CR": {
              "offset": "0x48",
              "size": 32,
              "description": "I/O group x counter register"
            }
          },
          "bits": {
            "CR": {
              "CTPH": {
                "bit": 28,
                "description": "Charge transfer pulse high",
                "width": 4
              },
              "CTPL": {
                "bit": 24,
                "description": "Charge transfer pulse low",
                "width": 4
              },
              "SSD": {
                "bit": 17,
                "description": "Spread spectrum deviation",
                "width": 7
              },
              "SSE": {
                "bit": 16,
                "description": "Spread spectrum enable"
              },
              "SSPSC": {
                "bit": 15,
                "description": "Spread spectrum prescaler"
              },
              "PGPSC": {
                "bit": 12,
                "description": "pulse generator prescaler",
                "width": 3
              },
              "MCV": {
                "bit": 5,
                "description": "Max count value",
                "width": 3
              },
              "IODEF": {
                "bit": 4,
                "description": "I/O Default mode"
              },
              "SYNCPOL": {
                "bit": 3,
                "description": "Synchronization pin\n              polarity"
              },
              "AM": {
                "bit": 2,
                "description": "Acquisition mode"
              },
              "START": {
                "bit": 1,
                "description": "Start a new acquisition"
              },
              "TSCE": {
                "bit": 0,
                "description": "Touch sensing controller\n              enable"
              }
            },
            "IER": {
              "MCEIE": {
                "bit": 1,
                "description": "Max count error interrupt\n              enable"
              },
              "EOAIE": {
                "bit": 0,
                "description": "End of acquisition interrupt\n              enable"
              }
            },
            "ICR": {
              "MCEIC": {
                "bit": 1,
                "description": "Max count error interrupt\n              clear"
              },
              "EOAIC": {
                "bit": 0,
                "description": "End of acquisition interrupt\n              clear"
              }
            },
            "ISR": {
              "MCEF": {
                "bit": 1,
                "description": "Max count error flag"
              },
              "EOAF": {
                "bit": 0,
                "description": "End of acquisition flag"
              }
            },
            "IOHCR": {
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G7_IO1": {
                "bit": 24,
                "description": "G7_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G7_IO2": {
                "bit": 25,
                "description": "G7_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G7_IO3": {
                "bit": 26,
                "description": "G7_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G7_IO4": {
                "bit": 27,
                "description": "G7_IO4 Schmitt trigger hysteresis\n              mode"
              },
              "G8_IO1": {
                "bit": 28,
                "description": "G8_IO1 Schmitt trigger hysteresis\n              mode"
              },
              "G8_IO2": {
                "bit": 29,
                "description": "G8_IO2 Schmitt trigger hysteresis\n              mode"
              },
              "G8_IO3": {
                "bit": 30,
                "description": "G8_IO3 Schmitt trigger hysteresis\n              mode"
              },
              "G8_IO4": {
                "bit": 31,
                "description": "G8_IO4 Schmitt trigger hysteresis\n              mode"
              }
            },
            "IOASCR": {
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1 analog switch\n              enable"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2 analog switch\n              enable"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3 analog switch\n              enable"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4 analog switch\n              enable"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1 analog switch\n              enable"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2 analog switch\n              enable"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3 analog switch\n              enable"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4 analog switch\n              enable"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1 analog switch\n              enable"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2 analog switch\n              enable"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3 analog switch\n              enable"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4 analog switch\n              enable"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1 analog switch\n              enable"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2 analog switch\n              enable"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3 analog switch\n              enable"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4 analog switch\n              enable"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1 analog switch\n              enable"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2 analog switch\n              enable"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3 analog switch\n              enable"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4 analog switch\n              enable"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1 analog switch\n              enable"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2 analog switch\n              enable"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3 analog switch\n              enable"
              },
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4 analog switch\n              enable"
              },
              "G7_IO1": {
                "bit": 24,
                "description": "G7_IO1 analog switch\n              enable"
              },
              "G7_IO2": {
                "bit": 25,
                "description": "G7_IO2 analog switch\n              enable"
              },
              "G7_IO3": {
                "bit": 26,
                "description": "G7_IO3 analog switch\n              enable"
              },
              "G7_IO4": {
                "bit": 27,
                "description": "G7_IO4 analog switch\n              enable"
              },
              "G8_IO1": {
                "bit": 28,
                "description": "G8_IO1 analog switch\n              enable"
              },
              "G8_IO2": {
                "bit": 29,
                "description": "G8_IO2 analog switch\n              enable"
              },
              "G8_IO3": {
                "bit": 30,
                "description": "G8_IO3 analog switch\n              enable"
              },
              "G8_IO4": {
                "bit": 31,
                "description": "G8_IO4 analog switch\n              enable"
              }
            },
            "IOSCR": {
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1 sampling mode"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2 sampling mode"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3 sampling mode"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4 sampling mode"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1 sampling mode"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2 sampling mode"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3 sampling mode"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4 sampling mode"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1 sampling mode"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2 sampling mode"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3 sampling mode"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4 sampling mode"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1 sampling mode"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2 sampling mode"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3 sampling mode"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4 sampling mode"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1 sampling mode"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2 sampling mode"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3 sampling mode"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4 sampling mode"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1 sampling mode"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2 sampling mode"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3 sampling mode"
              },
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4 sampling mode"
              },
              "G7_IO1": {
                "bit": 24,
                "description": "G7_IO1 sampling mode"
              },
              "G7_IO2": {
                "bit": 25,
                "description": "G7_IO2 sampling mode"
              },
              "G7_IO3": {
                "bit": 26,
                "description": "G7_IO3 sampling mode"
              },
              "G7_IO4": {
                "bit": 27,
                "description": "G7_IO4 sampling mode"
              },
              "G8_IO1": {
                "bit": 28,
                "description": "G8_IO1 sampling mode"
              },
              "G8_IO2": {
                "bit": 29,
                "description": "G8_IO2 sampling mode"
              },
              "G8_IO3": {
                "bit": 30,
                "description": "G8_IO3 sampling mode"
              },
              "G8_IO4": {
                "bit": 31,
                "description": "G8_IO4 sampling mode"
              }
            },
            "IOCCR": {
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1 channel mode"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2 channel mode"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3 channel mode"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4 channel mode"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1 channel mode"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2 channel mode"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3 channel mode"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4 channel mode"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1 channel mode"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2 channel mode"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3 channel mode"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4 channel mode"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1 channel mode"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2 channel mode"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3 channel mode"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4 channel mode"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1 channel mode"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2 channel mode"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3 channel mode"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4 channel mode"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1 channel mode"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2 channel mode"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3 channel mode"
              },
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4 channel mode"
              },
              "G7_IO1": {
                "bit": 24,
                "description": "G7_IO1 channel mode"
              },
              "G7_IO2": {
                "bit": 25,
                "description": "G7_IO2 channel mode"
              },
              "G7_IO3": {
                "bit": 26,
                "description": "G7_IO3 channel mode"
              },
              "G7_IO4": {
                "bit": 27,
                "description": "G7_IO4 channel mode"
              },
              "G8_IO1": {
                "bit": 28,
                "description": "G8_IO1 channel mode"
              },
              "G8_IO2": {
                "bit": 29,
                "description": "G8_IO2 channel mode"
              },
              "G8_IO3": {
                "bit": 30,
                "description": "G8_IO3 channel mode"
              },
              "G8_IO4": {
                "bit": 31,
                "description": "G8_IO4 channel mode"
              }
            },
            "IOGCSR": {
              "G8S": {
                "bit": 23,
                "description": "Analog I/O group x status"
              },
              "G7S": {
                "bit": 22,
                "description": "Analog I/O group x status"
              },
              "G6S": {
                "bit": 21,
                "description": "Analog I/O group x status"
              },
              "G5S": {
                "bit": 20,
                "description": "Analog I/O group x status"
              },
              "G4S": {
                "bit": 19,
                "description": "Analog I/O group x status"
              },
              "G3S": {
                "bit": 18,
                "description": "Analog I/O group x status"
              },
              "G2S": {
                "bit": 17,
                "description": "Analog I/O group x status"
              },
              "G1S": {
                "bit": 16,
                "description": "Analog I/O group x status"
              },
              "G8E": {
                "bit": 7,
                "description": "Analog I/O group x enable"
              },
              "G7E": {
                "bit": 6,
                "description": "Analog I/O group x enable"
              },
              "G6E": {
                "bit": 5,
                "description": "Analog I/O group x enable"
              },
              "G5E": {
                "bit": 4,
                "description": "Analog I/O group x enable"
              },
              "G4E": {
                "bit": 3,
                "description": "Analog I/O group x enable"
              },
              "G3E": {
                "bit": 2,
                "description": "Analog I/O group x enable"
              },
              "G2E": {
                "bit": 1,
                "description": "Analog I/O group x enable"
              },
              "G1E": {
                "bit": 0,
                "description": "Analog I/O group x enable"
              }
            },
            "IOG1CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG2CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG3CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG4CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG5CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG6CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            },
            "INIT": {
              "offset": "0x10",
              "size": 32,
              "description": "Initial CRC value"
            },
            "POL": {
              "offset": "0x14",
              "size": 32,
              "description": "CRC polynomial"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register bits",
                "width": 32
              }
            },
            "IDR": {
              "IDR": {
                "bit": 0,
                "description": "General-purpose 8-bit data register\n              bits",
                "width": 8
              }
            },
            "CR": {
              "RESET": {
                "bit": 0,
                "description": "reset bit"
              },
              "POLYSIZE": {
                "bit": 3,
                "description": "Polynomial size",
                "width": 2
              },
              "REV_IN": {
                "bit": 5,
                "description": "Reverse input data",
                "width": 2
              },
              "REV_OUT": {
                "bit": 7,
                "description": "Reverse output data"
              }
            },
            "INIT": {
              "INIT": {
                "bit": 0,
                "description": "Programmable initial CRC\n              value",
                "width": 32
              }
            },
            "POL": {
              "POL": {
                "bit": 0,
                "description": "Programmable polynomial",
                "width": 32
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "Flash",
              "base": "0x40022000",
              "irq": 4
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash access control register"
            },
            "KEYR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash key register"
            },
            "OPTKEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash option key register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Flash status register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Flash control register"
            },
            "AR": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash address register"
            },
            "OBR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Option byte register"
            },
            "WRPR": {
              "offset": "0x20",
              "size": 32,
              "description": "Write protection register"
            }
          },
          "bits": {
            "ACR": {
              "LATENCY": {
                "bit": 0,
                "description": "LATENCY",
                "width": 3
              },
              "PRFTBE": {
                "bit": 4,
                "description": "PRFTBE"
              },
              "PRFTBS": {
                "bit": 5,
                "description": "PRFTBS"
              }
            },
            "KEYR": {
              "FKEYR": {
                "bit": 0,
                "description": "Flash Key",
                "width": 32
              }
            },
            "OPTKEYR": {
              "OPTKEYR": {
                "bit": 0,
                "description": "Option byte key",
                "width": 32
              }
            },
            "SR": {
              "EOP": {
                "bit": 5,
                "description": "End of operation"
              },
              "WRPRT": {
                "bit": 4,
                "description": "Write protection error"
              },
              "PGERR": {
                "bit": 2,
                "description": "Programming error"
              },
              "BSY": {
                "bit": 0,
                "description": "Busy"
              }
            },
            "CR": {
              "FORCE_OPTLOAD": {
                "bit": 13,
                "description": "Force option byte loading"
              },
              "EOPIE": {
                "bit": 12,
                "description": "End of operation interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 10,
                "description": "Error interrupt enable"
              },
              "OPTWRE": {
                "bit": 9,
                "description": "Option bytes write enable"
              },
              "LOCK": {
                "bit": 7,
                "description": "Lock"
              },
              "STRT": {
                "bit": 6,
                "description": "Start"
              },
              "OPTER": {
                "bit": 5,
                "description": "Option byte erase"
              },
              "OPTPG": {
                "bit": 4,
                "description": "Option byte programming"
              },
              "MER": {
                "bit": 2,
                "description": "Mass erase"
              },
              "PER": {
                "bit": 1,
                "description": "Page erase"
              },
              "PG": {
                "bit": 0,
                "description": "Programming"
              }
            },
            "AR": {
              "FAR": {
                "bit": 0,
                "description": "Flash address",
                "width": 32
              }
            },
            "OBR": {
              "OPTERR": {
                "bit": 0,
                "description": "Option byte error"
              },
              "RDPRT": {
                "bit": 1,
                "description": "Read protection Level\n              status",
                "width": 2
              },
              "WDG_SW": {
                "bit": 8,
                "description": "WDG_SW"
              },
              "nRST_STOP": {
                "bit": 9,
                "description": "nRST_STOP"
              },
              "nRST_STDBY": {
                "bit": 10,
                "description": "nRST_STDBY"
              },
              "BOOT1": {
                "bit": 12,
                "description": "BOOT1"
              },
              "VDDA_MONITOR": {
                "bit": 13,
                "description": "VDDA_MONITOR"
              },
              "Data0": {
                "bit": 16,
                "description": "Data0",
                "width": 8
              },
              "Data1": {
                "bit": 24,
                "description": "Data1",
                "width": 8
              }
            },
            "WRPR": {
              "WRP": {
                "bit": 0,
                "description": "Write protect",
                "width": 32
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x40021000",
              "irq": 5
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock control register"
            },
            "CFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock configuration register\n          (RCC_CFGR)"
            },
            "CIR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock interrupt register\n          (RCC_CIR)"
            },
            "APB2RSTR": {
              "offset": "0x0C",
              "size": 32,
              "description": "APB2 peripheral reset register\n          (RCC_APB2RSTR)"
            },
            "APB1RSTR": {
              "offset": "0x10",
              "size": 32,
              "description": "APB1 peripheral reset register\n          (RCC_APB1RSTR)"
            },
            "AHBENR": {
              "offset": "0x14",
              "size": 32,
              "description": "AHB Peripheral Clock enable register\n          (RCC_AHBENR)"
            },
            "APB2ENR": {
              "offset": "0x18",
              "size": 32,
              "description": "APB2 peripheral clock enable register\n          (RCC_APB2ENR)"
            },
            "APB1ENR": {
              "offset": "0x1C",
              "size": 32,
              "description": "APB1 peripheral clock enable register\n          (RCC_APB1ENR)"
            },
            "BDCR": {
              "offset": "0x20",
              "size": 32,
              "description": "Backup domain control register\n          (RCC_BDCR)"
            },
            "CSR": {
              "offset": "0x24",
              "size": 32,
              "description": "Control/status register\n          (RCC_CSR)"
            },
            "AHBRSTR": {
              "offset": "0x28",
              "size": 32,
              "description": "AHB peripheral reset register"
            },
            "CFGR2": {
              "offset": "0x2C",
              "size": 32,
              "description": "Clock configuration register 2"
            },
            "CFGR3": {
              "offset": "0x30",
              "size": 32,
              "description": "Clock configuration register 3"
            }
          },
          "bits": {
            "CR": {
              "HSION": {
                "bit": 0,
                "description": "Internal High Speed clock\n              enable"
              },
              "HSIRDY": {
                "bit": 1,
                "description": "Internal High Speed clock ready\n              flag"
              },
              "HSITRIM": {
                "bit": 3,
                "description": "Internal High Speed clock\n              trimming",
                "width": 5
              },
              "HSICAL": {
                "bit": 8,
                "description": "Internal High Speed clock\n              Calibration",
                "width": 8
              },
              "HSEON": {
                "bit": 16,
                "description": "External High Speed clock\n              enable"
              },
              "HSERDY": {
                "bit": 17,
                "description": "External High Speed clock ready\n              flag"
              },
              "HSEBYP": {
                "bit": 18,
                "description": "External High Speed clock\n              Bypass"
              },
              "CSSON": {
                "bit": 19,
                "description": "Clock Security System\n              enable"
              },
              "PLLON": {
                "bit": 24,
                "description": "PLL enable"
              },
              "PLLRDY": {
                "bit": 25,
                "description": "PLL clock ready flag"
              }
            },
            "CFGR": {
              "SW": {
                "bit": 0,
                "description": "System clock Switch",
                "width": 2
              },
              "SWS": {
                "bit": 2,
                "description": "System Clock Switch Status",
                "width": 2
              },
              "HPRE": {
                "bit": 4,
                "description": "AHB prescaler",
                "width": 4
              },
              "PPRE1": {
                "bit": 8,
                "description": "APB Low speed prescaler\n              (APB1)",
                "width": 3
              },
              "PPRE2": {
                "bit": 11,
                "description": "APB high speed prescaler\n              (APB2)",
                "width": 3
              },
              "PLLSRC": {
                "bit": 16,
                "description": "PLL entry clock source"
              },
              "PLLXTPRE": {
                "bit": 17,
                "description": "HSE divider for PLL entry"
              },
              "PLLMUL": {
                "bit": 18,
                "description": "PLL Multiplication Factor",
                "width": 4
              },
              "I2SSRC": {
                "bit": 23,
                "description": "I2S external clock source\n              selection"
              },
              "MCO": {
                "bit": 24,
                "description": "Microcontroller clock\n              output",
                "width": 3
              },
              "MCOPRE": {
                "bit": 28,
                "description": "Microcontroller Clock Output\n              Prescaler",
                "width": 3
              },
              "PLLNODIV": {
                "bit": 31,
                "description": "Do not divide PLL to MCO"
              }
            },
            "CIR": {
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI Ready Interrupt flag"
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE Ready Interrupt flag"
              },
              "HSIRDYF": {
                "bit": 2,
                "description": "HSI Ready Interrupt flag"
              },
              "HSERDYF": {
                "bit": 3,
                "description": "HSE Ready Interrupt flag"
              },
              "PLLRDYF": {
                "bit": 4,
                "description": "PLL Ready Interrupt flag"
              },
              "CSSF": {
                "bit": 7,
                "description": "Clock Security System Interrupt\n              flag"
              },
              "LSIRDYIE": {
                "bit": 8,
                "description": "LSI Ready Interrupt Enable"
              },
              "LSERDYIE": {
                "bit": 9,
                "description": "LSE Ready Interrupt Enable"
              },
              "HSIRDYIE": {
                "bit": 10,
                "description": "HSI Ready Interrupt Enable"
              },
              "HSERDYIE": {
                "bit": 11,
                "description": "HSE Ready Interrupt Enable"
              },
              "PLLRDYIE": {
                "bit": 12,
                "description": "PLL Ready Interrupt Enable"
              },
              "LSIRDYC": {
                "bit": 16,
                "description": "LSI Ready Interrupt Clear"
              },
              "LSERDYC": {
                "bit": 17,
                "description": "LSE Ready Interrupt Clear"
              },
              "HSIRDYC": {
                "bit": 18,
                "description": "HSI Ready Interrupt Clear"
              },
              "HSERDYC": {
                "bit": 19,
                "description": "HSE Ready Interrupt Clear"
              },
              "PLLRDYC": {
                "bit": 20,
                "description": "PLL Ready Interrupt Clear"
              },
              "CSSC": {
                "bit": 23,
                "description": "Clock security system interrupt\n              clear"
              }
            },
            "APB2RSTR": {
              "SYSCFGRST": {
                "bit": 0,
                "description": "SYSCFG and COMP reset"
              },
              "TIM1RST": {
                "bit": 11,
                "description": "TIM1 timer reset"
              },
              "USART1RST": {
                "bit": 14,
                "description": "USART1 reset"
              },
              "TIM15RST": {
                "bit": 16,
                "description": "TIM15 timer reset"
              },
              "TIM16RST": {
                "bit": 17,
                "description": "TIM16 timer reset"
              },
              "TIM17RST": {
                "bit": 18,
                "description": "TIM17 timer reset"
              }
            },
            "APB1RSTR": {
              "TIM2RST": {
                "bit": 0,
                "description": "Timer 2 reset"
              },
              "TIM6RST": {
                "bit": 4,
                "description": "Timer 6 reset"
              },
              "WWDGRST": {
                "bit": 11,
                "description": "Window watchdog reset"
              },
              "SPI2RST": {
                "bit": 14,
                "description": "SPI2 reset"
              },
              "SPI3RST": {
                "bit": 15,
                "description": "SPI3 reset"
              },
              "USART2RST": {
                "bit": 17,
                "description": "USART 2 reset"
              },
              "USART3RST": {
                "bit": 18,
                "description": "USART3 reset"
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C1 reset"
              },
              "I2C2RST": {
                "bit": 22,
                "description": "I2C2 reset"
              },
              "PWRRST": {
                "bit": 28,
                "description": "Power interface reset"
              },
              "DACRST": {
                "bit": 29,
                "description": "DAC interface reset"
              },
              "CECRST": {
                "bit": 30,
                "description": "HDMI CEC reset"
              }
            },
            "AHBENR": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA1 clock enable"
              },
              "SRAMEN": {
                "bit": 2,
                "description": "SRAM interface clock\n              enable"
              },
              "FLITFEN": {
                "bit": 4,
                "description": "FLITF clock enable"
              },
              "CRCEN": {
                "bit": 6,
                "description": "CRC clock enable"
              },
              "IOPAEN": {
                "bit": 17,
                "description": "I/O port A clock enable"
              },
              "IOPBEN": {
                "bit": 18,
                "description": "I/O port B clock enable"
              },
              "IOPCEN": {
                "bit": 19,
                "description": "I/O port C clock enable"
              },
              "IOPDEN": {
                "bit": 20,
                "description": "I/O port D clock enable"
              },
              "IOPFEN": {
                "bit": 22,
                "description": "I/O port F clock enable"
              },
              "TSCEN": {
                "bit": 24,
                "description": "Touch sensing controller clock\n              enable"
              },
              "ADC1EN": {
                "bit": 28,
                "description": "ADC 1"
              }
            },
            "APB2ENR": {
              "SYSCFGEN": {
                "bit": 0,
                "description": "SYSCFG clock enable"
              },
              "TIM1EN": {
                "bit": 11,
                "description": "TIM1 Timer clock enable"
              },
              "USART1EN": {
                "bit": 14,
                "description": "USART1 clock enable"
              },
              "TIM15EN": {
                "bit": 16,
                "description": "TIM15 timer clock enable"
              },
              "TIM16EN": {
                "bit": 17,
                "description": "TIM16 timer clock enable"
              },
              "TIM17EN": {
                "bit": 18,
                "description": "TIM17 timer clock enable"
              }
            },
            "APB1ENR": {
              "TIM2EN": {
                "bit": 0,
                "description": "Timer 2 clock enable"
              },
              "TIM6EN": {
                "bit": 4,
                "description": "Timer 6 clock enable"
              },
              "WWDGEN": {
                "bit": 11,
                "description": "Window watchdog clock\n              enable"
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI 2 clock enable"
              },
              "SPI3EN": {
                "bit": 15,
                "description": "SPI 3 clock enable"
              },
              "USART2EN": {
                "bit": 17,
                "description": "USART 2 clock enable"
              },
              "USART3EN": {
                "bit": 18,
                "description": "USART 3 clock enable"
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C 1 clock enable"
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C 2 clock enable"
              },
              "PWREN": {
                "bit": 28,
                "description": "Power interface clock\n              enable"
              },
              "DACEN": {
                "bit": 29,
                "description": "DAC interface clock enable"
              },
              "CECEN": {
                "bit": 30,
                "description": "HDMI CEC interface clock\n              enable"
              }
            },
            "BDCR": {
              "LSEON": {
                "bit": 0,
                "description": "External Low Speed oscillator\n              enable"
              },
              "LSERDY": {
                "bit": 1,
                "description": "External Low Speed oscillator\n              ready"
              },
              "LSEBYP": {
                "bit": 2,
                "description": "External Low Speed oscillator\n              bypass"
              },
              "LSEDRV": {
                "bit": 3,
                "description": "LSE oscillator drive\n              capability",
                "width": 2
              },
              "RTCSEL": {
                "bit": 8,
                "description": "RTC clock source selection",
                "width": 2
              },
              "RTCEN": {
                "bit": 15,
                "description": "RTC clock enable"
              },
              "BDRST": {
                "bit": 16,
                "description": "Backup domain software\n              reset"
              }
            },
            "CSR": {
              "LSION": {
                "bit": 0,
                "description": "Internal low speed oscillator\n              enable"
              },
              "LSIRDY": {
                "bit": 1,
                "description": "Internal low speed oscillator\n              ready"
              },
              "RMVF": {
                "bit": 24,
                "description": "Remove reset flag"
              },
              "OBLRSTF": {
                "bit": 25,
                "description": "Option byte loader reset\n              flag"
              },
              "PINRSTF": {
                "bit": 26,
                "description": "PIN reset flag"
              },
              "PORRSTF": {
                "bit": 27,
                "description": "POR/PDR reset flag"
              },
              "SFTRSTF": {
                "bit": 28,
                "description": "Software reset flag"
              },
              "IWDGRSTF": {
                "bit": 29,
                "description": "Independent watchdog reset\n              flag"
              },
              "WWDGRSTF": {
                "bit": 30,
                "description": "Window watchdog reset flag"
              },
              "LPWRRSTF": {
                "bit": 31,
                "description": "Low-power reset flag"
              }
            },
            "AHBRSTR": {
              "IOPARST": {
                "bit": 17,
                "description": "I/O port A reset"
              },
              "IOPBRST": {
                "bit": 18,
                "description": "I/O port B reset"
              },
              "IOPCRST": {
                "bit": 19,
                "description": "I/O port C reset"
              },
              "IOPDRST": {
                "bit": 20,
                "description": "I/O port D reset"
              },
              "IOPFRST": {
                "bit": 22,
                "description": "I/O port F reset"
              },
              "TSCRST": {
                "bit": 24,
                "description": "Touch sensing controller\n              reset"
              },
              "ADC1RST": {
                "bit": 28,
                "description": "ADC1 reset"
              }
            },
            "CFGR2": {
              "PREDIV": {
                "bit": 0,
                "description": "PREDIV division factor",
                "width": 4
              },
              "ADC1PRES": {
                "bit": 4,
                "description": "ADC1 prescaler",
                "width": 4
              }
            },
            "CFGR3": {
              "USART1SW": {
                "bit": 0,
                "description": "USART1 clock source\n              selection",
                "width": 2
              },
              "I2C1SW": {
                "bit": 4,
                "description": "I2C1 clock source\n              selection"
              },
              "I2C2SW": {
                "bit": 5,
                "description": "I2C2 clock source\n              selection"
              },
              "CECSW": {
                "bit": 6,
                "description": "HDMI CEC clock source\n              selection"
              },
              "TIM1SW": {
                "bit": 8,
                "description": "Timer1 clock source\n              selection"
              },
              "TIM15SW": {
                "bit": 10,
                "description": "Timer15 clock source\n              selection"
              },
              "TIM16SW": {
                "bit": 11,
                "description": "Timer16 clock source\n              selection"
              },
              "TIM17SW": {
                "bit": 13,
                "description": "Timer17 clock source\n              selection",
                "width": 2
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA1",
              "base": "0x40020000",
              "irq": 11
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA interrupt status register\n          (DMA_ISR)"
            },
            "IFCR": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA interrupt flag clear register\n          (DMA_IFCR)"
            },
            "CCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA channel 1 number of data\n          register"
            },
            "CPAR1": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA channel 1 peripheral address\n          register"
            },
            "CMAR1": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA channel 1 memory address\n          register"
            },
            "CCR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR2": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA channel 2 number of data\n          register"
            },
            "CPAR2": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA channel 2 peripheral address\n          register"
            },
            "CMAR2": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA channel 2 memory address\n          register"
            },
            "CCR3": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR3": {
              "offset": "0x34",
              "size": 32,
              "description": "DMA channel 3 number of data\n          register"
            },
            "CPAR3": {
              "offset": "0x38",
              "size": 32,
              "description": "DMA channel 3 peripheral address\n          register"
            },
            "CMAR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMA channel 3 memory address\n          register"
            },
            "CCR4": {
              "offset": "0x44",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR4": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA channel 4 number of data\n          register"
            },
            "CPAR4": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA channel 4 peripheral address\n          register"
            },
            "CMAR4": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA channel 4 memory address\n          register"
            },
            "CCR5": {
              "offset": "0x58",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR5": {
              "offset": "0x5C",
              "size": 32,
              "description": "DMA channel 5 number of data\n          register"
            },
            "CPAR5": {
              "offset": "0x60",
              "size": 32,
              "description": "DMA channel 5 peripheral address\n          register"
            },
            "CMAR5": {
              "offset": "0x64",
              "size": 32,
              "description": "DMA channel 5 memory address\n          register"
            },
            "CCR6": {
              "offset": "0x6C",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR6": {
              "offset": "0x70",
              "size": 32,
              "description": "DMA channel 6 number of data\n          register"
            },
            "CPAR6": {
              "offset": "0x74",
              "size": 32,
              "description": "DMA channel 6 peripheral address\n          register"
            },
            "CMAR6": {
              "offset": "0x78",
              "size": 32,
              "description": "DMA channel 6 memory address\n          register"
            },
            "CCR7": {
              "offset": "0x80",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR7": {
              "offset": "0x84",
              "size": 32,
              "description": "DMA channel 7 number of data\n          register"
            },
            "CPAR7": {
              "offset": "0x88",
              "size": 32,
              "description": "DMA channel 7 peripheral address\n          register"
            },
            "CMAR7": {
              "offset": "0x8C",
              "size": 32,
              "description": "DMA channel 7 memory address\n          register"
            }
          },
          "bits": {
            "ISR": {
              "GIF1": {
                "bit": 0,
                "description": "Channel 1 Global interrupt\n              flag"
              },
              "TCIF1": {
                "bit": 1,
                "description": "Channel 1 Transfer Complete\n              flag"
              },
              "HTIF1": {
                "bit": 2,
                "description": "Channel 1 Half Transfer Complete\n              flag"
              },
              "TEIF1": {
                "bit": 3,
                "description": "Channel 1 Transfer Error\n              flag"
              },
              "GIF2": {
                "bit": 4,
                "description": "Channel 2 Global interrupt\n              flag"
              },
              "TCIF2": {
                "bit": 5,
                "description": "Channel 2 Transfer Complete\n              flag"
              },
              "HTIF2": {
                "bit": 6,
                "description": "Channel 2 Half Transfer Complete\n              flag"
              },
              "TEIF2": {
                "bit": 7,
                "description": "Channel 2 Transfer Error\n              flag"
              },
              "GIF3": {
                "bit": 8,
                "description": "Channel 3 Global interrupt\n              flag"
              },
              "TCIF3": {
                "bit": 9,
                "description": "Channel 3 Transfer Complete\n              flag"
              },
              "HTIF3": {
                "bit": 10,
                "description": "Channel 3 Half Transfer Complete\n              flag"
              },
              "TEIF3": {
                "bit": 11,
                "description": "Channel 3 Transfer Error\n              flag"
              },
              "GIF4": {
                "bit": 12,
                "description": "Channel 4 Global interrupt\n              flag"
              },
              "TCIF4": {
                "bit": 13,
                "description": "Channel 4 Transfer Complete\n              flag"
              },
              "HTIF4": {
                "bit": 14,
                "description": "Channel 4 Half Transfer Complete\n              flag"
              },
              "TEIF4": {
                "bit": 15,
                "description": "Channel 4 Transfer Error\n              flag"
              },
              "GIF5": {
                "bit": 16,
                "description": "Channel 5 Global interrupt\n              flag"
              },
              "TCIF5": {
                "bit": 17,
                "description": "Channel 5 Transfer Complete\n              flag"
              },
              "HTIF5": {
                "bit": 18,
                "description": "Channel 5 Half Transfer Complete\n              flag"
              },
              "TEIF5": {
                "bit": 19,
                "description": "Channel 5 Transfer Error\n              flag"
              },
              "GIF6": {
                "bit": 20,
                "description": "Channel 6 Global interrupt\n              flag"
              },
              "TCIF6": {
                "bit": 21,
                "description": "Channel 6 Transfer Complete\n              flag"
              },
              "HTIF6": {
                "bit": 22,
                "description": "Channel 6 Half Transfer Complete\n              flag"
              },
              "TEIF6": {
                "bit": 23,
                "description": "Channel 6 Transfer Error\n              flag"
              },
              "GIF7": {
                "bit": 24,
                "description": "Channel 7 Global interrupt\n              flag"
              },
              "TCIF7": {
                "bit": 25,
                "description": "Channel 7 Transfer Complete\n              flag"
              },
              "HTIF7": {
                "bit": 26,
                "description": "Channel 7 Half Transfer Complete\n              flag"
              },
              "TEIF7": {
                "bit": 27,
                "description": "Channel 7 Transfer Error\n              flag"
              }
            },
            "IFCR": {
              "CGIF1": {
                "bit": 0,
                "description": "Channel 1 Global interrupt\n              clear"
              },
              "CTCIF1": {
                "bit": 1,
                "description": "Channel 1 Transfer Complete\n              clear"
              },
              "CHTIF1": {
                "bit": 2,
                "description": "Channel 1 Half Transfer\n              clear"
              },
              "CTEIF1": {
                "bit": 3,
                "description": "Channel 1 Transfer Error\n              clear"
              },
              "CGIF2": {
                "bit": 4,
                "description": "Channel 2 Global interrupt\n              clear"
              },
              "CTCIF2": {
                "bit": 5,
                "description": "Channel 2 Transfer Complete\n              clear"
              },
              "CHTIF2": {
                "bit": 6,
                "description": "Channel 2 Half Transfer\n              clear"
              },
              "CTEIF2": {
                "bit": 7,
                "description": "Channel 2 Transfer Error\n              clear"
              },
              "CGIF3": {
                "bit": 8,
                "description": "Channel 3 Global interrupt\n              clear"
              },
              "CTCIF3": {
                "bit": 9,
                "description": "Channel 3 Transfer Complete\n              clear"
              },
              "CHTIF3": {
                "bit": 10,
                "description": "Channel 3 Half Transfer\n              clear"
              },
              "CTEIF3": {
                "bit": 11,
                "description": "Channel 3 Transfer Error\n              clear"
              },
              "CGIF4": {
                "bit": 12,
                "description": "Channel 4 Global interrupt\n              clear"
              },
              "CTCIF4": {
                "bit": 13,
                "description": "Channel 4 Transfer Complete\n              clear"
              },
              "CHTIF4": {
                "bit": 14,
                "description": "Channel 4 Half Transfer\n              clear"
              },
              "CTEIF4": {
                "bit": 15,
                "description": "Channel 4 Transfer Error\n              clear"
              },
              "CGIF5": {
                "bit": 16,
                "description": "Channel 5 Global interrupt\n              clear"
              },
              "CTCIF5": {
                "bit": 17,
                "description": "Channel 5 Transfer Complete\n              clear"
              },
              "CHTIF5": {
                "bit": 18,
                "description": "Channel 5 Half Transfer\n              clear"
              },
              "CTEIF5": {
                "bit": 19,
                "description": "Channel 5 Transfer Error\n              clear"
              },
              "CGIF6": {
                "bit": 20,
                "description": "Channel 6 Global interrupt\n              clear"
              },
              "CTCIF6": {
                "bit": 21,
                "description": "Channel 6 Transfer Complete\n              clear"
              },
              "CHTIF6": {
                "bit": 22,
                "description": "Channel 6 Half Transfer\n              clear"
              },
              "CTEIF6": {
                "bit": 23,
                "description": "Channel 6 Transfer Error\n              clear"
              },
              "CGIF7": {
                "bit": 24,
                "description": "Channel 7 Global interrupt\n              clear"
              },
              "CTCIF7": {
                "bit": 25,
                "description": "Channel 7 Transfer Complete\n              clear"
              },
              "CHTIF7": {
                "bit": 26,
                "description": "Channel 7 Half Transfer\n              clear"
              },
              "CTEIF7": {
                "bit": 27,
                "description": "Channel 7 Transfer Error\n              clear"
              }
            },
            "CCR1": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR1": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR1": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR1": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR2": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR2": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR2": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR2": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR3": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR3": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR3": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR3": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR4": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR4": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR4": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR4": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR5": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR5": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR5": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR5": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR6": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR6": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR6": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR6": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR7": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR7": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR7": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR7": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 28
            },
            {
              "name": "TIM15",
              "base": "0x40014000",
              "irq": 24
            },
            {
              "name": "TIM16",
              "base": "0x40014400",
              "irq": 25
            },
            {
              "name": "TIM17",
              "base": "0x40014800",
              "irq": 26
            },
            {
              "name": "TIM6",
              "base": "0x40001000",
              "irq": 54
            },
            {
              "name": "TIM1",
              "base": "0x40012C00"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SMCR": {
              "offset": "0x08",
              "size": 32,
              "description": "slave mode control register"
            },
            "DIER": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA/Interrupt enable register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "status register"
            },
            "EGR": {
              "offset": "0x14",
              "size": 32,
              "description": "event generation register"
            },
            "CCMR1_Output": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (output\n          mode)"
            },
            "CCMR1_Input": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (input\n          mode)"
            },
            "CCMR2_Output": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register 2 (output\n          mode)"
            },
            "CCMR2_Input": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register 2 (input\n          mode)"
            },
            "CCER": {
              "offset": "0x20",
              "size": 32,
              "description": "capture/compare enable\n          register"
            },
            "CNT": {
              "offset": "0x24",
              "size": 32,
              "description": "counter"
            },
            "PSC": {
              "offset": "0x28",
              "size": 32,
              "description": "prescaler"
            },
            "ARR": {
              "offset": "0x2C",
              "size": 32,
              "description": "auto-reload register"
            },
            "CCR1": {
              "offset": "0x34",
              "size": 32,
              "description": "capture/compare register 1"
            },
            "CCR2": {
              "offset": "0x38",
              "size": 32,
              "description": "capture/compare register 2"
            },
            "CCR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "capture/compare register 3"
            },
            "CCR4": {
              "offset": "0x40",
              "size": 32,
              "description": "capture/compare register 4"
            },
            "DCR": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA control register"
            },
            "DMAR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA address for full transfer"
            }
          },
          "bits": {
            "CR1": {
              "UIFREMAP": {
                "bit": 11,
                "description": "UIF status bit remapping",
                "width": 2
              },
              "CKD": {
                "bit": 8,
                "description": "Clock division",
                "width": 2
              },
              "ARPE": {
                "bit": 7,
                "description": "Auto-reload preload enable"
              },
              "CMS": {
                "bit": 5,
                "description": "Center-aligned mode\n              selection",
                "width": 2
              },
              "DIR": {
                "bit": 4,
                "description": "Direction"
              },
              "OPM": {
                "bit": 3,
                "description": "One-pulse mode"
              },
              "URS": {
                "bit": 2,
                "description": "Update request source"
              },
              "UDIS": {
                "bit": 1,
                "description": "Update disable"
              },
              "CEN": {
                "bit": 0,
                "description": "Counter enable"
              }
            },
            "CR2": {
              "TI1S": {
                "bit": 7,
                "description": "TI1 selection"
              },
              "MMS": {
                "bit": 4,
                "description": "Master mode selection",
                "width": 3
              },
              "CCDS": {
                "bit": 3,
                "description": "Capture/compare DMA\n              selection"
              }
            },
            "SMCR": {
              "SMS_3": {
                "bit": 16,
                "description": "Slave mode selection - bit\n              3"
              },
              "ETP": {
                "bit": 15,
                "description": "External trigger polarity"
              },
              "ECE": {
                "bit": 14,
                "description": "External clock enable"
              },
              "ETPS": {
                "bit": 12,
                "description": "External trigger prescaler",
                "width": 2
              },
              "ETF": {
                "bit": 8,
                "description": "External trigger filter",
                "width": 4
              },
              "MSM": {
                "bit": 7,
                "description": "Master/Slave mode"
              },
              "TS": {
                "bit": 4,
                "description": "Trigger selection",
                "width": 3
              },
              "OCCS": {
                "bit": 3,
                "description": "OCREF clear selection"
              },
              "SMS": {
                "bit": 0,
                "description": "Slave mode selection",
                "width": 3
              }
            },
            "DIER": {
              "TDE": {
                "bit": 14,
                "description": "Trigger DMA request enable"
              },
              "CC4DE": {
                "bit": 12,
                "description": "Capture/Compare 4 DMA request\n              enable"
              },
              "CC3DE": {
                "bit": 11,
                "description": "Capture/Compare 3 DMA request\n              enable"
              },
              "CC2DE": {
                "bit": 10,
                "description": "Capture/Compare 2 DMA request\n              enable"
              },
              "CC1DE": {
                "bit": 9,
                "description": "Capture/Compare 1 DMA request\n              enable"
              },
              "UDE": {
                "bit": 8,
                "description": "Update DMA request enable"
              },
              "TIE": {
                "bit": 6,
                "description": "Trigger interrupt enable"
              },
              "CC4IE": {
                "bit": 4,
                "description": "Capture/Compare 4 interrupt\n              enable"
              },
              "CC3IE": {
                "bit": 3,
                "description": "Capture/Compare 3 interrupt\n              enable"
              },
              "CC2IE": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt\n              enable"
              },
              "CC1IE": {
                "bit": 1,
                "description": "Capture/Compare 1 interrupt\n              enable"
              },
              "UIE": {
                "bit": 0,
                "description": "Update interrupt enable"
              }
            },
            "SR": {
              "CC4OF": {
                "bit": 12,
                "description": "Capture/Compare 4 overcapture\n              flag"
              },
              "CC3OF": {
                "bit": 11,
                "description": "Capture/Compare 3 overcapture\n              flag"
              },
              "CC2OF": {
                "bit": 10,
                "description": "Capture/compare 2 overcapture\n              flag"
              },
              "CC1OF": {
                "bit": 9,
                "description": "Capture/Compare 1 overcapture\n              flag"
              },
              "TIF": {
                "bit": 6,
                "description": "Trigger interrupt flag"
              },
              "CC4IF": {
                "bit": 4,
                "description": "Capture/Compare 4 interrupt\n              flag"
              },
              "CC3IF": {
                "bit": 3,
                "description": "Capture/Compare 3 interrupt\n              flag"
              },
              "CC2IF": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt\n              flag"
              },
              "CC1IF": {
                "bit": 1,
                "description": "Capture/compare 1 interrupt\n              flag"
              },
              "UIF": {
                "bit": 0,
                "description": "Update interrupt flag"
              }
            },
            "EGR": {
              "TG": {
                "bit": 6,
                "description": "Trigger generation"
              },
              "CC4G": {
                "bit": 4,
                "description": "Capture/compare 4\n              generation"
              },
              "CC3G": {
                "bit": 3,
                "description": "Capture/compare 3\n              generation"
              },
              "CC2G": {
                "bit": 2,
                "description": "Capture/compare 2\n              generation"
              },
              "CC1G": {
                "bit": 1,
                "description": "Capture/compare 1\n              generation"
              },
              "UG": {
                "bit": 0,
                "description": "Update generation"
              }
            },
            "CCMR1_Output": {
              "OC2M_3": {
                "bit": 24,
                "description": "Output Compare 2 mode - bit\n              3"
              },
              "OC1M_3": {
                "bit": 16,
                "description": "Output Compare 1 mode - bit\n              3"
              },
              "OC2CE": {
                "bit": 15,
                "description": "Output compare 2 clear\n              enable"
              },
              "OC2M": {
                "bit": 12,
                "description": "Output compare 2 mode",
                "width": 3
              },
              "OC2PE": {
                "bit": 11,
                "description": "Output compare 2 preload\n              enable"
              },
              "OC2FE": {
                "bit": 10,
                "description": "Output compare 2 fast\n              enable"
              },
              "CC2S": {
                "bit": 8,
                "description": "Capture/Compare 2\n              selection",
                "width": 2
              },
              "OC1CE": {
                "bit": 7,
                "description": "Output compare 1 clear\n              enable"
              },
              "OC1M": {
                "bit": 4,
                "description": "Output compare 1 mode",
                "width": 3
              },
              "OC1PE": {
                "bit": 3,
                "description": "Output compare 1 preload\n              enable"
              },
              "OC1FE": {
                "bit": 2,
                "description": "Output compare 1 fast\n              enable"
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCMR1_Input": {
              "IC2F": {
                "bit": 12,
                "description": "Input capture 2 filter",
                "width": 4
              },
              "IC2PSC": {
                "bit": 10,
                "description": "Input capture 2 prescaler",
                "width": 2
              },
              "CC2S": {
                "bit": 8,
                "description": "Capture/compare 2\n              selection",
                "width": 2
              },
              "IC1F": {
                "bit": 4,
                "description": "Input capture 1 filter",
                "width": 4
              },
              "IC1PSC": {
                "bit": 2,
                "description": "Input capture 1 prescaler",
                "width": 2
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCMR2_Output": {
              "OC4M_3": {
                "bit": 24,
                "description": "Output Compare 4 mode - bit\n              3"
              },
              "OC3M_3": {
                "bit": 16,
                "description": "Output Compare 3 mode - bit\n              3"
              },
              "O24CE": {
                "bit": 15,
                "description": "Output compare 4 clear\n              enable"
              },
              "OC4M": {
                "bit": 12,
                "description": "Output compare 4 mode",
                "width": 3
              },
              "OC4PE": {
                "bit": 11,
                "description": "Output compare 4 preload\n              enable"
              },
              "OC4FE": {
                "bit": 10,
                "description": "Output compare 4 fast\n              enable"
              },
              "CC4S": {
                "bit": 8,
                "description": "Capture/Compare 4\n              selection",
                "width": 2
              },
              "OC3CE": {
                "bit": 7,
                "description": "Output compare 3 clear\n              enable"
              },
              "OC3M": {
                "bit": 4,
                "description": "Output compare 3 mode",
                "width": 3
              },
              "OC3PE": {
                "bit": 3,
                "description": "Output compare 3 preload\n              enable"
              },
              "OC3FE": {
                "bit": 2,
                "description": "Output compare 3 fast\n              enable"
              },
              "CC3S": {
                "bit": 0,
                "description": "Capture/Compare 3\n              selection",
                "width": 2
              }
            },
            "CCMR2_Input": {
              "IC4F": {
                "bit": 12,
                "description": "Input capture 4 filter",
                "width": 4
              },
              "IC4PSC": {
                "bit": 10,
                "description": "Input capture 4 prescaler",
                "width": 2
              },
              "CC4S": {
                "bit": 8,
                "description": "Capture/Compare 4\n              selection",
                "width": 2
              },
              "IC3F": {
                "bit": 4,
                "description": "Input capture 3 filter",
                "width": 4
              },
              "IC3PSC": {
                "bit": 2,
                "description": "Input capture 3 prescaler",
                "width": 2
              },
              "CC3S": {
                "bit": 0,
                "description": "Capture/Compare 3\n              selection",
                "width": 2
              }
            },
            "CCER": {
              "CC1E": {
                "bit": 0,
                "description": "Capture/Compare 1 output\n              enable"
              },
              "CC1P": {
                "bit": 1,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC1NP": {
                "bit": 3,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC2E": {
                "bit": 4,
                "description": "Capture/Compare 2 output\n              enable"
              },
              "CC2P": {
                "bit": 5,
                "description": "Capture/Compare 2 output\n              Polarity"
              },
              "CC2NP": {
                "bit": 7,
                "description": "Capture/Compare 2 output\n              Polarity"
              },
              "CC3E": {
                "bit": 8,
                "description": "Capture/Compare 3 output\n              enable"
              },
              "CC3P": {
                "bit": 9,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC3NP": {
                "bit": 11,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC4E": {
                "bit": 12,
                "description": "Capture/Compare 4 output\n              enable"
              },
              "CC4P": {
                "bit": 13,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC4NP": {
                "bit": 15,
                "description": "Capture/Compare 3 output\n              Polarity"
              }
            },
            "CNT": {
              "CNTL": {
                "bit": 0,
                "description": "Low counter value",
                "width": 16
              },
              "CNTH": {
                "bit": 16,
                "description": "High counter value",
                "width": 15
              },
              "CNT_or_UIFCPY": {
                "bit": 31,
                "description": "CNT_or_UIFCPY"
              }
            },
            "PSC": {
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 16
              }
            },
            "ARR": {
              "ARRL": {
                "bit": 0,
                "description": "Low Auto-reload value",
                "width": 16
              },
              "ARRH": {
                "bit": 16,
                "description": "High Auto-reload value",
                "width": 16
              }
            },
            "CCR1": {
              "CCR1L": {
                "bit": 0,
                "description": "Low Capture/Compare 1\n              value",
                "width": 16
              },
              "CCR1H": {
                "bit": 16,
                "description": "High Capture/Compare 1\n              value",
                "width": 16
              }
            },
            "CCR2": {
              "CCR2L": {
                "bit": 0,
                "description": "Low Capture/Compare 2\n              value",
                "width": 16
              },
              "CCR2H": {
                "bit": 16,
                "description": "High Capture/Compare 2\n              value",
                "width": 16
              }
            },
            "CCR3": {
              "CCR3L": {
                "bit": 0,
                "description": "Low Capture/Compare value",
                "width": 16
              },
              "CCR3H": {
                "bit": 16,
                "description": "High Capture/Compare value",
                "width": 16
              }
            },
            "CCR4": {
              "CCR4L": {
                "bit": 0,
                "description": "Low Capture/Compare value",
                "width": 16
              },
              "CCR4H": {
                "bit": 16,
                "description": "High Capture/Compare value",
                "width": 16
              }
            },
            "DCR": {
              "DBL": {
                "bit": 8,
                "description": "DMA burst length",
                "width": 5
              },
              "DBA": {
                "bit": 0,
                "description": "DMA base address",
                "width": 5
              }
            },
            "DMAR": {
              "DMAB": {
                "bit": 0,
                "description": "DMA register for burst\n              accesses",
                "width": 16
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART1",
              "base": "0x40013800",
              "irq": 37
            },
            {
              "name": "USART2",
              "base": "0x40004400",
              "irq": 38
            },
            {
              "name": "USART3",
              "base": "0x40004800",
              "irq": 39
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register 3"
            },
            "BRR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Baud rate register"
            },
            "GTPR": {
              "offset": "0x10",
              "size": 32,
              "description": "Guard time and prescaler\n          register"
            },
            "RTOR": {
              "offset": "0x14",
              "size": 32,
              "description": "Receiver timeout register"
            },
            "RQR": {
              "offset": "0x18",
              "size": 32,
              "description": "Request register"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt & status\n          register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt flag clear register"
            },
            "RDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            }
          },
          "bits": {
            "CR1": {
              "EOBIE": {
                "bit": 27,
                "description": "End of Block interrupt\n              enable"
              },
              "RTOIE": {
                "bit": 26,
                "description": "Receiver timeout interrupt\n              enable"
              },
              "DEAT": {
                "bit": 21,
                "description": "Driver Enable assertion\n              time",
                "width": 5
              },
              "DEDT": {
                "bit": 16,
                "description": "Driver Enable deassertion\n              time",
                "width": 5
              },
              "OVER8": {
                "bit": 15,
                "description": "Oversampling mode"
              },
              "CMIE": {
                "bit": 14,
                "description": "Character match interrupt\n              enable"
              },
              "MME": {
                "bit": 13,
                "description": "Mute mode enable"
              },
              "M": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Receiver wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 5,
                "description": "RXNE interrupt enable"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "UESM": {
                "bit": 1,
                "description": "USART enable in Stop mode"
              },
              "UE": {
                "bit": 0,
                "description": "USART enable"
              }
            },
            "CR2": {
              "ADD4": {
                "bit": 28,
                "description": "Address of the USART node",
                "width": 4
              },
              "ADD0": {
                "bit": 24,
                "description": "Address of the USART node",
                "width": 4
              },
              "RTOEN": {
                "bit": 23,
                "description": "Receiver timeout enable"
              },
              "ABRMOD": {
                "bit": 21,
                "description": "Auto baud rate mode",
                "width": 2
              },
              "ABREN": {
                "bit": 20,
                "description": "Auto baud rate enable"
              },
              "MSBFIRST": {
                "bit": 19,
                "description": "Most significant bit first"
              },
              "DATAINV": {
                "bit": 18,
                "description": "Binary data inversion"
              },
              "TXINV": {
                "bit": 17,
                "description": "TX pin active level\n              inversion"
              },
              "RXINV": {
                "bit": 16,
                "description": "RX pin active level\n              inversion"
              },
              "SWAP": {
                "bit": 15,
                "description": "Swap TX/RX pins"
              },
              "LINEN": {
                "bit": 14,
                "description": "LIN mode enable"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "CLKEN": {
                "bit": 11,
                "description": "Clock enable"
              },
              "CPOL": {
                "bit": 10,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 9,
                "description": "Clock phase"
              },
              "LBCL": {
                "bit": 8,
                "description": "Last bit clock pulse"
              },
              "LBDIE": {
                "bit": 6,
                "description": "LIN break detection interrupt\n              enable"
              },
              "LBDL": {
                "bit": 5,
                "description": "LIN break detection length"
              },
              "ADDM7": {
                "bit": 4,
                "description": "7-bit Address Detection/4-bit Address\n              Detection"
              }
            },
            "CR3": {
              "WUFIE": {
                "bit": 22,
                "description": "Wakeup from Stop mode interrupt\n              enable"
              },
              "WUS": {
                "bit": 20,
                "description": "Wakeup from Stop mode interrupt flag\n              selection",
                "width": 2
              },
              "SCARCNT": {
                "bit": 17,
                "description": "Smartcard auto-retry count",
                "width": 3
              },
              "DEP": {
                "bit": 15,
                "description": "Driver enable polarity\n              selection"
              },
              "DEM": {
                "bit": 14,
                "description": "Driver enable mode"
              },
              "DDRE": {
                "bit": 13,
                "description": "DMA Disable on Reception\n              Error"
              },
              "OVRDIS": {
                "bit": 12,
                "description": "Overrun Disable"
              },
              "ONEBIT": {
                "bit": 11,
                "description": "One sample bit method\n              enable"
              },
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "SCEN": {
                "bit": 5,
                "description": "Smartcard mode enable"
              },
              "NACK": {
                "bit": 4,
                "description": "Smartcard NACK enable"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "IRLP": {
                "bit": 2,
                "description": "IrDA low-power"
              },
              "IREN": {
                "bit": 1,
                "description": "IrDA mode enable"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              }
            },
            "BRR": {
              "DIV_Mantissa": {
                "bit": 4,
                "description": "mantissa of USARTDIV",
                "width": 12
              },
              "DIV_Fraction": {
                "bit": 0,
                "description": "fraction of USARTDIV",
                "width": 4
              }
            },
            "GTPR": {
              "GT": {
                "bit": 8,
                "description": "Guard time value",
                "width": 8
              },
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 8
              }
            },
            "RTOR": {
              "BLEN": {
                "bit": 24,
                "description": "Block Length",
                "width": 8
              },
              "RTO": {
                "bit": 0,
                "description": "Receiver timeout value",
                "width": 24
              }
            },
            "RQR": {
              "TXFRQ": {
                "bit": 4,
                "description": "Transmit data flush\n              request"
              },
              "RXFRQ": {
                "bit": 3,
                "description": "Receive data flush request"
              },
              "MMRQ": {
                "bit": 2,
                "description": "Mute mode request"
              },
              "SBKRQ": {
                "bit": 1,
                "description": "Send break request"
              },
              "ABRRQ": {
                "bit": 0,
                "description": "Auto baud rate request"
              }
            },
            "ISR": {
              "REACK": {
                "bit": 22,
                "description": "Receive enable acknowledge\n              flag"
              },
              "TEACK": {
                "bit": 21,
                "description": "Transmit enable acknowledge\n              flag"
              },
              "WUF": {
                "bit": 20,
                "description": "Wakeup from Stop mode flag"
              },
              "RWU": {
                "bit": 19,
                "description": "Receiver wakeup from Mute\n              mode"
              },
              "SBKF": {
                "bit": 18,
                "description": "Send break flag"
              },
              "CMF": {
                "bit": 17,
                "description": "character match flag"
              },
              "BUSY": {
                "bit": 16,
                "description": "Busy flag"
              },
              "ABRF": {
                "bit": 15,
                "description": "Auto baud rate flag"
              },
              "ABRE": {
                "bit": 14,
                "description": "Auto baud rate error"
              },
              "EOBF": {
                "bit": 12,
                "description": "End of block flag"
              },
              "RTOF": {
                "bit": 11,
                "description": "Receiver timeout"
              },
              "CTS": {
                "bit": 10,
                "description": "CTS flag"
              },
              "CTSIF": {
                "bit": 9,
                "description": "CTS interrupt flag"
              },
              "LBDF": {
                "bit": 8,
                "description": "LIN break detection flag"
              },
              "TXE": {
                "bit": 7,
                "description": "Transmit data register\n              empty"
              },
              "TC": {
                "bit": 6,
                "description": "Transmission complete"
              },
              "RXNE": {
                "bit": 5,
                "description": "Read data register not\n              empty"
              },
              "IDLE": {
                "bit": 4,
                "description": "Idle line detected"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error"
              },
              "NF": {
                "bit": 2,
                "description": "Noise detected flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing error"
              },
              "PE": {
                "bit": 0,
                "description": "Parity error"
              }
            },
            "ICR": {
              "WUCF": {
                "bit": 20,
                "description": "Wakeup from Stop mode clear\n              flag"
              },
              "CMCF": {
                "bit": 17,
                "description": "Character match clear flag"
              },
              "EOBCF": {
                "bit": 12,
                "description": "End of timeout clear flag"
              },
              "RTOCF": {
                "bit": 11,
                "description": "Receiver timeout clear\n              flag"
              },
              "CTSCF": {
                "bit": 9,
                "description": "CTS clear flag"
              },
              "LBDCF": {
                "bit": 8,
                "description": "LIN break detection clear\n              flag"
              },
              "TCCF": {
                "bit": 6,
                "description": "Transmission complete clear\n              flag"
              },
              "IDLECF": {
                "bit": 4,
                "description": "Idle line detected clear\n              flag"
              },
              "ORECF": {
                "bit": 3,
                "description": "Overrun error clear flag"
              },
              "NCF": {
                "bit": 2,
                "description": "Noise detected clear flag"
              },
              "FECF": {
                "bit": 1,
                "description": "Framing error clear flag"
              },
              "PECF": {
                "bit": 0,
                "description": "Parity error clear flag"
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "Receive data value",
                "width": 9
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Transmit data value",
                "width": 9
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI2",
              "base": "0x40003800"
            },
            {
              "name": "SPI3",
              "base": "0x40003C00"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data register"
            },
            "CRCPR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial register"
            },
            "RXCRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RX CRC register"
            },
            "TXCRCR": {
              "offset": "0x18",
              "size": 32,
              "description": "TX CRC register"
            },
            "I2SCFGR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S configuration register"
            },
            "I2SPR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S prescaler register"
            }
          },
          "bits": {
            "CR1": {
              "BIDIMODE": {
                "bit": 15,
                "description": "Bidirectional data mode\n              enable"
              },
              "BIDIOE": {
                "bit": 14,
                "description": "Output enable in bidirectional\n              mode"
              },
              "CRCEN": {
                "bit": 13,
                "description": "Hardware CRC calculation\n              enable"
              },
              "CRCNEXT": {
                "bit": 12,
                "description": "CRC transfer next"
              },
              "CRCL": {
                "bit": 11,
                "description": "CRC length"
              },
              "RXONLY": {
                "bit": 10,
                "description": "Receive only"
              },
              "SSM": {
                "bit": 9,
                "description": "Software slave management"
              },
              "SSI": {
                "bit": 8,
                "description": "Internal slave select"
              },
              "LSBFIRST": {
                "bit": 7,
                "description": "Frame format"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI enable"
              },
              "BR": {
                "bit": 3,
                "description": "Baud rate control",
                "width": 3
              },
              "MSTR": {
                "bit": 2,
                "description": "Master selection"
              },
              "CPOL": {
                "bit": 1,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 0,
                "description": "Clock phase"
              }
            },
            "CR2": {
              "RXDMAEN": {
                "bit": 0,
                "description": "Rx buffer DMA enable"
              },
              "TXDMAEN": {
                "bit": 1,
                "description": "Tx buffer DMA enable"
              },
              "SSOE": {
                "bit": 2,
                "description": "SS output enable"
              },
              "NSSP": {
                "bit": 3,
                "description": "NSS pulse management"
              },
              "FRF": {
                "bit": 4,
                "description": "Frame format"
              },
              "ERRIE": {
                "bit": 5,
                "description": "Error interrupt enable"
              },
              "RXNEIE": {
                "bit": 6,
                "description": "RX buffer not empty interrupt\n              enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "Tx buffer empty interrupt\n              enable"
              },
              "DS": {
                "bit": 8,
                "description": "Data size",
                "width": 4
              },
              "FRXTH": {
                "bit": 12,
                "description": "FIFO reception threshold"
              },
              "LDMA_RX": {
                "bit": 13,
                "description": "Last DMA transfer for\n              reception"
              },
              "LDMA_TX": {
                "bit": 14,
                "description": "Last DMA transfer for\n              transmission"
              }
            },
            "SR": {
              "RXNE": {
                "bit": 0,
                "description": "Receive buffer not empty"
              },
              "TXE": {
                "bit": 1,
                "description": "Transmit buffer empty"
              },
              "CHSIDE": {
                "bit": 2,
                "description": "Channel side"
              },
              "UDR": {
                "bit": 3,
                "description": "Underrun flag"
              },
              "CRCERR": {
                "bit": 4,
                "description": "CRC error flag"
              },
              "MODF": {
                "bit": 5,
                "description": "Mode fault"
              },
              "OVR": {
                "bit": 6,
                "description": "Overrun flag"
              },
              "BSY": {
                "bit": 7,
                "description": "Busy flag"
              },
              "TIFRFE": {
                "bit": 8,
                "description": "TI frame format error"
              },
              "FRLVL": {
                "bit": 9,
                "description": "FIFO reception level",
                "width": 2
              },
              "FTLVL": {
                "bit": 11,
                "description": "FIFO transmission level",
                "width": 2
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register",
                "width": 16
              }
            },
            "CRCPR": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial register",
                "width": 16
              }
            },
            "RXCRCR": {
              "RxCRC": {
                "bit": 0,
                "description": "Rx CRC register",
                "width": 16
              }
            },
            "TXCRCR": {
              "TxCRC": {
                "bit": 0,
                "description": "Tx CRC register",
                "width": 16
              }
            },
            "I2SCFGR": {
              "I2SMOD": {
                "bit": 11,
                "description": "I2S mode selection"
              },
              "I2SE": {
                "bit": 10,
                "description": "I2S Enable"
              },
              "I2SCFG": {
                "bit": 8,
                "description": "I2S configuration mode",
                "width": 2
              },
              "PCMSYNC": {
                "bit": 7,
                "description": "PCM frame synchronization"
              },
              "I2SSTD": {
                "bit": 4,
                "description": "I2S standard selection",
                "width": 2
              },
              "CKPOL": {
                "bit": 3,
                "description": "Steady state clock\n              polarity"
              },
              "DATLEN": {
                "bit": 1,
                "description": "Data length to be\n              transferred",
                "width": 2
              },
              "CHLEN": {
                "bit": 0,
                "description": "Channel length (number of bits per audio\n              channel)"
              }
            },
            "I2SPR": {
              "MCKOE": {
                "bit": 9,
                "description": "Master clock output enable"
              },
              "ODD": {
                "bit": 8,
                "description": "Odd factor for the\n              prescaler"
              },
              "I2SDIV": {
                "bit": 0,
                "description": "I2S Linear prescaler",
                "width": 8
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S2ext",
              "base": "0x40003400"
            },
            {
              "name": "I2S3ext",
              "base": "0x40004000"
            }
          ],
          "registers": {}
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x50000000",
              "irq": 18
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC interrupt and status\n          register"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "ADC interrupt enable register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC control register"
            },
            "CFGR": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC configuration register"
            },
            "SMPR1": {
              "offset": "0x14",
              "size": 32,
              "description": "ADC sample time register 1"
            },
            "SMPR2": {
              "offset": "0x18",
              "size": 32,
              "description": "ADC sample time register 2"
            },
            "TR1": {
              "offset": "0x20",
              "size": 32,
              "description": "ADC watchdog threshold register\n          1"
            },
            "TR2": {
              "offset": "0x24",
              "size": 32,
              "description": "ADC watchdog threshold register\n          2"
            },
            "TR3": {
              "offset": "0x28",
              "size": 32,
              "description": "read-write"
            },
            "SQR1": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC regular sequence register\n          1"
            },
            "SQR2": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC regular sequence register\n          2"
            },
            "SQR3": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC regular sequence register\n          3"
            },
            "SQR4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC regular sequence register\n          4"
            },
            "DR": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC regular Data Register"
            },
            "JSQR": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC injected sequence register"
            },
            "OFR1": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC offset register1"
            },
            "OFR2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC offset register2"
            },
            "OFR3": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC offset register3"
            },
            "OFR4": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC offset register4"
            },
            "JDR1": {
              "offset": "0x80",
              "size": 32,
              "description": "ADC offset register1"
            },
            "JDR2": {
              "offset": "0x84",
              "size": 32,
              "description": "ADC offset register2"
            },
            "JDR3": {
              "offset": "0x88",
              "size": 32,
              "description": "ADC offset register3"
            },
            "JDR4": {
              "offset": "0x8C",
              "size": 32,
              "description": "ADC offset register4"
            },
            "AWD2CR": {
              "offset": "0xA0",
              "size": 32,
              "description": "ADC Analog Watchdog 2 Configuration\n          Register"
            },
            "AWD3CR": {
              "offset": "0xA4",
              "size": 32,
              "description": "ADC Analog Watchdog 3 Configuration\n          Register"
            },
            "DIFSEL": {
              "offset": "0xB0",
              "size": 32,
              "description": "ADC Differential Mode Selection\n          Register"
            },
            "CALFACT": {
              "offset": "0xB4",
              "size": 32,
              "description": "ADC Calibration Factors"
            },
            "CSR": {
              "offset": "0x300",
              "size": 32,
              "description": "ADC Common status register"
            },
            "CRR": {
              "offset": "0x308",
              "size": 32,
              "description": "ADC common control register"
            }
          },
          "bits": {
            "ISR": {
              "JQOVF": {
                "bit": 10,
                "description": "Injected context queue\n              overflow"
              },
              "AWD3": {
                "bit": 9,
                "description": "Analog watchdog 3 flag"
              },
              "AWD2": {
                "bit": 8,
                "description": "Analog watchdog 2 flag"
              },
              "AWD1": {
                "bit": 7,
                "description": "Analog watchdog 1 flag"
              },
              "JEOS": {
                "bit": 6,
                "description": "Injected channel end of sequence\n              flag"
              },
              "JEOC": {
                "bit": 5,
                "description": "Injected channel end of conversion\n              flag"
              },
              "OVR": {
                "bit": 4,
                "description": "ADC overrun"
              },
              "EOS": {
                "bit": 3,
                "description": "End of regular sequence\n              flag"
              },
              "EOC": {
                "bit": 2,
                "description": "End of conversion flag"
              },
              "EOSMP": {
                "bit": 1,
                "description": "End of sampling flag"
              },
              "ADRDY": {
                "bit": 0,
                "description": "ADC ready"
              }
            },
            "IER": {
              "JQOVFIE": {
                "bit": 10,
                "description": "Injected context queue overflow\n              interrupt enable"
              },
              "AWD3IE": {
                "bit": 9,
                "description": "Analog watchdog 3 interrupt\n              enable"
              },
              "AWD2IE": {
                "bit": 8,
                "description": "Analog watchdog 2 interrupt\n              enable"
              },
              "AWD1IE": {
                "bit": 7,
                "description": "Analog watchdog 1 interrupt\n              enable"
              },
              "JEOSIE": {
                "bit": 6,
                "description": "End of injected sequence of conversions\n              interrupt enable"
              },
              "JEOCIE": {
                "bit": 5,
                "description": "End of injected conversion interrupt\n              enable"
              },
              "OVRIE": {
                "bit": 4,
                "description": "Overrun interrupt enable"
              },
              "EOSIE": {
                "bit": 3,
                "description": "End of regular sequence of conversions\n              interrupt enable"
              },
              "EOCIE": {
                "bit": 2,
                "description": "End of regular conversion interrupt\n              enable"
              },
              "EOSMPIE": {
                "bit": 1,
                "description": "End of sampling flag interrupt enable\n              for regular conversions"
              },
              "ADRDYIE": {
                "bit": 0,
                "description": "ADC ready interrupt enable"
              }
            },
            "CR": {
              "ADCAL": {
                "bit": 31,
                "description": "ADC calibration"
              },
              "ADCALDIF": {
                "bit": 30,
                "description": "Differential mode for\n              calibration"
              },
              "ADVREGEN": {
                "bit": 28,
                "description": "ADC voltage regulator\n              enable",
                "width": 2
              },
              "JADST": {
                "bit": 5,
                "description": "ADC stop of injected conversion\n              command"
              },
              "ADSTP": {
                "bit": 4,
                "description": "ADC stop of regular conversion\n              command"
              },
              "JADSTART": {
                "bit": 3,
                "description": "ADC start of injected\n              conversion"
              },
              "ADSTART": {
                "bit": 2,
                "description": "ADC start of regular\n              conversion"
              },
              "ADDIS": {
                "bit": 1,
                "description": "ADC disable command"
              },
              "ADEN": {
                "bit": 0,
                "description": "ADC enable control"
              }
            },
            "CFGR": {
              "AWD1CH": {
                "bit": 26,
                "description": "Analog watchdog 1 channel\n              selection",
                "width": 5
              },
              "JAUTO": {
                "bit": 25,
                "description": "Automatic injected group\n              conversion"
              },
              "JAWD1EN": {
                "bit": 24,
                "description": "Analog watchdog 1 enable on injected\n              channels"
              },
              "AWD1EN": {
                "bit": 23,
                "description": "Analog watchdog 1 enable on regular\n              channels"
              },
              "AWD1SGL": {
                "bit": 22,
                "description": "Enable the watchdog 1 on a single\n              channel or on all channels"
              },
              "JQM": {
                "bit": 21,
                "description": "JSQR queue mode"
              },
              "JDISCEN": {
                "bit": 20,
                "description": "Discontinuous mode on injected\n              channels"
              },
              "DISCNUM": {
                "bit": 17,
                "description": "Discontinuous mode channel\n              count",
                "width": 3
              },
              "DISCEN": {
                "bit": 16,
                "description": "Discontinuous mode for regular\n              channels"
              },
              "AUTDLY": {
                "bit": 14,
                "description": "Delayed conversion mode"
              },
              "CONT": {
                "bit": 13,
                "description": "Single / continuous conversion mode for\n              regular conversions"
              },
              "OVRMOD": {
                "bit": 12,
                "description": "Overrun Mode"
              },
              "EXTEN": {
                "bit": 10,
                "description": "External trigger enable and polarity\n              selection for regular channels",
                "width": 2
              },
              "EXTSEL": {
                "bit": 6,
                "description": "External trigger selection for regular\n              group",
                "width": 4
              },
              "ALIGN": {
                "bit": 5,
                "description": "Data alignment"
              },
              "RES": {
                "bit": 3,
                "description": "Data resolution",
                "width": 2
              },
              "DMACFG": {
                "bit": 1,
                "description": "Direct memory access\n              configuration"
              },
              "DMAEN": {
                "bit": 0,
                "description": "Direct memory access\n              enable"
              }
            },
            "SMPR1": {
              "SMP1": {
                "bit": 3,
                "description": "Channel 1 sampling time\n              selection",
                "width": 3
              },
              "SMP2": {
                "bit": 6,
                "description": "Channel 2 sampling time\n              selection",
                "width": 3
              },
              "SMP3": {
                "bit": 9,
                "description": "Channel 3 sampling time\n              selection",
                "width": 3
              },
              "SMP4": {
                "bit": 12,
                "description": "Channel 4 sampling time\n              selection",
                "width": 3
              },
              "SMP5": {
                "bit": 15,
                "description": "Channel 5 sampling time\n              selection",
                "width": 3
              },
              "SMP6": {
                "bit": 18,
                "description": "Channel 6 sampling time\n              selection",
                "width": 3
              },
              "SMP7": {
                "bit": 21,
                "description": "Channel 7 sampling time\n              selection",
                "width": 3
              },
              "SMP8": {
                "bit": 24,
                "description": "Channel 8 sampling time\n              selection",
                "width": 3
              },
              "SMP9": {
                "bit": 27,
                "description": "Channel 9 sampling time\n              selection",
                "width": 3
              }
            },
            "SMPR2": {
              "SMP10": {
                "bit": 0,
                "description": "Channel 10 sampling time\n              selection",
                "width": 3
              },
              "SMP11": {
                "bit": 3,
                "description": "Channel 11 sampling time\n              selection",
                "width": 3
              },
              "SMP12": {
                "bit": 6,
                "description": "Channel 12 sampling time\n              selection",
                "width": 3
              },
              "SMP13": {
                "bit": 9,
                "description": "Channel 13 sampling time\n              selection",
                "width": 3
              },
              "SMP14": {
                "bit": 12,
                "description": "Channel 14 sampling time\n              selection",
                "width": 3
              },
              "SMP15": {
                "bit": 15,
                "description": "Channel 15 sampling time\n              selection",
                "width": 3
              },
              "SMP16": {
                "bit": 18,
                "description": "Channel 16 sampling time\n              selection",
                "width": 3
              },
              "SMP17": {
                "bit": 21,
                "description": "Channel 17 sampling time\n              selection",
                "width": 3
              },
              "SMP18": {
                "bit": 24,
                "description": "Channel 18 sampling time\n              selection",
                "width": 3
              }
            },
            "TR1": {
              "HT1": {
                "bit": 16,
                "description": "Analog watchdog 1 higher\n              threshold",
                "width": 12
              },
              "LT1": {
                "bit": 0,
                "description": "Analog watchdog 1 lower\n              threshold",
                "width": 12
              }
            },
            "TR2": {
              "HT2": {
                "bit": 16,
                "description": "Analog watchdog 2 higher\n              threshold",
                "width": 8
              },
              "LT2": {
                "bit": 0,
                "description": "Analog watchdog 2 lower\n              threshold",
                "width": 8
              }
            },
            "TR3": {
              "HT3": {
                "bit": 16,
                "description": "Analog watchdog 3 higher\n              threshold",
                "width": 8
              },
              "LT3": {
                "bit": 0,
                "description": "Analog watchdog 3 lower\n              threshold",
                "width": 8
              }
            },
            "SQR1": {
              "SQ4": {
                "bit": 24,
                "description": "4th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ3": {
                "bit": 18,
                "description": "3rd conversion in regular\n              sequence",
                "width": 5
              },
              "SQ2": {
                "bit": 12,
                "description": "2nd conversion in regular\n              sequence",
                "width": 5
              },
              "SQ1": {
                "bit": 6,
                "description": "1st conversion in regular\n              sequence",
                "width": 5
              },
              "L": {
                "bit": 0,
                "description": "Regular channel sequence\n              length",
                "width": 4
              }
            },
            "SQR2": {
              "SQ9": {
                "bit": 24,
                "description": "9th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ8": {
                "bit": 18,
                "description": "8th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ7": {
                "bit": 12,
                "description": "7th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ6": {
                "bit": 6,
                "description": "6th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ5": {
                "bit": 0,
                "description": "5th conversion in regular\n              sequence",
                "width": 5
              }
            },
            "SQR3": {
              "SQ14": {
                "bit": 24,
                "description": "14th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ13": {
                "bit": 18,
                "description": "13th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ12": {
                "bit": 12,
                "description": "13th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ11": {
                "bit": 6,
                "description": "11th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ10": {
                "bit": 0,
                "description": "10th conversion in regular\n              sequence",
                "width": 5
              }
            },
            "SQR4": {
              "SQ16": {
                "bit": 6,
                "description": "16th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ15": {
                "bit": 0,
                "description": "15th conversion in regular\n              sequence",
                "width": 5
              }
            },
            "DR": {
              "RDATA": {
                "bit": 0,
                "description": "Regular Data converted",
                "width": 16
              }
            },
            "JSQR": {
              "JSQ4": {
                "bit": 26,
                "description": "4th conversion in the injected\n              sequence",
                "width": 5
              },
              "JSQ3": {
                "bit": 20,
                "description": "3rd conversion in the injected\n              sequence",
                "width": 5
              },
              "JSQ2": {
                "bit": 14,
                "description": "2nd conversion in the injected\n              sequence",
                "width": 5
              },
              "JSQ1": {
                "bit": 8,
                "description": "1st conversion in the injected\n              sequence",
                "width": 5
              },
              "JEXTEN": {
                "bit": 6,
                "description": "External Trigger Enable and Polarity\n              Selection for injected channels",
                "width": 2
              },
              "JEXTSEL": {
                "bit": 2,
                "description": "External Trigger Selection for injected\n              group",
                "width": 4
              },
              "JL": {
                "bit": 0,
                "description": "Injected channel sequence\n              length",
                "width": 2
              }
            },
            "OFR1": {
              "OFFSET1_EN": {
                "bit": 31,
                "description": "Offset1 Enable"
              },
              "OFFSET1_CH": {
                "bit": 26,
                "description": "Channel selection for the Data offset\n              1",
                "width": 5
              },
              "OFFSET1": {
                "bit": 0,
                "description": "Data offset 1 for the channel programmed\n              into bits OFFSET1_CH",
                "width": 12
              }
            },
            "OFR2": {
              "OFFSET2_EN": {
                "bit": 31,
                "description": "Offset 2 Enable"
              },
              "OFFSET2_CH": {
                "bit": 26,
                "description": "Channel selection for the Data offset\n              2",
                "width": 5
              },
              "OFFSET2": {
                "bit": 0,
                "description": "Data offset 2 for the channel programmed\n              into bits OFFSET2_CH",
                "width": 12
              }
            },
            "OFR3": {
              "OFFSET3_EN": {
                "bit": 31,
                "description": "Offset y Enable"
              },
              "OFFSET3_CH": {
                "bit": 26,
                "description": "Channel selection for the Data offset\n              3",
                "width": 5
              },
              "OFFSET3": {
                "bit": 0,
                "description": "Data offset 3 for the channel programmed\n              into bits OFFSET3_CH",
                "width": 12
              }
            },
            "OFR4": {
              "OFFSET4_EN": {
                "bit": 31,
                "description": "Offset 4 Enable"
              },
              "OFFSET4_CH": {
                "bit": 26,
                "description": "Channel selection for the Data offset\n              4",
                "width": 5
              },
              "OFFSET4": {
                "bit": 0,
                "description": "Data offset 4 for the channel programmed\n              into bits OFFSET4_CH",
                "width": 12
              }
            },
            "JDR1": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "JDR2": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "JDR3": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "JDR4": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "AWD2CR": {
              "AWD2CH": {
                "bit": 1,
                "description": "Analog watchdog 2 channel\n              selection",
                "width": 18
              }
            },
            "AWD3CR": {
              "AWD3CH": {
                "bit": 1,
                "description": "Analog watchdog 3 channel\n              selection",
                "width": 18
              }
            },
            "DIFSEL": {
              "DIFSEL": {
                "bit": 1,
                "description": "Differential mode for channels 15 to\n              1",
                "width": 18
              }
            },
            "CALFACT": {
              "CALFACT_D": {
                "bit": 16,
                "description": "Calibration Factors in differential\n              mode",
                "width": 7
              },
              "CALFACT_S": {
                "bit": 0,
                "description": "Calibration Factors In Single-Ended\n              mode",
                "width": 7
              }
            },
            "CSR": {
              "JQOVF_SLV": {
                "bit": 26,
                "description": "Injected Context Queue Overflow flag of\n              the slave ADC"
              },
              "AWD3_SLV": {
                "bit": 25,
                "description": "Analog watchdog 3 flag of the slave\n              ADC"
              },
              "AWD2_SLV": {
                "bit": 24,
                "description": "Analog watchdog 2 flag of the slave\n              ADC"
              },
              "AWD1_SLV": {
                "bit": 23,
                "description": "Analog watchdog 1 flag of the slave\n              ADC"
              },
              "JEOS_SLV": {
                "bit": 22,
                "description": "End of injected sequence flag of the\n              slave ADC"
              },
              "JEOC_SLV": {
                "bit": 21,
                "description": "End of injected conversion flag of the\n              slave ADC"
              },
              "OVR_SLV": {
                "bit": 20,
                "description": "Overrun flag of the slave\n              ADC"
              },
              "EOS_SLV": {
                "bit": 19,
                "description": "End of regular sequence flag of the\n              slave ADC"
              },
              "EOC_SLV": {
                "bit": 18,
                "description": "End of regular conversion of the slave\n              ADC"
              },
              "EOSMP_SLV": {
                "bit": 17,
                "description": "End of Sampling phase flag of the slave\n              ADC"
              },
              "ADRDY_SLV": {
                "bit": 16,
                "description": "Slave ADC ready"
              },
              "JQOVF_MST": {
                "bit": 10,
                "description": "Injected Context Queue Overflow flag of\n              the master ADC"
              },
              "AWD3_MST": {
                "bit": 9,
                "description": "Analog watchdog 3 flag of the master\n              ADC"
              },
              "AWD2_MST": {
                "bit": 8,
                "description": "Analog watchdog 2 flag of the master\n              ADC"
              },
              "AWD1_MST": {
                "bit": 7,
                "description": "Analog watchdog 1 flag of the master\n              ADC"
              },
              "JEOS_MST": {
                "bit": 6,
                "description": "End of injected sequence flag of the\n              master ADC"
              },
              "JEOC_MST": {
                "bit": 5,
                "description": "End of injected conversion flag of the\n              master ADC"
              },
              "OVR_MST": {
                "bit": 4,
                "description": "Overrun flag of the master\n              ADC"
              },
              "EOS_MST": {
                "bit": 3,
                "description": "End of regular sequence flag of the\n              master ADC"
              },
              "EOC_MST": {
                "bit": 2,
                "description": "End of regular conversion of the master\n              ADC"
              },
              "EOSMP_MST": {
                "bit": 1,
                "description": "End of Sampling phase flag of the master\n              ADC"
              },
              "ADRDY_MST": {
                "bit": 0,
                "description": "Master ADC ready"
              }
            },
            "CRR": {
              "VBATEN": {
                "bit": 24,
                "description": "VBATEN"
              },
              "TSEN": {
                "bit": 23,
                "description": "Temperature sensor enable"
              },
              "VREFEN": {
                "bit": 22,
                "description": "VREFINT enable"
              },
              "CKMODE": {
                "bit": 16,
                "description": "ADC clock mode",
                "width": 2
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40010400",
              "irq": 1
            }
          ],
          "registers": {
            "IMR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt mask register\n          (EXTI_IMR)"
            },
            "EMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Event mask register (EXTI_EMR)"
            },
            "RTSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Rising Trigger selection register\n          (EXTI_RTSR)"
            },
            "FTSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Falling Trigger selection register\n          (EXTI_FTSR)"
            },
            "SWIER": {
              "offset": "0x10",
              "size": 32,
              "description": "Software interrupt event register\n          (EXTI_SWIER)"
            },
            "PR": {
              "offset": "0x14",
              "size": 32,
              "description": "Pending register (EXTI_PR)"
            }
          },
          "bits": {
            "IMR": {
              "MR0": {
                "bit": 0,
                "description": "Interrupt Mask on line 0"
              },
              "MR1": {
                "bit": 1,
                "description": "Interrupt Mask on line 1"
              },
              "MR2": {
                "bit": 2,
                "description": "Interrupt Mask on line 2"
              },
              "MR3": {
                "bit": 3,
                "description": "Interrupt Mask on line 3"
              },
              "MR4": {
                "bit": 4,
                "description": "Interrupt Mask on line 4"
              },
              "MR5": {
                "bit": 5,
                "description": "Interrupt Mask on line 5"
              },
              "MR6": {
                "bit": 6,
                "description": "Interrupt Mask on line 6"
              },
              "MR7": {
                "bit": 7,
                "description": "Interrupt Mask on line 7"
              },
              "MR8": {
                "bit": 8,
                "description": "Interrupt Mask on line 8"
              },
              "MR9": {
                "bit": 9,
                "description": "Interrupt Mask on line 9"
              },
              "MR10": {
                "bit": 10,
                "description": "Interrupt Mask on line 10"
              },
              "MR11": {
                "bit": 11,
                "description": "Interrupt Mask on line 11"
              },
              "MR12": {
                "bit": 12,
                "description": "Interrupt Mask on line 12"
              },
              "MR13": {
                "bit": 13,
                "description": "Interrupt Mask on line 13"
              },
              "MR14": {
                "bit": 14,
                "description": "Interrupt Mask on line 14"
              },
              "MR15": {
                "bit": 15,
                "description": "Interrupt Mask on line 15"
              },
              "MR16": {
                "bit": 16,
                "description": "Interrupt Mask on line 16"
              },
              "MR17": {
                "bit": 17,
                "description": "Interrupt Mask on line 17"
              },
              "MR18": {
                "bit": 18,
                "description": "Interrupt Mask on line 18"
              },
              "MR19": {
                "bit": 19,
                "description": "Interrupt Mask on line 19"
              },
              "MR20": {
                "bit": 20,
                "description": "Interrupt Mask on line 20"
              },
              "MR21": {
                "bit": 21,
                "description": "Interrupt Mask on line 21"
              },
              "MR22": {
                "bit": 22,
                "description": "Interrupt Mask on line 22"
              },
              "MR23": {
                "bit": 23,
                "description": "Interrupt Mask on line 23"
              },
              "MR24": {
                "bit": 24,
                "description": "Interrupt Mask on line 24"
              },
              "MR25": {
                "bit": 25,
                "description": "Interrupt Mask on line 25"
              },
              "MR26": {
                "bit": 26,
                "description": "Interrupt Mask on line 26"
              },
              "MR27": {
                "bit": 27,
                "description": "Interrupt Mask on line 27"
              },
              "MR28": {
                "bit": 28,
                "description": "Interrupt Mask on line 28"
              }
            },
            "EMR": {
              "MR0": {
                "bit": 0,
                "description": "Event Mask on line 0"
              },
              "MR1": {
                "bit": 1,
                "description": "Event Mask on line 1"
              },
              "MR2": {
                "bit": 2,
                "description": "Event Mask on line 2"
              },
              "MR3": {
                "bit": 3,
                "description": "Event Mask on line 3"
              },
              "MR4": {
                "bit": 4,
                "description": "Event Mask on line 4"
              },
              "MR5": {
                "bit": 5,
                "description": "Event Mask on line 5"
              },
              "MR6": {
                "bit": 6,
                "description": "Event Mask on line 6"
              },
              "MR7": {
                "bit": 7,
                "description": "Event Mask on line 7"
              },
              "MR8": {
                "bit": 8,
                "description": "Event Mask on line 8"
              },
              "MR9": {
                "bit": 9,
                "description": "Event Mask on line 9"
              },
              "MR10": {
                "bit": 10,
                "description": "Event Mask on line 10"
              },
              "MR11": {
                "bit": 11,
                "description": "Event Mask on line 11"
              },
              "MR12": {
                "bit": 12,
                "description": "Event Mask on line 12"
              },
              "MR13": {
                "bit": 13,
                "description": "Event Mask on line 13"
              },
              "MR14": {
                "bit": 14,
                "description": "Event Mask on line 14"
              },
              "MR15": {
                "bit": 15,
                "description": "Event Mask on line 15"
              },
              "MR16": {
                "bit": 16,
                "description": "Event Mask on line 16"
              },
              "MR17": {
                "bit": 17,
                "description": "Event Mask on line 17"
              },
              "MR18": {
                "bit": 18,
                "description": "Event Mask on line 18"
              },
              "MR19": {
                "bit": 19,
                "description": "Event Mask on line 19"
              },
              "MR20": {
                "bit": 20,
                "description": "Event Mask on line 20"
              },
              "MR21": {
                "bit": 21,
                "description": "Event Mask on line 21"
              },
              "MR22": {
                "bit": 22,
                "description": "Event Mask on line 22"
              },
              "MR23": {
                "bit": 23,
                "description": "Event Mask on line 23"
              },
              "MR24": {
                "bit": 24,
                "description": "Event Mask on line 24"
              },
              "MR25": {
                "bit": 25,
                "description": "Event Mask on line 25"
              },
              "MR26": {
                "bit": 26,
                "description": "Event Mask on line 26"
              },
              "MR27": {
                "bit": 27,
                "description": "Event Mask on line 27"
              },
              "MR28": {
                "bit": 28,
                "description": "Event Mask on line 28"
              }
            },
            "RTSR": {
              "TR0": {
                "bit": 0,
                "description": "Rising trigger event configuration of\n              line 0"
              },
              "TR1": {
                "bit": 1,
                "description": "Rising trigger event configuration of\n              line 1"
              },
              "TR2": {
                "bit": 2,
                "description": "Rising trigger event configuration of\n              line 2"
              },
              "TR3": {
                "bit": 3,
                "description": "Rising trigger event configuration of\n              line 3"
              },
              "TR4": {
                "bit": 4,
                "description": "Rising trigger event configuration of\n              line 4"
              },
              "TR5": {
                "bit": 5,
                "description": "Rising trigger event configuration of\n              line 5"
              },
              "TR6": {
                "bit": 6,
                "description": "Rising trigger event configuration of\n              line 6"
              },
              "TR7": {
                "bit": 7,
                "description": "Rising trigger event configuration of\n              line 7"
              },
              "TR8": {
                "bit": 8,
                "description": "Rising trigger event configuration of\n              line 8"
              },
              "TR9": {
                "bit": 9,
                "description": "Rising trigger event configuration of\n              line 9"
              },
              "TR10": {
                "bit": 10,
                "description": "Rising trigger event configuration of\n              line 10"
              },
              "TR11": {
                "bit": 11,
                "description": "Rising trigger event configuration of\n              line 11"
              },
              "TR12": {
                "bit": 12,
                "description": "Rising trigger event configuration of\n              line 12"
              },
              "TR13": {
                "bit": 13,
                "description": "Rising trigger event configuration of\n              line 13"
              },
              "TR14": {
                "bit": 14,
                "description": "Rising trigger event configuration of\n              line 14"
              },
              "TR15": {
                "bit": 15,
                "description": "Rising trigger event configuration of\n              line 15"
              },
              "TR16": {
                "bit": 16,
                "description": "Rising trigger event configuration of\n              line 16"
              },
              "TR17": {
                "bit": 17,
                "description": "Rising trigger event configuration of\n              line 17"
              },
              "TR19": {
                "bit": 19,
                "description": "Rising trigger event configuration of\n              line 19"
              }
            },
            "FTSR": {
              "TR0": {
                "bit": 0,
                "description": "Falling trigger event configuration of\n              line 0"
              },
              "TR1": {
                "bit": 1,
                "description": "Falling trigger event configuration of\n              line 1"
              },
              "TR2": {
                "bit": 2,
                "description": "Falling trigger event configuration of\n              line 2"
              },
              "TR3": {
                "bit": 3,
                "description": "Falling trigger event configuration of\n              line 3"
              },
              "TR4": {
                "bit": 4,
                "description": "Falling trigger event configuration of\n              line 4"
              },
              "TR5": {
                "bit": 5,
                "description": "Falling trigger event configuration of\n              line 5"
              },
              "TR6": {
                "bit": 6,
                "description": "Falling trigger event configuration of\n              line 6"
              },
              "TR7": {
                "bit": 7,
                "description": "Falling trigger event configuration of\n              line 7"
              },
              "TR8": {
                "bit": 8,
                "description": "Falling trigger event configuration of\n              line 8"
              },
              "TR9": {
                "bit": 9,
                "description": "Falling trigger event configuration of\n              line 9"
              },
              "TR10": {
                "bit": 10,
                "description": "Falling trigger event configuration of\n              line 10"
              },
              "TR11": {
                "bit": 11,
                "description": "Falling trigger event configuration of\n              line 11"
              },
              "TR12": {
                "bit": 12,
                "description": "Falling trigger event configuration of\n              line 12"
              },
              "TR13": {
                "bit": 13,
                "description": "Falling trigger event configuration of\n              line 13"
              },
              "TR14": {
                "bit": 14,
                "description": "Falling trigger event configuration of\n              line 14"
              },
              "TR15": {
                "bit": 15,
                "description": "Falling trigger event configuration of\n              line 15"
              },
              "TR16": {
                "bit": 16,
                "description": "Falling trigger event configuration of\n              line 16"
              },
              "TR17": {
                "bit": 17,
                "description": "Falling trigger event configuration of\n              line 17"
              },
              "TR19": {
                "bit": 19,
                "description": "Falling trigger event configuration of\n              line 19"
              }
            },
            "SWIER": {
              "SWIER0": {
                "bit": 0,
                "description": "Software Interrupt on line\n              0"
              },
              "SWIER1": {
                "bit": 1,
                "description": "Software Interrupt on line\n              1"
              },
              "SWIER2": {
                "bit": 2,
                "description": "Software Interrupt on line\n              2"
              },
              "SWIER3": {
                "bit": 3,
                "description": "Software Interrupt on line\n              3"
              },
              "SWIER4": {
                "bit": 4,
                "description": "Software Interrupt on line\n              4"
              },
              "SWIER5": {
                "bit": 5,
                "description": "Software Interrupt on line\n              5"
              },
              "SWIER6": {
                "bit": 6,
                "description": "Software Interrupt on line\n              6"
              },
              "SWIER7": {
                "bit": 7,
                "description": "Software Interrupt on line\n              7"
              },
              "SWIER8": {
                "bit": 8,
                "description": "Software Interrupt on line\n              8"
              },
              "SWIER9": {
                "bit": 9,
                "description": "Software Interrupt on line\n              9"
              },
              "SWIER10": {
                "bit": 10,
                "description": "Software Interrupt on line\n              10"
              },
              "SWIER11": {
                "bit": 11,
                "description": "Software Interrupt on line\n              11"
              },
              "SWIER12": {
                "bit": 12,
                "description": "Software Interrupt on line\n              12"
              },
              "SWIER13": {
                "bit": 13,
                "description": "Software Interrupt on line\n              13"
              },
              "SWIER14": {
                "bit": 14,
                "description": "Software Interrupt on line\n              14"
              },
              "SWIER15": {
                "bit": 15,
                "description": "Software Interrupt on line\n              15"
              },
              "SWIER16": {
                "bit": 16,
                "description": "Software Interrupt on line\n              16"
              },
              "SWIER17": {
                "bit": 17,
                "description": "Software Interrupt on line\n              17"
              },
              "SWIER19": {
                "bit": 19,
                "description": "Software Interrupt on line\n              19"
              }
            },
            "PR": {
              "PR0": {
                "bit": 0,
                "description": "Pending bit 0"
              },
              "PR1": {
                "bit": 1,
                "description": "Pending bit 1"
              },
              "PR2": {
                "bit": 2,
                "description": "Pending bit 2"
              },
              "PR3": {
                "bit": 3,
                "description": "Pending bit 3"
              },
              "PR4": {
                "bit": 4,
                "description": "Pending bit 4"
              },
              "PR5": {
                "bit": 5,
                "description": "Pending bit 5"
              },
              "PR6": {
                "bit": 6,
                "description": "Pending bit 6"
              },
              "PR7": {
                "bit": 7,
                "description": "Pending bit 7"
              },
              "PR8": {
                "bit": 8,
                "description": "Pending bit 8"
              },
              "PR9": {
                "bit": 9,
                "description": "Pending bit 9"
              },
              "PR10": {
                "bit": 10,
                "description": "Pending bit 10"
              },
              "PR11": {
                "bit": 11,
                "description": "Pending bit 11"
              },
              "PR12": {
                "bit": 12,
                "description": "Pending bit 12"
              },
              "PR13": {
                "bit": 13,
                "description": "Pending bit 13"
              },
              "PR14": {
                "bit": 14,
                "description": "Pending bit 14"
              },
              "PR15": {
                "bit": 15,
                "description": "Pending bit 15"
              },
              "PR16": {
                "bit": 16,
                "description": "Pending bit 16"
              },
              "PR17": {
                "bit": 17,
                "description": "Pending bit 17"
              },
              "PR19": {
                "bit": 19,
                "description": "Pending bit 19"
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x40007000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "power control register"
            },
            "CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "power control/status register"
            }
          },
          "bits": {
            "CR": {
              "LPDS": {
                "bit": 0,
                "description": "Low-power deep sleep"
              },
              "PDDS": {
                "bit": 1,
                "description": "Power down deepsleep"
              },
              "CWUF": {
                "bit": 2,
                "description": "Clear wakeup flag"
              },
              "CSBF": {
                "bit": 3,
                "description": "Clear standby flag"
              },
              "PVDE": {
                "bit": 4,
                "description": "Power voltage detector\n              enable"
              },
              "PLS": {
                "bit": 5,
                "description": "PVD level selection",
                "width": 3
              },
              "DBP": {
                "bit": 8,
                "description": "Disable backup domain write\n              protection"
              },
              "ENSD1": {
                "bit": 9,
                "description": "ENable SD1 ADC"
              },
              "ENSD2": {
                "bit": 10,
                "description": "ENable SD2 ADC"
              },
              "ENSD3": {
                "bit": 11,
                "description": "ENable SD3 ADC"
              }
            },
            "CSR": {
              "WUF": {
                "bit": 0,
                "description": "Wakeup flag"
              },
              "SBF": {
                "bit": 1,
                "description": "Standby flag"
              },
              "PVDO": {
                "bit": 2,
                "description": "PVD output"
              },
              "EWUP1": {
                "bit": 8,
                "description": "Enable WKUP1 pin"
              },
              "EWUP2": {
                "bit": 9,
                "description": "Enable WKUP2 pin"
              },
              "EWUP3": {
                "bit": 10,
                "description": "Enable WKUP3 pin"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 31
            },
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 33
            },
            {
              "name": "I2C3",
              "base": "0x40007800",
              "irq": 72
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Own address register 1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Own address register 2"
            },
            "TIMINGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Timing register"
            },
            "TIMEOUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status register 1"
            },
            "ISR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt and Status register"
            },
            "ICR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "PECR": {
              "offset": "0x20",
              "size": 32,
              "description": "PEC register"
            },
            "RXDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TXDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            }
          },
          "bits": {
            "CR1": {
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              },
              "TXIE": {
                "bit": 1,
                "description": "TX Interrupt enable"
              },
              "RXIE": {
                "bit": 2,
                "description": "RX Interrupt enable"
              },
              "ADDRIE": {
                "bit": 3,
                "description": "Address match interrupt enable (slave\n              only)"
              },
              "NACKIE": {
                "bit": 4,
                "description": "Not acknowledge received interrupt\n              enable"
              },
              "STOPIE": {
                "bit": 5,
                "description": "STOP detection Interrupt\n              enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transfer Complete interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 7,
                "description": "Error interrupts enable"
              },
              "DNF": {
                "bit": 8,
                "description": "Digital noise filter",
                "width": 4
              },
              "ANFOFF": {
                "bit": 12,
                "description": "Analog noise filter OFF"
              },
              "SWRST": {
                "bit": 13,
                "description": "Software reset"
              },
              "TXDMAEN": {
                "bit": 14,
                "description": "DMA transmission requests\n              enable"
              },
              "RXDMAEN": {
                "bit": 15,
                "description": "DMA reception requests\n              enable"
              },
              "SBC": {
                "bit": 16,
                "description": "Slave byte control"
              },
              "NOSTRETCH": {
                "bit": 17,
                "description": "Clock stretching disable"
              },
              "WUPEN": {
                "bit": 18,
                "description": "Wakeup from STOP enable"
              },
              "GCEN": {
                "bit": 19,
                "description": "General call enable"
              },
              "SMBHEN": {
                "bit": 20,
                "description": "SMBus Host address enable"
              },
              "SMBDEN": {
                "bit": 21,
                "description": "SMBus Device Default address\n              enable"
              },
              "ALERTEN": {
                "bit": 22,
                "description": "SMBUS alert enable"
              },
              "PECEN": {
                "bit": 23,
                "description": "PEC enable"
              }
            },
            "CR2": {
              "PECBYTE": {
                "bit": 26,
                "description": "Packet error checking byte"
              },
              "AUTOEND": {
                "bit": 25,
                "description": "Automatic end mode (master\n              mode)"
              },
              "RELOAD": {
                "bit": 24,
                "description": "NBYTES reload mode"
              },
              "NBYTES": {
                "bit": 16,
                "description": "Number of bytes",
                "width": 8
              },
              "NACK": {
                "bit": 15,
                "description": "NACK generation (slave\n              mode)"
              },
              "STOP": {
                "bit": 14,
                "description": "Stop generation (master\n              mode)"
              },
              "START": {
                "bit": 13,
                "description": "Start generation"
              },
              "HEAD10R": {
                "bit": 12,
                "description": "10-bit address header only read\n              direction (master receiver mode)"
              },
              "ADD10": {
                "bit": 11,
                "description": "10-bit addressing mode (master\n              mode)"
              },
              "RD_WRN": {
                "bit": 10,
                "description": "Transfer direction (master\n              mode)"
              },
              "SADD8": {
                "bit": 8,
                "description": "Slave address bit 9:8 (master\n              mode)",
                "width": 2
              },
              "SADD1": {
                "bit": 1,
                "description": "Slave address bit 7:1 (master\n              mode)",
                "width": 7
              },
              "SADD0": {
                "bit": 0,
                "description": "Slave address bit 0 (master\n              mode)"
              }
            },
            "OAR1": {
              "OA1_0": {
                "bit": 0,
                "description": "Interface address"
              },
              "OA1_1": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "OA1_8": {
                "bit": 8,
                "description": "Interface address",
                "width": 2
              },
              "OA1MODE": {
                "bit": 10,
                "description": "Own Address 1 10-bit mode"
              },
              "OA1EN": {
                "bit": 15,
                "description": "Own Address 1 enable"
              }
            },
            "OAR2": {
              "OA2": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "OA2MSK": {
                "bit": 8,
                "description": "Own Address 2 masks",
                "width": 3
              },
              "OA2EN": {
                "bit": 15,
                "description": "Own Address 2 enable"
              }
            },
            "TIMINGR": {
              "SCLL": {
                "bit": 0,
                "description": "SCL low period (master\n              mode)",
                "width": 8
              },
              "SCLH": {
                "bit": 8,
                "description": "SCL high period (master\n              mode)",
                "width": 8
              },
              "SDADEL": {
                "bit": 16,
                "description": "Data hold time",
                "width": 4
              },
              "SCLDEL": {
                "bit": 20,
                "description": "Data setup time",
                "width": 4
              },
              "PRESC": {
                "bit": 28,
                "description": "Timing prescaler",
                "width": 4
              }
            },
            "TIMEOUTR": {
              "TIMEOUTA": {
                "bit": 0,
                "description": "Bus timeout A",
                "width": 12
              },
              "TIDLE": {
                "bit": 12,
                "description": "Idle clock timeout\n              detection"
              },
              "TIMOUTEN": {
                "bit": 15,
                "description": "Clock timeout enable"
              },
              "TIMEOUTB": {
                "bit": 16,
                "description": "Bus timeout B",
                "width": 12
              },
              "TEXTEN": {
                "bit": 31,
                "description": "Extended clock timeout\n              enable"
              }
            },
            "ISR": {
              "ADDCODE": {
                "bit": 17,
                "description": "Address match code (Slave\n              mode)",
                "width": 7
              },
              "DIR": {
                "bit": 16,
                "description": "Transfer direction (Slave\n              mode)"
              },
              "BUSY": {
                "bit": 15,
                "description": "Bus busy"
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert"
              },
              "TIMEOUT": {
                "bit": 12,
                "description": "Timeout or t_low detection\n              flag"
              },
              "PECERR": {
                "bit": 11,
                "description": "PEC Error in reception"
              },
              "OVR": {
                "bit": 10,
                "description": "Overrun/Underrun (slave\n              mode)"
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost"
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error"
              },
              "TCR": {
                "bit": 7,
                "description": "Transfer Complete Reload"
              },
              "TC": {
                "bit": 6,
                "description": "Transfer Complete (master\n              mode)"
              },
              "STOPF": {
                "bit": 5,
                "description": "Stop detection flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "Not acknowledge received\n              flag"
              },
              "ADDR": {
                "bit": 3,
                "description": "Address matched (slave\n              mode)"
              },
              "RXNE": {
                "bit": 2,
                "description": "Receive data register not empty\n              (receivers)"
              },
              "TXIS": {
                "bit": 1,
                "description": "Transmit interrupt status\n              (transmitters)"
              },
              "TXE": {
                "bit": 0,
                "description": "Transmit data register empty\n              (transmitters)"
              }
            },
            "ICR": {
              "ALERTCF": {
                "bit": 13,
                "description": "Alert flag clear"
              },
              "TIMOUTCF": {
                "bit": 12,
                "description": "Timeout detection flag\n              clear"
              },
              "PECCF": {
                "bit": 11,
                "description": "PEC Error flag clear"
              },
              "OVRCF": {
                "bit": 10,
                "description": "Overrun/Underrun flag\n              clear"
              },
              "ARLOCF": {
                "bit": 9,
                "description": "Arbitration lost flag\n              clear"
              },
              "BERRCF": {
                "bit": 8,
                "description": "Bus error flag clear"
              },
              "STOPCF": {
                "bit": 5,
                "description": "Stop detection flag clear"
              },
              "NACKCF": {
                "bit": 4,
                "description": "Not Acknowledge flag clear"
              },
              "ADDRCF": {
                "bit": 3,
                "description": "Address Matched flag clear"
              }
            },
            "PECR": {
              "PEC": {
                "bit": 0,
                "description": "Packet error checking\n              register",
                "width": 8
              }
            },
            "RXDR": {
              "RXDATA": {
                "bit": 0,
                "description": "8-bit receive data",
                "width": 8
              }
            },
            "TXDR": {
              "TXDATA": {
                "bit": 0,
                "description": "8-bit transmit data",
                "width": 8
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000"
            },
            {
              "name": "WWDG",
              "base": "0x40002C00",
              "irq": 0
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "WINR": {
              "offset": "0x10",
              "size": 32,
              "description": "Window register"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider",
                "width": 3
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload\n              value",
                "width": 12
              }
            },
            "SR": {
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value\n              update"
              },
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value\n              update"
              },
              "WVU": {
                "bit": 2,
                "description": "Watchdog counter window value\n              update"
              }
            },
            "WINR": {
              "WIN": {
                "bit": 0,
                "description": "Watchdog counter window\n              value",
                "width": 12
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002800",
              "irq": 3
            }
          ],
          "registers": {
            "TR": {
              "offset": "0x00",
              "size": 32,
              "description": "time register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "date register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "control register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "initialization and status\n          register"
            },
            "PRER": {
              "offset": "0x10",
              "size": 32,
              "description": "prescaler register"
            },
            "WUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "wakeup timer register"
            },
            "ALRMAR": {
              "offset": "0x1C",
              "size": 32,
              "description": "alarm A register"
            },
            "ALRMBR": {
              "offset": "0x20",
              "size": 32,
              "description": "alarm B register"
            },
            "WPR": {
              "offset": "0x24",
              "size": 32,
              "description": "write protection register"
            },
            "SSR": {
              "offset": "0x28",
              "size": 32,
              "description": "sub second register"
            },
            "SHIFTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "shift control register"
            },
            "TSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "time stamp time register"
            },
            "TSDR": {
              "offset": "0x34",
              "size": 32,
              "description": "time stamp date register"
            },
            "TSSSR": {
              "offset": "0x38",
              "size": 32,
              "description": "timestamp sub second register"
            },
            "CALR": {
              "offset": "0x3C",
              "size": 32,
              "description": "calibration register"
            },
            "TAFCR": {
              "offset": "0x40",
              "size": 32,
              "description": "tamper and alternate function configuration\n          register"
            },
            "ALRMASSR": {
              "offset": "0x44",
              "size": 32,
              "description": "alarm A sub second register"
            },
            "ALRMBSSR": {
              "offset": "0x48",
              "size": 32,
              "description": "alarm B sub second register"
            },
            "BKP0R": {
              "offset": "0x50",
              "size": 32,
              "description": "backup register"
            },
            "BKP1R": {
              "offset": "0x54",
              "size": 32,
              "description": "backup register"
            },
            "BKP2R": {
              "offset": "0x58",
              "size": 32,
              "description": "backup register"
            },
            "BKP3R": {
              "offset": "0x5C",
              "size": 32,
              "description": "backup register"
            },
            "BKP4R": {
              "offset": "0x60",
              "size": 32,
              "description": "backup register"
            },
            "BKP5R": {
              "offset": "0x64",
              "size": 32,
              "description": "backup register"
            },
            "BKP6R": {
              "offset": "0x68",
              "size": 32,
              "description": "backup register"
            },
            "BKP7R": {
              "offset": "0x6C",
              "size": 32,
              "description": "backup register"
            },
            "BKP8R": {
              "offset": "0x70",
              "size": 32,
              "description": "backup register"
            },
            "BKP9R": {
              "offset": "0x74",
              "size": 32,
              "description": "backup register"
            },
            "BKP10R": {
              "offset": "0x78",
              "size": 32,
              "description": "backup register"
            },
            "BKP11R": {
              "offset": "0x7C",
              "size": 32,
              "description": "backup register"
            },
            "BKP12R": {
              "offset": "0x80",
              "size": 32,
              "description": "backup register"
            },
            "BKP13R": {
              "offset": "0x84",
              "size": 32,
              "description": "backup register"
            },
            "BKP14R": {
              "offset": "0x88",
              "size": 32,
              "description": "backup register"
            },
            "BKP15R": {
              "offset": "0x8C",
              "size": 32,
              "description": "backup register"
            },
            "BKP16R": {
              "offset": "0x90",
              "size": 32,
              "description": "backup register"
            },
            "BKP17R": {
              "offset": "0x94",
              "size": 32,
              "description": "backup register"
            },
            "BKP18R": {
              "offset": "0x98",
              "size": 32,
              "description": "backup register"
            },
            "BKP19R": {
              "offset": "0x9C",
              "size": 32,
              "description": "backup register"
            },
            "BKP20R": {
              "offset": "0xA0",
              "size": 32,
              "description": "backup register"
            },
            "BKP21R": {
              "offset": "0xA4",
              "size": 32,
              "description": "backup register"
            },
            "BKP22R": {
              "offset": "0xA8",
              "size": 32,
              "description": "backup register"
            },
            "BKP23R": {
              "offset": "0xAC",
              "size": 32,
              "description": "backup register"
            },
            "BKP24R": {
              "offset": "0xB0",
              "size": 32,
              "description": "backup register"
            },
            "BKP25R": {
              "offset": "0xB4",
              "size": 32,
              "description": "backup register"
            },
            "BKP26R": {
              "offset": "0xB8",
              "size": 32,
              "description": "backup register"
            },
            "BKP27R": {
              "offset": "0xBC",
              "size": 32,
              "description": "backup register"
            },
            "BKP28R": {
              "offset": "0xC0",
              "size": 32,
              "description": "backup register"
            },
            "BKP29R": {
              "offset": "0xC4",
              "size": 32,
              "description": "backup register"
            },
            "BKP30R": {
              "offset": "0xC8",
              "size": 32,
              "description": "backup register"
            },
            "BKP31R": {
              "offset": "0xCC",
              "size": 32,
              "description": "backup register"
            }
          },
          "bits": {
            "TR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "DR": {
              "YT": {
                "bit": 20,
                "description": "Year tens in BCD format",
                "width": 4
              },
              "YU": {
                "bit": 16,
                "description": "Year units in BCD format",
                "width": 4
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "CR": {
              "WCKSEL": {
                "bit": 0,
                "description": "Wakeup clock selection",
                "width": 3
              },
              "TSEDGE": {
                "bit": 3,
                "description": "Time-stamp event active\n              edge"
              },
              "REFCKON": {
                "bit": 4,
                "description": "Reference clock detection enable (50 or\n              60 Hz)"
              },
              "BYPSHAD": {
                "bit": 5,
                "description": "Bypass the shadow\n              registers"
              },
              "FMT": {
                "bit": 6,
                "description": "Hour format"
              },
              "ALRAE": {
                "bit": 8,
                "description": "Alarm A enable"
              },
              "ALRBE": {
                "bit": 9,
                "description": "Alarm B enable"
              },
              "WUTE": {
                "bit": 10,
                "description": "Wakeup timer enable"
              },
              "TSE": {
                "bit": 11,
                "description": "Time stamp enable"
              },
              "ALRAIE": {
                "bit": 12,
                "description": "Alarm A interrupt enable"
              },
              "ALRBIE": {
                "bit": 13,
                "description": "Alarm B interrupt enable"
              },
              "WUTIE": {
                "bit": 14,
                "description": "Wakeup timer interrupt\n              enable"
              },
              "TSIE": {
                "bit": 15,
                "description": "Time-stamp interrupt\n              enable"
              },
              "ADD1H": {
                "bit": 16,
                "description": "Add 1 hour (summer time\n              change)"
              },
              "SUB1H": {
                "bit": 17,
                "description": "Subtract 1 hour (winter time\n              change)"
              },
              "BKP": {
                "bit": 18,
                "description": "Backup"
              },
              "COSEL": {
                "bit": 19,
                "description": "Calibration output\n              selection"
              },
              "POL": {
                "bit": 20,
                "description": "Output polarity"
              },
              "OSEL": {
                "bit": 21,
                "description": "Output selection",
                "width": 2
              },
              "COE": {
                "bit": 23,
                "description": "Calibration output enable"
              }
            },
            "ISR": {
              "TAMP1F": {
                "bit": 13,
                "description": "Tamper detection flag"
              },
              "TSOVF": {
                "bit": 12,
                "description": "Time-stamp overflow flag"
              },
              "TSF": {
                "bit": 11,
                "description": "Time-stamp flag"
              },
              "WUTF": {
                "bit": 10,
                "description": "Wakeup timer flag"
              },
              "ALRBF": {
                "bit": 9,
                "description": "Alarm B flag"
              },
              "ALRAF": {
                "bit": 8,
                "description": "Alarm A flag"
              },
              "INIT": {
                "bit": 7,
                "description": "Initialization mode"
              },
              "INITF": {
                "bit": 6,
                "description": "Initialization flag"
              },
              "RSF": {
                "bit": 5,
                "description": "Registers synchronization\n              flag"
              },
              "INITS": {
                "bit": 4,
                "description": "Initialization status flag"
              },
              "WUTWF": {
                "bit": 2,
                "description": "Wakeup timer write flag"
              },
              "ALRBWF": {
                "bit": 1,
                "description": "Alarm B write flag"
              },
              "ALRAWF": {
                "bit": 0,
                "description": "Alarm A write flag"
              },
              "SHPF": {
                "bit": 3,
                "description": "Shift operation pending"
              },
              "TAMP2F": {
                "bit": 14,
                "description": "RTC_TAMP2 detection flag"
              },
              "TAMP3F": {
                "bit": 15,
                "description": "RTC_TAMP3 detection flag"
              },
              "RECALPF": {
                "bit": 16,
                "description": "Recalibration pending Flag"
              }
            },
            "PRER": {
              "PREDIV_A": {
                "bit": 16,
                "description": "Asynchronous prescaler\n              factor",
                "width": 7
              },
              "PREDIV_S": {
                "bit": 0,
                "description": "Synchronous prescaler\n              factor",
                "width": 15
              }
            },
            "WUTR": {
              "WUT": {
                "bit": 0,
                "description": "Wakeup auto-reload value\n              bits",
                "width": 16
              }
            },
            "ALRMAR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm A date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm A hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm A minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm A seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "ALRMBR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm B date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm B hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm B minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm B seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "WPR": {
              "KEY": {
                "bit": 0,
                "description": "Write protection key",
                "width": 8
              }
            },
            "SSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "SHIFTR": {
              "ADD1S": {
                "bit": 31,
                "description": "Add one second"
              },
              "SUBFS": {
                "bit": 0,
                "description": "Subtract a fraction of a\n              second",
                "width": 15
              }
            },
            "TSTR": {
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              }
            },
            "TSDR": {
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "TSSSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "CALR": {
              "CALP": {
                "bit": 15,
                "description": "Increase frequency of RTC by 488.5\n              ppm"
              },
              "CALW8": {
                "bit": 14,
                "description": "Use an 8-second calibration cycle\n              period"
              },
              "CALW16": {
                "bit": 13,
                "description": "Use a 16-second calibration cycle\n              period"
              },
              "CALM": {
                "bit": 0,
                "description": "Calibration minus",
                "width": 9
              }
            },
            "TAFCR": {
              "TAMP1E": {
                "bit": 0,
                "description": "Tamper 1 detection enable"
              },
              "TAMP1TRG": {
                "bit": 1,
                "description": "Active level for tamper 1"
              },
              "TAMPIE": {
                "bit": 2,
                "description": "Tamper interrupt enable"
              },
              "TAMP2E": {
                "bit": 3,
                "description": "Tamper 2 detection enable"
              },
              "TAMP2TRG": {
                "bit": 4,
                "description": "Active level for tamper 2"
              },
              "TAMPTS": {
                "bit": 7,
                "description": "Activate timestamp on tamper detection\n              event"
              },
              "TAMPFREQ": {
                "bit": 8,
                "description": "Tamper sampling frequency",
                "width": 3
              },
              "TAMPFLT": {
                "bit": 11,
                "description": "Tamper filter count",
                "width": 2
              },
              "TAMPPRCH": {
                "bit": 13,
                "description": "Tamper precharge duration",
                "width": 2
              },
              "TAMPPUDIS": {
                "bit": 15,
                "description": "TAMPER pull-up disable"
              },
              "PC13VALUE": {
                "bit": 18,
                "description": "PC13 value"
              },
              "PC13MODE": {
                "bit": 19,
                "description": "PC13 mode"
              },
              "PC14VALUE": {
                "bit": 20,
                "description": "PC14 value"
              },
              "PC14MODE": {
                "bit": 21,
                "description": "PC 14 mode"
              },
              "PC15VALUE": {
                "bit": 22,
                "description": "PC15 value"
              },
              "PC15MODE": {
                "bit": 23,
                "description": "PC15 mode"
              }
            },
            "ALRMASSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "ALRMBSSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "BKP0R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP1R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP2R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP3R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP4R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP5R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP6R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP7R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP8R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP9R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP10R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP11R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP12R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP13R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP14R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP15R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP16R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP17R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP18R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP19R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP20R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP21R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP22R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP23R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP24R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP25R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP26R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP27R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP28R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP29R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP30R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP31R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC1",
              "base": "0x40007400"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SWTRIGR": {
              "offset": "0x04",
              "size": 32,
              "description": "software trigger register"
            },
            "DHR12R1": {
              "offset": "0x08",
              "size": 32,
              "description": "channel1 12-bit right-aligned data holding\n          register"
            },
            "DHR12L1": {
              "offset": "0x0C",
              "size": 32,
              "description": "channel1 12-bit left aligned data holding\n          register"
            },
            "DHR8R1": {
              "offset": "0x10",
              "size": 32,
              "description": "channel1 8-bit right aligned data holding\n          register"
            },
            "DHR12R2": {
              "offset": "0x14",
              "size": 32,
              "description": "channel2 12-bit right aligned data holding\n          register"
            },
            "DHR12L2": {
              "offset": "0x18",
              "size": 32,
              "description": "channel2 12-bit left aligned data holding\n          register"
            },
            "DHR8R2": {
              "offset": "0x1C",
              "size": 32,
              "description": "channel2 8-bit right-aligned data holding\n          register"
            },
            "DHR12RD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dual DAC 12-bit right-aligned data holding\n          register"
            },
            "DHR12LD": {
              "offset": "0x24",
              "size": 32,
              "description": "DUAL DAC 12-bit left aligned data holding\n          register"
            },
            "DHR8RD": {
              "offset": "0x28",
              "size": 32,
              "description": "DUAL DAC 8-bit right aligned data holding\n          register"
            },
            "DOR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "channel1 data output register"
            },
            "DOR2": {
              "offset": "0x30",
              "size": 32,
              "description": "channel2 data output register"
            },
            "SR": {
              "offset": "0x34",
              "size": 32,
              "description": "status register"
            }
          },
          "bits": {
            "CR": {
              "DMAUDRIE2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun interrupt\n              enable"
              },
              "DMAEN2": {
                "bit": 28,
                "description": "DAC channel2 DMA enable"
              },
              "MAMP2": {
                "bit": 24,
                "description": "DAC channel2 mask/amplitude\n              selector",
                "width": 4
              },
              "WAVE2": {
                "bit": 22,
                "description": "DAC channel2 noise/triangle wave\n              generation enable",
                "width": 2
              },
              "TSEL2": {
                "bit": 19,
                "description": "DAC channel2 trigger\n              selection",
                "width": 3
              },
              "TEN2": {
                "bit": 18,
                "description": "DAC channel2 trigger\n              enable"
              },
              "BOFF2": {
                "bit": 17,
                "description": "DAC channel2 output buffer\n              disable"
              },
              "EN2": {
                "bit": 16,
                "description": "DAC channel2 enable"
              },
              "DMAUDRIE1": {
                "bit": 13,
                "description": "DAC channel1 DMA Underrun Interrupt\n              enable"
              },
              "DMAEN1": {
                "bit": 12,
                "description": "DAC channel1 DMA enable"
              },
              "MAMP1": {
                "bit": 8,
                "description": "DAC channel1 mask/amplitude\n              selector",
                "width": 4
              },
              "WAVE1": {
                "bit": 6,
                "description": "DAC channel1 noise/triangle wave\n              generation enable",
                "width": 2
              },
              "TSEL1": {
                "bit": 3,
                "description": "DAC channel1 trigger\n              selection",
                "width": 3
              },
              "TEN1": {
                "bit": 2,
                "description": "DAC channel1 trigger\n              enable"
              },
              "BOFF1": {
                "bit": 1,
                "description": "DAC channel1 output buffer\n              disable"
              },
              "EN1": {
                "bit": 0,
                "description": "DAC channel1 enable"
              }
            },
            "SWTRIGR": {
              "SWTRIG2": {
                "bit": 1,
                "description": "DAC channel2 software\n              trigger"
              },
              "SWTRIG1": {
                "bit": 0,
                "description": "DAC channel1 software\n              trigger"
              }
            },
            "DHR12R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12L1": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DHR12R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12L2": {
              "DACC2DHR": {
                "bit": 4,
                "description": "DAC channel2 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DHR12RD": {
              "DACC2DHR": {
                "bit": 16,
                "description": "DAC channel2 12-bit right-aligned\n              data",
                "width": 12
              },
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12LD": {
              "DACC2DHR": {
                "bit": 20,
                "description": "DAC channel2 12-bit left-aligned\n              data",
                "width": 12
              },
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8RD": {
              "DACC2DHR": {
                "bit": 8,
                "description": "DAC channel2 8-bit right-aligned\n              data",
                "width": 8
              },
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DOR1": {
              "DACC1DOR": {
                "bit": 0,
                "description": "DAC channel1 data output",
                "width": 12
              }
            },
            "DOR2": {
              "DACC2DOR": {
                "bit": 0,
                "description": "DAC channel2 data output",
                "width": 12
              }
            },
            "SR": {
              "DMAUDR2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun\n              flag"
              },
              "DMAUDR1": {
                "bit": 13,
                "description": "DAC channel1 DMA underrun\n              flag"
              }
            }
          }
        },
        "DBGMCU": {
          "instances": [
            {
              "name": "DBGMCU",
              "base": "0xE0042000"
            }
          ],
          "registers": {
            "IDCODE": {
              "offset": "0x00",
              "size": 32,
              "description": "MCU Device ID Code Register"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Debug MCU Configuration\n          Register"
            },
            "APB1FZ": {
              "offset": "0x08",
              "size": 32,
              "description": "APB Low Freeze Register"
            },
            "APB2FZ": {
              "offset": "0x0C",
              "size": 32,
              "description": "APB High Freeze Register"
            }
          },
          "bits": {
            "IDCODE": {
              "DEV_ID": {
                "bit": 0,
                "description": "Device Identifier",
                "width": 12
              },
              "REV_ID": {
                "bit": 16,
                "description": "Revision Identifier",
                "width": 16
              }
            },
            "CR": {
              "DBG_SLEEP": {
                "bit": 0,
                "description": "Debug Sleep mode"
              },
              "DBG_STOP": {
                "bit": 1,
                "description": "Debug Stop Mode"
              },
              "DBG_STANDBY": {
                "bit": 2,
                "description": "Debug Standby Mode"
              },
              "TRACE_IOEN": {
                "bit": 5,
                "description": "Trace pin assignment\n              control"
              },
              "TRACE_MODE": {
                "bit": 6,
                "description": "Trace pin assignment\n              control",
                "width": 2
              }
            },
            "APB1FZ": {
              "DBG_TIM2_STOP": {
                "bit": 0,
                "description": "Debug Timer 2 stopped when Core is\n              halted"
              },
              "DBG_TIM3_STOP": {
                "bit": 1,
                "description": "Debug Timer 3 stopped when Core is\n              halted"
              },
              "DBG_TIM4_STOP": {
                "bit": 2,
                "description": "Debug Timer 4 stopped when Core is\n              halted"
              },
              "DBG_TIM5_STOP": {
                "bit": 3,
                "description": "Debug Timer 5 stopped when Core is\n              halted"
              },
              "DBG_TIM6_STOP": {
                "bit": 4,
                "description": "Debug Timer 6 stopped when Core is\n              halted"
              },
              "DBG_TIM7_STOP": {
                "bit": 5,
                "description": "Debug Timer 7 stopped when Core is\n              halted"
              },
              "DBG_TIM12_STOP": {
                "bit": 6,
                "description": "Debug Timer 12 stopped when Core is\n              halted"
              },
              "DBG_TIM13_STOP": {
                "bit": 7,
                "description": "Debug Timer 13 stopped when Core is\n              halted"
              },
              "DBG_TIMER14_STOP": {
                "bit": 8,
                "description": "Debug Timer 14 stopped when Core is\n              halted"
              },
              "DBG_TIM18_STOP": {
                "bit": 9,
                "description": "Debug Timer 18 stopped when Core is\n              halted"
              },
              "DBG_RTC_STOP": {
                "bit": 10,
                "description": "Debug RTC stopped when Core is\n              halted"
              },
              "DBG_WWDG_STOP": {
                "bit": 11,
                "description": "Debug Window Wachdog stopped when Core\n              is halted"
              },
              "DBG_IWDG_STOP": {
                "bit": 12,
                "description": "Debug Independent Wachdog stopped when\n              Core is halted"
              },
              "I2C1_SMBUS_TIMEOUT": {
                "bit": 21,
                "description": "SMBUS timeout mode stopped when Core is\n              halted"
              },
              "I2C2_SMBUS_TIMEOUT": {
                "bit": 22,
                "description": "SMBUS timeout mode stopped when Core is\n              halted"
              },
              "DBG_CAN_STOP": {
                "bit": 25,
                "description": "Debug CAN stopped when core is\n              halted"
              }
            },
            "APB2FZ": {
              "DBG_TIM15_STOP": {
                "bit": 2,
                "description": "Debug Timer 15 stopped when Core is\n              halted"
              },
              "DBG_TIM16_STOP": {
                "bit": 3,
                "description": "Debug Timer 16 stopped when Core is\n              halted"
              },
              "DBG_TIM17_STO": {
                "bit": 4,
                "description": "Debug Timer 17 stopped when Core is\n              halted"
              },
              "DBG_TIM19_STOP": {
                "bit": 5,
                "description": "Debug Timer 19 stopped when Core is\n              halted"
              }
            }
          }
        },
        "COMP": {
          "instances": [
            {
              "name": "SYSCFG_COMP_OPAMP",
              "base": "0x40010000"
            }
          ],
          "registers": {
            "SYSCFG_CFGR1": {
              "offset": "0x00",
              "size": 32,
              "description": "configuration register 1"
            },
            "SYSCFG_EXTICR1": {
              "offset": "0x08",
              "size": 32,
              "description": "external interrupt configuration register\n          1"
            },
            "SYSCFG_EXTICR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "external interrupt configuration register\n          2"
            },
            "SYSCFG_EXTICR3": {
              "offset": "0x10",
              "size": 32,
              "description": "external interrupt configuration register\n          3"
            },
            "SYSCFG_EXTICR4": {
              "offset": "0x14",
              "size": 32,
              "description": "external interrupt configuration register\n          4"
            },
            "SYSCFG_CFGR2": {
              "offset": "0x18",
              "size": 32,
              "description": "configuration register 2"
            },
            "SYSCFG_RCR": {
              "offset": "0x04",
              "size": 32,
              "description": "CCM SRAM protection register"
            },
            "SYSCFG_CFGR3": {
              "offset": "0x50",
              "size": 32,
              "description": "configuration register 3"
            },
            "OPAMP2_CSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "OPAMP2 control register"
            },
            "COMP2_CSR": {
              "offset": "0x20",
              "size": 32,
              "description": "control and status register"
            },
            "COMP4_CSR": {
              "offset": "0x28",
              "size": 32,
              "description": "control and status register"
            },
            "COMP6_CSR": {
              "offset": "0x30",
              "size": 32,
              "description": "control and status register"
            }
          },
          "bits": {
            "SYSCFG_CFGR1": {
              "MEM_MODE": {
                "bit": 0,
                "description": "Memory mapping selection\n              bits",
                "width": 2
              },
              "USB_IT_RMP": {
                "bit": 5,
                "description": "USB interrupt remap"
              },
              "TIM1_ITR_RMP": {
                "bit": 6,
                "description": "Timer 1 ITR3 selection"
              },
              "DAC_TRIG_RMP": {
                "bit": 7,
                "description": "DAC trigger remap (when TSEL =\n              001)"
              },
              "ADC24_DMA_RMP": {
                "bit": 8,
                "description": "ADC24 DMA remapping bit"
              },
              "TIM16_DMA_RMP": {
                "bit": 11,
                "description": "TIM16 DMA request remapping\n              bit"
              },
              "TIM17_DMA_RMP": {
                "bit": 12,
                "description": "TIM17 DMA request remapping\n              bit"
              },
              "TIM6_DAC1_DMA_RMP": {
                "bit": 13,
                "description": "TIM6 and DAC1 DMA request remapping\n              bit"
              },
              "TIM7_DAC2_DMA_RMP": {
                "bit": 14,
                "description": "TIM7 and DAC2 DMA request remapping\n              bit"
              },
              "I2C_PB6_FM": {
                "bit": 16,
                "description": "Fast Mode Plus (FM+) driving capability\n              activation bits."
              },
              "I2C_PB7_FM": {
                "bit": 17,
                "description": "Fast Mode Plus (FM+) driving capability\n              activation bits."
              },
              "I2C_PB8_FM": {
                "bit": 18,
                "description": "Fast Mode Plus (FM+) driving capability\n              activation bits."
              },
              "I2C_PB9_FM": {
                "bit": 19,
                "description": "Fast Mode Plus (FM+) driving capability\n              activation bits."
              },
              "I2C1_FM": {
                "bit": 20,
                "description": "I2C1 Fast Mode Plus"
              },
              "I2C2_FM": {
                "bit": 21,
                "description": "I2C2 Fast Mode Plus"
              },
              "ENCODER_MODE": {
                "bit": 22,
                "description": "Encoder mode",
                "width": 2
              },
              "FPU_IT": {
                "bit": 26,
                "description": "Interrupt enable bits from\n              FPU",
                "width": 6
              }
            },
            "SYSCFG_EXTICR1": {
              "EXTI3": {
                "bit": 12,
                "description": "EXTI 3 configuration bits",
                "width": 4
              },
              "EXTI2": {
                "bit": 8,
                "description": "EXTI 2 configuration bits",
                "width": 4
              },
              "EXTI1": {
                "bit": 4,
                "description": "EXTI 1 configuration bits",
                "width": 4
              },
              "EXTI0": {
                "bit": 0,
                "description": "EXTI 0 configuration bits",
                "width": 4
              }
            },
            "SYSCFG_EXTICR2": {
              "EXTI7": {
                "bit": 12,
                "description": "EXTI 7 configuration bits",
                "width": 4
              },
              "EXTI6": {
                "bit": 8,
                "description": "EXTI 6 configuration bits",
                "width": 4
              },
              "EXTI5": {
                "bit": 4,
                "description": "EXTI 5 configuration bits",
                "width": 4
              },
              "EXTI4": {
                "bit": 0,
                "description": "EXTI 4 configuration bits",
                "width": 4
              }
            },
            "SYSCFG_EXTICR3": {
              "EXTI11": {
                "bit": 12,
                "description": "EXTI 11 configuration bits",
                "width": 4
              },
              "EXTI10": {
                "bit": 8,
                "description": "EXTI 10 configuration bits",
                "width": 4
              },
              "EXTI9": {
                "bit": 4,
                "description": "EXTI 9 configuration bits",
                "width": 4
              },
              "EXTI8": {
                "bit": 0,
                "description": "EXTI 8 configuration bits",
                "width": 4
              }
            },
            "SYSCFG_EXTICR4": {
              "EXTI15": {
                "bit": 12,
                "description": "EXTI 15 configuration bits",
                "width": 4
              },
              "EXTI14": {
                "bit": 8,
                "description": "EXTI 14 configuration bits",
                "width": 4
              },
              "EXTI13": {
                "bit": 4,
                "description": "EXTI 13 configuration bits",
                "width": 4
              },
              "EXTI12": {
                "bit": 0,
                "description": "EXTI 12 configuration bits",
                "width": 4
              }
            },
            "SYSCFG_CFGR2": {
              "LOCUP_LOCK": {
                "bit": 0,
                "description": "Cortex-M0 LOCKUP bit enable\n              bit"
              },
              "SRAM_PARITY_LOCK": {
                "bit": 1,
                "description": "SRAM parity lock bit"
              },
              "PVD_LOCK": {
                "bit": 2,
                "description": "PVD lock enable bit"
              },
              "BYP_ADD_PAR": {
                "bit": 4,
                "description": "Bypass address bit 29 in parity\n              calculation"
              },
              "SRAM_PEF": {
                "bit": 8,
                "description": "SRAM parity flag"
              }
            },
            "SYSCFG_RCR": {
              "PAGE0_WP": {
                "bit": 0,
                "description": "CCM SRAM page write protection\n              bit"
              },
              "PAGE1_WP": {
                "bit": 1,
                "description": "CCM SRAM page write protection\n              bit"
              },
              "PAGE2_WP": {
                "bit": 2,
                "description": "CCM SRAM page write protection\n              bit"
              },
              "PAGE3_WP": {
                "bit": 3,
                "description": "CCM SRAM page write protection\n              bit"
              },
              "PAGE4_WP": {
                "bit": 4,
                "description": "CCM SRAM page write protection\n              bit"
              },
              "PAGE5_WP": {
                "bit": 5,
                "description": "CCM SRAM page write protection\n              bit"
              },
              "PAGE6_WP": {
                "bit": 6,
                "description": "CCM SRAM page write protection\n              bit"
              },
              "PAGE7_WP": {
                "bit": 7,
                "description": "CCM SRAM page write protection\n              bit"
              }
            },
            "SYSCFG_CFGR3": {
              "DAC1_TRIG5_RMP": {
                "bit": 17,
                "description": "DAC1_CH1 / DAC1_CH2 Trigger\n              remap"
              },
              "DAC1_TRIG3_RMP": {
                "bit": 16,
                "description": "DAC1_CH1 / DAC1_CH2 Trigger\n              remap"
              },
              "ADC2_DMA_RMP_1": {
                "bit": 9,
                "description": "ADC2 DMA controller remapping\n              bit"
              },
              "ADC2_DMA_RMP_0": {
                "bit": 6,
                "description": "ADC2 DMA channel remapping\n              bit",
                "width": 2
              },
              "I2C1_RX_DMA_RMP": {
                "bit": 4,
                "description": "I2C1_RX DMA remapping bit",
                "width": 2
              },
              "SPI1_TX_DMA_RMP": {
                "bit": 2,
                "description": "SPI1_TX DMA remapping bit",
                "width": 2
              },
              "SPI1_RX_DMA_RMP": {
                "bit": 0,
                "description": "SPI1_RX DMA remapping bit",
                "width": 2
              }
            },
            "OPAMP2_CSR": {
              "OPAMP2EN": {
                "bit": 0,
                "description": "OPAMP2 enable"
              },
              "FORCE_VP": {
                "bit": 1,
                "description": "FORCE_VP"
              },
              "VP_SEL": {
                "bit": 2,
                "description": "OPAMP2 Non inverting input\n              selection",
                "width": 2
              },
              "VM_SEL": {
                "bit": 5,
                "description": "OPAMP2 inverting input\n              selection",
                "width": 2
              },
              "TCM_EN": {
                "bit": 7,
                "description": "Timer controlled Mux mode\n              enable"
              },
              "VMS_SEL": {
                "bit": 8,
                "description": "OPAMP2 inverting input secondary\n              selection"
              },
              "VPS_SEL": {
                "bit": 9,
                "description": "OPAMP2 Non inverting input secondary\n              selection",
                "width": 2
              },
              "CALON": {
                "bit": 11,
                "description": "Calibration mode enable"
              },
              "CAL_SEL": {
                "bit": 12,
                "description": "Calibration selection",
                "width": 2
              },
              "PGA_GAIN": {
                "bit": 14,
                "description": "Gain in PGA mode",
                "width": 4
              },
              "USER_TRIM": {
                "bit": 18,
                "description": "User trimming enable"
              },
              "TRIMOFFSETP": {
                "bit": 19,
                "description": "Offset trimming value\n              (PMOS)",
                "width": 5
              },
              "TRIMOFFSETN": {
                "bit": 24,
                "description": "Offset trimming value\n              (NMOS)",
                "width": 5
              },
              "TSTREF": {
                "bit": 29,
                "description": "TSTREF"
              },
              "OUTCAL": {
                "bit": 30,
                "description": "OPAMP 2 ouput status flag"
              },
              "LOCK": {
                "bit": 31,
                "description": "OPAMP 2 lock"
              }
            },
            "COMP2_CSR": {
              "COMP2EN": {
                "bit": 0,
                "description": "Comparator 2 enable"
              },
              "COMP2MODE": {
                "bit": 2,
                "description": "Comparator 2 mode",
                "width": 2
              },
              "COMP2INSEL": {
                "bit": 4,
                "description": "Comparator 2 inverting input\n              selection",
                "width": 3
              },
              "COMP2INPSEL": {
                "bit": 7,
                "description": "Comparator 2 non inverted input\n              selection"
              },
              "COMP2INMSEL": {
                "bit": 9,
                "description": "Comparator 1inverting input\n              selection"
              },
              "COMP2_OUT_SEL": {
                "bit": 10,
                "description": "Comparator 2 output\n              selection",
                "width": 4
              },
              "COMP2POL": {
                "bit": 15,
                "description": "Comparator 2 output\n              polarity"
              },
              "COMP2HYST": {
                "bit": 16,
                "description": "Comparator 2 hysteresis",
                "width": 2
              },
              "COMP2_BLANKING": {
                "bit": 18,
                "description": "Comparator 2 blanking\n              source",
                "width": 3
              },
              "COMP2OUT": {
                "bit": 30,
                "description": "Comparator 2 output"
              },
              "COMP2LOCK": {
                "bit": 31,
                "description": "Comparator 2 lock"
              }
            },
            "COMP4_CSR": {
              "COMP4EN": {
                "bit": 0,
                "description": "Comparator 4 enable"
              },
              "COMP4MODE": {
                "bit": 2,
                "description": "Comparator 4 mode",
                "width": 2
              },
              "COMP4INSEL": {
                "bit": 4,
                "description": "Comparator 4 inverting input\n              selection",
                "width": 3
              },
              "COMP4INPSEL": {
                "bit": 7,
                "description": "Comparator 4 non inverted input\n              selection"
              },
              "COM4WINMODE": {
                "bit": 9,
                "description": "Comparator 4 window mode"
              },
              "COMP4_OUT_SEL": {
                "bit": 10,
                "description": "Comparator 4 output\n              selection",
                "width": 4
              },
              "COMP4POL": {
                "bit": 15,
                "description": "Comparator 4 output\n              polarity"
              },
              "COMP4HYST": {
                "bit": 16,
                "description": "Comparator 4 hysteresis",
                "width": 2
              },
              "COMP4_BLANKING": {
                "bit": 18,
                "description": "Comparator 4 blanking\n              source",
                "width": 3
              },
              "COMP4OUT": {
                "bit": 30,
                "description": "Comparator 4 output"
              },
              "COMP4LOCK": {
                "bit": 31,
                "description": "Comparator 4 lock"
              }
            },
            "COMP6_CSR": {
              "COMP6EN": {
                "bit": 0,
                "description": "Comparator 6 enable"
              },
              "COMP6MODE": {
                "bit": 2,
                "description": "Comparator 6 mode",
                "width": 2
              },
              "COMP6INSEL": {
                "bit": 4,
                "description": "Comparator 6 inverting input\n              selection",
                "width": 3
              },
              "COMP6INPSEL": {
                "bit": 7,
                "description": "Comparator 6 non inverted input\n              selection"
              },
              "COM6WINMODE": {
                "bit": 9,
                "description": "Comparator 6 window mode"
              },
              "COMP6_OUT_SEL": {
                "bit": 10,
                "description": "Comparator 6 output\n              selection",
                "width": 4
              },
              "COMP6POL": {
                "bit": 15,
                "description": "Comparator 6 output\n              polarity"
              },
              "COMP6HYST": {
                "bit": 16,
                "description": "Comparator 6 hysteresis",
                "width": 2
              },
              "COMP6_BLANKING": {
                "bit": 18,
                "description": "Comparator 6 blanking\n              source",
                "width": 3
              },
              "COMP6OUT": {
                "bit": 30,
                "description": "Comparator 6 output"
              },
              "COMP6LOCK": {
                "bit": 31,
                "description": "Comparator 6 lock"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            },
            {
              "name": "NVIC_STIR",
              "base": "0xE000EF00"
            }
          ],
          "registers": {
            "ISER0": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER1": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER2": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER0": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ICER1": {
              "offset": "0x84",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ICER2": {
              "offset": "0x88",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ISPR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "ICPR1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "ICPR2": {
              "offset": "0x188",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "IABR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IPR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR8": {
              "offset": "0x320",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR9": {
              "offset": "0x324",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR10": {
              "offset": "0x328",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR11": {
              "offset": "0x32C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR12": {
              "offset": "0x330",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR13": {
              "offset": "0x334",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR14": {
              "offset": "0x338",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR15": {
              "offset": "0x33C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR16": {
              "offset": "0x340",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR17": {
              "offset": "0x344",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR18": {
              "offset": "0x348",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR19": {
              "offset": "0x34C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR20": {
              "offset": "0x350",
              "size": 32,
              "description": "Interrupt Priority Register"
            }
          },
          "bits": {
            "ISER0": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER1": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER2": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER2": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR2": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR2": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "IABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR2": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IPR0": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR1": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR2": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR3": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR4": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR5": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR6": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR7": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR8": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR9": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR10": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR11": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR12": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR13": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR14": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR15": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR16": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR17": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR18": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR19": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR20": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            }
          }
        },
        "FPU": {
          "instances": [
            {
              "name": "FPU",
              "base": "0xE000EF34",
              "irq": 81
            },
            {
              "name": "FPU_CPACR",
              "base": "0xE000ED88"
            }
          ],
          "registers": {
            "FPCCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Floating-point context control\n          register"
            },
            "FPCAR": {
              "offset": "0x04",
              "size": 32,
              "description": "Floating-point context address\n          register"
            },
            "FPSCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Floating-point status control\n          register"
            }
          },
          "bits": {
            "FPCCR": {
              "LSPACT": {
                "bit": 0,
                "description": "LSPACT"
              },
              "USER": {
                "bit": 1,
                "description": "USER"
              },
              "THREAD": {
                "bit": 3,
                "description": "THREAD"
              },
              "HFRDY": {
                "bit": 4,
                "description": "HFRDY"
              },
              "MMRDY": {
                "bit": 5,
                "description": "MMRDY"
              },
              "BFRDY": {
                "bit": 6,
                "description": "BFRDY"
              },
              "MONRDY": {
                "bit": 8,
                "description": "MONRDY"
              },
              "LSPEN": {
                "bit": 30,
                "description": "LSPEN"
              },
              "ASPEN": {
                "bit": 31,
                "description": "ASPEN"
              }
            },
            "FPCAR": {
              "ADDRESS": {
                "bit": 3,
                "description": "Location of unpopulated\n              floating-point",
                "width": 29
              }
            },
            "FPSCR": {
              "IOC": {
                "bit": 0,
                "description": "Invalid operation cumulative exception\n              bit"
              },
              "DZC": {
                "bit": 1,
                "description": "Division by zero cumulative exception\n              bit."
              },
              "OFC": {
                "bit": 2,
                "description": "Overflow cumulative exception\n              bit"
              },
              "UFC": {
                "bit": 3,
                "description": "Underflow cumulative exception\n              bit"
              },
              "IXC": {
                "bit": 4,
                "description": "Inexact cumulative exception\n              bit"
              },
              "IDC": {
                "bit": 7,
                "description": "Input denormal cumulative exception\n              bit."
              },
              "RMode": {
                "bit": 22,
                "description": "Rounding Mode control\n              field",
                "width": 2
              },
              "FZ": {
                "bit": 24,
                "description": "Flush-to-zero mode control\n              bit:"
              },
              "DN": {
                "bit": 25,
                "description": "Default NaN mode control\n              bit"
              },
              "AHP": {
                "bit": 26,
                "description": "Alternative half-precision control\n              bit"
              },
              "V": {
                "bit": 28,
                "description": "Overflow condition code\n              flag"
              },
              "C": {
                "bit": 29,
                "description": "Carry condition code flag"
              },
              "Z": {
                "bit": 30,
                "description": "Zero condition code flag"
              },
              "N": {
                "bit": 31,
                "description": "Negative condition code\n              flag"
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0xE000ED90"
            }
          ],
          "registers": {
            "MPU_TYPER": {
              "offset": "0x00",
              "size": 32,
              "description": "MPU type register"
            },
            "MPU_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "MPU control register"
            },
            "MPU_RNR": {
              "offset": "0x08",
              "size": 32,
              "description": "MPU region number register"
            },
            "MPU_RBAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "MPU region base address\n          register"
            },
            "MPU_RASR": {
              "offset": "0x10",
              "size": 32,
              "description": "MPU region attribute and size\n          register"
            }
          },
          "bits": {
            "MPU_TYPER": {
              "SEPARATE": {
                "bit": 0,
                "description": "Separate flag"
              },
              "DREGION": {
                "bit": 8,
                "description": "Number of MPU data regions",
                "width": 8
              },
              "IREGION": {
                "bit": 16,
                "description": "Number of MPU instruction\n              regions",
                "width": 8
              }
            },
            "MPU_CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Enables the MPU"
              },
              "HFNMIENA": {
                "bit": 1,
                "description": "Enables the operation of MPU during hard\n              fault"
              },
              "PRIVDEFENA": {
                "bit": 2,
                "description": "Enable priviliged software access to\n              default memory map"
              }
            },
            "MPU_RNR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region",
                "width": 8
              }
            },
            "MPU_RBAR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region field",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU region number valid"
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address field",
                "width": 27
              }
            },
            "MPU_RASR": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "Size of the MPU protection\n              region",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Subregion disable bits",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "memory attribute"
              },
              "C": {
                "bit": 17,
                "description": "memory attribute"
              },
              "S": {
                "bit": 18,
                "description": "Shareable memory attribute"
              },
              "TEX": {
                "bit": 19,
                "description": "memory attribute",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access permission",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable\n              bit"
              }
            }
          }
        },
        "STK": {
          "instances": [
            {
              "name": "STK",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "SysTick control and status\n          register"
            },
            "LOAD": {
              "offset": "0x04",
              "size": 32,
              "description": "SysTick reload value register"
            },
            "VAL": {
              "offset": "0x08",
              "size": 32,
              "description": "SysTick current value register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "SysTick calibration value\n          register"
            }
          },
          "bits": {
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Counter enable"
              },
              "TICKINT": {
                "bit": 1,
                "description": "SysTick exception request\n              enable"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "Clock source selection"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "COUNTFLAG"
              }
            },
            "LOAD": {
              "RELOAD": {
                "bit": 0,
                "description": "RELOAD value",
                "width": 24
              }
            },
            "VAL": {
              "CURRENT": {
                "bit": 0,
                "description": "Current counter value",
                "width": 24
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Calibration value",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "SKEW flag: Indicates whether the TENMS\n              value is exact"
              },
              "NOREF": {
                "bit": 31,
                "description": "NOREF flag. Reads as zero"
              }
            }
          }
        },
        "SCB": {
          "instances": [
            {
              "name": "SCB",
              "base": "0xE000ED00"
            },
            {
              "name": "SCB_ACTRL",
              "base": "0xE000E008"
            }
          ],
          "registers": {
            "CPUID": {
              "offset": "0x00",
              "size": 32,
              "description": "CPUID base register"
            },
            "ICSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt control and state\n          register"
            },
            "VTOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Vector table offset register"
            },
            "AIRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Application interrupt and reset control\n          register"
            },
            "SCR": {
              "offset": "0x10",
              "size": 32,
              "description": "System control register"
            },
            "CCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Configuration and control\n          register"
            },
            "SHPR1": {
              "offset": "0x18",
              "size": 32,
              "description": "System handler priority\n          registers"
            },
            "SHPR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "System handler priority\n          registers"
            },
            "SHPR3": {
              "offset": "0x20",
              "size": 32,
              "description": "System handler priority\n          registers"
            },
            "SHCSR": {
              "offset": "0x24",
              "size": 32,
              "description": "System handler control and state\n          register"
            },
            "CFSR_UFSR_BFSR_MMFSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Configurable fault status\n          register"
            },
            "HFSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Hard fault status register"
            },
            "MMFAR": {
              "offset": "0x34",
              "size": 32,
              "description": "Memory management fault address\n          register"
            },
            "BFAR": {
              "offset": "0x38",
              "size": 32,
              "description": "Bus fault address register"
            },
            "AFSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Auxiliary fault status\n          register"
            }
          },
          "bits": {
            "CPUID": {
              "Revision": {
                "bit": 0,
                "description": "Revision number",
                "width": 4
              },
              "PartNo": {
                "bit": 4,
                "description": "Part number of the\n              processor",
                "width": 12
              },
              "Constant": {
                "bit": 16,
                "description": "Reads as 0xF",
                "width": 4
              },
              "Variant": {
                "bit": 20,
                "description": "Variant number",
                "width": 4
              },
              "Implementer": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active vector",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "Return to base level"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Pending vector",
                "width": 7
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt pending flag"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick exception clear-pending\n              bit"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick exception set-pending\n              bit"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PendSV clear-pending bit"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PendSV set-pending bit"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "NMI set-pending bit."
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 9,
                "description": "Vector table base offset\n              field",
                "width": 21
              }
            },
            "AIRCR": {
              "VECTRESET": {
                "bit": 0,
                "description": "VECTRESET"
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "VECTCLRACTIVE"
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "SYSRESETREQ"
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "PRIGROUP",
                "width": 3
              },
              "ENDIANESS": {
                "bit": 15,
                "description": "ENDIANESS"
              },
              "VECTKEYSTAT": {
                "bit": 16,
                "description": "Register key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "SLEEPONEXIT"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "SLEEPDEEP"
              },
              "SEVEONPEND": {
                "bit": 4,
                "description": "Send Event on Pending bit"
              }
            },
            "CCR": {
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "Configures how the processor enters\n              Thread mode"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "USERSETMPEND"
              },
              "UNALIGN__TRP": {
                "bit": 3,
                "description": "UNALIGN_ TRP"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "DIV_0_TRP"
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "BFHFNMIGN"
              },
              "STKALIGN": {
                "bit": 9,
                "description": "STKALIGN"
              }
            },
            "SHPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of system handler\n              4",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of system handler\n              5",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of system handler\n              6",
                "width": 8
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler\n              11",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler\n              14",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler\n              15",
                "width": 8
              }
            },
            "SHCSR": {
              "MEMFAULTACT": {
                "bit": 0,
                "description": "Memory management fault exception active\n              bit"
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "Bus fault exception active\n              bit"
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "Usage fault exception active\n              bit"
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "SVC call active bit"
              },
              "MONITORACT": {
                "bit": 8,
                "description": "Debug monitor active bit"
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "PendSV exception active\n              bit"
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "SysTick exception active\n              bit"
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "Usage fault exception pending\n              bit"
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "Memory management fault exception\n              pending bit"
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "Bus fault exception pending\n              bit"
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "SVC call pending bit"
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "Memory management fault enable\n              bit"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "Bus fault enable bit"
              },
              "USGFAULTENA": {
                "bit": 18,
                "description": "Usage fault enable bit"
              }
            },
            "CFSR_UFSR_BFSR_MMFSR": {
              "IACCVIOL": {
                "bit": 1,
                "description": "Instruction access violation\n              flag"
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "Memory manager fault on unstacking for a\n              return from exception"
              },
              "MSTKERR": {
                "bit": 4,
                "description": "Memory manager fault on stacking for\n              exception entry."
              },
              "MLSPERR": {
                "bit": 5,
                "description": "MLSPERR"
              },
              "MMARVALID": {
                "bit": 7,
                "description": "Memory Management Fault Address Register\n              (MMAR) valid flag"
              },
              "IBUSERR": {
                "bit": 8,
                "description": "Instruction bus error"
              },
              "PRECISERR": {
                "bit": 9,
                "description": "Precise data bus error"
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "Imprecise data bus error"
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "Bus fault on unstacking for a return\n              from exception"
              },
              "STKERR": {
                "bit": 12,
                "description": "Bus fault on stacking for exception\n              entry"
              },
              "LSPERR": {
                "bit": 13,
                "description": "Bus fault on floating-point lazy state\n              preservation"
              },
              "BFARVALID": {
                "bit": 15,
                "description": "Bus Fault Address Register (BFAR) valid\n              flag"
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "Undefined instruction usage\n              fault"
              },
              "INVSTATE": {
                "bit": 17,
                "description": "Invalid state usage fault"
              },
              "INVPC": {
                "bit": 18,
                "description": "Invalid PC load usage\n              fault"
              },
              "NOCP": {
                "bit": 19,
                "description": "No coprocessor usage\n              fault."
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "Unaligned access usage\n              fault"
              },
              "DIVBYZERO": {
                "bit": 25,
                "description": "Divide by zero usage fault"
              }
            },
            "HFSR": {
              "VECTTBL": {
                "bit": 1,
                "description": "Vector table hard fault"
              },
              "FORCED": {
                "bit": 30,
                "description": "Forced hard fault"
              },
              "DEBUG_VT": {
                "bit": 31,
                "description": "Reserved for Debug use"
              }
            },
            "MMFAR": {
              "MMFAR": {
                "bit": 0,
                "description": "Memory management fault\n              address",
                "width": 32
              }
            },
            "BFAR": {
              "BFAR": {
                "bit": 0,
                "description": "Bus fault address",
                "width": 32
              }
            },
            "AFSR": {
              "IMPDEF": {
                "bit": 0,
                "description": "Implementation defined",
                "width": 32
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 98,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG_IRQ_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_IRQ_IRQHandler"
          },
          {
            "number": 18,
            "name": "TAMP_IRQHandler"
          },
          {
            "number": 19,
            "name": "RTC_WKUP_IRQ_IRQHandler"
          },
          {
            "number": 20,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 21,
            "name": "RCC_IRQHandler"
          },
          {
            "number": 22,
            "name": "EXTI0_IRQ_IRQHandler"
          },
          {
            "number": 23,
            "name": "EXTI1_IRQ_IRQHandler"
          },
          {
            "number": 24,
            "name": "EXTI2_RI_IRQ_IRQHandler"
          },
          {
            "number": 25,
            "name": "EXTI3_IRQ_IRQHandler"
          },
          {
            "number": 26,
            "name": "EXTI4_IRQ_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA1_CH1_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA1_CH2_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA1_CH3_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA1_CH4_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA1_CH5_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA1_CH6_IRQHandler"
          },
          {
            "number": 33,
            "name": "DMA1_CH7_IRQHandler"
          },
          {
            "number": 34,
            "name": "ADC1_IRQ_IRQHandler"
          },
          {
            "number": 39,
            "name": "EXTI5_9_IRQ_IRQHandler"
          },
          {
            "number": 40,
            "name": "TIM15_IRQ_IRQHandler"
          },
          {
            "number": 41,
            "name": "TIM16_IRQ_IRQHandler"
          },
          {
            "number": 42,
            "name": "TIM17_IRQ_IRQHandler"
          },
          {
            "number": 44,
            "name": "TIM2_IRQHandler"
          },
          {
            "number": 47,
            "name": "I2C1_EV_IRQ_IRQHandler"
          },
          {
            "number": 48,
            "name": "I2C1_ER_IRQ_IRQHandler"
          },
          {
            "number": 49,
            "name": "I2C2_EV_IRQ_IRQHandler"
          },
          {
            "number": 50,
            "name": "I2C2_ER_IRQ_IRQHandler"
          },
          {
            "number": 53,
            "name": "USART1_IRQ_IRQHandler"
          },
          {
            "number": 54,
            "name": "USART2_IRQ_IRQHandler"
          },
          {
            "number": 55,
            "name": "USART3_IRQ_IRQHandler"
          },
          {
            "number": 56,
            "name": "EXTI15_10_IRQ_IRQHandler"
          },
          {
            "number": 57,
            "name": "RTC_ALARM_IT_IRQ_IRQHandler"
          },
          {
            "number": 70,
            "name": "TIM6_DAC1_IRQHandler"
          },
          {
            "number": 80,
            "name": "COMP2_IRQ_IRQHandler"
          },
          {
            "number": 81,
            "name": "COMP4_6_IRQ_IRQHandler"
          },
          {
            "number": 88,
            "name": "I2C3_EV_EXTI27_IRQ_IRQHandler"
          },
          {
            "number": 89,
            "name": "I2C3_ER_IRQ_IRQHandler"
          },
          {
            "number": 97,
            "name": "FPU_IRQHandler"
          }
        ]
      }
    }
  }
}