/* Task-1 Half_adder_tb code */



`timescale 1ns/1ps
`include "half_adder.v"


module half_adder_tb;
 reg a, b;
 wire s, c_out;

 half_adder ha(a, b, s, c_out);

 initial begin

    $dumpfile("half_adder.vcd");
    $dumpvars(0, half_adder_tb);
 $monitor("At time %0t: a=%b b=%b, sum=%b, carry=%b",$time, a,b,s,c_out);
 a = 0; b = 0;
 #1;
 a = 0; b = 1;
 #1;
 a = 1; b = 0;
 #1;
 a = 1; b = 1;
 end
endmodule
