(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : double_width_FMC_template.brd                 )
(    Software Version : 16.3S013                                      )
(    Date/Time        : Fri Mar  4 13:54:50 2011                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY '/afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/packaged';
BOARD_DIRECTORY '';
OLD_BOARD_NAME '/afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/physical/double_width_FMC_template.brd';
NEW_BOARD_NAME 'fmc_tlu_v1_01.brd';

CmdLine: /software/CAD/Cadence/SPB_16.30/tools/pcb/bin/netrev.exe -proj /afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/fmc_tlu_v1.cpm -5 -y 1 /afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/physical/double_width_FMC_template.brd /afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/physical/fmc_tlu_v1_01.brd -$

------ Preparing to read pst files ------

Starting to read /afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/packaged/pstchip.dat 
   Finished reading /afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/packaged/pstchip.dat (00:00:00.10)
Starting to read /afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/packaged/pstxprt.dat 
   Finished reading /afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/packaged/pstxprt.dat (00:00:00.00)
Starting to read /afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/packaged/pstxnet.dat 
   Finished reading /afs/phy.bris.ac.uk/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/packaged/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           /cadence/psd15.1/share/local/pcb/modules 
           ../../../modules 
           ../../pc035a_helix/physical 
           ../../pc035a_helix_motherboard_single_connector/physical 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/symbols 
           /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/formats 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/connector 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/soic 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/discrete 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/dip 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/so 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/bga 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/qfp 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/cap 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/res 
           /software/CAD/Cadence/SPB_16.30/share/pcb/pcb_lib/symbols 
           /afs/phy.bris.ac.uk/cad/ral_cdslib/lib_psd15.x/symbols 
           /afs/phy.bris.ac.uk/cad/ral_cdslib/lib_psd15.x/formats 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/padstacks/mechanical 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/padstacks/orgmechanical 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/pads 
           /opt/CAD/Cadence/SPB15.2/share/pcb/pcb_lib/symbols 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/padstacks/padstack_smd 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/padstacks/padstack5 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/padstacks/padstackm 
           /afs/phy.bris.ac.uk/cad/designs/uob-hep-pc036a/trunk/design_files/worklib/cbc_symbol/physical 
           /afs/phy.bris.ac.uk/cad/ral_cdslib/lib_psd15.x/pads 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/padstacks/orgmechanical 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/padstacks/mechanical 


------ Summary Statistics ------


netrev run on Mar 4 13:54:50 2011
   DESIGN NAME : 'FMC_TLU_TOPLEVEL'
   PACKAGING ON 04-Mar-2011 AT 13:54:49

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   DIRECTORIES  <none>
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   LIBRARIES  'bris_cds_analogue' 'bris_cds_connectors' 'bris_cds_logic'
              'bris_cds_memory' 'bris_cds_pld' 'bris_cds_special'
              'bris_cds_standard' 'bris_cds_switches' 'cnconnector'
              'cninterface' 'cnpower' 'cnlinear' 'cnpassive' 'cndiscrete'
              'bris_cds_discrete' 'fmc_tlu_v1_lib' 'standard' 'cds_analogue'
              'cds_discrete' 'cds_standard'
   MASTER_LIBRARIES  <none>
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:01
elapsed time  0:00:01

