#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Sep 16 10:54:23 2024
# Process ID: 8348
# Current directory: D:/Vivado_Labs/Lab1/OExp01-ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6748 D:\Vivado_Labs\Lab1\OExp01-ALU\OExp01-ALU.xpr
# Log file: D:/Vivado_Labs/Lab1/OExp01-ALU/vivado.log
# Journal file: D:/Vivado_Labs/Lab1/OExp01-ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/Lab1/OExp01-ALU/IP_Include'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/apps/Vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
Adding cell -- xilinx.com:user:MUX8T1_32:1.0 - MUX8T1_32_0
Adding cell -- xilinx.com:user:and32:1.0 - and32_0
Adding cell -- xilinx.com:user:or32:1.0 - or32_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:user:xor32:1.0 - xor32_0
Adding cell -- xilinx.com:user:nor32:1.0 - nor32_0
Adding cell -- xilinx.com:user:srl32:1.0 - srl32_0
Adding cell -- xilinx.com:user:or_bit_32:1.0 - or_bit_32_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:addc_32:1.0 - addc_32_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:user:xor32:1.0 - xor32_1
Adding cell -- xilinx.com:user:SignalExt_32:1.0 - SignalExt_32_0
Successfully read diagram <ALU> from BD file <D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd>
close_bd_design [get_bd_designs ALU]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/apps/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/apps/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b854cc54723246c5a060f94be7c263d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <ALU_xor32_1_0> not found while processing module instance <xor32_1> [D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/bd/ALU/sim/ALU.v:106]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
Adding cell -- xilinx.com:user:MUX8T1_32:1.0 - MUX8T1_32_0
Adding cell -- xilinx.com:user:and32:1.0 - and32_0
Adding cell -- xilinx.com:user:or32:1.0 - or32_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:user:xor32:1.0 - xor32_0
Adding cell -- xilinx.com:user:nor32:1.0 - nor32_0
Adding cell -- xilinx.com:user:srl32:1.0 - srl32_0
Adding cell -- xilinx.com:user:or_bit_32:1.0 - or_bit_32_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:addc_32:1.0 - addc_32_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:user:xor32:1.0 - xor32_1
Adding cell -- xilinx.com:user:SignalExt_32:1.0 - SignalExt_32_0
Successfully read diagram <ALU> from BD file <D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd>
close_bd_design [get_bd_designs ALU]
open_bd_design {D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
Adding cell -- xilinx.com:user:MUX8T1_32:1.0 - MUX8T1_32_0
Adding cell -- xilinx.com:user:and32:1.0 - and32_0
Adding cell -- xilinx.com:user:or32:1.0 - or32_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:user:xor32:1.0 - xor32_0
Adding cell -- xilinx.com:user:nor32:1.0 - nor32_0
Adding cell -- xilinx.com:user:srl32:1.0 - srl32_0
Adding cell -- xilinx.com:user:or_bit_32:1.0 - or_bit_32_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:addc_32:1.0 - addc_32_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:user:xor32:1.0 - xor32_1
Adding cell -- xilinx.com:user:SignalExt_32:1.0 - SignalExt_32_0
Successfully read diagram <ALU> from BD file <D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 11:21:46 2024...
