- {MinimumRequiredVersion: 4.33.0}
- aquavanjaram
- gfx940
- [Device 0049, Device 0050]
- Activation: true
  ActivationComputeDataType: 0
  ActivationHPA: true
  ActivationType: all
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  BiasDataTypeList: []
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 4
  DestDataType: 4
  Fp16AltImpl: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index01Metadata: 0
  Index1: 1
  IndexAssignmentsA: [3, 0, 2]
  IndexAssignmentsB: [1, 3, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexAssignmentsMetadata: [3, 0, 2]
  IndexUnroll: 3
  IndexUnrollA: 0
  IndexUnrollB: 1
  IndexUnrollM: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: &id001 []
  MirrorDimsB: []
  MirrorDimsMetadata: *id001
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SilentHighPrecisionAccumulate: false
  SparseA: true
  StridedBatched: true
  TLUA: false
  TLUB: true
  TLUMetadata: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: true
  TransposeB: true
  UseBeta: true
  UseBias: false
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleD: false
- - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 1
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 32
    LSCMetadata: 2
    LSPA: 32
    LSPB: 16
    LSPMetadata: 32
    LVCA: 2
    LVCB: 4
    LVCMetadata: 2
    LVPA: 8
    LVPB: 2
    LVPMetadata: 32
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1152
    LdsOffsetA: 0
    LdsOffsetB: 640
    LdsOffsetMetadata: 512
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id002 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id002
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 0
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GSU1_LPA8_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 2
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 1
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 32
    LSCMetadata: 2
    LSPA: 32
    LSPB: 16
    LSPMetadata: 32
    LVCA: 2
    LVCB: 4
    LVCMetadata: 2
    LVPA: 8
    LVPB: 2
    LVPMetadata: 32
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3200
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 512
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 640
    LdsOffsetB_Blk: 2688
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 2560
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id003 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id003
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 1
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR1_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 2
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 8
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 2048
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 512
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 1024
    LdsOffsetB: 512
    LdsOffsetB_Blk: 1536
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 1536
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 2
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR0_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 1
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 32
    LSCMetadata: 2
    LSPA: 32
    LSPB: 16
    LSPMetadata: 32
    LVCA: 2
    LVCB: 4
    LVCMetadata: 2
    LVPA: 8
    LVPB: 2
    LVPMetadata: 32
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1152
    LdsOffsetA: 0
    LdsOffsetB: 640
    LdsOffsetMetadata: 512
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id004 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id004
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 3
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GSU1_LPA8_MIWT1_1_PGR0_PLR0_SU4_SUS256_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 2
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 1
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 32
    LSCMetadata: 2
    LSPA: 32
    LSPB: 16
    LSPMetadata: 32
    LVCA: 2
    LVCB: 4
    LVCMetadata: 2
    LVPA: 8
    LVPB: 2
    LVPMetadata: 32
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1024
    LdsOffsetA: 0
    LdsOffsetB: 512
    LdsOffsetMetadata: 384
    LdsPadA: 2
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id005 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id005
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 4
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GSU1_LPA2_MIWT1_1_PGR0_PLR1_SU4_SUS256_SRVW0_TLDS0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 2
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 3
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 8
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 2048
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 512
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 1024
    LdsOffsetB: 512
    LdsOffsetB_Blk: 1536
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 1536
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 5
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x16_MI32x32x16x1_SN_1LDSB0_AFC0_DTVSM1_EPS1_GSU3_LPA8_MIWT1_1_PGR2_PLR0_SU4_SUS256_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 8
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 12
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 1
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 128
    LSCMetadata: 2
    LSPA: 128
    LSPB: 16
    LSPMetadata: 128
    LVCA: 2
    LVCB: 16
    LVCMetadata: 2
    LVPA: 32
    LVPB: 2
    LVPMetadata: 128
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 4224
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10368
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 10240
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id006 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id006
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 6
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x16_MI32x32x16x1_SN_1LDSB1_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT2_2_PGR2_PLR0_SU4_SUS256_SRVW0_TLDS1_WG64_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    ThreadTileMetadata: 32
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 2
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 1
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 128
    LSCMetadata: 2
    LSPA: 128
    LSPB: 16
    LSPMetadata: 128
    LVCA: 2
    LVCB: 16
    LVCMetadata: 2
    LVPA: 32
    LVPB: 2
    LVPMetadata: 128
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3328
    LdsNumElementsAlignedA: 1152
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1152
    LdsOffsetB_Blk: 5376
    LdsOffsetMetadata: 3200
    LdsOffsetMetadata_Blk: 5248
    LdsPadA: 2
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id007 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id007
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 7
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x16_MI32x32x16x1_SN_1LDSB1_AFC0_DTVSM0_EPS1_GSU2_LPA2_MIWT2_2_PGR1_PLR1_SU4_SUS256_SRVW0_TLDS0_WG64_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    ThreadTileMetadata: 32
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 2
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 128
    LSPA: 128
    LSPB: 8
    LVCA: 1
    LVCB: 16
    LVPA: 16
    LVPB: 1
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 6144
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 8
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x16_MI32x32x16x1_SN_1LDSB1_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT2_4_PGR1_PLR1_SU4_SUS256_SRVW0_TLDS1_WG64_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 128
    LSCMetadata: 2
    LSPA: 128
    LSPB: 8
    LSPMetadata: 128
    LVCA: 1
    LVCB: 16
    LVCMetadata: 1
    LVPA: 16
    LVPB: 1
    LVPMetadata: 64
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 4224
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10368
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 10240
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id008 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id008
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 9
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x16_MI32x32x16x1_SN_1LDSB1_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT4_2_PGR2_PLR1_SU4_SUS256_SRVW0_TLDS1_WG32_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 64
    SubGroupA: 2
    SubGroupB: 64
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    ThreadTileMetadata: 64
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 2
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 3
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 128
    LSPA: 128
    LSPB: 8
    LVCA: 1
    LVCB: 16
    LVPA: 16
    LVPB: 1
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 6144
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 10
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x16_MI32x32x16x1_SN_1LDSB1_AFC0_DTVSM1_EPS1_GSU3_LPA8_MIWT4_2_PGR2_PLR1_SU4_SUS256_SRVW0_TLDS1_WG32_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 64
    SubGroupA: 2
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 8
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 12
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSCMetadata: 4
    LSPA: 32
    LSPB: 16
    LSPMetadata: 32
    LVCA: 2
    LVCB: 4
    LVCMetadata: 2
    LVPA: 4
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3968
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 896
    LdsOffsetB_Blk: 2944
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id009 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id009
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 11
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR0_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSCMetadata: 4
    LSPA: 32
    LSPB: 16
    LSPMetadata: 32
    LVCA: 2
    LVCB: 4
    LVCMetadata: 2
    LVPA: 4
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3968
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 896
    LdsOffsetB_Blk: 2944
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id010 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id010
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 12
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR1_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSCMetadata: 4
    LSPA: 32
    LSPB: 16
    LSPMetadata: 32
    LVCA: 2
    LVCB: 4
    LVCMetadata: 2
    LVPA: 4
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3968
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 896
    LdsOffsetB_Blk: 2944
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id011 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id011
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 13
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT1_1_PGR1_PLR2_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSCMetadata: 4
    LSPA: 32
    LSPB: 16
    LSPMetadata: 32
    LVCA: 2
    LVCB: 4
    LVCMetadata: 2
    LVPA: 4
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3968
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 896
    LdsOffsetB_Blk: 2944
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id012 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id012
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 14
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR2_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 15
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR1_PLR0_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1664
    LdsOffsetA: 0
    LdsOffsetB: 640
    LdsOffsetMetadata: 640
    LdsPadA: 2
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 16
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GSU1_LPA2_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_TLDS0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 17
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR1_PLR1_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 18
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR1_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1792
    LdsOffsetA: 0
    LdsOffsetB: 768
    LdsOffsetMetadata: 768
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 19
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GSU1_LPA8_MIWT1_1_PGR0_PLR2_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 20
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR1_PLR2_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 21
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR2_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSCMetadata: 4
    LSPA: 32
    LSPB: 16
    LSPMetadata: 32
    LVCA: 2
    LVCB: 4
    LVCMetadata: 2
    LVPA: 4
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 640
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 640
    LdsOffsetMetadata_Blk: 2688
    LdsPadA: 2
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id013 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id013
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 22
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA2_MIWT1_1_PGR2_PLR1_SU4_SUS256_SRVW0_TLDS0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1664
    LdsOffsetA: 0
    LdsOffsetB: 640
    LdsOffsetMetadata: 640
    LdsPadA: 2
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 23
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GSU1_LPA2_MIWT1_1_PGR0_PLR0_SU4_SUS256_SRVW0_TLDS0_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 24
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR0_SU4_SUS256_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 25
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR1_SU4_SUS256_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 26
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC0_DTVSM1_EPS1_GSU2_LPA8_MIWT1_1_PGR1_PLR0_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 128
    LSCMetadata: 4
    LSPA: 128
    LSPB: 16
    LSPMetadata: 128
    LVCA: 2
    LVCB: 16
    LVCMetadata: 2
    LVPA: 16
    LVPB: 2
    LVPMetadata: 64
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 14720
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 4096
    LdsNumElementsAlignedMetadata: 256
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2432
    LdsOffsetB_Blk: 10624
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 2
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id014 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id014
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 27
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA2_MIWT2_2_PGR1_PLR2_SU0_SUS0_SRVW0_TLDS0_WG64_4_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    ThreadTileMetadata: 32
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 128
    LSPA: 64
    LSPB: 8
    LVCA: 2
    LVCB: 16
    LVPA: 8
    LVPB: 1
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 14464
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 4096
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 2
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 28
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA2_MIWT2_4_PGR1_PLR0_SU4_SUS256_SRVW0_TLDS0_WG64_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 256
    LSPA: 256
    LSPB: 16
    LVCA: 2
    LVCB: 32
    LVPA: 32
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 28800
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 2
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 2]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 2
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 512
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 29
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT256x256x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA2_MIWT2_4_PGR1_PLR2_SU0_SUS0_SRVW0_TLDS0_WG128_4_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 64
    SubGroupA: 8
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [128, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 128
    LSCMetadata: 4
    LSPA: 64
    LSPB: 8
    LSPMetadata: 128
    LVCA: 2
    LVCB: 16
    LVCMetadata: 1
    LVPA: 8
    LVPB: 1
    LVPMetadata: 32
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 3072
    LdsNumElementsAlignedB: 4096
    LdsNumElementsAlignedMetadata: 256
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3072
    LdsOffsetB_Blk: 11520
    LdsOffsetMetadata: 7168
    LdsOffsetMetadata_Blk: 11264
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id015 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id015
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 30
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x32_MI32x32x16x1_SN_1LDSB1_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT2_4_PGR2_PLR1_SU0_SUS0_SRVW0_TLDS1_WG64_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    ThreadTileMetadata: 32
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 128
    LSPA: 64
    LSPB: 8
    LVCA: 2
    LVCB: 16
    LVPA: 8
    LVPB: 1
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7168
    LdsNumElementsAlignedA: 3072
    LdsNumElementsAlignedB: 4096
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3072
    LdsOffsetB_Blk: 11264
    LdsOffsetMetadata: 7168
    LdsOffsetMetadata_Blk: 11264
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 31
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x32_MI32x32x16x1_SN_1LDSB1_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT2_4_PGR1_PLR0_SU0_SUS0_SRVW0_TLDS1_WG64_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 256
    LSPA: 128
    LSPB: 8
    LVCA: 2
    LVCB: 32
    LVPA: 16
    LVPB: 1
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 14336
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 22528
    LdsOffsetMetadata: 14336
    LdsOffsetMetadata_Blk: 22528
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 8]
    MIWaveTileA: 2
    MIWaveTileB: 8
    MIWaveTileMetadata: 2
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 32
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT256x256x32_MI32x32x16x1_SN_1LDSB1_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT2_8_PGR1_PLR0_SU4_SUS256_SRVW0_TLDS1_WG128_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3328
    LdsOffsetA: 0
    LdsOffsetB: 1280
    LdsOffsetMetadata: 1152
    LdsPadA: 2
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id016 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id016
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 33
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GSU1_LPA2_MIWT1_1_PGR0_PLR0_SU0_SUS0_SRVW0_TLDS0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7552
    LdsNumElementsAlignedA: 1280
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1408
    LdsOffsetB_Blk: 5504
    LdsOffsetMetadata: 1280
    LdsOffsetMetadata_Blk: 5376
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id017 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id017
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 34
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT1_1_PGR1_PLR0_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7552
    LdsNumElementsAlignedA: 1280
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1408
    LdsOffsetB_Blk: 5504
    LdsOffsetMetadata: 1280
    LdsOffsetMetadata_Blk: 5376
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id018 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id018
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 35
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR0_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3456
    LdsOffsetA: 0
    LdsOffsetB: 1408
    LdsOffsetMetadata: 1280
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id019 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id019
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 36
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GSU1_LPA8_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7552
    LdsNumElementsAlignedA: 1280
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1408
    LdsOffsetB_Blk: 5504
    LdsOffsetMetadata: 1280
    LdsOffsetMetadata_Blk: 5376
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id020 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id020
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 37
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR1_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 1280
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1280
    LdsOffsetB_Blk: 5376
    LdsOffsetMetadata: 1280
    LdsOffsetMetadata_Blk: 5376
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 38
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR1_PLR0_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 1280
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1280
    LdsOffsetB_Blk: 5376
    LdsOffsetMetadata: 1280
    LdsOffsetMetadata_Blk: 5376
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 39
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR0_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3200
    LdsOffsetA: 0
    LdsOffsetB: 1152
    LdsOffsetMetadata: 1152
    LdsPadA: 2
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 40
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GSU1_LPA2_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW0_TLDS0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 1280
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1280
    LdsOffsetB_Blk: 5376
    LdsOffsetMetadata: 1280
    LdsOffsetMetadata_Blk: 5376
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 41
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR1_SU0_SUS0_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSCMetadata: 8
    LSPA: 16
    LSPB: 16
    LSPMetadata: 32
    LVCA: 4
    LVCB: 4
    LVCMetadata: 2
    LVPA: 2
    LVPB: 2
    LVPMetadata: 8
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7552
    LdsNumElementsAlignedA: 1280
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1408
    LdsOffsetB_Blk: 5504
    LdsOffsetMetadata: 1280
    LdsOffsetMetadata_Blk: 5376
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id021 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id021
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 42
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR1_SU4_SUS256_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 1280
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1280
    LdsOffsetB_Blk: 5376
    LdsOffsetMetadata: 1280
    LdsOffsetMetadata_Blk: 5376
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 43
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR1_PLR1_SU4_SUS256_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 4
    LVCB: 4
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 1280
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1280
    LdsOffsetB_Blk: 5376
    LdsOffsetMetadata: 1280
    LdsOffsetMetadata_Blk: 5376
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 44
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x64_MI32x32x16x1_SN_1LDSB0_AFC0_DTVSM1_EPS1_GSU2_LPA8_MIWT1_1_PGR2_PLR1_SU4_SUS256_SRVW0_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 128
    LSCMetadata: 8
    LSPA: 64
    LSPB: 16
    LSPMetadata: 128
    LVCA: 4
    LVCB: 16
    LVCMetadata: 2
    LVPA: 8
    LVPB: 2
    LVPMetadata: 32
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 30208
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 512
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5632
    LdsOffsetB_Blk: 22016
    LdsOffsetMetadata: 5120
    LdsOffsetMetadata_Blk: 21504
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id022 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id022
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 45
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT2_2_PGR2_PLR1_SU0_SUS0_SRVW0_TLDS1_WG64_4_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    ThreadTileMetadata: 32
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 128
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 8
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 13312
    LdsOffsetA: 0
    LdsOffsetB: 5120
    LdsOffsetMetadata: 5120
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 46
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GSU1_LPA8_MIWT2_2_PGR0_PLR1_SU0_SUS0_SRVW0_TLDS1_WG64_4_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 128
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 8
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 29696
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 21504
    LdsOffsetMetadata: 5120
    LdsOffsetMetadata_Blk: 21504
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 47
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT2_2_PGR1_PLR1_SU0_SUS0_SRVW0_TLDS1_WG64_4_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 128
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 8
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 13312
    LdsOffsetA: 0
    LdsOffsetB: 5120
    LdsOffsetMetadata: 5120
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 48
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GSU1_LPA8_MIWT2_2_PGR0_PLR1_SU4_SUS256_SRVW0_TLDS1_WG64_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 128
    LSPA: 32
    LSPB: 8
    LVCA: 4
    LVCB: 16
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 28800
    LdsNumElementsAlignedA: 4224
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4224
    LdsOffsetB_Blk: 20608
    LdsOffsetMetadata: 4224
    LdsOffsetMetadata_Blk: 20608
    LdsPadA: 2
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 49
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA2_MIWT2_4_PGR1_PLR0_SU0_SUS0_SRVW0_TLDS0_WG64_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: false
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 256
    LSCMetadata: 8
    LSPA: 128
    LSPB: 16
    LSPMetadata: 256
    LVCA: 4
    LVCB: 32
    LVCMetadata: 2
    LVPA: 16
    LVPB: 2
    LVPMetadata: 64
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 25728
    LdsOffsetA: 0
    LdsOffsetB: 9344
    LdsOffsetMetadata: 8320
    LdsPadA: 2
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 4]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 4
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MacroTileMetadata: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 512
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id023 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id023
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 50
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT256x256x64_MI32x32x16x1_SN_1LDSB0_AFC0_DTVSM0_EPS0_GSU2_LPA2_MIWT4_2_PGR0_PLR0_SU0_SUS0_SRVW0_TLDS0_WG64_8_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 128
    SubGroupA: 4
    SubGroupB: 128
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    ThreadTileMetadata: 64
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 8
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1920
    LdsNumElementsAlignedA: 384
    LdsNumElementsAlignedB: 512
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 1024
    LdsOffsetB: 384
    LdsOffsetB_Blk: 1408
    LdsOffsetMetadata: 384
    LdsOffsetMetadata_Blk: 1408
    LdsPadA: 2
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 51
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA2_MIWT1_1_PGR1_PLR1_SU0_SUS0_SRVW8_TLDS0_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 1
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 32
    LSCMetadata: 2
    LSPA: 32
    LSPB: 16
    LSPMetadata: 32
    LVCA: 2
    LVCB: 4
    LVCMetadata: 2
    LVPA: 8
    LVPB: 2
    LVPMetadata: 32
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3200
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 512
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 640
    LdsOffsetB_Blk: 2688
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 2560
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id024 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id024
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 52
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT1_1_PGR1_PLR0_SU4_SUS256_SRVW8_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 2
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 8
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 2048
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 512
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 1024
    LdsOffsetB: 512
    LdsOffsetB_Blk: 1536
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 1536
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 53
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR0_SU4_SUS256_SRVW8_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 8
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 2048
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 512
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 1024
    LdsOffsetB: 512
    LdsOffsetB_Blk: 1536
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 1536
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 54
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR1_SU4_SUS256_SRVW8_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 1
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 128
    LSCMetadata: 2
    LSPA: 128
    LSPB: 16
    LSPMetadata: 128
    LVCA: 2
    LVCB: 16
    LVCMetadata: 2
    LVPA: 32
    LVPB: 2
    LVPMetadata: 128
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 12416
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetMetadata: 2048
    LdsOffsetMetadata_Blk: 10240
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id025 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id025
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 55
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT2_2_PGR1_PLR1_SU4_SUS256_SRVW8_TLDS1_WG64_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    ThreadTileMetadata: 32
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 2
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 128
    LSCMetadata: 2
    LSPA: 128
    LSPB: 8
    LSPMetadata: 128
    LVCA: 1
    LVCB: 16
    LVCMetadata: 1
    LVPA: 16
    LVPB: 1
    LVPMetadata: 64
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 8704
    LdsNumElementsAlignedA: 1152
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1280
    LdsOffsetB_Blk: 5376
    LdsOffsetMetadata: 1152
    LdsOffsetMetadata_Blk: 5248
    LdsPadA: 2
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id026 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id026
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 56
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA2_MIWT4_2_PGR2_PLR1_SU0_SUS0_SRVW8_TLDS0_WG32_4_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 64
    SubGroupA: 2
    SubGroupB: 64
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    ThreadTileMetadata: 64
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 2
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 128
    LSPA: 128
    LSPB: 8
    LVCA: 1
    LVCB: 16
    LVPA: 16
    LVPB: 1
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 8704
    LdsNumElementsAlignedA: 1152
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1152
    LdsOffsetB_Blk: 5248
    LdsOffsetMetadata: 1152
    LdsOffsetMetadata_Blk: 5248
    LdsPadA: 2
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 57
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA2_MIWT4_2_PGR2_PLR0_SU0_SUS0_SRVW8_TLDS0_WG32_4_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 64
    SubGroupA: 2
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 128
    LSCMetadata: 2
    LSPA: 128
    LSPB: 8
    LSPMetadata: 128
    LVCA: 1
    LVCB: 16
    LVCMetadata: 1
    LVPA: 16
    LVPB: 1
    LVPMetadata: 64
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 12416
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsOffsetMetadata: 2048
    LdsOffsetMetadata_Blk: 10240
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id027 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id027
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 58
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x16_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT4_2_PGR2_PLR1_SU4_SUS256_SRVW8_TLDS1_WG32_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 64
    SubGroupA: 2
    SubGroupB: 64
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    ThreadTileMetadata: 64
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 2
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 3
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 1
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 128
    LSCMetadata: 2
    LSPA: 128
    LSPB: 16
    LSPMetadata: 128
    LVCA: 2
    LVCB: 16
    LVCMetadata: 2
    LVPA: 32
    LVPB: 2
    LVPMetadata: 128
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 8704
    LdsNumElementsAlignedA: 1152
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1152
    LdsOffsetB_Blk: 5376
    LdsOffsetMetadata: 3200
    LdsOffsetMetadata_Blk: 5248
    LdsPadA: 2
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id028 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id028
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 59
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x16_MI32x32x16x1_SN_1LDSB1_AFC1_DTVSM0_EPS1_GSU1_LPA2_MIWT2_2_PGR1_PLR1_SU0_SUS0_SRVW8_TLDS0_WG64_4_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    ThreadTileMetadata: 32
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 2
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 4
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 8
    LSCB: 128
    LSPA: 128
    LSPB: 16
    LVCA: 2
    LVCB: 16
    LVPA: 32
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 8704
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 6144
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 1
    LoopUnroll: 16
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 60
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x16_MI32x32x16x1_SN_1LDSB1_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT2_2_PGR2_PLR1_SU0_SUS0_SRVW8_TLDS1_WG64_4_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 16
    _DepthULdsA: 8
    _DepthULdsB: 16
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSCMetadata: 4
    LSPA: 32
    LSPB: 16
    LSPMetadata: 32
    LVCA: 2
    LVCB: 4
    LVCMetadata: 2
    LVPA: 4
    LVPB: 2
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3968
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 896
    LdsOffsetB_Blk: 2944
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MacroTileMetadata: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id029 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id029
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 61
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT1_1_PGR2_PLR0_SU0_SUS0_SRVW8_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    ThreadTileMetadata: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 1792
    LdsOffsetA: 0
    LdsOffsetB: 768
    LdsOffsetMetadata: 768
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 62
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GSU1_LPA8_MIWT1_1_PGR0_PLR1_SU0_SUS0_SRVW8_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 2
    LVCB: 4
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 3840
    LdsNumElementsAlignedA: 768
    LdsNumElementsAlignedB: 1024
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 2048
    LdsOffsetB: 768
    LdsOffsetB_Blk: 2816
    LdsOffsetMetadata: 768
    LdsOffsetMetadata_Blk: 2816
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 64
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 63
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT32x32x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT1_1_PGR1_PLR2_SU0_SUS0_SRVW8_TLDS1_WG32_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 32
    SubGroupA: 2
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 2
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 128
    LSCMetadata: 4
    LSPA: 128
    LSPB: 16
    LSPMetadata: 128
    LVCA: 2
    LVCB: 16
    LVCMetadata: 2
    LVPA: 16
    LVPB: 2
    LVPMetadata: 64
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 14720
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 4096
    LdsNumElementsAlignedMetadata: 256
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2432
    LdsOffsetB_Blk: 10624
    LdsOffsetMetadata: 2176
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 2
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id030 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id030
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 64
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA2_MIWT2_2_PGR1_PLR2_SU4_SUS256_SRVW8_TLDS0_WG64_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    ThreadTileMetadata: 32
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 128
    LSPA: 128
    LSPB: 16
    LVCA: 2
    LVCB: 16
    LVPA: 16
    LVPB: 2
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 15360
    LdsNumElementsAlignedA: 3072
    LdsNumElementsAlignedB: 4096
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3072
    LdsOffsetB_Blk: 11264
    LdsOffsetMetadata: 3072
    LdsOffsetMetadata_Blk: 11264
    LdsPadA: 8
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 65
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS1_GSU1_LPA8_MIWT2_2_PGR1_PLR1_SU4_SUS256_SRVW8_TLDS1_WG64_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 1
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 128
    LSPA: 64
    LSPB: 8
    LVCA: 2
    LVCB: 16
    LVPA: 8
    LVPB: 1
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 8704
    LdsOffsetA: 0
    LdsOffsetB: 2176
    LdsOffsetMetadata: 2176
    LdsPadA: 2
    LdsPadB: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      MirrorDimsMetadata: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 66
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x32_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM1_EPS0_GSU1_LPA2_MIWT4_2_PGR0_PLR2_SU4_SUS256_SRVW8_TLDS0_WG32_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 64
    SubGroupA: 2
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 128
    LSCMetadata: 4
    LSPA: 64
    LSPB: 8
    LSPMetadata: 128
    LVCA: 2
    LVCB: 16
    LVCMetadata: 1
    LVPA: 8
    LVPB: 1
    LVPMetadata: 32
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 8704
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 4096
    LdsNumElementsAlignedMetadata: 256
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10624
    LdsOffsetMetadata: 6272
    LdsOffsetMetadata_Blk: 10368
    LdsPadA: 2
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 4
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 2
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id031 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id031
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 67
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x32_MI32x32x16x1_SN_1LDSB1_AFC1_DTVSM0_EPS1_GSU1_LPA2_MIWT4_2_PGR2_PLR2_SU4_SUS256_SRVW8_TLDS0_WG32_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 2
    SubGroup1: 64
    SubGroupA: 2
    SubGroupB: 64
    SubGroupMetadata: 2
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    ThreadTileMetadata: 64
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _DepthULdsA: 16
    _DepthULdsB: 32
    _DepthULdsMetadata: 4
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 4
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 128
    LSCMetadata: 8
    LSPA: 64
    LSPB: 16
    LSPMetadata: 128
    LVCA: 4
    LVCB: 16
    LVCMetadata: 2
    LVPA: 8
    LVPB: 2
    LVPMetadata: 32
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 13824
    LdsOffsetA: 0
    LdsOffsetB: 5632
    LdsOffsetMetadata: 5120
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id032 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id032
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 68
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS0_GSU1_LPA8_MIWT2_2_PGR0_PLR0_SU4_SUS256_SRVW8_TLDS1_WG64_4_1
    SourceSwap: false
    StaggerU: 4
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    ThreadTileMetadata: 32
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 8
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToLdsMetadata: false
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprMetadata: false
    DirectToVgprSparseMetadata: 0
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: true
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalLoadVectorWidthMetadata: 8
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 128
    LSCMetadata: 8
    LSPA: 32
    LSPB: 8
    LSPMetadata: 128
    LVCA: 4
    LVCB: 16
    LVCMetadata: 1
    LVPA: 4
    LVPB: 1
    LVPMetadata: 16
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsBlockSizePerPadMetadata: 0
    LdsInitCVgprs: false
    LdsNumElements: 30208
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 512
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5632
    LdsOffsetB_Blk: 22016
    LdsOffsetMetadata: 5120
    LdsOffsetMetadata_Blk: 21504
    LdsPadA: 8
    LdsPadB: 0
    LdsPadMetadata: 0
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LocalWriteUseSgprMetadat: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 16, 1, 1, 1]
    MIInputPerThread: 8
    MIInputPerThreadA: 4
    MIInputPerThreadB: 8
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MacroTileMetadata: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NonTemporalMetadata: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsCoalescedMetadata: 1
    NumLoadsMetadata: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumLoadsPerpendicularMetadata: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 0
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: []
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index01Metadata: 0
      Index1: 1
      IndexAssignmentsA: [3, 0, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexAssignmentsMetadata: [3, 0, 2]
      IndexUnroll: 3
      IndexUnrollA: 0
      IndexUnrollB: 1
      IndexUnrollM: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: &id033 []
      MirrorDimsB: []
      MirrorDimsMetadata: *id033
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      SparseA: true
      StridedBatched: true
      TLUA: false
      TLUB: true
      TLUMetadata: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: true
      TransposeB: true
      UseBeta: true
      UseBias: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleD: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 69
    SolutionNameMin: Cijk_Alik_Bjlk_HHS_BH_SA_AH_MT128x128x64_MI32x32x16x1_SN_1LDSB0_AFC1_DTVSM0_EPS1_GSU1_LPA8_MIWT2_4_PGR2_PLR0_SU0_SUS0_SRVW8_TLDS1_WG64_2_1
    SourceSwap: false
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 8
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    SubGroupMetadata: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    ThreadTileMetadata: 32
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: false
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    WavefrontSize: 64
    WorkGroup: [64, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _DepthULdsA: 32
    _DepthULdsB: 64
    _DepthULdsMetadata: 8
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
- [2, 3, 0, 1]
- - - [15, 15, 1, 16, 15, 15, 16, 15]
    - [0, 0.531758]
  - - [15, 15, 1, 32, 15, 15, 32, 15]
    - [17, 1.00125]
  - - [15, 15, 1, 64, 15, 15, 64, 15]
    - [1, 1.99143]
  - - [15, 15, 1, 96, 15, 15, 96, 15]
    - [19, 2.78638]
  - - [15, 15, 1, 128, 15, 15, 128, 15]
    - [40, 3.64004]
  - - [15, 15, 1, 136, 15, 15, 136, 15]
    - [1, 3.65482]
  - - [15, 15, 1, 256, 15, 15, 256, 15]
    - [36, 6.5059]
  - - [15, 15, 1, 264, 15, 15, 264, 15]
    - [20, 6.21664]
  - - [15, 15, 1, 528, 15, 15, 528, 15]
    - [41, 10.61]
  - - [15, 15, 1, 544, 15, 15, 544, 15]
    - [11, 11.9578]
  - - [15, 15, 1, 576, 15, 15, 576, 15]
    - [37, 12.2542]
  - - [15, 15, 1, 608, 15, 15, 608, 15]
    - [14, 12.5315]
  - - [15, 15, 1, 640, 15, 15, 640, 15]
    - [42, 13.3879]
  - - [15, 15, 1, 768, 15, 15, 768, 15]
    - [35, 15.4596]
  - - [15, 15, 1, 776, 15, 15, 776, 15]
    - [37, 14.7242]
  - - [32, 32, 1, 16, 32, 32, 16, 32]
    - [3, 2.84989]
  - - [32, 32, 1, 32, 32, 32, 32, 32]
    - [16, 5.84256]
  - - [32, 32, 1, 64, 32, 32, 64, 32]
    - [20, 11.0909]
  - - [32, 32, 1, 96, 32, 32, 96, 32]
    - [15, 16.1432]
  - - [32, 32, 1, 128, 32, 32, 128, 32]
    - [13, 20.4496]
  - - [32, 32, 1, 136, 32, 32, 136, 32]
    - [15, 20.7531]
  - - [32, 32, 1, 256, 32, 32, 256, 32]
    - [13, 35.7583]
  - - [32, 32, 1, 264, 32, 32, 264, 32]
    - [15, 33.9107]
  - - [32, 32, 1, 528, 32, 32, 528, 32]
    - [38, 58.2998]
  - - [32, 32, 1, 544, 32, 32, 544, 32]
    - [18, 59.5495]
  - - [32, 32, 1, 576, 32, 32, 576, 32]
    - [34, 67.3815]
  - - [32, 32, 1, 608, 32, 32, 608, 32]
    - [12, 66.5553]
  - - [32, 32, 1, 640, 32, 32, 640, 32]
    - [42, 69.1709]
  - - [32, 32, 1, 768, 32, 32, 768, 32]
    - [14, 81.6267]
  - - [32, 32, 1, 776, 32, 32, 776, 32]
    - [18, 75.9969]
  - - [256, 256, 1, 16, 256, 256, 16, 256]
    - [66, 69.1536]
  - - [256, 256, 1, 24, 256, 256, 24, 256]
    - [28, 69.5511]
  - - [256, 256, 1, 32, 256, 256, 32, 256]
    - [60, 181.132]
  - - [256, 256, 1, 64, 256, 256, 64, 256]
    - [4, 603.454]
  - - [256, 256, 1, 96, 256, 256, 96, 256]
    - [69, 340.659]
  - - [256, 256, 1, 128, 256, 256, 128, 256]
    - [64, 649.273]
  - - [256, 256, 1, 136, 256, 256, 136, 256]
    - [47, 384.915]
  - - [256, 256, 1, 256, 256, 256, 256, 256]
    - [31, 691.644]
  - - [256, 256, 1, 264, 256, 256, 264, 256]
    - [6, 702.813]
  - - [256, 256, 1, 280, 256, 256, 280, 256]
    - [9, 712.362]
  - - [256, 256, 1, 296, 256, 256, 296, 256]
    - [55, 1056.11]
  - - [256, 256, 1, 528, 256, 256, 528, 256]
    - [45, 1271.16]
  - - [256, 256, 1, 544, 256, 256, 544, 256]
    - [52, 2768.09]
  - - [256, 256, 1, 576, 256, 256, 576, 256]
    - [39, 3761.52]
  - - [256, 256, 1, 608, 256, 256, 608, 256]
    - [51, 2736.29]
  - - [256, 256, 1, 640, 256, 256, 640, 256]
    - [48, 1327.79]
  - - [256, 256, 1, 768, 256, 256, 768, 256]
    - [61, 4850.78]
  - - [256, 256, 1, 776, 256, 256, 776, 256]
    - [30, 1589.82]
  - - [256, 256, 1, 792, 256, 256, 792, 256]
    - [26, 2046.79]
  - - [256, 256, 1, 808, 256, 256, 808, 256]
    - [10, 1325.8]
  - - [255, 255, 1, 16, 255, 255, 16, 255]
    - [59, 51.0225]
  - - [255, 255, 1, 32, 255, 255, 32, 255]
    - [8, 49.3964]
  - - [255, 255, 1, 64, 255, 255, 64, 255]
    - [32, 39.7632]
  - - [255, 255, 1, 96, 255, 255, 96, 255]
    - [29, 61.1305]
  - - [255, 255, 1, 128, 255, 255, 128, 255]
    - [27, 241.022]
  - - [255, 255, 1, 136, 255, 255, 136, 255]
    - [65, 370.691]
  - - [255, 255, 1, 256, 255, 255, 256, 255]
    - [67, 419.934]
  - - [255, 255, 1, 264, 255, 255, 264, 255]
    - [11, 1500.97]
  - - [255, 255, 1, 528, 255, 255, 528, 255]
    - [57, 792.805]
  - - [255, 255, 1, 544, 255, 255, 544, 255]
    - [23, 1313.95]
  - - [255, 255, 1, 576, 255, 255, 576, 255]
    - [54, 2799.18]
  - - [255, 255, 1, 608, 255, 255, 608, 255]
    - [58, 907.885]
  - - [255, 255, 1, 640, 255, 255, 640, 255]
    - [56, 934.603]
  - - [255, 255, 1, 768, 255, 255, 768, 255]
    - [7, 953.402]
  - - [255, 255, 1, 776, 255, 255, 776, 255]
    - [5, 2554.84]
  - - [264, 264, 1, 16, 264, 264, 16, 264]
    - [63, 130.38]
  - - [264, 264, 1, 32, 264, 264, 32, 264]
    - [24, 293.785]
  - - [264, 264, 1, 64, 264, 264, 64, 264]
    - [68, 221.802]
  - - [264, 264, 1, 96, 264, 264, 96, 264]
    - [33, 737.402]
  - - [264, 264, 1, 128, 264, 264, 128, 264]
    - [2, 1078.34]
  - - [264, 264, 1, 136, 264, 264, 136, 264]
    - [46, 576.385]
  - - [264, 264, 1, 256, 264, 264, 256, 264]
    - [22, 1729.56]
  - - [264, 264, 1, 264, 264, 264, 264, 264]
    - [53, 1625.78]
  - - [264, 264, 1, 528, 264, 264, 528, 264]
    - [43, 3151.18]
  - - [264, 264, 1, 544, 264, 264, 544, 264]
    - [49, 1022.05]
  - - [264, 264, 1, 576, 264, 264, 576, 264]
    - [50, 1076.93]
  - - [264, 264, 1, 608, 264, 264, 608, 264]
    - [44, 2012.88]
  - - [264, 264, 1, 640, 264, 264, 640, 264]
    - [62, 3080.06]
  - - [264, 264, 1, 768, 264, 264, 768, 264]
    - [21, 4647.61]
  - - [264, 264, 1, 776, 264, 264, 776, 264]
    - [25, 4347.95]
- null
- null
- DeviceEfficiency
