#ifndef MPU6050_REGISTERS_HPP_
#define MPU6050_REGISTERS_HPP_
#define SMPLRT_DIV_REG 0x19
#define CONFIG_REG 0x1A
#define GYRO_CONFIG_REG 0x1B
#define ACCEL_CONFIG_REG 0x1C
#define ACCEL_XOUT_H_REG 0x3B
#define ACCEL_XOUT_L_REG 0x3C
#define ACCEL_YOUT_H_REG 0x3D
#define ACCEL_YOUT_L_REG 0x3E
#define ACCEL_ZOUT_H_REG 0x3F
#define ACCEL_ZOUT_L_REG 0x40
#define TEMP_OUT_H_REG 0x41
#define TEMP_OUT_L_REG 0x42
#define GYRO_XOUT_H_REG 0x43
#define GYRO_XOUT_L_REG 0x44
#define GYRO_YOUT_H_REG 0x45
#define GYRO_YOUT_L_REG 0x46
#define GYRO_ZOUT_H_REG 0x47
#define GYRO_ZOUT_L_REG 0x48
#define PWR_MGMT_1_REG 0x6B
#define WHO_AM_I_REG 0x75
#define ACCEL_RANGE_BITMASK 0b00011000
#define GYRO_RANGE_BITMASK 0b00011000
#define LOWPASS_CUTOFF_BITMASK 0b00000111
#define SLEEP_BITMASK 0b01000000
#endif /* MPU6050_REGISTERS_HPP_ */