<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v0.3\TRS-IO++\impl\gwsynthesis\TRS-IO++.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v0.3\TRS-IO++\src\TRS-IO++.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Apr 08 22:12:59 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8680</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3137</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>101</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_audio_s1/Q </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.714</td>
<td>28.000
<td>0.000</td>
<td>17.857</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.010</td>
<td>99.900
<td>0.000</td>
<td>5.005</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.015</td>
<td>66.600
<td>0.000</td>
<td>7.508</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>25.025</td>
<td>39.960
<td>0.000</td>
<td>12.513</td>
<td>pll0/rpll_inst/CLKOUT</td>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50.050</td>
<td>19.980
<td>0.000</td>
<td>25.025</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>27.000(MHz)</td>
<td>370.822(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_audio_4</td>
<td>100.000(MHz)</td>
<td>438.505(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.000(MHz)</td>
<td style="color: #FF0000;">48.464(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>39.960(MHz)</td>
<td>75.090(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>19.980(MHz)</td>
<td>161.683(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-440.830</td>
<td>101</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-8.729</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/flg_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>20.599</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-8.241</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/flg_6_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>20.111</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-7.560</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0/DI[3]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>19.430</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-7.506</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/flg_7_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>19.375</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-7.332</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s/DI[3]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>19.202</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-7.119</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0/DI[1]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.989</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-7.017</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s/DI[1]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.887</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-6.726</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>vga/z80_le18/dpb_inst_5/DIA[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.596</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-6.679</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>vga/z80_dsp/dpb_inst_0/DIA[4]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.549</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-6.587</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0/DI[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.457</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-6.500</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>vga/z80_dsp/dpb_inst_0/DIA[5]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.370</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-6.409</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s/DI[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.279</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-6.242</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>vga/z80_le18/dpb_inst_4/DIA[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.112</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-6.227</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0/DI[2]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.097</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-6.205</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s0/DI[2]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>18.075</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-6.120</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>vga/z80_dsp/dpb_inst_0/DIA[7]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.990</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-5.988</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>vga/z80_dsp/dpb_inst_0/DIA[6]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.858</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-5.987</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s/DI[2]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.857</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-5.939</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/pc_14_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.809</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-5.939</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/sp_14_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.809</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-5.911</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s/DI[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.781</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-5.825</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s/DI[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.695</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-5.807</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s0/DI[1]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.677</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-5.796</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s/DI[2]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.666</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-5.781</td>
<td>NextZ80/STAGE_1_s1/Q</td>
<td>vga/z80_le18/dpb_inst_2/DIA[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>17.651</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.672</td>
<td>n2910_s2/I0</td>
<td>clk_audio_s1/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_in:[R]</td>
<td>-0.000</td>
<td>-0.860</td>
<td>0.234</td>
</tr>
<tr>
<td>2</td>
<td>0.355</td>
<td>params[1]_6_s0/Q</td>
<td>xram/dpb_inst_0/DIB[6]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.604</td>
</tr>
<tr>
<td>3</td>
<td>0.369</td>
<td>params[1]_4_s0/Q</td>
<td>xram/dpb_inst_0/DIB[4]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.618</td>
</tr>
<tr>
<td>4</td>
<td>0.369</td>
<td>params[1]_0_s0/Q</td>
<td>xram/dpb_inst_0/DIB[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.618</td>
</tr>
<tr>
<td>5</td>
<td>0.370</td>
<td>params[1]_1_s0/Q</td>
<td>xram/dpb_inst_0/DIB[1]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.619</td>
</tr>
<tr>
<td>6</td>
<td>0.420</td>
<td>sync_s0/Q</td>
<td>vga/vga_YYYYY_0_s2/RESET</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.218</td>
<td>0.684</td>
</tr>
<tr>
<td>7</td>
<td>0.420</td>
<td>sync_s0/Q</td>
<td>vga/vga_YYYYY_1_s0/RESET</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.218</td>
<td>0.684</td>
</tr>
<tr>
<td>8</td>
<td>0.420</td>
<td>sync_s0/Q</td>
<td>vga/vga_YYYYY_2_s0/RESET</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.218</td>
<td>0.684</td>
</tr>
<tr>
<td>9</td>
<td>0.420</td>
<td>sync_s0/Q</td>
<td>vga/vga_YYYYY_3_s0/RESET</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.218</td>
<td>0.684</td>
</tr>
<tr>
<td>10</td>
<td>0.420</td>
<td>sync_s0/Q</td>
<td>vga/vga_YYYYY_4_s0/RESET</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.218</td>
<td>0.684</td>
</tr>
<tr>
<td>11</td>
<td>0.420</td>
<td>sync_s0/Q</td>
<td>vga/vga_yyyy_yy_0_s0/RESET</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.218</td>
<td>0.684</td>
</tr>
<tr>
<td>12</td>
<td>0.420</td>
<td>sync_s0/Q</td>
<td>vga/vga_yyyy_yy_1_s0/RESET</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.218</td>
<td>0.684</td>
</tr>
<tr>
<td>13</td>
<td>0.420</td>
<td>sync_s0/Q</td>
<td>vga/vga_yyyy_yy_2_s0/RESET</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.218</td>
<td>0.684</td>
</tr>
<tr>
<td>14</td>
<td>0.420</td>
<td>sync_s0/Q</td>
<td>vga/vga_yyyy_yy_3_s0/RESET</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.218</td>
<td>0.684</td>
</tr>
<tr>
<td>15</td>
<td>0.420</td>
<td>sync_s0/Q</td>
<td>vga/vga_yyyy_yy_4_s0/RESET</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.218</td>
<td>0.684</td>
</tr>
<tr>
<td>16</td>
<td>0.420</td>
<td>sync_s0/Q</td>
<td>vga/vga_yyyy_yy_5_s0/RESET</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.218</td>
<td>0.684</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>NextZ80/CPUStatus_7_s3/Q</td>
<td>NextZ80/CPUStatus_7_s3/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>stub_run_count_1_s5/Q</td>
<td>stub_run_count_1_s5/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>fdc_sector_idx_6_s0/Q</td>
<td>fdc_sector_idx_6_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>counter_25ms_0_s0/Q</td>
<td>counter_25ms_0_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>counter_25ms_2_s0/Q</td>
<td>counter_25ms_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>counter_25ms_6_s0/Q</td>
<td>counter_25ms_6_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>counter_25ms_8_s0/Q</td>
<td>counter_25ms_8_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>audio_cnt_3_s0/Q</td>
<td>audio_cnt_3_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>audio_cnt_7_s0/Q</td>
<td>audio_cnt_7_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.530</td>
<td>4.530</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.802</td>
<td>4.802</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.802</td>
<td>4.802</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/flg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/COUT</td>
</tr>
<tr>
<td>15.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_6_s/CIN</td>
</tr>
<tr>
<td>15.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_6_s/COUT</td>
</tr>
<tr>
<td>15.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_7_s/CIN</td>
</tr>
<tr>
<td>15.653</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R38C35[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_7_s/SUM</td>
</tr>
<tr>
<td>16.554</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>NextZ80/CPU_REGS/DIN_15_s12/I2</td>
</tr>
<tr>
<td>17.016</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s12/F</td>
</tr>
<tr>
<td>17.188</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_15_s8/I2</td>
</tr>
<tr>
<td>17.559</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s8/F</td>
</tr>
<tr>
<td>17.730</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td>NextZ80/CPU_REGS/DIN_15_s6/I0</td>
</tr>
<tr>
<td>18.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s6/F</td>
</tr>
<tr>
<td>18.579</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_15_s2/I3</td>
</tr>
<tr>
<td>19.134</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C34[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s2/F</td>
</tr>
<tr>
<td>19.800</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>NextZ80/CPU_REGS/flgmux_2_s6/I3</td>
</tr>
<tr>
<td>20.349</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C31[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/flgmux_2_s6/F</td>
</tr>
<tr>
<td>20.352</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>NextZ80/CPU_REGS/flgmux_2_s13/I2</td>
</tr>
<tr>
<td>20.922</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/flgmux_2_s13/F</td>
</tr>
<tr>
<td>20.923</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][B]</td>
<td>NextZ80/CPU_REGS/flgmux_2_s4/I1</td>
</tr>
<tr>
<td>21.385</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/flgmux_2_s4/F</td>
</tr>
<tr>
<td>21.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>NextZ80/CPU_REGS/flgmux_2_s0/I3</td>
</tr>
<tr>
<td>21.936</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/flgmux_2_s0/F</td>
</tr>
<tr>
<td>21.936</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/flg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>NextZ80/CPU_REGS/flg_2_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>NextZ80/CPU_REGS/flg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.697, 51.931%; route: 9.670, 46.943%; tC2Q: 0.232, 1.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/flg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/COUT</td>
</tr>
<tr>
<td>15.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_6_s/CIN</td>
</tr>
<tr>
<td>15.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_6_s/COUT</td>
</tr>
<tr>
<td>15.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_7_s/CIN</td>
</tr>
<tr>
<td>15.653</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R38C35[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_7_s/SUM</td>
</tr>
<tr>
<td>16.554</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>NextZ80/CPU_REGS/DIN_15_s12/I2</td>
</tr>
<tr>
<td>17.016</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s12/F</td>
</tr>
<tr>
<td>17.188</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_15_s8/I2</td>
</tr>
<tr>
<td>17.559</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s8/F</td>
</tr>
<tr>
<td>17.730</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td>NextZ80/CPU_REGS/DIN_15_s6/I0</td>
</tr>
<tr>
<td>18.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s6/F</td>
</tr>
<tr>
<td>18.579</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_15_s2/I3</td>
</tr>
<tr>
<td>19.134</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C34[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s2/F</td>
</tr>
<tr>
<td>19.800</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_6_s3/I3</td>
</tr>
<tr>
<td>20.349</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_6_s3/F</td>
</tr>
<tr>
<td>20.523</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[3][B]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_6_s1/I0</td>
</tr>
<tr>
<td>20.894</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C30[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_6_s1/F</td>
</tr>
<tr>
<td>20.899</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_6_s/I3</td>
</tr>
<tr>
<td>21.448</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_6_s/F</td>
</tr>
<tr>
<td>21.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/flg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>NextZ80/CPU_REGS/flg_6_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>NextZ80/CPU_REGS/flg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.036, 49.904%; route: 9.843, 48.942%; tC2Q: 0.232, 1.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/COUT</td>
</tr>
<tr>
<td>15.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_6_s/CIN</td>
</tr>
<tr>
<td>15.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_6_s/COUT</td>
</tr>
<tr>
<td>15.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_7_s/CIN</td>
</tr>
<tr>
<td>15.653</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R38C35[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_7_s/SUM</td>
</tr>
<tr>
<td>16.554</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>NextZ80/CPU_REGS/DIN_15_s12/I2</td>
</tr>
<tr>
<td>17.016</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s12/F</td>
</tr>
<tr>
<td>17.188</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_15_s8/I2</td>
</tr>
<tr>
<td>17.559</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s8/F</td>
</tr>
<tr>
<td>17.730</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td>NextZ80/CPU_REGS/DIN_15_s6/I0</td>
</tr>
<tr>
<td>18.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s6/F</td>
</tr>
<tr>
<td>18.579</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_15_s2/I3</td>
</tr>
<tr>
<td>19.134</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C34[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s2/F</td>
</tr>
<tr>
<td>19.795</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td>NextZ80/CPU_REGS/DIN_15_s1/I0</td>
</tr>
<tr>
<td>20.350</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s1/F</td>
</tr>
<tr>
<td>20.767</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C33</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.122, 46.948%; route: 10.076, 51.858%; tC2Q: 0.232, 1.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/flg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/COUT</td>
</tr>
<tr>
<td>15.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_6_s/CIN</td>
</tr>
<tr>
<td>15.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_6_s/COUT</td>
</tr>
<tr>
<td>15.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_7_s/CIN</td>
</tr>
<tr>
<td>15.653</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R38C35[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_7_s/SUM</td>
</tr>
<tr>
<td>16.283</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][B]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_7_s5/I1</td>
</tr>
<tr>
<td>16.832</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R31C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_7_s5/F</td>
</tr>
<tr>
<td>17.010</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>NextZ80/CPU_REGS/DIN_15_s3/I2</td>
</tr>
<tr>
<td>17.565</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C34[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s3/F</td>
</tr>
<tr>
<td>18.227</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_7_s6/I1</td>
</tr>
<tr>
<td>18.689</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C34[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_7_s6/F</td>
</tr>
<tr>
<td>18.690</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_7_s3/I0</td>
</tr>
<tr>
<td>19.207</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_7_s3/F</td>
</tr>
<tr>
<td>19.770</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_7_s0/I1</td>
</tr>
<tr>
<td>20.340</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_7_s0/F</td>
</tr>
<tr>
<td>20.341</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_7_s7/I0</td>
</tr>
<tr>
<td>20.712</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_7_s7/F</td>
</tr>
<tr>
<td>20.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/flg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>NextZ80/CPU_REGS/flg_7_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>NextZ80/CPU_REGS/flg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.750, 50.322%; route: 9.393, 48.480%; tC2Q: 0.232, 1.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/COUT</td>
</tr>
<tr>
<td>15.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_6_s/CIN</td>
</tr>
<tr>
<td>15.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_6_s/COUT</td>
</tr>
<tr>
<td>15.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_7_s/CIN</td>
</tr>
<tr>
<td>15.653</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R38C35[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_7_s/SUM</td>
</tr>
<tr>
<td>16.554</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>NextZ80/CPU_REGS/DIN_15_s12/I2</td>
</tr>
<tr>
<td>17.016</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s12/F</td>
</tr>
<tr>
<td>17.188</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_15_s8/I2</td>
</tr>
<tr>
<td>17.559</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s8/F</td>
</tr>
<tr>
<td>17.730</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td>NextZ80/CPU_REGS/DIN_15_s6/I0</td>
</tr>
<tr>
<td>18.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s6/F</td>
</tr>
<tr>
<td>18.579</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_15_s2/I3</td>
</tr>
<tr>
<td>19.134</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C34[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s2/F</td>
</tr>
<tr>
<td>19.795</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td>NextZ80/CPU_REGS/DIN_15_s1/I0</td>
</tr>
<tr>
<td>20.365</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R32C31[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_15_s1/F</td>
</tr>
<tr>
<td>20.539</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_hi/data_data_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C31</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.137, 47.585%; route: 9.833, 51.206%; tC2Q: 0.232, 1.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.583</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/SUM</td>
</tr>
<tr>
<td>16.114</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_5_s7/I1</td>
</tr>
<tr>
<td>16.663</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_5_s7/F</td>
</tr>
<tr>
<td>16.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>NextZ80/CPU_REGS/DIN_13_s9/I0</td>
</tr>
<tr>
<td>17.216</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_13_s9/F</td>
</tr>
<tr>
<td>17.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>NextZ80/CPU_REGS/DIN_13_s13/I2</td>
</tr>
<tr>
<td>17.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_13_s13/F</td>
</tr>
<tr>
<td>17.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[1][A]</td>
<td>NextZ80/CPU_REGS/DIN_13_s2/I1</td>
</tr>
<tr>
<td>18.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C36[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_13_s2/F</td>
</tr>
<tr>
<td>19.144</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td>NextZ80/CPU_REGS/DIN_13_s1/I0</td>
</tr>
<tr>
<td>19.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_13_s1/F</td>
</tr>
<tr>
<td>20.326</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C33</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.159, 48.231%; route: 9.599, 50.547%; tC2Q: 0.232, 1.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.583</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/SUM</td>
</tr>
<tr>
<td>16.114</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_5_s7/I1</td>
</tr>
<tr>
<td>16.663</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_5_s7/F</td>
</tr>
<tr>
<td>16.667</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td>NextZ80/CPU_REGS/DIN_13_s9/I0</td>
</tr>
<tr>
<td>17.216</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_13_s9/F</td>
</tr>
<tr>
<td>17.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>NextZ80/CPU_REGS/DIN_13_s13/I2</td>
</tr>
<tr>
<td>17.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_13_s13/F</td>
</tr>
<tr>
<td>17.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[1][A]</td>
<td>NextZ80/CPU_REGS/DIN_13_s2/I1</td>
</tr>
<tr>
<td>18.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C36[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_13_s2/F</td>
</tr>
<tr>
<td>19.144</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td>NextZ80/CPU_REGS/DIN_13_s1/I0</td>
</tr>
<tr>
<td>19.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_13_s1/F</td>
</tr>
<tr>
<td>20.224</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_hi/data_data_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C31</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.159, 48.492%; route: 9.497, 50.280%; tC2Q: 0.232, 1.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/z80_le18/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.583</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/SUM</td>
</tr>
<tr>
<td>16.114</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][B]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_5_s1/I1</td>
</tr>
<tr>
<td>16.669</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_5_s1/F</td>
</tr>
<tr>
<td>17.095</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[0][B]</td>
<td>NextZ80/CPU_REGS/n123_s1/I2</td>
</tr>
<tr>
<td>17.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/n123_s1/F</td>
</tr>
<tr>
<td>17.975</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_5_s5/I0</td>
</tr>
<tr>
<td>18.530</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_5_s5/F</td>
</tr>
<tr>
<td>18.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][A]</td>
<td>NextZ80/CPU_REGS/z80_data_out_5_s0/I1</td>
</tr>
<tr>
<td>18.633</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_5_s0/O</td>
</tr>
<tr>
<td>18.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[2][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_5_s/I0</td>
</tr>
<tr>
<td>18.736</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_5_s/O</td>
</tr>
<tr>
<td>19.933</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">vga/z80_le18/dpb_inst_5/DIA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>vga/z80_le18/dpb_inst_5/CLKA</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>vga/z80_le18/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.425, 45.303%; route: 9.940, 53.449%; tC2Q: 0.232, 1.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/z80_dsp/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.548</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/SUM</td>
</tr>
<tr>
<td>15.969</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][A]</td>
<td>NextZ80/CPU_REGS/DO_4_s25/I1</td>
</tr>
<tr>
<td>16.422</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_4_s25/F</td>
</tr>
<tr>
<td>17.107</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td>NextZ80/CPU_REGS/DO_4_s22/I3</td>
</tr>
<tr>
<td>17.560</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_4_s22/F</td>
</tr>
<tr>
<td>18.220</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[3][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_4_s5/I0</td>
</tr>
<tr>
<td>18.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C38[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_4_s5/F</td>
</tr>
<tr>
<td>18.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[3][A]</td>
<td>NextZ80/CPU_REGS/z80_data_out_4_s0/I1</td>
</tr>
<tr>
<td>18.840</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_4_s0/O</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[2][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_4_s/I0</td>
</tr>
<tr>
<td>18.943</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_4_s/O</td>
</tr>
<tr>
<td>19.886</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">vga/z80_dsp/dpb_inst_0/DIA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>vga/z80_dsp/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>vga/z80_dsp/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.250, 44.475%; route: 10.067, 54.274%; tC2Q: 0.232, 1.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.548</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/SUM</td>
</tr>
<tr>
<td>16.483</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>NextZ80/CPU_REGS/DIN_12_s8/I1</td>
</tr>
<tr>
<td>17.000</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_12_s8/F</td>
</tr>
<tr>
<td>17.563</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>NextZ80/CPU_REGS/DIN_12_s5/I2</td>
</tr>
<tr>
<td>17.934</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_12_s5/F</td>
</tr>
<tr>
<td>17.938</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>NextZ80/CPU_REGS/DIN_12_s2/I2</td>
</tr>
<tr>
<td>18.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_12_s2/F</td>
</tr>
<tr>
<td>18.751</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>NextZ80/CPU_REGS/DIN_12_s1/I0</td>
</tr>
<tr>
<td>19.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_12_s1/F</td>
</tr>
<tr>
<td>19.794</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C33</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.435, 45.699%; route: 9.790, 53.045%; tC2Q: 0.232, 1.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/z80_dsp/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.583</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/SUM</td>
</tr>
<tr>
<td>16.114</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][B]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_5_s1/I1</td>
</tr>
<tr>
<td>16.669</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_5_s1/F</td>
</tr>
<tr>
<td>17.095</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[0][B]</td>
<td>NextZ80/CPU_REGS/n123_s1/I2</td>
</tr>
<tr>
<td>17.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/n123_s1/F</td>
</tr>
<tr>
<td>17.975</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_5_s5/I0</td>
</tr>
<tr>
<td>18.530</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_5_s5/F</td>
</tr>
<tr>
<td>18.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][A]</td>
<td>NextZ80/CPU_REGS/z80_data_out_5_s0/I1</td>
</tr>
<tr>
<td>18.633</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_5_s0/O</td>
</tr>
<tr>
<td>18.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[2][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_5_s/I0</td>
</tr>
<tr>
<td>18.736</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_5_s/O</td>
</tr>
<tr>
<td>19.707</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">vga/z80_dsp/dpb_inst_0/DIA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>vga/z80_dsp/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>vga/z80_dsp/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.425, 45.862%; route: 9.713, 52.875%; tC2Q: 0.232, 1.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.548</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/SUM</td>
</tr>
<tr>
<td>16.483</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>NextZ80/CPU_REGS/DIN_12_s8/I1</td>
</tr>
<tr>
<td>17.000</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_12_s8/F</td>
</tr>
<tr>
<td>17.563</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td>NextZ80/CPU_REGS/DIN_12_s5/I2</td>
</tr>
<tr>
<td>17.934</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_12_s5/F</td>
</tr>
<tr>
<td>17.938</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>NextZ80/CPU_REGS/DIN_12_s2/I2</td>
</tr>
<tr>
<td>18.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_12_s2/F</td>
</tr>
<tr>
<td>18.751</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>NextZ80/CPU_REGS/DIN_12_s1/I0</td>
</tr>
<tr>
<td>19.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_12_s1/F</td>
</tr>
<tr>
<td>19.616</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_hi/data_data_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C31</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.435, 46.144%; route: 9.612, 52.587%; tC2Q: 0.232, 1.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/z80_le18/dpb_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.548</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/SUM</td>
</tr>
<tr>
<td>15.969</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][A]</td>
<td>NextZ80/CPU_REGS/DO_4_s25/I1</td>
</tr>
<tr>
<td>16.422</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_4_s25/F</td>
</tr>
<tr>
<td>17.107</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td>NextZ80/CPU_REGS/DO_4_s22/I3</td>
</tr>
<tr>
<td>17.560</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_4_s22/F</td>
</tr>
<tr>
<td>18.220</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[3][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_4_s5/I0</td>
</tr>
<tr>
<td>18.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C38[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_4_s5/F</td>
</tr>
<tr>
<td>18.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[3][A]</td>
<td>NextZ80/CPU_REGS/z80_data_out_4_s0/I1</td>
</tr>
<tr>
<td>18.840</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_4_s0/O</td>
</tr>
<tr>
<td>18.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[2][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_4_s/I0</td>
</tr>
<tr>
<td>18.943</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_4_s/O</td>
</tr>
<tr>
<td>19.449</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">vga/z80_le18/dpb_inst_4/DIA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>vga/z80_le18/dpb_inst_4/CLKA</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>vga/z80_le18/dpb_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.250, 45.548%; route: 9.630, 53.171%; tC2Q: 0.232, 1.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/COUT</td>
</tr>
<tr>
<td>15.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_6_s/CIN</td>
</tr>
<tr>
<td>15.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_6_s/SUM</td>
</tr>
<tr>
<td>15.875</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td>NextZ80/CPU_REGS/DO_6_s24/I0</td>
</tr>
<tr>
<td>16.445</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C36[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_6_s24/F</td>
</tr>
<tr>
<td>16.448</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[0][B]</td>
<td>NextZ80/CPU_REGS/DIN_14_s6/I2</td>
</tr>
<tr>
<td>16.819</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C36[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_14_s6/F</td>
</tr>
<tr>
<td>16.823</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td>NextZ80/CPU_REGS/DIN_14_s3/I3</td>
</tr>
<tr>
<td>17.393</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_14_s3/F</td>
</tr>
<tr>
<td>17.395</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[1][B]</td>
<td>NextZ80/CPU_REGS/DIN_14_s2/I3</td>
</tr>
<tr>
<td>17.766</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C36[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_14_s2/F</td>
</tr>
<tr>
<td>18.729</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_14_s1/I0</td>
</tr>
<tr>
<td>19.182</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C31[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_14_s1/F</td>
</tr>
<tr>
<td>19.434</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C33</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.026, 49.876%; route: 8.839, 48.842%; tC2Q: 0.232, 1.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/COUT</td>
</tr>
<tr>
<td>15.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_6_s/CIN</td>
</tr>
<tr>
<td>15.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_6_s/SUM</td>
</tr>
<tr>
<td>15.875</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td>NextZ80/CPU_REGS/DO_6_s24/I0</td>
</tr>
<tr>
<td>16.430</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C36[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_6_s24/F</td>
</tr>
<tr>
<td>16.831</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[0][A]</td>
<td>NextZ80/CPU_REGS/DO_6_s22/I2</td>
</tr>
<tr>
<td>17.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C36[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_6_s22/F</td>
</tr>
<tr>
<td>18.047</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_6_s1/I1</td>
</tr>
<tr>
<td>18.602</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_6_s1/F</td>
</tr>
<tr>
<td>19.412</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_lo/data_data_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C40</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.356, 46.230%; route: 9.487, 52.487%; tC2Q: 0.232, 1.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/z80_dsp/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/COUT</td>
</tr>
<tr>
<td>15.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_6_s/CIN</td>
</tr>
<tr>
<td>15.183</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_6_s/COUT</td>
</tr>
<tr>
<td>15.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_7_s/CIN</td>
</tr>
<tr>
<td>15.653</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R38C35[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_7_s/SUM</td>
</tr>
<tr>
<td>16.079</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td>NextZ80/CPU_ALU8/ALU8OUT_7_s1/I0</td>
</tr>
<tr>
<td>16.532</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8OUT_7_s1/F</td>
</tr>
<tr>
<td>17.715</td>
<td>1.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_7_s5/I1</td>
</tr>
<tr>
<td>18.232</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_7_s5/F</td>
</tr>
<tr>
<td>18.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[3][A]</td>
<td>NextZ80/CPU_REGS/z80_data_out_7_s0/I1</td>
</tr>
<tr>
<td>18.335</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_7_s0/O</td>
</tr>
<tr>
<td>18.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_7_s/I0</td>
</tr>
<tr>
<td>18.438</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_7_s/O</td>
</tr>
<tr>
<td>19.327</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">vga/z80_dsp/dpb_inst_0/DIA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>vga/z80_dsp/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>vga/z80_dsp/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.902, 43.926%; route: 9.856, 54.784%; tC2Q: 0.232, 1.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/z80_dsp/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/COUT</td>
</tr>
<tr>
<td>15.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_6_s/CIN</td>
</tr>
<tr>
<td>15.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_6_s/SUM</td>
</tr>
<tr>
<td>15.875</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td>NextZ80/CPU_REGS/DO_6_s24/I0</td>
</tr>
<tr>
<td>16.430</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C36[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_6_s24/F</td>
</tr>
<tr>
<td>16.831</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[0][A]</td>
<td>NextZ80/CPU_REGS/DO_6_s22/I2</td>
</tr>
<tr>
<td>17.401</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C36[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_6_s22/F</td>
</tr>
<tr>
<td>17.575</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_6_s5/I0</td>
</tr>
<tr>
<td>18.028</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_6_s5/F</td>
</tr>
<tr>
<td>18.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td>NextZ80/CPU_REGS/z80_data_out_6_s0/I1</td>
</tr>
<tr>
<td>18.131</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_6_s0/O</td>
</tr>
<tr>
<td>18.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_6_s/I0</td>
</tr>
<tr>
<td>18.234</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_6_s/O</td>
</tr>
<tr>
<td>19.195</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">vga/z80_dsp/dpb_inst_0/DIA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>vga/z80_dsp/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>vga/z80_dsp/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.475, 47.457%; route: 9.151, 51.244%; tC2Q: 0.232, 1.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/COUT</td>
</tr>
<tr>
<td>15.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_6_s/CIN</td>
</tr>
<tr>
<td>15.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_6_s/SUM</td>
</tr>
<tr>
<td>15.875</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td>NextZ80/CPU_REGS/DO_6_s24/I0</td>
</tr>
<tr>
<td>16.445</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C36[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_6_s24/F</td>
</tr>
<tr>
<td>16.448</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[0][B]</td>
<td>NextZ80/CPU_REGS/DIN_14_s6/I2</td>
</tr>
<tr>
<td>16.819</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C36[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_14_s6/F</td>
</tr>
<tr>
<td>16.823</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td>NextZ80/CPU_REGS/DIN_14_s3/I3</td>
</tr>
<tr>
<td>17.393</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_14_s3/F</td>
</tr>
<tr>
<td>17.395</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[1][B]</td>
<td>NextZ80/CPU_REGS/DIN_14_s2/I3</td>
</tr>
<tr>
<td>17.766</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R38C36[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_14_s2/F</td>
</tr>
<tr>
<td>18.729</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_14_s1/I0</td>
</tr>
<tr>
<td>19.191</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C31[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_14_s1/F</td>
</tr>
<tr>
<td>19.194</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_hi/data_data_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C31</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.035, 50.596%; route: 8.590, 48.104%; tC2Q: 0.232, 1.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/pc_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>7.885</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C39</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.402</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C39</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_lo/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.333</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>NextZ80/CPU_REGS/ALU160_Z_0_s2/I1</td>
</tr>
<tr>
<td>9.786</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU160_Z_0_s2/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C34[3][B]</td>
<td>NextZ80/CPU_REGS/ALU160_Z_0_s/I1</td>
</tr>
<tr>
<td>10.404</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C34[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU160_Z_0_s/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C33[0][A]</td>
<td>NextZ80/CPU_ALU16/z80_addr_0_s/I0</td>
</tr>
<tr>
<td>11.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C33[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU16/z80_addr_0_s/COUT</td>
</tr>
<tr>
<td>11.658</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C33[0][B]</td>
<td>NextZ80/CPU_ALU16/z80_addr_1_s/CIN</td>
</tr>
<tr>
<td>12.128</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R40C33[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU16/z80_addr_1_s/SUM</td>
</tr>
<tr>
<td>13.417</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>NextZ80/CPU_REGS/ADDR1_2_s4/I1</td>
</tr>
<tr>
<td>13.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ADDR1_2_s4/F</td>
</tr>
<tr>
<td>14.394</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][B]</td>
<td>NextZ80/CPU_REGS/ADDR1_5_s4/I3</td>
</tr>
<tr>
<td>14.964</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C32[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ADDR1_5_s4/F</td>
</tr>
<tr>
<td>14.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td>NextZ80/CPU_REGS/ADDR1_8_s4/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ADDR1_8_s4/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>NextZ80/CPU_REGS/ADDR1_11_s4/I3</td>
</tr>
<tr>
<td>16.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ADDR1_11_s4/F</td>
</tr>
<tr>
<td>17.163</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][A]</td>
<td>NextZ80/CPU_REGS/ADDR1_14_s4/I3</td>
</tr>
<tr>
<td>17.625</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ADDR1_14_s4/F</td>
</tr>
<tr>
<td>17.801</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>NextZ80/CPU_REGS/ADDR1_14_s3/I1</td>
</tr>
<tr>
<td>18.356</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ADDR1_14_s3/F</td>
</tr>
<tr>
<td>19.146</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/pc_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td>NextZ80/CPU_REGS/pc_14_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[0][B]</td>
<td>NextZ80/CPU_REGS/pc_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.137, 45.691%; route: 9.440, 53.006%; tC2Q: 0.232, 1.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/sp_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>7.885</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C39</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.402</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C39</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_lo/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.333</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>NextZ80/CPU_REGS/ALU160_Z_0_s2/I1</td>
</tr>
<tr>
<td>9.786</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU160_Z_0_s2/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C34[3][B]</td>
<td>NextZ80/CPU_REGS/ALU160_Z_0_s/I1</td>
</tr>
<tr>
<td>10.404</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C34[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU160_Z_0_s/F</td>
</tr>
<tr>
<td>11.088</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C33[0][A]</td>
<td>NextZ80/CPU_ALU16/z80_addr_0_s/I0</td>
</tr>
<tr>
<td>11.658</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C33[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU16/z80_addr_0_s/COUT</td>
</tr>
<tr>
<td>11.658</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C33[0][B]</td>
<td>NextZ80/CPU_ALU16/z80_addr_1_s/CIN</td>
</tr>
<tr>
<td>12.128</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R40C33[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU16/z80_addr_1_s/SUM</td>
</tr>
<tr>
<td>13.417</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>NextZ80/CPU_REGS/ADDR1_2_s4/I1</td>
</tr>
<tr>
<td>13.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C32[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ADDR1_2_s4/F</td>
</tr>
<tr>
<td>14.394</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[3][B]</td>
<td>NextZ80/CPU_REGS/ADDR1_5_s4/I3</td>
</tr>
<tr>
<td>14.964</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C32[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ADDR1_5_s4/F</td>
</tr>
<tr>
<td>14.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td>NextZ80/CPU_REGS/ADDR1_8_s4/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ADDR1_8_s4/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[3][B]</td>
<td>NextZ80/CPU_REGS/ADDR1_11_s4/I3</td>
</tr>
<tr>
<td>16.251</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R32C33[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ADDR1_11_s4/F</td>
</tr>
<tr>
<td>17.163</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][A]</td>
<td>NextZ80/CPU_REGS/ADDR1_14_s4/I3</td>
</tr>
<tr>
<td>17.625</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ADDR1_14_s4/F</td>
</tr>
<tr>
<td>17.801</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>NextZ80/CPU_REGS/ADDR1_14_s3/I1</td>
</tr>
<tr>
<td>18.356</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ADDR1_14_s3/F</td>
</tr>
<tr>
<td>19.146</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/sp_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>NextZ80/CPU_REGS/sp_14_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>NextZ80/CPU_REGS/sp_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.137, 45.691%; route: 9.440, 53.006%; tC2Q: 0.232, 1.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.548</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/SUM</td>
</tr>
<tr>
<td>15.969</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][A]</td>
<td>NextZ80/CPU_REGS/DO_4_s25/I1</td>
</tr>
<tr>
<td>16.422</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_4_s25/F</td>
</tr>
<tr>
<td>17.107</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td>NextZ80/CPU_REGS/DO_4_s22/I3</td>
</tr>
<tr>
<td>17.560</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_4_s22/F</td>
</tr>
<tr>
<td>18.082</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[2][A]</td>
<td>NextZ80/CPU_REGS/DIN_4_s1/I1</td>
</tr>
<tr>
<td>18.453</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C39[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_4_s1/F</td>
</tr>
<tr>
<td>19.118</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_lo/data_data_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C39</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.898, 44.416%; route: 9.651, 54.279%; tC2Q: 0.232, 1.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/SUM</td>
</tr>
<tr>
<td>14.733</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td>NextZ80/CPU_REGS/DIN_8_s23/I1</td>
</tr>
<tr>
<td>15.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_8_s23/F</td>
</tr>
<tr>
<td>15.283</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td>NextZ80/CPU_REGS/DIN_8_s16/I3</td>
</tr>
<tr>
<td>15.654</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_8_s16/F</td>
</tr>
<tr>
<td>16.051</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_8_s6/I3</td>
</tr>
<tr>
<td>16.600</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C36[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_8_s6/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td>NextZ80/CPU_REGS/DIN_8_s1/I3</td>
</tr>
<tr>
<td>17.328</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_8_s1/F</td>
</tr>
<tr>
<td>17.850</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td>NextZ80/CPU_REGS/DIN_8_s0/I0</td>
</tr>
<tr>
<td>18.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_8_s0/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C30</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 48.522%; route: 8.877, 50.167%; tC2Q: 0.232, 1.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.583</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/SUM</td>
</tr>
<tr>
<td>16.114</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][B]</td>
<td>NextZ80/CPU_ALU8/ALU8FLAGS_5_s1/I1</td>
</tr>
<tr>
<td>16.669</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/ALU8FLAGS_5_s1/F</td>
</tr>
<tr>
<td>17.095</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[0][B]</td>
<td>NextZ80/CPU_REGS/n123_s1/I2</td>
</tr>
<tr>
<td>17.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/n123_s1/F</td>
</tr>
<tr>
<td>18.080</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_5_s1/I0</td>
</tr>
<tr>
<td>18.597</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C39[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_5_s1/F</td>
</tr>
<tr>
<td>19.014</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_lo/data_data_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C40</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.181, 46.279%; route: 9.265, 52.409%; tC2Q: 0.232, 1.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>13.867</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/COUT</td>
</tr>
<tr>
<td>13.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[2][A]</td>
<td>NextZ80/CPU_ALU8/sum_3_s/CIN</td>
</tr>
<tr>
<td>13.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_3_s/COUT</td>
</tr>
<tr>
<td>15.078</td>
<td>1.175</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_4_s/CIN</td>
</tr>
<tr>
<td>15.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_4_s/COUT</td>
</tr>
<tr>
<td>15.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_5_s/CIN</td>
</tr>
<tr>
<td>15.148</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_5_s/COUT</td>
</tr>
<tr>
<td>15.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C35[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_6_s/CIN</td>
</tr>
<tr>
<td>15.618</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C35[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_6_s/SUM</td>
</tr>
<tr>
<td>15.875</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td>NextZ80/CPU_REGS/DO_6_s24/I0</td>
</tr>
<tr>
<td>16.430</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C36[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_6_s24/F</td>
</tr>
<tr>
<td>16.831</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[0][A]</td>
<td>NextZ80/CPU_REGS/DO_6_s22/I2</td>
</tr>
<tr>
<td>17.386</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C36[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_6_s22/F</td>
</tr>
<tr>
<td>18.047</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[3][A]</td>
<td>NextZ80/CPU_REGS/DIN_6_s1/I1</td>
</tr>
<tr>
<td>18.602</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DIN_6_s1/F</td>
</tr>
<tr>
<td>19.003</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39</td>
<td style=" font-weight:bold;">NextZ80/CPU_REGS/regs_lo/data_data_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C39</td>
<td>NextZ80/CPU_REGS/regs_lo/data_data_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.356, 47.299%; route: 9.078, 51.388%; tC2Q: 0.232, 1.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/STAGE_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/z80_le18/dpb_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][B]</td>
<td>NextZ80/STAGE_1_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R40C31[1][B]</td>
<td style=" font-weight:bold;">NextZ80/STAGE_1_s1/Q</td>
</tr>
<tr>
<td>2.921</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s9/I2</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s9/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s22/I1</td>
</tr>
<tr>
<td>4.624</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C38[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s22/F</td>
</tr>
<tr>
<td>4.796</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38[3][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s33/I0</td>
</tr>
<tr>
<td>5.249</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R33C38[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s33/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s2/I0</td>
</tr>
<tr>
<td>6.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s2/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37[2][A]</td>
<td>NextZ80/CPU_REGS/WSelectR/SELR_1_s/I3</td>
</tr>
<tr>
<td>7.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C37[2][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/WSelectR/SELR_1_s/F</td>
</tr>
<tr>
<td>8.147</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C32</td>
<td>NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>8.664</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C32</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/regs_hi/data_data_0_0_s0/DO[0]</td>
</tr>
<tr>
<td>9.325</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s9/I0</td>
</tr>
<tr>
<td>9.787</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s9/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s4/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s4/F</td>
</tr>
<tr>
<td>10.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s1/I3</td>
</tr>
<tr>
<td>10.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>NextZ80/CPU_REGS/ALU81_Z_0_s7/I3</td>
</tr>
<tr>
<td>11.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/ALU81_Z_0_s7/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s1/I0</td>
</tr>
<tr>
<td>12.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s1/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td>NextZ80/CPU_ALU8/d1mux_0_s0/I0</td>
</tr>
<tr>
<td>13.029</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C32[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/d1mux_0_s0/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[0][B]</td>
<td>NextZ80/CPU_ALU8/sum_0_s/I1</td>
</tr>
<tr>
<td>13.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[0][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_0_s/COUT</td>
</tr>
<tr>
<td>13.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][A]</td>
<td>NextZ80/CPU_ALU8/sum_1_s/CIN</td>
</tr>
<tr>
<td>13.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_1_s/COUT</td>
</tr>
<tr>
<td>13.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C34[1][B]</td>
<td>NextZ80/CPU_ALU8/sum_2_s/CIN</td>
</tr>
<tr>
<td>14.302</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C34[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_ALU8/sum_2_s/SUM</td>
</tr>
<tr>
<td>15.235</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>NextZ80/CPU_REGS/DO_2_s25/I0</td>
</tr>
<tr>
<td>15.688</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_2_s25/F</td>
</tr>
<tr>
<td>16.332</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[1][B]</td>
<td>NextZ80/CPU_REGS/DO_2_s22/I3</td>
</tr>
<tr>
<td>16.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C36[1][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/DO_2_s22/F</td>
</tr>
<tr>
<td>17.363</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_2_s5/I0</td>
</tr>
<tr>
<td>17.816</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_2_s5/F</td>
</tr>
<tr>
<td>17.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td>NextZ80/CPU_REGS/z80_data_out_2_s0/I1</td>
</tr>
<tr>
<td>17.919</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C31[3][A]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_2_s0/O</td>
</tr>
<tr>
<td>17.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[2][B]</td>
<td>NextZ80/CPU_REGS/z80_data_out_2_s/I0</td>
</tr>
<tr>
<td>18.022</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C31[2][B]</td>
<td style=" background: #97FFFF;">NextZ80/CPU_REGS/z80_data_out_2_s/O</td>
</tr>
<tr>
<td>18.988</td>
<td>0.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">vga/z80_le18/dpb_inst_2/DIA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>vga/z80_le18/dpb_inst_2/CLKA</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>vga/z80_le18/dpb_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.033, 45.512%; route: 9.386, 53.174%; tC2Q: 0.232, 1.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>n2910_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R22C35[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">n2910_s2/I0</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">n2910_s2/F</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">clk_audio_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1000.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>clk_audio_s1/CLK</td>
</tr>
<tr>
<td>1000.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td>1000.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>clk_audio_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>params[1]_6_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R18C35[2][A]</td>
<td style=" font-weight:bold;">params[1]_6_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">xram/dpb_inst_0/DIB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>xram/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>xram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.402, 66.563%; tC2Q: 0.202, 33.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>params[1]_4_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">params[1]_4_s0/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">xram/dpb_inst_0/DIB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>xram/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>xram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.416, 67.298%; tC2Q: 0.202, 32.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>params[1]_0_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">params[1]_0_s0/Q</td>
</tr>
<tr>
<td>1.896</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">xram/dpb_inst_0/DIB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>xram/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>xram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.416, 67.298%; tC2Q: 0.202, 32.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][A]</td>
<td>params[1]_1_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C35[2][A]</td>
<td style=" font-weight:bold;">params[1]_1_s0/Q</td>
</tr>
<tr>
<td>1.897</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">xram/dpb_inst_0/DIB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>xram/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>xram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.417, 67.363%; tC2Q: 0.202, 32.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/vga_YYYYY_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.379</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.564</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>sync_s0/CLK</td>
</tr>
<tr>
<td>50.766</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">sync_s0/Q</td>
</tr>
<tr>
<td>51.248</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][B]</td>
<td style=" font-weight:bold;">vga/vga_YYYYY_0_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.598</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.782</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][B]</td>
<td>vga/vga_YYYYY_0_s2/CLK</td>
</tr>
<tr>
<td>50.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga/vga_YYYYY_0_s2</td>
</tr>
<tr>
<td>50.828</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C28[0][B]</td>
<td>vga/vga_YYYYY_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.487%; tC2Q: 0.202, 29.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/vga_YYYYY_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.379</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.564</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>sync_s0/CLK</td>
</tr>
<tr>
<td>50.766</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">sync_s0/Q</td>
</tr>
<tr>
<td>51.248</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[2][A]</td>
<td style=" font-weight:bold;">vga/vga_YYYYY_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.598</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.782</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[2][A]</td>
<td>vga/vga_YYYYY_1_s0/CLK</td>
</tr>
<tr>
<td>50.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga/vga_YYYYY_1_s0</td>
</tr>
<tr>
<td>50.828</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C29[2][A]</td>
<td>vga/vga_YYYYY_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.487%; tC2Q: 0.202, 29.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/vga_YYYYY_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.379</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.564</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>sync_s0/CLK</td>
</tr>
<tr>
<td>50.766</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">sync_s0/Q</td>
</tr>
<tr>
<td>51.248</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][B]</td>
<td style=" font-weight:bold;">vga/vga_YYYYY_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.598</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.782</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][B]</td>
<td>vga/vga_YYYYY_2_s0/CLK</td>
</tr>
<tr>
<td>50.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga/vga_YYYYY_2_s0</td>
</tr>
<tr>
<td>50.828</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C29[0][B]</td>
<td>vga/vga_YYYYY_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.487%; tC2Q: 0.202, 29.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/vga_YYYYY_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.379</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.564</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>sync_s0/CLK</td>
</tr>
<tr>
<td>50.766</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">sync_s0/Q</td>
</tr>
<tr>
<td>51.248</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td style=" font-weight:bold;">vga/vga_YYYYY_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.598</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.782</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>vga/vga_YYYYY_3_s0/CLK</td>
</tr>
<tr>
<td>50.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga/vga_YYYYY_3_s0</td>
</tr>
<tr>
<td>50.828</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>vga/vga_YYYYY_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.487%; tC2Q: 0.202, 29.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/vga_YYYYY_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.379</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.564</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>sync_s0/CLK</td>
</tr>
<tr>
<td>50.766</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">sync_s0/Q</td>
</tr>
<tr>
<td>51.248</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][A]</td>
<td style=" font-weight:bold;">vga/vga_YYYYY_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.598</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.782</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][A]</td>
<td>vga/vga_YYYYY_4_s0/CLK</td>
</tr>
<tr>
<td>50.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga/vga_YYYYY_4_s0</td>
</tr>
<tr>
<td>50.828</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C28[1][A]</td>
<td>vga/vga_YYYYY_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.487%; tC2Q: 0.202, 29.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/vga_yyyy_yy_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.379</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.564</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>sync_s0/CLK</td>
</tr>
<tr>
<td>50.766</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">sync_s0/Q</td>
</tr>
<tr>
<td>51.248</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][B]</td>
<td style=" font-weight:bold;">vga/vga_yyyy_yy_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.598</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.782</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][B]</td>
<td>vga/vga_yyyy_yy_0_s0/CLK</td>
</tr>
<tr>
<td>50.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga/vga_yyyy_yy_0_s0</td>
</tr>
<tr>
<td>50.828</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C29[0][B]</td>
<td>vga/vga_yyyy_yy_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.487%; tC2Q: 0.202, 29.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/vga_yyyy_yy_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.379</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.564</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>sync_s0/CLK</td>
</tr>
<tr>
<td>50.766</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">sync_s0/Q</td>
</tr>
<tr>
<td>51.248</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td style=" font-weight:bold;">vga/vga_yyyy_yy_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.598</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.782</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>vga/vga_yyyy_yy_1_s0/CLK</td>
</tr>
<tr>
<td>50.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga/vga_yyyy_yy_1_s0</td>
</tr>
<tr>
<td>50.828</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>vga/vga_yyyy_yy_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.487%; tC2Q: 0.202, 29.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/vga_yyyy_yy_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.379</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.564</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>sync_s0/CLK</td>
</tr>
<tr>
<td>50.766</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">sync_s0/Q</td>
</tr>
<tr>
<td>51.248</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td style=" font-weight:bold;">vga/vga_yyyy_yy_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.598</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.782</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>vga/vga_yyyy_yy_2_s0/CLK</td>
</tr>
<tr>
<td>50.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga/vga_yyyy_yy_2_s0</td>
</tr>
<tr>
<td>50.828</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>vga/vga_yyyy_yy_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.487%; tC2Q: 0.202, 29.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/vga_yyyy_yy_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.379</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.564</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>sync_s0/CLK</td>
</tr>
<tr>
<td>50.766</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">sync_s0/Q</td>
</tr>
<tr>
<td>51.248</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td style=" font-weight:bold;">vga/vga_yyyy_yy_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.598</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.782</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>vga/vga_yyyy_yy_3_s0/CLK</td>
</tr>
<tr>
<td>50.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga/vga_yyyy_yy_3_s0</td>
</tr>
<tr>
<td>50.828</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>vga/vga_yyyy_yy_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.487%; tC2Q: 0.202, 29.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/vga_yyyy_yy_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.379</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.564</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>sync_s0/CLK</td>
</tr>
<tr>
<td>50.766</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">sync_s0/Q</td>
</tr>
<tr>
<td>51.248</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td style=" font-weight:bold;">vga/vga_yyyy_yy_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.598</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.782</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>vga/vga_yyyy_yy_4_s0/CLK</td>
</tr>
<tr>
<td>50.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga/vga_yyyy_yy_4_s0</td>
</tr>
<tr>
<td>50.828</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>vga/vga_yyyy_yy_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.487%; tC2Q: 0.202, 29.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vga/vga_yyyy_yy_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.379</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>625</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.564</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>sync_s0/CLK</td>
</tr>
<tr>
<td>50.766</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">sync_s0/Q</td>
</tr>
<tr>
<td>51.248</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td style=" font-weight:bold;">vga/vga_yyyy_yy_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.050</td>
<td>50.050</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.050</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.598</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>91</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv1/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>50.782</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>vga/vga_yyyy_yy_5_s0/CLK</td>
</tr>
<tr>
<td>50.817</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vga/vga_yyyy_yy_5_s0</td>
</tr>
<tr>
<td>50.828</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>vga/vga_yyyy_yy_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.482, 70.487%; tC2Q: 0.202, 29.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>NextZ80/CPUStatus_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>NextZ80/CPUStatus_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C38[1][A]</td>
<td>NextZ80/CPUStatus_7_s3/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C38[1][A]</td>
<td style=" font-weight:bold;">NextZ80/CPUStatus_7_s3/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C38[1][A]</td>
<td>NextZ80/ALU8OP_0_s32/I3</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C38[1][A]</td>
<td style=" background: #97FFFF;">NextZ80/ALU8OP_0_s32/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C38[1][A]</td>
<td style=" font-weight:bold;">NextZ80/CPUStatus_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C38[1][A]</td>
<td>NextZ80/CPUStatus_7_s3/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C38[1][A]</td>
<td>NextZ80/CPUStatus_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>stub_run_count_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>stub_run_count_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>stub_run_count_1_s5/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">stub_run_count_1_s5/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>n2152_s3/I0</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n2152_s3/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">stub_run_count_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>stub_run_count_1_s5/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>stub_run_count_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>fdc_sector_idx_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fdc_sector_idx_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>fdc_sector_idx_6_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">fdc_sector_idx_6_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C31[0][A]</td>
<td>n2456_s/I1</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" background: #97FFFF;">n2456_s/SUM</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">fdc_sector_idx_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>fdc_sector_idx_6_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>fdc_sector_idx_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>counter_25ms_0_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_0_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>n2362_s2/I0</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">n2362_s2/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>counter_25ms_0_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>counter_25ms_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>counter_25ms_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">counter_25ms_2_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C27[1][A]</td>
<td>n2360_s/I1</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" background: #97FFFF;">n2360_s/SUM</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">counter_25ms_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>counter_25ms_2_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>counter_25ms_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>counter_25ms_6_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_6_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C28[0][A]</td>
<td>n2356_s/I1</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" background: #97FFFF;">n2356_s/SUM</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">counter_25ms_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>counter_25ms_6_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>counter_25ms_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_25ms_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25ms_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>counter_25ms_8_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C28[1][A]</td>
<td style=" font-weight:bold;">counter_25ms_8_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C28[1][A]</td>
<td>n2354_s/I1</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td style=" background: #97FFFF;">n2354_s/SUM</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td style=" font-weight:bold;">counter_25ms_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>450</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>counter_25ms_8_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>counter_25ms_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>audio_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">audio_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td>n2884_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">n2884_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">audio_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>audio_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>audio_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>audio_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td>n2880_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">n2880_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>audio_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>audio_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.186</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.802</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.802</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.801</td>
<td>0.801</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.802</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.802</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.801</td>
<td>0.801</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>625</td>
<td>clk_pixel</td>
<td>11.708</td>
<td>0.631</td>
</tr>
<tr>
<td>450</td>
<td>clk</td>
<td>-8.729</td>
<td>0.261</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>21.578</td>
<td>1.431</td>
</tr>
<tr>
<td>134</td>
<td>FETCH[7]</td>
<td>-8.345</td>
<td>1.541</td>
</tr>
<tr>
<td>128</td>
<td>n4054_4</td>
<td>18.207</td>
<td>1.765</td>
</tr>
<tr>
<td>121</td>
<td>FETCH[6]</td>
<td>-8.706</td>
<td>1.294</td>
</tr>
<tr>
<td>112</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>16.692</td>
<td>1.568</td>
</tr>
<tr>
<td>91</td>
<td>vga_clk</td>
<td>22.987</td>
<td>0.261</td>
</tr>
<tr>
<td>90</td>
<td>true_hdmi_output.packet_pixel_counter[1]</td>
<td>16.397</td>
<td>2.166</td>
</tr>
<tr>
<td>73</td>
<td>d1mux_7_20</td>
<td>-0.508</td>
<td>1.859</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C34</td>
<td>87.50%</td>
</tr>
<tr>
<td>R23C23</td>
<td>86.11%</td>
</tr>
<tr>
<td>R32C17</td>
<td>86.11%</td>
</tr>
<tr>
<td>R24C24</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C34</td>
<td>83.33%</td>
</tr>
<tr>
<td>R23C22</td>
<td>81.94%</td>
</tr>
<tr>
<td>R24C25</td>
<td>81.94%</td>
</tr>
<tr>
<td>R24C30</td>
<td>81.94%</td>
</tr>
<tr>
<td>R38C16</td>
<td>81.94%</td>
</tr>
<tr>
<td>R18C34</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
