Information: Updating design information... (UID-85)
Warning: Design 'MyDesign' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Mon Dec  3 22:59:17 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: wBlock/w_vector_index2_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wBlock/w_vector_reg[575]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  wBlock/w_vector_index2_reg[2]/CK (DFF_X2)             0.0000 #   0.0000 r
  wBlock/w_vector_index2_reg[2]/Q (DFF_X2)              0.6390     0.6390 f
  U8255/ZN (NOR3_X2)                                    0.5173     1.1563 r
  U7000/ZN (NAND2_X2)                                   0.3679     1.5242 f
  U37237/ZN (INV_X4)                                    0.6365     2.1607 r
  U36991/ZN (INV_X4)                                    0.3195     2.4802 f
  U37363/ZN (OAI222_X2)                                 0.5574     3.0376 r
  U4986/ZN (NOR4_X2)                                    0.2271     3.2648 f
  U4985/ZN (NAND4_X2)                                   0.3881     3.6528 r
  U4963/Z (XOR2_X2)                                     0.4385     4.0914 r
  U4962/Z (XOR2_X2)                                     0.3672     4.4585 r
  U4961/ZN (NOR2_X2)                                    0.1061     4.5646 f
  wBlock/add_800/A[0] (MyDesign_DW01_add_46)            0.0000     4.5646 f
  wBlock/add_800/U1/ZN (AND2_X4)                        0.2819     4.8466 f
  wBlock/add_800/U1_1/CO (FA_X1)                        0.4821     5.3287 f
  wBlock/add_800/U1_2/CO (FA_X1)                        0.5172     5.8459 f
  wBlock/add_800/U1_3/CO (FA_X1)                        0.5172     6.3631 f
  wBlock/add_800/U1_4/CO (FA_X1)                        0.5172     6.8804 f
  wBlock/add_800/U1_5/CO (FA_X1)                        0.5172     7.3976 f
  wBlock/add_800/U1_6/CO (FA_X1)                        0.5172     7.9149 f
  wBlock/add_800/U1_7/CO (FA_X1)                        0.5172     8.4321 f
  wBlock/add_800/U1_8/CO (FA_X1)                        0.5172     8.9494 f
  wBlock/add_800/U1_9/CO (FA_X1)                        0.5172     9.4666 f
  wBlock/add_800/U1_10/CO (FA_X1)                       0.5172     9.9838 f
  wBlock/add_800/U1_11/CO (FA_X1)                       0.5172    10.5011 f
  wBlock/add_800/U1_12/CO (FA_X1)                       0.5172    11.0183 f
  wBlock/add_800/U1_13/CO (FA_X1)                       0.5172    11.5356 f
  wBlock/add_800/U1_14/CO (FA_X1)                       0.5172    12.0528 f
  wBlock/add_800/U1_15/CO (FA_X1)                       0.5172    12.5701 f
  wBlock/add_800/U1_16/CO (FA_X1)                       0.5172    13.0873 f
  wBlock/add_800/U1_17/CO (FA_X1)                       0.5172    13.6045 f
  wBlock/add_800/U1_18/CO (FA_X1)                       0.5172    14.1218 f
  wBlock/add_800/U1_19/CO (FA_X1)                       0.5172    14.6390 f
  wBlock/add_800/U1_20/CO (FA_X1)                       0.5172    15.1563 f
  wBlock/add_800/U1_21/CO (FA_X1)                       0.5172    15.6735 f
  wBlock/add_800/U1_22/CO (FA_X1)                       0.5172    16.1908 f
  wBlock/add_800/U1_23/CO (FA_X1)                       0.5172    16.7080 f
  wBlock/add_800/U1_24/CO (FA_X1)                       0.5172    17.2252 f
  wBlock/add_800/U1_25/CO (FA_X1)                       0.5172    17.7425 f
  wBlock/add_800/U1_26/CO (FA_X1)                       0.5172    18.2597 f
  wBlock/add_800/U1_27/CO (FA_X1)                       0.5172    18.7770 f
  wBlock/add_800/U1_28/CO (FA_X1)                       0.5172    19.2942 f
  wBlock/add_800/U1_29/CO (FA_X1)                       0.5172    19.8115 f
  wBlock/add_800/U1_30/CO (FA_X1)                       0.5172    20.3287 f
  wBlock/add_800/U1_31/S (FA_X1)                        0.7144    21.0432 f
  wBlock/add_800/SUM[31] (MyDesign_DW01_add_46)         0.0000    21.0432 f
  wBlock/add_800_3/A[31] (MyDesign_DW01_add_45)         0.0000    21.0432 f
  wBlock/add_800_3/U1_31/S (FA_X1)                      0.8918    21.9349 f
  wBlock/add_800_3/SUM[31] (MyDesign_DW01_add_45)       0.0000    21.9349 f
  U7343/ZN (NAND2_X2)                                   0.7151    22.6500 r
  U36997/ZN (INV_X4)                                    0.0401    22.6901 f
  U36370/ZN (INV_X4)                                    0.3169    23.0070 r
  U7308/ZN (OAI22_X2)                                   0.1909    23.1979 f
  wBlock/w_vector_reg[575]/D (DFF_X1)                   0.0000    23.1979 f
  data arrival time                                               23.1979

  clock clk (rise edge)                                24.0000    24.0000
  clock network delay (ideal)                           0.0000    24.0000
  clock uncertainty                                    -0.0500    23.9500
  wBlock/w_vector_reg[575]/CK (DFF_X1)                  0.0000    23.9500 r
  library setup time                                   -0.3616    23.5884
  data required time                                              23.5884
  --------------------------------------------------------------------------
  data required time                                              23.5884
  data arrival time                                              -23.1979
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3905


1
