Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : axi_lite_mux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:55:56 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : axi_lite_mux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:55:56 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: _spawn_2/head_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: _spawn_7/spreg_q_reg[36]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  _spawn_2/head_q_reg[1]/CLK (SC7P5T_DFFRQX4_CSC28L)      0.00      0.00       0.00 r
  _spawn_2/head_q_reg[1]/Q (SC7P5T_DFFRQX4_CSC28L)       13.97     82.60      82.60 f
  _spawn_2/thread_0_wire$18[1] (net)            8                   0.00      82.60 f
  _spawn_2/U21/Z (SC7P5T_ND2X1_MR_CSC28L)                14.96     21.18     103.78 r
  _spawn_2/n143 (net)                           1                   0.00     103.78 r
  _spawn_2/U57/Z (SC7P5T2G_MUXI2X4_CSC28L)               22.69     25.46     129.24 f
  _spawn_2/n144 (net)                           3                   0.00     129.24 f
  _spawn_2/U60/Z (SC7P5T_NR2IAX2_CSC28L)                 20.56     29.61     158.85 r
  _spawn_2/n4 (net)                             1                   0.00     158.85 r
  _spawn_2/U28/Z (SC7P5T2G_MUXI2X4_CSC28L)               16.06     32.78     191.63 r
  _spawn_2/n209 (net)                           2                   0.00     191.63 r
  _spawn_2/U235/Z (SC7P5T_MUXI2X2_CSC28L)                21.64     24.83     216.46 f
  _spawn_2/n220 (net)                           2                   0.00     216.46 f
  _spawn_2/U71/Z (SC7P5T_MUXI2X2_CSC28L)                 19.37     26.81     243.27 r
  _spawn_2/_ep_data_o_0[1] (net)                4                   0.00     243.27 r
  _spawn_2/_ep_data_o_0[1] (fifo_2)                                 0.00     243.27 r
  _r_fifo_le_data_o_0[1] (net)                                      0.00     243.27 r
  U1207/Z (SC7P5T_AN2X2_CSC28L)                           7.46     31.70     274.96 r
  n627 (net)                                    2                   0.00     274.96 r
  U1002/Z (SC7P5T_ND2X1_CSC28L)                          17.01     19.33     294.29 f
  n1883 (net)                                   2                   0.00     294.29 f
  U2292/Z (SC7P5T_ND2X2_CSC28L)                          10.22     18.29     312.58 r
  n979 (net)                                    1                   0.00     312.58 r
  U2294/Z (SC7P5T_OAI31X3_CSC28L)                        12.83     16.81     329.40 f
  n1864 (net)                                   2                   0.00     329.40 f
  U809/Z (SC7P5T_ND2X3_CSC28L)                            8.68     14.98     344.38 r
  n1902 (net)                                   1                   0.00     344.38 r
  _spawn_7/_ep_spill_valid[0] (spill_reg_4)                         0.00     344.38 r
  _spawn_7/_ep_spill_valid[0] (net)                                 0.00     344.38 r
  _spawn_7/U5/Z (SC7P5T_CKINVX4_CSC28L)                   8.16     11.88     356.26 f
  _spawn_7/n27 (net)                            3                   0.00     356.26 f
  _spawn_7/U31/Z (SC7P5T_AO21IAX6_CSC28L)                11.04     12.25     368.52 r
  _spawn_7/n33 (net)                            3                   0.00     368.52 r
  _spawn_7/U14/Z (SC7P5T_INVX6_CSC28L)                    7.83     12.43     380.94 f
  _spawn_7/n208 (net)                           2                   0.00     380.94 f
  _spawn_7/U35/Z (SC7P5T_BUFX16_CSC28L)                  11.32     23.21     404.15 f
  _spawn_7/n4 (net)                             9                   0.00     404.15 f
  _spawn_7/U253/Z (SC7P5T_MUXT2X6_CSC28L)                 5.90     32.75     436.90 r
  _spawn_7/n120 (net)                           1                   0.00     436.90 r
  _spawn_7/spreg_q_reg[36]/D (SC7P5T_DFFRQX4_P_CSC28L)     5.90     0.00     436.90 r
  data arrival time                                                          436.90

  clock clk_i[0] (rise edge)                                      457.00     457.00
  clock network delay (ideal)                                       0.00     457.00
  _spawn_7/spreg_q_reg[36]/CLK (SC7P5T_DFFRQX4_P_CSC28L)            0.00     457.00 r
  library setup time                                              -20.08     436.92
  data required time                                                         436.92
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         436.92
  data arrival time                                                         -436.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.02


1
 
****************************************
Report : area
Design : axi_lite_mux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:55:56 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         1812
Number of nets:                          5452
Number of cells:                         4169
Number of combinational cells:           3727
Number of sequential cells:               432
Number of macros/black boxes:               0
Number of buf/inv:                       1515
Number of references:                     138

Combinational area:               1324.348806
Buf/Inv area:                      267.542402
Noncombinational area:             699.758415
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  2024.107220
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ------------
axi_lite_mux_0                    2024.1072    100.0   484.7640     3.2016  0.0000  axi_lite_mux_0
_spawn_0                           178.3152      8.8   124.6536    53.6616  0.0000  fifo_0
_spawn_1                           153.9552      7.6   100.2936    53.6616  0.0000  fifo_1
_spawn_2                           163.6992      8.1   109.4112    54.2880  0.0000  fifo_2
_spawn_3                           226.9656     11.2    96.6744   130.2912  0.0000  spill_reg_0
_spawn_4                           211.3752     10.4    88.1136   123.2616  0.0000  spill_reg_1
_spawn_5                            25.6824      1.3    11.2752    14.4072  0.0000  spill_reg_2
_spawn_6                           225.5040     11.1    94.3080   131.1960  0.0000  spill_reg_3
_spawn_7                           231.9768     11.5   113.8656   118.1112  0.0000  spill_reg_4
_spawn_8                            62.0136      3.1    53.1744     8.8392  0.0000  rr_arbiter_0
_spawn_9                            56.6544      2.8    47.8152     8.8392  0.0000  rr_arbiter_1
--------------------------------  ---------  -------  ---------  ---------  ------  ------------
Total                                                 1324.3488   699.7584  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : axi_lite_mux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:56:00 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
axi_lite_mux_0                            0.215    2.567    0.784    2.783 100.0
  _spawn_9 (rr_arbiter_1)              1.27e-02 3.78e-02 2.27e-02 5.04e-02   1.8
  _spawn_8 (rr_arbiter_0)              1.38e-02 3.88e-02 2.56e-02 5.26e-02   1.9
  _spawn_7 (spill_reg_4)               2.52e-02    0.418 9.62e-02    0.443  15.9
  _spawn_6 (spill_reg_3)               2.68e-02    0.468 8.83e-02    0.495  17.8
  _spawn_5 (spill_reg_2)               2.63e-03 4.99e-02 9.76e-03 5.25e-02   1.9
  _spawn_4 (spill_reg_1)               1.33e-02    0.428 8.05e-02    0.441  15.9
  _spawn_3 (spill_reg_0)               2.68e-02    0.469 8.92e-02    0.496  17.8
  _spawn_2 (fifo_2)                    1.39e-02    0.192 5.82e-02    0.206   7.4
  _spawn_1 (fifo_1)                    1.20e-02    0.190 5.56e-02    0.202   7.2
  _spawn_0 (fifo_0)                    1.49e-02    0.193 6.67e-02    0.207   7.5
1
 
****************************************
Report : saif
Design : axi_lite_mux_0
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:56:00 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          1153(43.61%)      1491(56.39%)       2644
 Ports        0(0.00%)          931(67.96%)       439(32.04%)        1370
 Pins         0(0.00%)          1493(29.84%)      3511(70.16%)       5004
--------------------------------------------------------------------------------
1
