// SPDX-License-Identifier: GPL-2.0
/*
 * Analog Devices ADALM Pluto
 * https://wiki.analog.com/university/tools/pluto
 * https://wiki.analog.com/university/tools/pluto/users
 * https://wiki.analog.com/university/tools/pluto/users/firmware
 * https://wiki.analog.com/university/tools/pluto/other
 *
 * hdl_project: <pluto>
 * board_revision: <C>
 *
 * Copyright (C) 2016-2019 Analog Devices Inc.
 */
/dts-v1/;
#include "zynq-pluto-sdr.dtsi"
#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/iio/frequency/adf4159.h>

/delete-node/ &axi_i2c0;

/* These GPIO hogs are configured by u-boot environment */
&gpio0 {
	clock_extern_en {
		gpio-hog;
		gpios = <48 0>;
		output-high;
	};

	clock_internal_en {
		gpio-hog;
		gpios = <48 0>;
		output-low;
	};
};

/ {
	adf4159_clkin: clock@0 {
		compatible = "fixed-clock";
		clock-frequency = <100000000>;
		clock-output-names = "adf4159_ext_refclk";
		#clock-cells = <0>;
	};
};

&amba {
	axi_tdd_0: axi-tdd-0@7C440000 {
		compatible = "adi,axi-tdd-1.00";
		reg = <0x7C440000 0x10000>;
		clocks = <&clkc 15>, <&adc0_ad9364 20>;
		clock-names = "s_axi_aclk", "intf_clk";
	};
	axi_spi: spi@7C430000 {
		#address-cells = <1>;
		#size-cells = <0>;
		bits-per-word = <8>;
		compatible = "xlnx,xps-spi-2.00.a";
		fifo-size = <16>;
		interrupt-parent = <&intc>;
		interrupts = <0 55 IRQ_TYPE_LEVEL_HIGH>;
		num-cs = <0x1>;
		reg = <0x7C430000 0x10000>;
		xlnx,num-ss-bits = <0x1>;
		xlnx,spi-mode = <0>;

		adf4159@0 {
			compatible = "adi,adf4159";
			reg = <0x0>;
			spi-max-frequency = <500000>;
			/* Clocks */
			clocks = <&adf4159_clkin>;
			clock-names = "clkin";
			clock-output-names = "rf_out";
			#clock-cells = <0>;
			adi,power-up-frequency-hz = /bits/ 64 <6000000000>;
			adi,charge-pump-current-microamp = <900>;
			//adi,charge-pump-negative-bleed-enable;
			adi,clk1-div = <100>;
			adi,clk2-timer-div = <0>;
			adi,clk2-timer-div-2 = <0>;
			adi,clk-div-mode = <0>;
			//adi,cycle-slip-reduction-enable;
			//adi,delay-clk-sel-pfd-x-clk1-enable;
			//adi,delay-start-enable;
			adi,delay-start-word = <0>;
			adi,deviation = <1000>;
			adi,deviation-2 = <0>;
			adi,deviation-offset = <1>;
			//adi,dual-ramp-enable;
			//adi,fast-ramp-enable;
			//adi,fsk-modulation-enable;
			//adi,fsk-ramp-enable;
			adi,interrupt-mode-select = <0>;
			//adi,le-sync-refin-enable;
			//adi,lock-detect-precision-6ns-enable;
			adi,muxout-select = <MUXOUT_READBACK_TO_MUXOUT>;
			adi,negative-bleed-current-microamp = <0>;
			//adi,parabolic-ramp-enable;
			adi,phase = <0>;
			//adi,phase-detector-polarity-positive-enable;
			//adi,powerdown-enable;
			//adi,psk-modulation-enable;
			//adi,ramp-dealy-fl-enable;
			//adi,ramp-delay-enable;
			//adi,ramp-enable;
			adi,ramp-mode-select = <0>;
			adi,ramp-status-mode = <RAMP_STATUS_RAMP_COMPLETE_TO_MUXOUT>;
			//adi,reference-div2-enable;
			adi,reference-div-factor = <1>;
			//adi,reference-doubler-enable;
			//adi,single-full-triangle-enable;
			adi,step-word = <0>;
			adi,step-word-2 = <0>;
			// adi,txdata-invert-enable;
			//adi,txdata-ramp-clk-txdata-enable;
			//adi,txdata-trigger-delay-enable;
			adi,txdata-trigger-enable;
		};
	};
};

&adc0_ad9364 {
	/* This property is controlled by u-boot environment. */
	adi,2rx-2tx-mode-enable;
};

&cf_ad9364_dac_core_0 {
	/* This property is controlled by u-boot environment. */
	compatible = "adi,axi-ad9361-dds-6.00.a";
};

/ {
	model = "Analog Devices PlutoSDR Rev.C (Z7010/AD9363)";

	leds {
		compatible = "gpio-leds";
		led0 {
			label = "led0:green";
			gpios = <&gpio0 15 0>;
			linux,default-trigger = "heartbeat";
		};
	};

	gpio_keys {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;

		button {
			interrupt-parent = <&gpio0>;
			interrupts = <14 IRQ_TYPE_EDGE_FALLING>;
			label = "Button";
			linux,code = <BTN_MISC>;
		};
	};

	one-bit-adc-dac@0 {
		compatible = "adi,one-bit-adc-dac";

		#address-cells = <1>;
		#size-cells = <0>;

		out-gpios	= <&gpio0 68 0>, <&gpio0 71 0>;

		channel@0 {
			reg = <0>;
			label = "phaser_enable";
		};

		channel@1 {
			reg = <1>;
			label = "tdd_ext_sync";
		};
	};
};
