TimeQuest Timing Analyzer report for g47_enigma
Wed Apr 06 17:57:47 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clock'
 30. Fast Model Hold: 'clock'
 31. Fast Model Recovery: 'clock'
 32. Fast Model Removal: 'clock'
 33. Fast Model Minimum Pulse Width: 'clock'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Progagation Delay
 47. Minimum Progagation Delay
 48. Setup Transfers
 49. Hold Transfers
 50. Recovery Transfers
 51. Removal Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g47_enigma                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; g47_testbed.sdc ; OK     ; Wed Apr 06 17:57:46 2016 ;
+-----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock               ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }               ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 32.43 MHz ; 32.43 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -5.417 ; -166.360      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -6.558 ; -6.558        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.649 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; 7.436  ; 0.000         ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                         ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.417 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; -0.298     ; 15.157     ;
; -5.417 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; -0.298     ; 15.157     ;
; -5.417 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; -0.298     ; 15.157     ;
; -5.417 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; -0.298     ; 15.157     ;
; -5.417 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; -0.298     ; 15.157     ;
; -5.372 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; -0.298     ; 15.112     ;
; -5.372 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; -0.298     ; 15.112     ;
; -5.372 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; -0.298     ; 15.112     ;
; -5.372 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; -0.298     ; 15.112     ;
; -5.372 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; -0.298     ; 15.112     ;
; -5.358 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; -0.304     ; 15.092     ;
; -5.358 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; -0.304     ; 15.092     ;
; -5.358 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; -0.304     ; 15.092     ;
; -5.358 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; -0.304     ; 15.092     ;
; -5.358 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; -0.304     ; 15.092     ;
; -2.739 ; state[0]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.800      ; 13.577     ;
; -2.694 ; state[0]~_emulated                               ; middle_data[4]                                                                                  ; clock        ; clock       ; 10.000       ; 0.804      ; 13.536     ;
; -2.694 ; state[0]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.804      ; 13.536     ;
; -2.547 ; state[0]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.800      ; 13.385     ;
; -2.547 ; state[0]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.800      ; 13.385     ;
; -2.547 ; state[0]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.800      ; 13.385     ;
; -2.547 ; state[0]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.800      ; 13.385     ;
; -2.543 ; state[0]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.814      ; 13.395     ;
; -2.543 ; state[0]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.814      ; 13.395     ;
; -2.543 ; state[0]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.814      ; 13.395     ;
; -2.543 ; state[0]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.814      ; 13.395     ;
; -2.543 ; state[0]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.814      ; 13.395     ;
; -2.505 ; state[0]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.800      ; 13.343     ;
; -2.505 ; state[0]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.800      ; 13.343     ;
; -2.505 ; state[0]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.800      ; 13.343     ;
; -2.505 ; state[0]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.800      ; 13.343     ;
; -2.463 ; state[0]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.804      ; 13.305     ;
; -2.463 ; state[0]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.804      ; 13.305     ;
; -2.463 ; state[0]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.804      ; 13.305     ;
; -2.463 ; state[0]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.804      ; 13.305     ;
; -2.463 ; state[0]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.804      ; 13.305     ;
; -2.429 ; state[0]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.805      ; 13.272     ;
; -2.429 ; state[0]~_emulated                               ; middle_data[2]                                                                                  ; clock        ; clock       ; 10.000       ; 0.805      ; 13.272     ;
; -2.429 ; state[0]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.805      ; 13.272     ;
; -2.302 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; -0.298     ; 12.042     ;
; -2.302 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; -0.298     ; 12.042     ;
; -2.302 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; -0.298     ; 12.042     ;
; -2.302 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; -0.298     ; 12.042     ;
; -2.302 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; -0.298     ; 12.042     ;
; -2.257 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; -0.298     ; 11.997     ;
; -2.257 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; -0.298     ; 11.997     ;
; -2.257 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; -0.298     ; 11.997     ;
; -2.257 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; -0.298     ; 11.997     ;
; -2.257 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; -0.298     ; 11.997     ;
; -2.243 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; -0.304     ; 11.977     ;
; -2.243 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; -0.304     ; 11.977     ;
; -2.243 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; -0.304     ; 11.977     ;
; -2.243 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; -0.304     ; 11.977     ;
; -2.243 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; -0.304     ; 11.977     ;
; -2.240 ; state[0]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.806      ; 13.084     ;
; -2.145 ; state[0]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.809      ; 12.992     ;
; -2.145 ; state[0]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.809      ; 12.992     ;
; -2.085 ; state[0]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.814      ; 12.937     ;
; -2.085 ; state[0]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.814      ; 12.937     ;
; -2.031 ; state[0]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.814      ; 12.883     ;
; -2.031 ; state[0]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.814      ; 12.883     ;
; -1.787 ; state[0]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.800      ; 12.625     ;
; -1.787 ; state[0]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.800      ; 12.625     ;
; -1.787 ; state[0]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.800      ; 12.625     ;
; -1.787 ; state[0]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.800      ; 12.625     ;
; -1.787 ; state[0]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.800      ; 12.625     ;
; -0.894 ; state[0]~_emulated                               ; reflector_type                                                                                  ; clock        ; clock       ; 10.000       ; 0.814      ; 11.746     ;
; -0.382 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                              ; clock        ; clock       ; 10.000       ; -0.298     ; 10.122     ;
; 0.645  ; state[0]~_emulated                               ; hold                                                                                            ; clock        ; clock       ; 10.000       ; 0.805      ; 10.198     ;
; 1.176  ; state[1]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.800      ; 9.662      ;
; 1.221  ; state[1]~_emulated                               ; middle_data[4]                                                                                  ; clock        ; clock       ; 10.000       ; 0.804      ; 9.621      ;
; 1.221  ; state[1]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.804      ; 9.621      ;
; 1.368  ; state[1]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.800      ; 9.470      ;
; 1.368  ; state[1]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.800      ; 9.470      ;
; 1.368  ; state[1]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.800      ; 9.470      ;
; 1.368  ; state[1]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.800      ; 9.470      ;
; 1.372  ; state[1]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.814      ; 9.480      ;
; 1.372  ; state[1]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.814      ; 9.480      ;
; 1.372  ; state[1]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.814      ; 9.480      ;
; 1.372  ; state[1]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.814      ; 9.480      ;
; 1.372  ; state[1]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.814      ; 9.480      ;
; 1.410  ; state[1]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.800      ; 9.428      ;
; 1.410  ; state[1]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.800      ; 9.428      ;
; 1.410  ; state[1]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.800      ; 9.428      ;
; 1.410  ; state[1]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.800      ; 9.428      ;
; 1.452  ; state[1]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.804      ; 9.390      ;
; 1.452  ; state[1]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.804      ; 9.390      ;
; 1.452  ; state[1]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.804      ; 9.390      ;
; 1.452  ; state[1]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.804      ; 9.390      ;
; 1.452  ; state[1]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.804      ; 9.390      ;
; 1.486  ; state[1]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.805      ; 9.357      ;
; 1.486  ; state[1]~_emulated                               ; middle_data[2]                                                                                  ; clock        ; clock       ; 10.000       ; 0.805      ; 9.357      ;
; 1.486  ; state[1]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.805      ; 9.357      ;
; 1.675  ; state[1]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.806      ; 9.169      ;
; 1.770  ; state[1]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.809      ; 9.077      ;
; 1.770  ; state[1]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.809      ; 9.077      ;
; 1.830  ; state[1]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.814      ; 9.022      ;
; 1.830  ; state[1]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.814      ; 9.022      ;
; 1.884  ; state[1]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.814      ; 8.968      ;
; 1.884  ; state[1]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.814      ; 8.968      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; hold                                                                                                                                                                                                                                                                                                                                       ; hold                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; reflector_type                                                                                                                                                                                                                                                                                                                             ; reflector_type                                                                                                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; input_error                                                                                                                                                                                                                                                                                                                                ; led_error[4]~reg0                                                                                                                                                                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.913      ;
; 0.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.011      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.079      ;
; 0.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.080      ;
; 0.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.080      ;
; 0.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.084      ;
; 0.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.089      ;
; 0.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.048      ;
; 0.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.050      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.054      ;
; 0.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.069      ;
; 0.792 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.079      ;
; 0.797 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.083      ;
; 0.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.095      ;
; 0.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.096      ;
; 0.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.002     ; 1.101      ;
; 0.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.002     ; 1.102      ;
; 0.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.114      ;
; 0.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; -0.001     ; 1.117      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.128      ;
; 0.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.138      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.141      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.144      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.144      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.001      ; 1.148      ;
; 0.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.001      ; 1.150      ;
; 0.865 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.150      ;
; 0.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.002     ; 1.163      ;
; 0.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.002     ; 1.164      ;
; 0.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 1.162      ;
; 0.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 1.167      ;
; 0.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.001     ; 1.183      ;
; 0.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; -0.001     ; 1.188      ;
; 0.977 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.263      ;
; 0.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.270      ;
; 0.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.273      ;
; 0.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.273      ;
; 1.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.299      ;
; 1.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; -0.001     ; 1.299      ;
; 1.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; -0.001     ; 1.302      ;
; 1.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.308      ;
; 1.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.308      ;
; 1.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.312      ;
; 1.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.335      ;
; 1.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.077      ; 1.386      ;
; 1.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.077      ; 1.393      ;
; 1.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.016      ; 1.423      ;
; 1.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.410      ;
; 1.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.016      ; 1.425      ;
; 1.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.016      ; 1.428      ;
; 1.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.016      ; 1.428      ;
; 1.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.016      ; 1.432      ;
; 1.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.016      ; 1.432      ;
; 1.140 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.007      ; 1.433      ;
; 1.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 1.440      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 1.441      ;
; 1.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 1.441      ;
; 1.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.005     ; 1.453      ;
; 1.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; -0.005     ; 1.454      ;
; 1.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.008     ; 1.453      ;
; 1.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 1.457      ;
; 1.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.008     ; 1.455      ;
; 1.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 1.461      ;
; 1.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 1.463      ;
; 1.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.008     ; 1.468      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                       ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.558 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; -0.298     ; 16.298     ;
; -3.443 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; -0.298     ; 13.183     ;
; 4.015  ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.805      ; 6.828      ;
; 4.236  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 15.802     ;
; 4.236  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 15.802     ;
; 4.548  ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.805      ; 6.295      ;
; 4.836  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; -0.298     ; 14.904     ;
; 4.836  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; -0.298     ; 14.904     ;
; 4.836  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; -0.298     ; 14.904     ;
; 5.202  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; -0.304     ; 14.532     ;
; 7.351  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 12.687     ;
; 7.351  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 12.687     ;
; 7.951  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; -0.298     ; 11.789     ;
; 7.951  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; -0.298     ; 11.789     ;
; 7.951  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; -0.298     ; 11.789     ;
; 7.995  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; -0.304     ; 11.739     ;
; 9.795  ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 10.243     ;
; 9.795  ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 10.243     ;
; 9.857  ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.805      ; 10.986     ;
; 9.857  ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.805      ; 10.986     ;
; 10.328 ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 9.710      ;
; 10.328 ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 9.710      ;
; 13.524 ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.805      ; 7.319      ;
; 13.524 ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.805      ; 7.319      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.649  ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.935      ;
; 2.649  ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.935      ;
; 3.639  ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.805      ; 4.730      ;
; 3.639  ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.805      ; 4.730      ;
; 4.181  ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 4.467      ;
; 4.181  ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 4.467      ;
; 4.700  ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.805      ; 5.791      ;
; 4.700  ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.805      ; 5.791      ;
; 4.889  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; -0.298     ; 4.877      ;
; 4.889  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; -0.298     ; 4.877      ;
; 4.889  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; -0.298     ; 4.877      ;
; 5.352  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; -0.304     ; 5.334      ;
; 5.485  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; -0.304     ; 5.467      ;
; 5.718  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; -0.298     ; 5.706      ;
; 5.718  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; -0.298     ; 5.706      ;
; 5.718  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; -0.298     ; 5.706      ;
; 5.856  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 6.142      ;
; 5.856  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 6.142      ;
; 6.318  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 6.604      ;
; 6.318  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 6.604      ;
; 13.672 ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.805      ; 4.763      ;
; 14.209 ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.805      ; 5.300      ;
; 16.923 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; -0.298     ; 6.911      ;
; 17.112 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; -0.298     ; 7.100      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 5.946  ; 5.946  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 5.104  ; 5.104  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 5.946  ; 5.946  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 5.743  ; 5.743  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 5.382  ; 5.382  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 3.705  ; 3.705  ; Rise       ; clock           ;
; keypress          ; clock      ; 20.975 ; 20.975 ; Rise       ; clock           ;
; setting_init      ; clock      ; 17.927 ; 17.927 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 10.393 ; 10.393 ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 10.393 ; 10.393 ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 9.915  ; 9.915  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 10.041 ; 10.041 ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 10.041 ; 10.041 ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 8.988  ; 8.988  ; Rise       ; clock           ;
; keypress          ; clock      ; 20.776 ; 20.776 ; Fall       ; clock           ;
; setting_init      ; clock      ; 17.324 ; 17.324 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.221  ; 0.221  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; -0.453 ; -0.453 ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; -0.436 ; -0.436 ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; -0.257 ; -0.257 ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 0.221  ; 0.221  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 0.221  ; 0.221  ; Rise       ; clock           ;
; keypress          ; clock      ; -8.132 ; -8.132 ; Rise       ; clock           ;
; setting_init      ; clock      ; -0.558 ; -0.558 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 0.241  ; 0.241  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 0.241  ; 0.241  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 0.069  ; 0.069  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; -0.550 ; -0.550 ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; -0.592 ; -0.592 ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; -0.550 ; -0.550 ; Rise       ; clock           ;
; keypress          ; clock      ; -6.364 ; -6.364 ; Fall       ; clock           ;
; setting_init      ; clock      ; -1.307 ; -1.307 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 8.865  ; 8.865  ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 8.865  ; 8.865  ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 10.479 ; 10.479 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 10.384 ; 10.384 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 9.317  ; 9.317  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 10.200 ; 10.200 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 10.339 ; 10.339 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 9.251  ; 9.251  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 10.479 ; 10.479 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 10.290 ; 10.290 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 14.102 ; 14.102 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 12.745 ; 12.745 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 12.735 ; 12.735 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 14.102 ; 14.102 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 12.513 ; 12.513 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 12.238 ; 12.238 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 13.321 ; 13.321 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 13.086 ; 13.086 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 11.153 ; 11.153 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 11.153 ; 11.153 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 9.589  ; 9.589  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 10.767 ; 10.767 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 10.789 ; 10.789 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 10.506 ; 10.506 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 11.122 ; 11.122 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 10.723 ; 10.723 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 13.067 ; 13.067 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 11.986 ; 11.986 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 11.668 ; 11.668 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 13.067 ; 13.067 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 12.091 ; 12.091 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 12.014 ; 12.014 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 12.553 ; 12.553 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 12.841 ; 12.841 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 17.016 ; 17.016 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 17.016 ; 17.016 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 8.865  ; 8.865  ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 8.865  ; 8.865  ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 9.082  ; 9.082  ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 10.135 ; 10.135 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 9.317  ; 9.317  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 9.953  ; 9.953  ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 10.090 ; 10.090 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 9.082  ; 9.082  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 10.231 ; 10.231 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 10.044 ; 10.044 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 10.362 ; 10.362 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 11.035 ; 11.035 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 10.693 ; 10.693 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 11.161 ; 11.161 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 10.362 ; 10.362 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 10.935 ; 10.935 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 10.834 ; 10.834 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 10.600 ; 10.600 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 9.589  ; 9.589  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 10.845 ; 10.845 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 9.589  ; 9.589  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 10.463 ; 10.463 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 10.481 ; 10.481 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 10.484 ; 10.484 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 10.849 ; 10.849 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 10.643 ; 10.643 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 9.890  ; 9.890  ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 9.890  ; 9.890  ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 10.312 ; 10.312 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 10.322 ; 10.322 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 10.238 ; 10.238 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 10.341 ; 10.341 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 10.609 ; 10.609 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 10.338 ; 10.338 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 8.362  ; 8.362  ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 8.362  ; 8.362  ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 22.402 ; 17.961 ; 17.961 ; 22.402 ;
+------------+--------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 16.161 ; 17.678 ; 17.678 ; 16.161 ;
+------------+--------------+--------+--------+--------+--------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 3.833 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.824 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.152 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.833 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; 0.260      ; 6.459      ;
; 3.833 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; 0.260      ; 6.459      ;
; 3.833 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; 0.260      ; 6.459      ;
; 3.833 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; 0.260      ; 6.459      ;
; 3.833 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; 0.260      ; 6.459      ;
; 3.838 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; 0.260      ; 6.454      ;
; 3.838 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; 0.260      ; 6.454      ;
; 3.838 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; 0.260      ; 6.454      ;
; 3.838 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; 0.260      ; 6.454      ;
; 3.838 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; 0.260      ; 6.454      ;
; 3.844 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; 0.254      ; 6.442      ;
; 3.844 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; 0.254      ; 6.442      ;
; 3.844 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; 0.254      ; 6.442      ;
; 3.844 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; 0.254      ; 6.442      ;
; 3.844 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; 0.254      ; 6.442      ;
; 5.374 ; state[0]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.734      ; 5.392      ;
; 5.416 ; state[0]~_emulated                               ; middle_data[4]                                                                                  ; clock        ; clock       ; 10.000       ; 0.740      ; 5.356      ;
; 5.416 ; state[0]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.740      ; 5.356      ;
; 5.455 ; state[0]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.734      ; 5.311      ;
; 5.455 ; state[0]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.734      ; 5.311      ;
; 5.455 ; state[0]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.734      ; 5.311      ;
; 5.455 ; state[0]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.734      ; 5.311      ;
; 5.469 ; state[0]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.747      ; 5.310      ;
; 5.469 ; state[0]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.747      ; 5.310      ;
; 5.469 ; state[0]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.747      ; 5.310      ;
; 5.469 ; state[0]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.747      ; 5.310      ;
; 5.469 ; state[0]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.747      ; 5.310      ;
; 5.477 ; state[0]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.734      ; 5.289      ;
; 5.477 ; state[0]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.734      ; 5.289      ;
; 5.477 ; state[0]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.734      ; 5.289      ;
; 5.477 ; state[0]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.734      ; 5.289      ;
; 5.502 ; state[0]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.740      ; 5.270      ;
; 5.502 ; state[0]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.740      ; 5.270      ;
; 5.502 ; state[0]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.740      ; 5.270      ;
; 5.502 ; state[0]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.740      ; 5.270      ;
; 5.502 ; state[0]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.740      ; 5.270      ;
; 5.514 ; state[0]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.740      ; 5.258      ;
; 5.514 ; state[0]~_emulated                               ; middle_data[2]                                                                                  ; clock        ; clock       ; 10.000       ; 0.740      ; 5.258      ;
; 5.514 ; state[0]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.740      ; 5.258      ;
; 5.565 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; 0.260      ; 4.727      ;
; 5.565 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; 0.260      ; 4.727      ;
; 5.565 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; 0.260      ; 4.727      ;
; 5.565 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; 0.260      ; 4.727      ;
; 5.565 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; 0.260      ; 4.727      ;
; 5.570 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; 0.260      ; 4.722      ;
; 5.570 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; 0.260      ; 4.722      ;
; 5.570 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; 0.260      ; 4.722      ;
; 5.570 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; 0.260      ; 4.722      ;
; 5.570 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; 0.260      ; 4.722      ;
; 5.576 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; 0.254      ; 4.710      ;
; 5.576 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; 0.254      ; 4.710      ;
; 5.576 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; 0.254      ; 4.710      ;
; 5.576 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; 0.254      ; 4.710      ;
; 5.576 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; 0.254      ; 4.710      ;
; 5.580 ; state[0]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.741      ; 5.193      ;
; 5.587 ; state[0]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.741      ; 5.186      ;
; 5.587 ; state[0]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.741      ; 5.186      ;
; 5.619 ; state[0]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.747      ; 5.160      ;
; 5.619 ; state[0]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.747      ; 5.160      ;
; 5.629 ; state[0]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.747      ; 5.150      ;
; 5.629 ; state[0]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.747      ; 5.150      ;
; 5.724 ; state[0]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.734      ; 5.042      ;
; 5.724 ; state[0]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.734      ; 5.042      ;
; 5.724 ; state[0]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.734      ; 5.042      ;
; 5.724 ; state[0]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.734      ; 5.042      ;
; 5.724 ; state[0]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.734      ; 5.042      ;
; 6.155 ; state[0]~_emulated                               ; reflector_type                                                                                  ; clock        ; clock       ; 10.000       ; 0.747      ; 4.624      ;
; 6.367 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                              ; clock        ; clock       ; 10.000       ; 0.260      ; 3.925      ;
; 6.713 ; state[0]~_emulated                               ; hold                                                                                            ; clock        ; clock       ; 10.000       ; 0.741      ; 4.060      ;
; 6.996 ; state[1]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.734      ; 3.770      ;
; 7.038 ; state[1]~_emulated                               ; middle_data[4]                                                                                  ; clock        ; clock       ; 10.000       ; 0.740      ; 3.734      ;
; 7.038 ; state[1]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.740      ; 3.734      ;
; 7.077 ; state[1]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.734      ; 3.689      ;
; 7.077 ; state[1]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.734      ; 3.689      ;
; 7.077 ; state[1]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.734      ; 3.689      ;
; 7.077 ; state[1]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.734      ; 3.689      ;
; 7.091 ; state[1]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.747      ; 3.688      ;
; 7.091 ; state[1]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.747      ; 3.688      ;
; 7.091 ; state[1]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.747      ; 3.688      ;
; 7.091 ; state[1]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.747      ; 3.688      ;
; 7.091 ; state[1]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.747      ; 3.688      ;
; 7.099 ; state[1]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.734      ; 3.667      ;
; 7.099 ; state[1]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.734      ; 3.667      ;
; 7.099 ; state[1]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.734      ; 3.667      ;
; 7.099 ; state[1]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.734      ; 3.667      ;
; 7.124 ; state[1]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.740      ; 3.648      ;
; 7.124 ; state[1]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.740      ; 3.648      ;
; 7.124 ; state[1]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.740      ; 3.648      ;
; 7.124 ; state[1]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.740      ; 3.648      ;
; 7.124 ; state[1]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.740      ; 3.648      ;
; 7.136 ; state[1]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.740      ; 3.636      ;
; 7.136 ; state[1]~_emulated                               ; middle_data[2]                                                                                  ; clock        ; clock       ; 10.000       ; 0.740      ; 3.636      ;
; 7.136 ; state[1]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.740      ; 3.636      ;
; 7.202 ; state[1]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.741      ; 3.571      ;
; 7.209 ; state[1]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.741      ; 3.564      ;
; 7.209 ; state[1]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.741      ; 3.564      ;
; 7.241 ; state[1]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.747      ; 3.538      ;
; 7.241 ; state[1]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.747      ; 3.538      ;
; 7.251 ; state[1]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.747      ; 3.528      ;
; 7.251 ; state[1]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.747      ; 3.528      ;
+-------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hold                                                                                                                                                                                                                                                                                                                                       ; hold                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; reflector_type                                                                                                                                                                                                                                                                                                                             ; reflector_type                                                                                                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; input_error                                                                                                                                                                                                                                                                                                                                ; led_error[4]~reg0                                                                                                                                                                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.452      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.453      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.453      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.454      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.457      ;
; 0.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.002      ; 0.464      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.463      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.466      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.467      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.468      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.470      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.472      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.002      ; 0.478      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.475      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.475      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.002      ; 0.479      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.001      ; 0.480      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.001      ; 0.482      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 0.481      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; -0.001     ; 0.484      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.488      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.489      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.005     ; 0.485      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.005     ; 0.491      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.001     ; 0.496      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; -0.001     ; 0.500      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 0.501      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.572      ;
; 0.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.577      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.528      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.542      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 0.568      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.012      ; 0.582      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.012      ; 0.582      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.571      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; -0.001     ; 0.571      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.012      ; 0.585      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; -0.001     ; 0.572      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.012      ; 0.586      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.012      ; 0.586      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.012      ; 0.587      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.006      ; 0.589      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 0.591      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.004     ; 0.595      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.005     ; 0.594      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 0.594      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.005     ; 0.599      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 0.600      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; -0.005     ; 0.601      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 0.601      ;
; 0.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 0.603      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 0.609      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 0.611      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                       ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.824  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.260      ; 7.468      ;
; 4.556  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.260      ; 5.736      ;
; 7.991  ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.741      ; 2.782      ;
; 8.102  ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.741      ; 2.671      ;
; 13.250 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 6.782      ;
; 13.250 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 6.782      ;
; 13.861 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.260      ; 6.431      ;
; 13.861 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.260      ; 6.431      ;
; 13.861 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.260      ; 6.431      ;
; 14.022 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.254      ; 6.264      ;
; 14.982 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 5.050      ;
; 14.982 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 5.050      ;
; 15.593 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.260      ; 4.699      ;
; 15.593 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.260      ; 4.699      ;
; 15.593 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.260      ; 4.699      ;
; 15.640 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.254      ; 4.646      ;
; 15.950 ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 4.082      ;
; 15.950 ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 4.082      ;
; 16.061 ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 3.971      ;
; 16.061 ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 3.971      ;
; 16.282 ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.741      ; 4.491      ;
; 16.282 ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.741      ; 4.491      ;
; 17.813 ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.741      ; 2.960      ;
; 17.813 ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.741      ; 2.960      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.152  ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.304      ;
; 1.152  ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.304      ;
; 1.165  ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.741      ; 2.058      ;
; 1.165  ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.741      ; 2.058      ;
; 1.523  ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.741      ; 2.416      ;
; 1.523  ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.741      ; 2.416      ;
; 1.621  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.260      ; 2.033      ;
; 1.621  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.260      ; 2.033      ;
; 1.621  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.260      ; 2.033      ;
; 1.726  ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.878      ;
; 1.726  ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.878      ;
; 1.809  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.254      ; 2.215      ;
; 1.855  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.254      ; 2.261      ;
; 1.970  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.260      ; 2.382      ;
; 1.970  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.260      ; 2.382      ;
; 1.970  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.260      ; 2.382      ;
; 2.437  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.589      ;
; 2.437  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.589      ;
; 2.581  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.733      ;
; 2.581  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.733      ;
; 11.204 ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.741      ; 2.097      ;
; 11.345 ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.741      ; 2.238      ;
; 12.939 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.260      ; 3.351      ;
; 13.007 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.260      ; 3.419      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; input_code[*]     ; clock      ; 1.717 ; 1.717 ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 1.371 ; 1.371 ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 1.717 ; 1.717 ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 1.620 ; 1.620 ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 1.433 ; 1.433 ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 0.844 ; 0.844 ; Rise       ; clock           ;
; keypress          ; clock      ; 8.862 ; 8.862 ; Rise       ; clock           ;
; setting_init      ; clock      ; 6.877 ; 6.877 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 3.210 ; 3.210 ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 3.210 ; 3.210 ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 2.985 ; 2.985 ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 3.118 ; 3.118 ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 3.118 ; 3.118 ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 2.803 ; 2.803 ; Rise       ; clock           ;
; keypress          ; clock      ; 9.168 ; 9.168 ; Fall       ; clock           ;
; setting_init      ; clock      ; 7.163 ; 7.163 ; Fall       ; clock           ;
+-------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.638  ; 0.638  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 0.280  ; 0.280  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.299  ; 0.299  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 0.390  ; 0.390  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 0.615  ; 0.615  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 0.638  ; 0.638  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.370 ; -3.370 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.271  ; 0.271  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 0.656  ; 0.656  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 0.656  ; 0.656  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 0.594  ; 0.594  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.288  ; 0.288  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.288  ; 0.288  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.267  ; 0.267  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.077 ; -3.077 ; Fall       ; clock           ;
; setting_init      ; clock      ; -0.430 ; -0.430 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 4.462 ; 4.462 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 4.462 ; 4.462 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 5.121 ; 5.121 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 5.084 ; 5.084 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.802 ; 4.802 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 5.084 ; 5.084 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 5.055 ; 5.055 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.665 ; 4.665 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 5.121 ; 5.121 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 5.078 ; 5.078 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 6.469 ; 6.469 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 5.906 ; 5.906 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 5.897 ; 5.897 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 6.469 ; 6.469 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 5.864 ; 5.864 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 5.758 ; 5.758 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 6.305 ; 6.305 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 6.068 ; 6.068 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 5.423 ; 5.423 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 5.393 ; 5.393 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 4.910 ; 4.910 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 5.225 ; 5.225 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 5.239 ; 5.239 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 5.275 ; 5.275 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 5.423 ; 5.423 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 5.366 ; 5.366 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 6.140 ; 6.140 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 5.645 ; 5.645 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 5.633 ; 5.633 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 6.140 ; 6.140 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 5.744 ; 5.744 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 5.790 ; 5.790 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 6.003 ; 6.003 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 6.090 ; 6.090 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 7.322 ; 7.322 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 7.322 ; 7.322 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 4.462 ; 4.462 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 4.462 ; 4.462 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 4.631 ; 4.631 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 5.004 ; 5.004 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.802 ; 4.802 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 5.001 ; 5.001 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.975 ; 4.975 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.631 ; 4.631 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 5.060 ; 5.060 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.991 ; 4.991 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 5.128 ; 5.128 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 5.300 ; 5.300 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 5.184 ; 5.184 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 5.387 ; 5.387 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 5.128 ; 5.128 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 5.296 ; 5.296 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 5.398 ; 5.398 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 5.164 ; 5.164 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 4.910 ; 4.910 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 5.297 ; 5.297 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 4.910 ; 4.910 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 5.129 ; 5.129 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 5.143 ; 5.143 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 5.144 ; 5.144 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 5.291 ; 5.291 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 5.206 ; 5.206 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 4.912 ; 4.912 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 4.912 ; 4.912 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 5.074 ; 5.074 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 5.137 ; 5.137 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 5.050 ; 5.050 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 5.157 ; 5.157 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 5.208 ; 5.208 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 5.152 ; 5.152 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 4.370 ; 4.370 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 4.370 ; 4.370 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------+
; Propagation Delay                                           ;
+------------+--------------+--------+-------+-------+--------+
; Input Port ; Output Port  ; RR     ; RF    ; FR    ; FF     ;
+------------+--------------+--------+-------+-------+--------+
; keypress   ; led_error[0] ; 10.111 ; 8.383 ; 8.383 ; 10.111 ;
+------------+--------------+--------+-------+-------+--------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 7.688 ; 8.252 ; 8.252 ; 7.688 ;
+------------+--------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+----------------------+----------+-------+----------+---------+---------------------+
; Clock                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -5.417   ; 0.215 ; -6.558   ; 1.152   ; 7.436               ;
;  altera_reserved_tck ; N/A      ; N/A   ; N/A      ; N/A     ; 97.531              ;
;  clock               ; -5.417   ; 0.215 ; -6.558   ; 1.152   ; 7.436               ;
; Design-wide TNS      ; -166.36  ; 0.0   ; -6.558   ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock               ; -166.360 ; 0.000 ; -6.558   ; 0.000   ; 0.000               ;
+----------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 5.946  ; 5.946  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 5.104  ; 5.104  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 5.946  ; 5.946  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 5.743  ; 5.743  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 5.382  ; 5.382  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 3.705  ; 3.705  ; Rise       ; clock           ;
; keypress          ; clock      ; 20.975 ; 20.975 ; Rise       ; clock           ;
; setting_init      ; clock      ; 17.927 ; 17.927 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 10.393 ; 10.393 ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 10.393 ; 10.393 ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 9.915  ; 9.915  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 10.041 ; 10.041 ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 10.041 ; 10.041 ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 8.988  ; 8.988  ; Rise       ; clock           ;
; keypress          ; clock      ; 20.776 ; 20.776 ; Fall       ; clock           ;
; setting_init      ; clock      ; 17.324 ; 17.324 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.638  ; 0.638  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 0.280  ; 0.280  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.299  ; 0.299  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 0.390  ; 0.390  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 0.615  ; 0.615  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 0.638  ; 0.638  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.370 ; -3.370 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.271  ; 0.271  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 0.656  ; 0.656  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 0.656  ; 0.656  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 0.594  ; 0.594  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.288  ; 0.288  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.288  ; 0.288  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.267  ; 0.267  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.077 ; -3.077 ; Fall       ; clock           ;
; setting_init      ; clock      ; -0.430 ; -0.430 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 8.865  ; 8.865  ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 8.865  ; 8.865  ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 10.479 ; 10.479 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 10.384 ; 10.384 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 9.317  ; 9.317  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 10.200 ; 10.200 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 10.339 ; 10.339 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 9.251  ; 9.251  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 10.479 ; 10.479 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 10.290 ; 10.290 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 14.102 ; 14.102 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 12.745 ; 12.745 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 12.735 ; 12.735 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 14.102 ; 14.102 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 12.513 ; 12.513 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 12.238 ; 12.238 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 13.321 ; 13.321 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 13.086 ; 13.086 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 11.153 ; 11.153 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 11.153 ; 11.153 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 9.589  ; 9.589  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 10.767 ; 10.767 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 10.789 ; 10.789 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 10.506 ; 10.506 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 11.122 ; 11.122 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 10.723 ; 10.723 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 13.067 ; 13.067 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 11.986 ; 11.986 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 11.668 ; 11.668 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 13.067 ; 13.067 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 12.091 ; 12.091 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 12.014 ; 12.014 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 12.553 ; 12.553 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 12.841 ; 12.841 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 17.016 ; 17.016 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 17.016 ; 17.016 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 4.462 ; 4.462 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 4.462 ; 4.462 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 4.631 ; 4.631 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 5.004 ; 5.004 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.802 ; 4.802 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 5.001 ; 5.001 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.975 ; 4.975 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.631 ; 4.631 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 5.060 ; 5.060 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.991 ; 4.991 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 5.128 ; 5.128 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 5.300 ; 5.300 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 5.184 ; 5.184 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 5.387 ; 5.387 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 5.128 ; 5.128 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 5.296 ; 5.296 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 5.398 ; 5.398 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 5.164 ; 5.164 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 4.910 ; 4.910 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 5.297 ; 5.297 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 4.910 ; 4.910 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 5.129 ; 5.129 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 5.143 ; 5.143 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 5.144 ; 5.144 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 5.291 ; 5.291 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 5.206 ; 5.206 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 4.912 ; 4.912 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 4.912 ; 4.912 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 5.074 ; 5.074 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 5.137 ; 5.137 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 5.050 ; 5.050 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 5.157 ; 5.157 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 5.208 ; 5.208 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 5.152 ; 5.152 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 4.370 ; 4.370 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 4.370 ; 4.370 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 22.402 ; 17.961 ; 17.961 ; 22.402 ;
+------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 7.688 ; 8.252 ; 8.252 ; 7.688 ;
+------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 2313     ; 414      ; 10       ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 2313     ; 414      ; 10       ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 0        ; 4        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 0        ; 4        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 622   ; 622  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 128   ; 128  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 06 17:57:44 2016
Info: Command: quartus_sta g47_enigma -c g47_enigma
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g47_testbed.sdc'
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "ENIGMA|state[0]~2|combout"
    Warning (332126): Node "ENIGMA|state[0]~2|datab"
Warning (332125): Found combinational loop of 16 nodes
    Warning (332126): Node "Equal2~0|combout"
    Warning (332126): Node "state[0]~7|datac"
    Warning (332126): Node "state[0]~7|combout"
    Warning (332126): Node "state[0]~17|dataa"
    Warning (332126): Node "state[0]~17|combout"
    Warning (332126): Node "state[0]~7|datab"
    Warning (332126): Node "state[1]~16|datac"
    Warning (332126): Node "state[1]~16|combout"
    Warning (332126): Node "state[1]~2|datab"
    Warning (332126): Node "state[1]~2|combout"
    Warning (332126): Node "Equal2~0|datac"
    Warning (332126): Node "state[0]~7|dataa"
    Warning (332126): Node "state[0]~17|datac"
    Warning (332126): Node "state[1]~2|dataa"
    Warning (332126): Node "Equal2~0|datad"
    Warning (332126): Node "state[1]~2|datac"
Warning (332125): Found combinational loop of 40 nodes
    Warning (332126): Node "ENIGMA|FSM|en_l~7|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|combout"
    Warning (332126): Node "ENIGMA|FSM|en_l~7|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~16|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~16|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|datab"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|datab"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15clkctrl|inclk[0]"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15clkctrl|outclk"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datac"
    Warning (332126): Node "ENIGMA|FSM|en_l~7|datac"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|datac"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|datad"
Warning (332060): Node: keypress was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.417
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.417      -166.360 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332146): Worst-case recovery slack is -6.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.558        -6.558 clock 
Info (332146): Worst-case removal slack is 2.649
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.649         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.436         0.000 clock 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: keypress was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 3.833
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.833         0.000 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is 2.824
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.824         0.000 clock 
Info (332146): Worst-case removal slack is 1.152
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.152         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 529 megabytes
    Info: Processing ended: Wed Apr 06 17:57:47 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


