m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/image/image_processing/Region_Binarization/Verilog/prj/simulation/modelsim
T_opt
!s110 1696850234
VlYQQej:AgiF3`L`:QAc`X3
04 9 4 work testbench fast 0
=1-b068e677ce01-6523e139-2cd-4a9c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2019.2;69
vMatrix_Generate_5x5_8Bit
Z2 !s110 1696850232
!i10b 1
!s100 <ba;7:WX16Ib>gIbLb^5e0
!s11b YFz_T81Y]o:[YFCJ;5mlW2
IPcH=<PGKo^aU9HC`Y9B3:1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1695786383
8E:/image/image_processing/Region_Binarization/Verilog/rtl/Matrix_Generate_5x5_8Bit.v
FE:/image/image_processing/Region_Binarization/Verilog/rtl/Matrix_Generate_5x5_8Bit.v
L0 1
Z4 OL;L;2019.2;69
r1
!s85 0
31
Z5 !s108 1696850232.000000
!s107 E:/image/image_processing/Region_Binarization/Verilog/rtl/Matrix_Generate_5x5_8Bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/image/image_processing/Region_Binarization/Verilog/rtl|E:/image/image_processing/Region_Binarization/Verilog/rtl/Matrix_Generate_5x5_8Bit.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work +incdir+E:/image/image_processing/Region_Binarization/Verilog/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@matrix_@generate_5x5_8@bit
vRegion_Binarization
Z8 !s110 1696850231
!i10b 1
!s100 oEN`nN4;mP51aJ@SgY]3:0
!s11b k;ohXYD5ge^]V`ILGeOkM1
IG7=z]PG>M[LVo4FgZH:9<1
R3
R0
w1696850204
8E:/image/image_processing/Region_Binarization/Verilog/rtl/Region_Binarization.v
FE:/image/image_processing/Region_Binarization/Verilog/rtl/Region_Binarization.v
L0 1
R4
r1
!s85 0
31
Z9 !s108 1696850231.000000
!s107 E:/image/image_processing/Region_Binarization/Verilog/rtl/Region_Binarization.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/image/image_processing/Region_Binarization/Verilog/rtl|E:/image/image_processing/Region_Binarization/Verilog/rtl/Region_Binarization.v|
!i113 0
R6
R7
R1
n@region_@binarization
vsync_fifo
R8
!i10b 1
!s100 :XCGG@Vj^LPTBWS74[h2M3
!s11b ;?RzQ?2G>N:N<IJ0^[mfN1
Iff0G_1Zc6S7b]d]hM6Ck22
R3
R0
w1695558408
8E:/image/image_processing/Region_Binarization/Verilog/rtl/sync_fifo.v
FE:/image/image_processing/Region_Binarization/Verilog/rtl/sync_fifo.v
L0 1
R4
r1
!s85 0
31
R9
!s107 E:/image/image_processing/Region_Binarization/Verilog/rtl/sync_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/image/image_processing/Region_Binarization/Verilog/rtl|E:/image/image_processing/Region_Binarization/Verilog/rtl/sync_fifo.v|
!i113 0
R6
R7
R1
vtestbench
DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R2
!i10b 1
!s100 POPI:Hce]J?mCmU6hg@Wb1
!s11b `B[Nz1>7HNZZgiK:6i@?g3
IjDmg@L4INGQO@I?XDiXJC0
R3
S1
R0
w1696848524
8E:/image/image_processing/Region_Binarization/Verilog/prj/../sim/testbench.sv
FE:/image/image_processing/Region_Binarization/Verilog/prj/../sim/testbench.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 E:/image/image_processing/Region_Binarization/Verilog/prj/../sim/testbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/image/image_processing/Region_Binarization/Verilog/prj/../sim|E:/image/image_processing/Region_Binarization/Verilog/prj/../sim/testbench.sv|
!i113 0
o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -sv -work work +incdir+E:/image/image_processing/Region_Binarization/Verilog/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
