<!DOCTYPE html>
<html>
  <head>
    <link rel="stylesheet" href="../style.css">
  </head>
  <body>
    <h2 id="header" style="color: #fdfefe; background-color: #336699;
                           padding: 10px;
                           font-size: 24px;">Govno Core 24</h2>
    <div style="display: flex; background-color: #EEEEEE; font-family: 'Verdana', 'sans'; font-size: 14px; position: sticky; top: 0">
      <a href="../index.html" style="margin: 3px;">Back</a>
    </div>
    <hr>

    <h1>0. Disambiguations</h1>
    <ul>
      <li>$XXXXXX -- must refer to a hex value.</li>
      <li>Bank -- must refer to a 64 KiB memory space.</li>
      <li>Word -- must refer to a 16-bit value, not to be confused with <a href="https://en.wikipedia.org/wiki/Word_(computer_architecture)">Machine Word</a>.</li>
      <li>reg/addr -- must refer to a register or a 24-bit wide address.</li>
      <li>reg/imm24 -- must refer to a register or a 24-bit wide immediate value.</li>
      <li>reg/addr/imm24 -- must refer to a register, a 24-bit wide address, or a 24-bit wide immediate value.</li>
      <li>addr8 -- must refer to a 24-bit wide address with an 8-bit wide dereferenced value.</li>
      <li>addr16 -- must refer to a 24-bit wide address with a 16-bit wide dereferenced value.</li>
      <li>addr24 -- must refer to a 24-bit wide address with a 24-bit wide dereferenced value.</li>
      <li>rc -- must refer to a <a href="#rc">register cluster</a>.</li>
      <li>rc(n) -- must refer to the N'th member of a <a href="#rc">register cluster</a>.</li>
    </ul><br>
    <h1>1. Govno Core 24 CPU architecture</h1>
    <h2>1.1. Registers</h2>
    <p>Govno Core 24 CPU consists of 6 general purpose (AX,BX,CX,DX,SI,GI) and 4 special purpose (SP,BP,PS,PC) registers. Although, SP (stack pointer) and BP (base pointer) are addressable in the register cluster.</p>
    <h3 id="rc">1.1.1. Register Cluster</h3>
<p>Register cluster is a structure that consists of 2 register addresses in 1 byte. the first one is stored in bits [5..3], and the second one is stored in [2..0]. An example of a register cluster would be $33. To understand its meaning, we need to convert it to binary and slice it as 2/3/3. $33 would be converted to 00 110 011. Now, we need to convert register addresses to their names and remove the first 2 bits: we get %sp, %dx. That is our register addresses than we can use, for example, in <span class="pre">add/rc</span> or <span class="pre">mov/rc</span> instructions.</p>
<p>Register address to name conversion is done via this table:</p>
<table>
  <tr><th>RegAddr</th><th>RegName</th></tr>
  <tr><td>000</td><td>AX</td></tr>
  <tr><td>001</td><td>BX</td></tr>
  <tr><td>010</td><td>CX</td></tr>
  <tr><td>011</td><td>DX</td></tr>
  <tr><td>100</td><td>SI</td></tr>
  <tr><td>101</td><td>GI</td></tr>
  <tr><td>110</td><td>SP</td></tr>
  <tr><td>111</td><td>BP</td></tr>
</table>
<p>The general purpose registers, SP, BP and PC are 24-bit wide (therefore CPU's name). PS (processor status, commonly known as <a href="https://en.wikipedia.org/wiki/FLAGS_register">FLAGS register</a>) is 8-bit wide.</p>
<h3>1.1.2. The $SP register</h3>
<p>The $SP register -- Stack pointer, in Govno Core 24 points to the highest stack value - 1. When pushed to the stack, it is decremented, and when popping, it's incremented. It is a 24-bit addressable special purpose register.</p>
<h3>1.1.3. The $PC register</h3>
<p>The $PC -- Program counter, is a register in Govno Core 24 points to the current instruction's opcode that is being executed. It is a 24-bit nonaddressable special purpose register.</p>
<h2>1.2. Memory</h2>
<p>Govno Core 24 has a 24-bit address bus (therefore its name). That means, it can address up to 16 MiB of memory. The memory layout is as follows:</p>
<table>
  <tr><th>Addresses</th><th>Purpose</th></tr>
  <tr><td>$000000-$00FFFF</td><td>General purpose memory</td></tr>
  <tr><td>$030000-$03FFFF</td><td>Boot sector (boot bank)</td></tr>
  <tr><td>$700000-$7FFFFF</td><td>BIOS static binary</td></tr>
  <tr><td>$FE0000-$FEFFFF</td><td>Stack</td></tr>
  <tr><td>$FF0000-$FF017F</td><td>Interrupt tables</td></tr>
</table>
<h3>1.2.1. Stack</h3>
<p>Govno Core 24 has a stack that is located at addresses $FE0000-$FEFFFF. It is one bank long (64 KiB long).</p>
<h2>1.3. ROM/Disk</h2>
<p>The ROM in Govno Core 24 is a place where the boot bank and the filesystem is stored. (BIOS is stored in a BIOS file). It can be accessed via the <span class="pre">ldds</span>, <span class="pre">lddg</span>, <span class="pre">stds</span>, <span class="pre">stdg</span>, instructions.</p>
<h2>1.4. Type sizes</h2>
<p>Govno Core 24 has 3 basic types:</p>
<ul>
  <li><span class="pre">byte</span>, an 8-bit value ranging from 0 to 256 or -128 to 127.</li>
  <li><span class="pre">word</span>, a 16-bit value ranging from 0 to 65,536 or -32,768 to 32,767.</li>
  <li><span class="pre">hword</span>, a 24-bit value ranging from 0 to 16,777,216 or -8,388,608 to 8,388,607.</li>
</ul>
    <p>The maximum variable length is 24 bits, although you can make multi-hword addition/subtraction with adc and sbb. (Nope, they don't exist yet).</p>
    <h2>1.4. Instructions</h2>
    <p>Govno Core 24 instruction consists of a 1-byte opcode, and 0-2 operands. An operand can be a <a href="#rc">Register Cluster</a>, a 24-bit immediate, or a 24-bit wide address.</p>
    <h1>2. Boot process</h1>
    <p>Govno Core 24 starts booting by setting: AX,BX,CX,DX,SI,GI to $000000, SP,BP to $FEFFFF, PC to ($030000 without BIOS, and $700000 with a BIOS).</p>
    <p>Then, it starts loading the Boot bank ($C00000-$C0FFFF on the disk). It contains binary code that GC24 will load to $030000, and start executing. The loading ends when GC24 finds $AA55 signature.</p>
    <h2>2.1. Interrupt table</h2>
    <p>Govno Core 24's <em>interrupt table</em> lays out in the range $FF0000-$FF017F and consists of 128 entries each one <em>hword</em> long. They define an address to jump when an interrupt with value $80-$FF is triggered. To get the jump address, use the formula <span class="pre">$FF0000 + (int_number - $80) * 3</span>.<p>
      <h1>3. Instruction set reference</h1>
    <p>This is a reference list with every Govno Core 24 instruction.</p>
    <h2>add</h2>
    <p>The <span class="pre">add</span> instruction adds reg/addr with reg/addr/imm24.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$47</td><td>rc</td><td>Add rc(2) to rc(1).</td></tr>
      <tr><td>$48-$4F</td><td>reg, imm24</td><td>Add imm24 to reg.</td></tr>
      <tr><td>$50-$57</td><td>reg, addr8</td><td>Add *addr8 to reg.</td></tr>
      <tr><td>$58-$5F</td><td>reg, addr16</td><td>Add *addr16 to reg.</td></tr>
      <tr><td>$60-$67</td><td>addr8, reg</td><td>Add reg to *addr8.</td></tr>
      <tr><td>$68-$6F</td><td>addr16, reg</td><td>Add reg to *addr16.</td></tr>
    </table>

    <h2>and</h2>
    <p>The <span class="pre">and</span> instruction performs a bitwise AND with two registers.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$38</td><td>rc</td><td>Store rc(1) AND rc(2) to rc(1).</td></tr>
    </table>

    <h2>call</h2>
    <p>The <span class="pre">call</span> instruction jumps to a specific address provided, pushing the old PC value + 4 to the stack.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$78</td><td>addr</td><td>Push PC+4, and set PC to addr.</td></tr>
    </table>

    <h2>cmp</h2>
    <p>The <span class="pre">cmp</span> instruction compares a register with reg/imm24 and sets the Z,N,C flags.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$37</td><td>rc</td><td>Compare rc(1) with rc(2).</td></tr>
      <tr><td>$70-$77</td><td>reg, imm24</td><td>Compare reg with imm24.</td></tr>
    </table>

    <h2>dex</h2>
    <p>The <span class="pre">dex</span> instruction decrements reg/addr.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$28-$2F</td><td>reg</td><td>Decrement reg.</td></tr>
      <tr><td>$32</td><td>addr8</td><td>Decrement addr8.</td></tr>
      <tr><td>$42</td><td>addr16</td><td>Decrement addr16.</td></tr>
    </table>

    <h2>div</h2>
    <p>The <span class="pre">div</span> instruction divides reg by reg/imm24, and stores the remainder to DX.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$80-$83</td><td>reg, imm24</td><td>Divide reg by imm24 and store remainder to DX.</td></tr>
      <tr><td>$CA</td><td>rc</td><td>Divide rc(1) by rc(2) and store remainder to DX.</td></tr>
    </table>

    <h2>hlt</h2>
    <p>The <span class="pre">hlt</span> instruction halts and shuts down the CPU.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$00</td><td>implicit</td><td>Halt.</td></tr>
    </table>

    <h2>int</h2>
    <p>The <span class="pre">int</span> instruction calls a Govno Core 24 Baked Interruptâ„¢ ($00-$7F) or an interrupt from the interrupt table ($80-$FF). For the interrupt table call it pushes PC and PS.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$41</td><td>imm8</td><td>Call an interupt number imm8.</td></tr>
    </table>

    <h2>inx</h2>
    <p>The <span class="pre">inx</span> instruction increments reg/addr.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$20-$27</td><td>reg</td><td>Increment reg.</td></tr>
      <tr><td>$30</td><td>addr8</td><td>Increment addr8.</td></tr>
      <tr><td>$40</td><td>addr16</td><td>Increment addr16.</td></tr>
    </table>

    <h2>iret</h2>
    <p>The <span class="pre">iret</span> instruction returns from an interrupt by popping PS and PC.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$04</td><td>implicit</td><td>Return from interrupt call.</td></tr>
    </table>

    <h2>jcc (8)</h2>
    <p>The <span class="pre">jcc</span> instructions jump conditionally to a 24-bit address.</p>
    <table>
      <tr><th>Opcode</th><th>Name</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$A0</td><td>je</td><td>addr24</td><td>Set PC to addr24 if the Z flag is set.</td></tr>
      <tr><td>$A1</td><td>jne</td><td>addr24</td><td>Set PC to addr24 if the Z flag is not set.</td></tr>
      <tr><td>$A2</td><td>jc</td><td>addr24</td><td>Set PC to addr24 if the C flag is set.</td></tr>
      <tr><td>$A3</td><td>jnc</td><td>addr24</td><td>Set PC to addr24 if the C flag is not set.</td></tr>
      <tr><td>$A4</td><td>js</td><td>addr24</td><td>Set PC to addr24 if the N flag is not set.</td></tr>
      <tr><td>$A5</td><td>jn</td><td>addr24</td><td>Set PC to addr24 if the N flag is set.</td></tr>
      <tr><td>$A6</td><td>ji</td><td>addr24</td><td>Set PC to addr24 if the I flag is set.</td></tr>
      <tr><td>$A7</td><td>jni</td><td>addr24</td><td>Set PC to addr24 if the I flag is not set.</td></tr>
    </table>

    <h2>jmp</h2>
    <p>The <span class="pre">jmp</span> instruction unconditionally jumps to a 24-bit address.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$86</td><td>addr24</td><td>Set PC to addr24.</td></tr>
    </table>

    <h2>lodb</h2>
    <p>The <span class="pre">lodb</span> instruction loads a <em>byte</em> from memory at address rc(1), storing to rc(2) and incrementing rc(1) by 1.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$7F</td><td>rc</td><td>Load #rc(1) to rc(2), then increment rc(1) by 1.</td></tr>
    </table>

    <h2>lodh</h2>
    <p>The <span class="pre">lodh</span> instruction loads a <em>hword</em> from memory at address rc(1), storing to rc(2) and incrementing rc(1) by 3.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$9F</td><td>rc</td><td>Load ##rc(1) to rc(2), then increment rc(1) by 3.</td></tr>
    </table>

    <h2>lodw</h2>
    <p>The <span class="pre">lodw</span> instruction loads a <em>word</em> from memory at address rc(1), storing to rc(2) and incrementing rc(1) by 2.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$8F</td><td>rc</td><td>Load @rc(1) to rc(2), then increment rc(1) by 2.</td></tr>
    </table>

    <h2>ldds</h2>
    <p>The <span class="pre">ldds</span> instruction loads a <em>byte</em> from disk at address from register SI to AX.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$B9</td><td>implicit</td><td>Load rom[SI] to AX.</td></tr>
    </table>

    <h2>lddg</h2>
    <p>The <span class="pre">ldds</span> instruction loads a <em>byte</em> from disk at address from register GI to AX.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$B9</td><td>implicit</td><td>Load rom[GI] to AX.</td></tr>
    </table>

    <h2>mov</h2>
    <p>The <span class="pre">mov</span> instruction moves reg/addr/imm24 to reg/addr.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$C0-$C7</td><td>reg, imm24</td><td>Move imm24 to reg.</td></tr>
      <tr><td>$CF</td><td>rc</td><td>Move rc(2) to rc(1).</td></tr>
      <tr><td>$D0-$D7</td><td>reg, addr8</td><td>Move *addr8 to reg.</td></tr>
      <tr><td>$D8-$DF</td><td>reg, addr16</td><td>Move *addr16 to reg.</td></tr>
      <tr><td>$E0-$E7</td><td>addr8, reg</td><td>Move reg to *addr8.</td></tr>
      <tr><td>$E8-$EF</td><td>addr16, reg</td><td>Move reg to *addr16.</td></tr>
    </table>

    <h2>mul</h2>
    <p>The <span class="pre">mul</span> instruction multiplies reg by reg/imm24.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$08-$0F</td><td>reg, imm24</td><td>Multiply reg by imm24.</td></tr>
      <tr><td>$C9</td><td>rc</td><td>Multiply rc(1) by rc(2).</td></tr>
    </table>

    <h2>nop</h2>
    <p>The <span class="pre">nop</span> instruction, well, does exactly nothing.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$05</td><td>implicit</td><td>Do nothing.</td></tr>
    </table>

    <h2>ora</h2>
    <p>The <span class="pre">ora</span> instruction performs a bitwise OR on rc.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$39</td><td>rc</td><td>Set rc(1) to rc(1) | rc(2).</td></tr>
    </table>

    <h2>pop</h2>
    <p>The <span class="pre">pop</span> instruction pops a value from stack to a register.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$B6</td><td>reg</td><td>Pop the top stack value and store to reg.</td></tr>
    </table>

    <h2>pow</h2>
    <p>The <span class="pre">pow</span> instruction powers rc(1) to the exponent rc(2).</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$BF</td><td>rc</td><td>Store rc(1)<sup>rc(2)</sup> to rc(1).</td></tr>
    </table>

    <h2>push</h2>
    <p>The <span class="pre">push</span> instruction pushes reg/imm24 to the stack.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$B0</td><td>imm24</td><td>Push imm24 to the stack.</td></tr>
      <tr><td>$B5</td><td>reg</td><td>Push reg to the stack.</td></tr>
    </table>

    <h2>rcc (8)</h2>
    <p>The <span class="pre">rcc</span> instructions conditionally returns from a call, popping the return value from the stack.</p>
    <table>
      <tr><th>Opcode</th><th>Name</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$A0</td><td>re</td><td>addr24</td><td>Return from call if the Z flag is set, popping the return value from stack.</td></tr>
      <tr><td>$A1</td><td>rne</td><td>addr24</td><td>Return from call if the Z flag is not set, popping the return value from stack.</td></tr>
      <tr><td>$A2</td><td>rc</td><td>addr24</td><td>Return from call if the C flag is set, popping the return value from stack.</td></tr>
      <tr><td>$A3</td><td>rnc</td><td>addr24</td><td>Return from call if the C flag is not set, popping the return value from stack.</td></tr>
      <tr><td>$A4</td><td>rs</td><td>addr24</td><td>Return from call if the N flag is not set, popping the return value from stack.</td></tr>
      <tr><td>$A5</td><td>rn</td><td>addr24</td><td>Return from call if the N flag is set, popping the return value from stack.</td></tr>
      <tr><td>$A6</td><td>ri</td><td>addr24</td><td>Return from call if the I flag is set, popping the return value from stack.</td></tr>
      <tr><td>$A7</td><td>rni</td><td>addr24</td><td>Return from call if the I flag is not set, popping the return value from stack.</td></tr>
    </table>

    <h2>ret</h2>
    <p>The <span class="pre">ret</span> instruction unconditionally returns from a call, popping the return value from the stack.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$79</td><td>implicit</td><td>Return from call, pop return value from stack.</td></tr>
    </table>

    <h2>stds</h2>
    <p>The <span class="pre">stds</span> instruction stores a <em>byte</em> AX from disk at address from register SI.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$BB</td><td>implicit</td><td>Store AX to rom[SI].</td></tr>
    </table>

    <h2>stdg</h2>
    <p>The <span class="pre">stdg</span> instruction stores a <em>byte</em> AX from disk at address from register GI.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$BC</td><td>implicit</td><td>Store AX to rom[GI].</td></tr>
    </table>

    <h2>sti</h2>
    <p>The <span class="pre">sti</span> instruction sets an address of an interrupt imm8 in the interrupt vector to SI.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$03</td><td>imm8</td><td>Set the interrupt imm8's address in interrupt vector to register SI.</td></tr>
    </table>

    <h2>sub</h2>
    <p>The <span class="pre">sub</span> instruction subtracts reg/imm24/addr from reg.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$10-$17</td><td>reg, imm24</td><td>Subtract imm24 from reg.</td></tr>
      <tr><td>$18-$1F</td><td>reg, addr8</td><td>Subtract *addr8 from reg.</td></tr>
      <tr><td>$90-$97</td><td>reg, addr16</td><td>Subtract *addr16 from reg.</td></tr>
      <tr><td>$C8</td><td>rc</td><td>Subtract rc(2) from rc(1).</td></tr>
    </table>

    <h2>stob</h2>
    <p>The <span class="pre">stob</span> instruction stores a <em>byte</em> rc(2) into memory at address rc(1) and incrementing rc(1) by 1.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$7E</td><td>rc</td><td>Store rc(2) into #rc(1), then increment rc(1) by 1.</td></tr>
    </table>

    <h2>stoh</h2>
    <p>The <span class="pre">stoh</span> instruction stores a <em>hword</em> rc(2) into memory at address rc(1) and incrementing rc(1) by 3.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$9E</td><td>rc</td><td>Store rc(2) into #rc(1), then increment rc(1) by 3.</td></tr>
    </table>

    <h2>stow</h2>
    <p>The <span class="pre">stow</span> instruction stores a <em>word</em> rc(2) into memory at address rc(1) and incrementing rc(1) by 2.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$8E</td><td>rc</td><td>Store rc(2) into #rc(1), then increment rc(1) by 2.</td></tr>
    </table>

    <h2>trap</h2>
    <p>The <span class="pre">trap</span> instruction traps the CPU to the emulator's builtin debugger.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$01</td><td>implicit</td><td>Open emulator's builtin debugger.</td></tr>
    </table>
 
    <h2>xor</h2>
    <p>The <span class="pre">xor</span> instruction performs a bitwise XOR on rc.</p>
    <table>
      <tr><th>Opcode</th><th>Operands</th><th>Description</th></tr>
      <tr><td>$3A</td><td>rc</td><td>Set rc(1) to rc(1) ^ rc(2).</td></tr>
    </table>

   <hr style="background-color: #EEEEEE; height: 25px">
  </body>
</html>
