{"Source Block": ["hdl/library/common/ad_edge_detect.v@53:71@HdlStmProcess", "  localparam  ANY_EDGE = 2;\n\n  reg         ff_m1 = 0;\n  reg         ff_m2 = 0;\n\n  always @(posedge clk) begin\n    if (rst == 1) begin\n      ff_m1 <= 0;\n      ff_m2 <= 0;\n    end else begin\n      ff_m1 <= in;\n      ff_m2 <= ff_m1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if (rst == 1) begin\n      out <= 1'b0;\n    end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[63, "      ff_m1 <= in;\n"]], "Add": [[63, "      ff_m1 <= signal_in;\n"]]}}