<?xml version="1.0" standalone="yes"?>

<!-- ************************************************************************ -->
<!-- ******* ADSP-BF535-proc.xml                                              -->
<!-- ******* Common definition file for registers, windows and memory         -->
<!-- ******* Uppermost elements:                                              -->
<!-- ******* 	<register-core-definitions>                                   -->
<!-- ******* 	<register-extended-definitions>                               -->
<!-- ******* 	<register-reset-definitions>                                  -->
<!-- ******* 	<format-definitions>                                          -->
<!-- ******* 	<register-window-definitions>                                 -->
<!-- ******* 	<memory-window-definitions>                                   -->
<!-- ******* 	<memory-definitions>                                          -->
<!-- ******* Copyright 2004-2007 Analog Devices, Inc.  All rights reserved.   -->
<!-- ************************************************************************ -->

<visualdsp-proc-xml schema-version="1" name="ADSP-BF535-proc.xml">

<version file-version="0.84"/>

<!-- ************************************************************************ -->
<!-- ******* Register set                                                     -->
<!-- ******* (from simulator target dump and emu 3.5 XML definitions)         -->
<!-- ************************************************************************ -->

	<!-- *********************************************** -->
	<!-- Where to obtain the <register-core-definitions> -->
	<!-- *********************************************** -->
<register-core-file name="ADSP-FRIO-core.xml" prefix="FRIO"/>

	<!-- *********************************************** -->
	<!-- This is sim dump regs, then emu specific        -->
	<!-- *********************************************** -->
<register-extended-definitions>
<register name="ILAT" group="Interrupt Controller" read-address="0xFFE0210C" write-address="0xFFE0210C" mask="FFFF" type="IO" description="Interrupt Latch Register" bit-size="16"/>
	<register name="ILATbit0"  parent="ILAT" bit-position="0"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit1"  parent="ILAT" bit-position="1"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit2"  parent="ILAT" bit-position="2"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit3"  parent="ILAT" bit-position="3"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit5"  parent="ILAT" bit-position="5"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit6"  parent="ILAT" bit-position="6"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit7"  parent="ILAT" bit-position="7"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit8"  parent="ILAT" bit-position="8"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit9"  parent="ILAT" bit-position="9"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit10" parent="ILAT" bit-position="10" type="" description="child register" bit-size="1"/>
	<register name="ILATbit11" parent="ILAT" bit-position="11" type="" description="child register" bit-size="1"/>
	<register name="ILATbit12" parent="ILAT" bit-position="12" type="" description="child register" bit-size="1"/>
	<register name="ILATbit13" parent="ILAT" bit-position="13" type="" description="child register" bit-size="1"/>
	<register name="ILATbit14" parent="ILAT" bit-position="14" type="" description="child register" bit-size="1"/>
	<register name="ILATbit15" parent="ILAT" bit-position="15" type="" description="child register" bit-size="1"/>

<register name="IMASK" group="Interrupt Controller" read-address="0xFFE02104" write-address="0xFFE02104" mask="FFFF" type="IO" description="Interrupt Mask Register" bit-size="16"/>
	<register name="IMASKbit0"  parent="IMASK" bit-position="0"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit1"  parent="IMASK" bit-position="1"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit2"  parent="IMASK" bit-position="2"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit3"  parent="IMASK" bit-position="3"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit4"  parent="IMASK" bit-position="4"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit5"  parent="IMASK" bit-position="5"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit6"  parent="IMASK" bit-position="6"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit7"  parent="IMASK" bit-position="7"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit8"  parent="IMASK" bit-position="8"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit9"  parent="IMASK" bit-position="9"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit10" parent="IMASK" bit-position="10" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit11" parent="IMASK" bit-position="11" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit12" parent="IMASK" bit-position="12" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit13" parent="IMASK" bit-position="13" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit14" parent="IMASK" bit-position="14" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit15" parent="IMASK" bit-position="15" type="" description="child register" bit-size="1"/>

<register name="IPEND" group="Interrupt Controller" read-address="0xFFE02108" write-address="0xFFE02108" mask="FFFF" type="IO" description="Interrupt Pending Register" bit-size="16"/>
	<register name="IPENDbit0"  parent="IPEND" bit-position="0"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit1"  parent="IPEND" bit-position="1"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit2"  parent="IPEND" bit-position="2"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit3"  parent="IPEND" bit-position="3"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit4"  parent="IPEND" bit-position="4"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit5"  parent="IPEND" bit-position="5"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit6"  parent="IPEND" bit-position="6"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit7"  parent="IPEND" bit-position="7"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit8"  parent="IPEND" bit-position="8"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit9"  parent="IPEND" bit-position="9"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit10" parent="IPEND" bit-position="10" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit11" parent="IPEND" bit-position="11" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit12" parent="IPEND" bit-position="12" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit13" parent="IPEND" bit-position="13" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit14" parent="IPEND" bit-position="14" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit15" parent="IPEND" bit-position="15" type="" description="child register" bit-size="1"/>

<register name="TCNTL" group="Core Timer Register File" read-address="0xFFE03000" write-address="0xFFE03000" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="TINT" parent="TCNTL" bit-position="3" type="" description="child register" bit-size="1"/>
<register name="TAUTORLD" parent="TCNTL" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="TMREN" parent="TCNTL" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="TMPWR" parent="TCNTL" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="TPERIOD" group="Core Timer Register File" read-address="0xFFE03004" write-address="0xFFE03004" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="TSCALE" group="Core Timer Register File" read-address="0xFFE03008" write-address="0xFFE03008" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="TCOUNT" group="Core Timer Register File" read-address="0xFFE0300C" write-address="0xFFE0300C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SRAM_BASE_ADDR" group="L1 Data Memory Registers" read-address="0xFFE00000" write-address="0xFFE00000" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DMEM_CONTROL" group="L1 Data Memory Registers" read-address="0xFFE00004" write-address="0xFFE00004" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCBS" parent="DMEM_CONTROL" bit-position="4" type="" description="child register" bit-size="1"/>
<register name="DMC" parent="DMEM_CONTROL" bit-position="2" type="" description="child register" bit-size="2"/>
<register name="ENDCPLB" parent="DMEM_CONTROL" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="ENDM" parent="DMEM_CONTROL" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="DATA_FAULT_STATUS" group="L1 Data Memory Registers" read-address="0xFFE00008" write-address="0xFFE00008" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DATA_FAULT_ILLADDR" parent="DATA_FAULT_STATUS" bit-position="19" type="" description="child register" bit-size="1"/>
<register name="FAULT_DAG" parent="DATA_FAULT_STATUS" bit-position="18" type="" description="child register" bit-size="1"/>
<register name="DATA_FAULT_USERSUPV" parent="DATA_FAULT_STATUS" bit-position="17" type="" description="child register" bit-size="1"/>
<register name="FAULT_READWRITE" parent="DATA_FAULT_STATUS" bit-position="16" type="" description="child register" bit-size="1"/>
<register name="DATA_FAULT" parent="DATA_FAULT_STATUS" bit-position="0" type="" description="child register" bit-size="16"/>
<register name="DATA_FAULT_ADDR" group="L1 Data Memory Registers" read-address="0xFFE0000C" write-address="0xFFE0000C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR0" group="L1 Data Memory Registers" read-address="0xFFE00100" write-address="0xFFE00100" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR1" group="L1 Data Memory Registers" read-address="0xFFE00104" write-address="0xFFE00104" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR2" group="L1 Data Memory Registers" read-address="0xFFE00108" write-address="0xFFE00108" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR3" group="L1 Data Memory Registers" read-address="0xFFE0010C" write-address="0xFFE0010C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR4" group="L1 Data Memory Registers" read-address="0xFFE00110" write-address="0xFFE00110" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR5" group="L1 Data Memory Registers" read-address="0xFFE00114" write-address="0xFFE00114" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR6" group="L1 Data Memory Registers" read-address="0xFFE00118" write-address="0xFFE00118" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR7" group="L1 Data Memory Registers" read-address="0xFFE0011C" write-address="0xFFE0011C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR8" group="L1 Data Memory Registers" read-address="0xFFE00120" write-address="0xFFE00120" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR9" group="L1 Data Memory Registers" read-address="0xFFE00124" write-address="0xFFE00124" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR10" group="L1 Data Memory Registers" read-address="0xFFE00128" write-address="0xFFE00128" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR11" group="L1 Data Memory Registers" read-address="0xFFE0012C" write-address="0xFFE0012C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR12" group="L1 Data Memory Registers" read-address="0xFFE00130" write-address="0xFFE00130" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR13" group="L1 Data Memory Registers" read-address="0xFFE00134" write-address="0xFFE00134" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR14" group="L1 Data Memory Registers" read-address="0xFFE00138" write-address="0xFFE00138" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_ADDR15" group="L1 Data Memory Registers" read-address="0xFFE0013C" write-address="0xFFE0013C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA0" group="L1 Data Memory Registers" read-address="0xFFE00200" write-address="0xFFE00200" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA1" group="L1 Data Memory Registers" read-address="0xFFE00204" write-address="0xFFE00204" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA2" group="L1 Data Memory Registers" read-address="0xFFE00208" write-address="0xFFE00208" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA3" group="L1 Data Memory Registers" read-address="0xFFE0020C" write-address="0xFFE0020C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA4" group="L1 Data Memory Registers" read-address="0xFFE00210" write-address="0xFFE00210" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA5" group="L1 Data Memory Registers" read-address="0xFFE00214" write-address="0xFFE00214" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA6" group="L1 Data Memory Registers" read-address="0xFFE00218" write-address="0xFFE00218" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA7" group="L1 Data Memory Registers" read-address="0xFFE0021C" write-address="0xFFE0021C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA8" group="L1 Data Memory Registers" read-address="0xFFE00220" write-address="0xFFE00220" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA9" group="L1 Data Memory Registers" read-address="0xFFE00224" write-address="0xFFE00224" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA10" group="L1 Data Memory Registers" read-address="0xFFE00228" write-address="0xFFE00228" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA11" group="L1 Data Memory Registers" read-address="0xFFE0022C" write-address="0xFFE0022C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA12" group="L1 Data Memory Registers" read-address="0xFFE00230" write-address="0xFFE00230" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA13" group="L1 Data Memory Registers" read-address="0xFFE00234" write-address="0xFFE00234" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA14" group="L1 Data Memory Registers" read-address="0xFFE00238" write-address="0xFFE00238" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DCPLB_DATA15" group="L1 Data Memory Registers" read-address="0xFFE0023C" write-address="0xFFE0023C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DTEST_COMMAND" group="L1 Data Memory Registers" read-address="0xFFE00300" write-address="0xFFE00300" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DTEST_DATA0" group="L1 Data Memory Registers" read-address="0xFFE00400" write-address="0xFFE00400" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="DTEST_DATA1" group="L1 Data Memory Registers" read-address="0xFFE00404" write-address="0xFFE00404" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT0" group="Event Vectors" read-address="0xFFE02000" write-address="0xFFE02000" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT1" group="Event Vectors" read-address="0xFFE02004" write-address="0xFFE02004" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT2" group="Event Vectors" read-address="0xFFE02008" write-address="0xFFE02008" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT3" group="Event Vectors" read-address="0xFFE0200C" write-address="0xFFE0200C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT4" group="Event Vectors" read-address="0xFFE02010" write-address="0xFFE02010" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT5" group="Event Vectors" read-address="0xFFE02014" write-address="0xFFE02014" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT6" group="Event Vectors" read-address="0xFFE02018" write-address="0xFFE02018" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT7" group="Event Vectors" read-address="0xFFE0201C" write-address="0xFFE0201C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT8" group="Event Vectors" read-address="0xFFE02020" write-address="0xFFE02020" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT9" group="Event Vectors" read-address="0xFFE02024" write-address="0xFFE02024" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT10" group="Event Vectors" read-address="0xFFE02028" write-address="0xFFE02028" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT11" group="Event Vectors" read-address="0xFFE0202C" write-address="0xFFE0202C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT12" group="Event Vectors" read-address="0xFFE02030" write-address="0xFFE02030" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT13" group="Event Vectors" read-address="0xFFE02034" write-address="0xFFE02034" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT14" group="Event Vectors" read-address="0xFFE02038" write-address="0xFFE02038" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="EVT15" group="Event Vectors" read-address="0xFFE0203C" write-address="0xFFE0203C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="IMEM_CONTROL" group="L1 Code Memory Registers" read-address="0xFFE01004" write-address="0xFFE01004" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ILOC" parent="IMEM_CONTROL" bit-position="3" type="" description="child register" bit-size="4"/>
<register name="IMC" parent="IMEM_CONTROL" bit-position="2" type="" description="child register" bit-size="1"/>
<register name="ENICPLB" parent="IMEM_CONTROL" bit-position="1" type="" description="child register" bit-size="1"/>
<register name="ENIM" parent="IMEM_CONTROL" bit-position="0" type="" description="child register" bit-size="1"/>
<register name="CODE_FAULT_STATUS" group="L1 Code Memory Registers" read-address="0xFFE01008" write-address="0xFFE01008" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="CODE_FAULT_ILLADDR" parent="CODE_FAULT_STATUS" bit-position="19" type="" description="child register" bit-size="1"/>
<register name="CODE_FAULT_USERSUPV" parent="CODE_FAULT_STATUS" bit-position="17" type="" description="child register" bit-size="1"/>
<register name="CODE_FAULT" parent="CODE_FAULT_STATUS" bit-position="0" type="" description="child register" bit-size="16"/>
<register name="CODE_FAULT_ADDR" group="L1 Code Memory Registers" read-address="0xFFE0100C" write-address="0xFFE0100C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR0" group="L1 Code Memory Registers" read-address="0xFFE01100" write-address="0xFFE01100" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR1" group="L1 Code Memory Registers" read-address="0xFFE01104" write-address="0xFFE01104" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR2" group="L1 Code Memory Registers" read-address="0xFFE01108" write-address="0xFFE01108" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR3" group="L1 Code Memory Registers" read-address="0xFFE0110C" write-address="0xFFE0110C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR4" group="L1 Code Memory Registers" read-address="0xFFE01110" write-address="0xFFE01110" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR5" group="L1 Code Memory Registers" read-address="0xFFE01114" write-address="0xFFE01114" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR6" group="L1 Code Memory Registers" read-address="0xFFE01118" write-address="0xFFE01118" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR7" group="L1 Code Memory Registers" read-address="0xFFE0111C" write-address="0xFFE0111C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR8" group="L1 Code Memory Registers" read-address="0xFFE01120" write-address="0xFFE01120" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR9" group="L1 Code Memory Registers" read-address="0xFFE01124" write-address="0xFFE01124" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR10" group="L1 Code Memory Registers" read-address="0xFFE01128" write-address="0xFFE01128" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR11" group="L1 Code Memory Registers" read-address="0xFFE0112C" write-address="0xFFE0112C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR12" group="L1 Code Memory Registers" read-address="0xFFE01130" write-address="0xFFE01130" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR13" group="L1 Code Memory Registers" read-address="0xFFE01134" write-address="0xFFE01134" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR14" group="L1 Code Memory Registers" read-address="0xFFE01138" write-address="0xFFE01138" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_ADDR15" group="L1 Code Memory Registers" read-address="0xFFE0113C" write-address="0xFFE0113C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA0" group="L1 Code Memory Registers" read-address="0xFFE01200" write-address="0xFFE01200" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA1" group="L1 Code Memory Registers" read-address="0xFFE01204" write-address="0xFFE01204" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA2" group="L1 Code Memory Registers" read-address="0xFFE01208" write-address="0xFFE01208" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA3" group="L1 Code Memory Registers" read-address="0xFFE0120C" write-address="0xFFE0120C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA4" group="L1 Code Memory Registers" read-address="0xFFE01210" write-address="0xFFE01210" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA5" group="L1 Code Memory Registers" read-address="0xFFE01214" write-address="0xFFE01214" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA6" group="L1 Code Memory Registers" read-address="0xFFE01218" write-address="0xFFE01218" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA7" group="L1 Code Memory Registers" read-address="0xFFE0121C" write-address="0xFFE0121C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA8" group="L1 Code Memory Registers" read-address="0xFFE01220" write-address="0xFFE01220" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA9" group="L1 Code Memory Registers" read-address="0xFFE01224" write-address="0xFFE01224" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA10" group="L1 Code Memory Registers" read-address="0xFFE01228" write-address="0xFFE01228" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA11" group="L1 Code Memory Registers" read-address="0xFFE0122C" write-address="0xFFE0122C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA12" group="L1 Code Memory Registers" read-address="0xFFE01230" write-address="0xFFE01230" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA13" group="L1 Code Memory Registers" read-address="0xFFE01234" write-address="0xFFE01234" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA14" group="L1 Code Memory Registers" read-address="0xFFE01238" write-address="0xFFE01238" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ICPLB_DATA15" group="L1 Code Memory Registers" read-address="0xFFE0123C" write-address="0xFFE0123C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ITEST_COMMAND" group="L1 Code Memory Registers" read-address="0xFFE01300" write-address="0xFFE01300" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ITEST_DATA0" group="L1 Code Memory Registers" read-address="0xFFE01400" write-address="0xFFE01400" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ITEST_DATA1" group="L1 Code Memory Registers" read-address="0xFFE01404" write-address="0xFFE01404" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_TX_CONFIG" group="SPT0" read-address="0xFFC02800" write-address="0xFFC02800" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TX_CONFIG_TSPEN" parent="SPT0_TX_CONFIG" bit-position="0" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_ICLK" parent="SPT0_TX_CONFIG" bit-position="1" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_DTYPE" parent="SPT0_TX_CONFIG" bit-position="2" type="IO" description="child register" bit-size="2"/>
<register name="SPT0_TX_CONFIG_SENDN" parent="SPT0_TX_CONFIG" bit-position="4" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_SLEN" parent="SPT0_TX_CONFIG" bit-position="5" type="IO" description="child register" bit-size="4"/>
<register name="SPT0_TX_CONFIG_ITFS" parent="SPT0_TX_CONFIG" bit-position="9" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_TFSR" parent="SPT0_TX_CONFIG" bit-position="10" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_DITFS" parent="SPT0_TX_CONFIG" bit-position="11" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_LTFS" parent="SPT0_TX_CONFIG" bit-position="12" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_LATFS" parent="SPT0_TX_CONFIG" bit-position="13" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_TX_CONFIG_CKRE" parent="SPT0_TX_CONFIG" bit-position="14" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG" group="SPT0" read-address="0xFFC02802" write-address="0xFFC02802" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RX_CONFIG_RSPEN" parent="SPT0_RX_CONFIG" bit-position="0" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_ICLK" parent="SPT0_RX_CONFIG" bit-position="1" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_DTYPE" parent="SPT0_RX_CONFIG" bit-position="2" type="IO" description="child register" bit-size="2"/>
<register name="SPT0_RX_CONFIG_SENDN" parent="SPT0_RX_CONFIG" bit-position="4" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_SLEN" parent="SPT0_RX_CONFIG" bit-position="5" type="IO" description="child register" bit-size="4"/>
<register name="SPT0_RX_CONFIG_IRFS" parent="SPT0_RX_CONFIG" bit-position="9" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_RFSR" parent="SPT0_RX_CONFIG" bit-position="10" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_LRFS" parent="SPT0_RX_CONFIG" bit-position="12" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_LARFS" parent="SPT0_RX_CONFIG" bit-position="13" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_RX_CONFIG_CKRE" parent="SPT0_RX_CONFIG" bit-position="14" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_TX" group="SPT0" read-address="0xFFC02804" write-address="0xFFC02804" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_RX" group="SPT0" read-address="0xFFC02806" write-address="0xFFC02806" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_TSCLKDIV" group="SPT0" read-address="0xFFC02808" write-address="0xFFC02808" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RSCLKDIV" group="SPT0" read-address="0xFFC0280A" write-address="0xFFC0280A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TFSDIV" group="SPT0" read-address="0xFFC0280C" write-address="0xFFC0280C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RFSDIV" group="SPT0" read-address="0xFFC0280E" write-address="0xFFC0280E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_STAT" group="SPT0" read-address="0xFFC02810" write-address="0xFFC02810" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_STAT_ROVF" parent="SPT0_STAT" bit-position="0" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_STAT_RXS" parent="SPT0_STAT" bit-position="1" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_STAT_TXS" parent="SPT0_STAT" bit-position="2" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_STAT_TUVF" parent="SPT0_STAT" bit-position="3" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_STAT_CHNL" parent="SPT0_STAT" bit-position="4" type="IO" description="child register" bit-size="8"/>
<register name="SPT0_STAT_TOVF" parent="SPT0_STAT" bit-position="12" type="IO" description="child register" bit-size="1"/>
<register name="SPT0_MTCS0" group="SPT0" read-address="0xFFC02812" write-address="0xFFC02812" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MTCS1" group="SPT0" read-address="0xFFC02814" write-address="0xFFC02814" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MTCS2" group="SPT0" read-address="0xFFC02816" write-address="0xFFC02816" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MTCS3" group="SPT0" read-address="0xFFC02818" write-address="0xFFC02818" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MTCS4" group="SPT0" read-address="0xFFC0281A" write-address="0xFFC0281A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_MTCS5" group="SPT0" read-address="0xFFC0281C" write-address="0xFFC0281C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_MTCS6" group="SPT0" read-address="0xFFC0281E" write-address="0xFFC0281E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_MTCS7" group="SPT0" read-address="0xFFC02820" write-address="0xFFC02820" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_MRCS0" group="SPT0" read-address="0xFFC02822" write-address="0xFFC02822" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MRCS1" group="SPT0" read-address="0xFFC02824" write-address="0xFFC02824" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MRCS2" group="SPT0" read-address="0xFFC02826" write-address="0xFFC02826" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MRCS3" group="SPT0" read-address="0xFFC02828" write-address="0xFFC02828" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SPT0_MRCS4" group="SPT0" read-address="0xFFC0282A" write-address="0xFFC0282A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_MRCS5" group="SPT0" read-address="0xFFC0282C" write-address="0xFFC0282C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_MRCS6" group="SPT0" read-address="0xFFC0282E" write-address="0xFFC0282E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_MRCS7" group="SPT0" read-address="0xFFC02830" write-address="0xFFC02830" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_MCMC1" group="SPT0" read-address="0xFFC02832" write-address="0xFFC02832" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_MCMC2" group="SPT0" read-address="0xFFC02834" write-address="0xFFC02834" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RX_CURR_PTR" group="SPT0" read-address="0xFFC02A00" write-address="0xFFC02A00" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RX_CONFIG_DMA" group="SPT0" read-address="0xFFC02A02" write-address="0xFFC02A02" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RX_START_PG" group="SPT0" read-address="0xFFC02A04" write-address="0xFFC02A04" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RX_START_ADDR" group="SPT0" read-address="0xFFC02A06" write-address="0xFFC02A06" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RX_COUNT" group="SPT0" read-address="0xFFC02A08" write-address="0xFFC02A08" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RX_NEXT_DESCR" group="SPT0" read-address="0xFFC02A0A" write-address="0xFFC02A0A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RX_DESCR_RDY" group="SPT0" read-address="0xFFC02A0C" write-address="0xFFC02A0C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_RX_IRQSTAT" group="SPT0" read-address="0xFFC02A0E" write-address="0xFFC02A0E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TX_CURR_PTR" group="SPT0" read-address="0xFFC02B00" write-address="0xFFC02B00" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TX_CONFIG_DMA" group="SPT0" read-address="0xFFC02B02" write-address="0xFFC02B02" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TX_START_PG" group="SPT0" read-address="0xFFC02B04" write-address="0xFFC02B04" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TX_START_ADDR" group="SPT0" read-address="0xFFC02B06" write-address="0xFFC02B06" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TX_COUNT" group="SPT0" read-address="0xFFC02B08" write-address="0xFFC02B08" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TX_NEXT_DESCR" group="SPT0" read-address="0xFFC02B0A" write-address="0xFFC02B0A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TX_DESCR_RDY" group="SPT0" read-address="0xFFC02B0C" write-address="0xFFC02B0C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT0_TX_IRQSTAT" group="SPT0" read-address="0xFFC02B0E" write-address="0xFFC02B0E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_CONFIG" group="SPT1" read-address="0xFFC02C00" write-address="0xFFC02C00" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_CONFIG_TSPEN" parent="SPT1_TX_CONFIG" bit-position="0" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_ICLK" parent="SPT1_TX_CONFIG" bit-position="1" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_DTYPE" parent="SPT1_TX_CONFIG" bit-position="2" type="IO" description="child register" bit-size="2"/>
<register name="SPT1_TX_CONFIG_SENDN" parent="SPT1_TX_CONFIG" bit-position="4" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_SLEN" parent="SPT1_TX_CONFIG" bit-position="0" type="IO" description="child register" bit-size="5"/>
<register name="SPT1_TX_CONFIG_ITFS" parent="SPT1_TX_CONFIG" bit-position="9" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_TFSR" parent="SPT1_TX_CONFIG" bit-position="10" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_DITFS" parent="SPT1_TX_CONFIG" bit-position="11" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_LTFS" parent="SPT1_TX_CONFIG" bit-position="12" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_LATFS" parent="SPT1_TX_CONFIG" bit-position="13" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_TX_CONFIG_CKRE" parent="SPT1_TX_CONFIG" bit-position="14" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG" group="SPT1" read-address="0xFFC02C02" write-address="0xFFC02C02" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX_CONFIG_RSPEN" parent="SPT1_RX_CONFIG" bit-position="0" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_ICLK" parent="SPT1_RX_CONFIG" bit-position="1" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_DTYPE" parent="SPT1_RX_CONFIG" bit-position="2" type="IO" description="child register" bit-size="2"/>
<register name="SPT1_RX_CONFIG_SENDN" parent="SPT1_RX_CONFIG" bit-position="4" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_SLEN" parent="SPT1_RX_CONFIG" bit-position="0" type="IO" description="child register" bit-size="5"/>
<register name="SPT1_RX_CONFIG_IRFS" parent="SPT1_RX_CONFIG" bit-position="9" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_RFSR" parent="SPT1_RX_CONFIG" bit-position="10" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_LRFS" parent="SPT1_RX_CONFIG" bit-position="12" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_LARFS" parent="SPT1_RX_CONFIG" bit-position="13" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_RX_CONFIG_CKRE" parent="SPT1_RX_CONFIG" bit-position="14" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_TX" group="SPT1" read-address="0xFFC02C04" write-address="0xFFC02C04" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX" group="SPT1" read-address="0xFFC02C06" write-address="0xFFC02C06" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TSCLKDIV" group="SPT1" read-address="0xFFC02C08" write-address="0xFFC02C08" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RSCLKDIV" group="SPT1" read-address="0xFFC02C0A" write-address="0xFFC02C0A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TFSDIV" group="SPT1" read-address="0xFFC02C0C" write-address="0xFFC02C0C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RFSDIV" group="SPT1" read-address="0xFFC02C0E" write-address="0xFFC02C0E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_STAT" group="SPT1" read-address="0xFFC02C10" write-address="0xFFC02C10" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_STAT_ROVF" parent="SPT1_STAT" bit-position="0" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_STAT_RXS" parent="SPT1_STAT" bit-position="1" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_STAT_TXS" parent="SPT1_STAT" bit-position="2" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_STAT_TUVF" parent="SPT1_STAT" bit-position="3" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_STAT_CHNL" parent="SPT1_STAT" bit-position="4" type="IO" description="child register" bit-size="5"/>
<register name="SPT1_STAT_TOVF" parent="SPT1_STAT" bit-position="12" type="IO" description="child register" bit-size="1"/>
<register name="SPT1_MTCS0" group="SPT1" read-address="0xFFC02C12" write-address="0xFFC02C12" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MTCS1" group="SPT1" read-address="0xFFC02C14" write-address="0xFFC02C14" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MTCS2" group="SPT1" read-address="0xFFC02C16" write-address="0xFFC02C16" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MTCS3" group="SPT1" read-address="0xFFC02C18" write-address="0xFFC02C18" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MTCS4" group="SPT1" read-address="0xFFC02C1A" write-address="0xFFC02C1A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MTCS5" group="SPT1" read-address="0xFFC02C1C" write-address="0xFFC02C1C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MTCS6" group="SPT1" read-address="0xFFC02C1E" write-address="0xFFC02C1E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MTCS7" group="SPT1" read-address="0xFFC02C20" write-address="0xFFC02C20" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MRCS0" group="SPT1" read-address="0xFFC02C22" write-address="0xFFC02C22" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MRCS1" group="SPT1" read-address="0xFFC02C24" write-address="0xFFC02C24" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MRCS2" group="SPT1" read-address="0xFFC02C26" write-address="0xFFC02C26" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MRCS3" group="SPT1" read-address="0xFFC02C28" write-address="0xFFC02C28" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MRCS4" group="SPT1" read-address="0xFFC02C2A" write-address="0xFFC02C2A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MRCS5" group="SPT1" read-address="0xFFC02C2C" write-address="0xFFC02C2C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MRCS6" group="SPT1" read-address="0xFFC02C2E" write-address="0xFFC02C2E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MRCS7" group="SPT1" read-address="0xFFC02C30" write-address="0xFFC02C30" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MCMC1" group="SPT1" read-address="0xFFC02C32" write-address="0xFFC02C32" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_MCMC2" group="SPT1" read-address="0xFFC02C34" write-address="0xFFC02C34" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX_CURR_PTR" group="SPT1" read-address="0xFFC02E00" write-address="0xFFC02E00" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX_CONFIG_DMA" group="SPT1" read-address="0xFFC02E02" write-address="0xFFC02E02" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX_START_PG" group="SPT1" read-address="0xFFC02E04" write-address="0xFFC02E04" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX_START_ADDR" group="SPT1" read-address="0xFFC02E06" write-address="0xFFC02E06" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX_COUNT" group="SPT1" read-address="0xFFC02E08" write-address="0xFFC02E08" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX_NEXT_DESCR" group="SPT1" read-address="0xFFC02E0A" write-address="0xFFC02E0A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX_DESCR_RDY" group="SPT1" read-address="0xFFC02E0C" write-address="0xFFC02E0C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_RX_IRQSTAT" group="SPT1" read-address="0xFFC02E0E" write-address="0xFFC02E0E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_CURR_PTR" group="SPT1" read-address="0xFFC02F00" write-address="0xFFC02F00" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_CONFIG_DMA" group="SPT1" read-address="0xFFC02F02" write-address="0xFFC02F02" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_START_PG" group="SPT1" read-address="0xFFC02F04" write-address="0xFFC02F04" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_START_ADDR" group="SPT1" read-address="0xFFC02F06" write-address="0xFFC02F06" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_COUNT" group="SPT1" read-address="0xFFC02F08" write-address="0xFFC02F08" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_NEXT_DESCR" group="SPT1" read-address="0xFFC02F0A" write-address="0xFFC02F0A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_DESCR_RDY" group="SPT1" read-address="0xFFC02F0C" write-address="0xFFC02F0C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPT1_TX_IRQSTAT" group="SPT1" read-address="0xFFC02F0E" write-address="0xFFC02F0E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_SPICTL" group="SPI0" read-address="0xFFC03000" write-address="0xFFC03000" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_SPIFLG" group="SPI0" read-address="0xFFC03002" write-address="0xFFC03002" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_SPIST" group="SPI0" read-address="0xFFC03004" write-address="0xFFC03004" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_TDBR" group="SPI0" read-address="0xFFC03006" write-address="0xFFC03006" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_RDBR" group="SPI0" read-address="0xFFC03008" write-address="0xFFC03008" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_SPIBAUD" group="SPI0" read-address="0xFFC0300A" write-address="0xFFC0300A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_DMACURR" group="SPI0" read-address="0xFFC03200" write-address="0xFFC03200" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_DMACONF" group="SPI0" read-address="0xFFC03202" write-address="0xFFC03202" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_DMASPAGE" group="SPI0" read-address="0xFFC03204" write-address="0xFFC03204" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_DMASADD" group="SPI0" read-address="0xFFC03206" write-address="0xFFC03206" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_DMACNT" group="SPI0" read-address="0xFFC03208" write-address="0xFFC03208" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_DMANEXT" group="SPI0" read-address="0xFFC0320A" write-address="0xFFC0320A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_DMADRDY" group="SPI0" read-address="0xFFC0320C" write-address="0xFFC0320C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI0_DMAIRQ" group="SPI0" read-address="0xFFC0320E" write-address="0xFFC0320E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_SPICTL" group="SPI1" read-address="0xFFC03400" write-address="0xFFC03400" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_SPIFLG" group="SPI1" read-address="0xFFC03402" write-address="0xFFC03402" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_SPIST" group="SPI1" read-address="0xFFC03404" write-address="0xFFC03404" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_TDBR" group="SPI1" read-address="0xFFC03406" write-address="0xFFC03406" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_RDBR" group="SPI1" read-address="0xFFC03408" write-address="0xFFC03408" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_SPIBAUD" group="SPI1" read-address="0xFFC0340A" write-address="0xFFC0340A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_DMACURR" group="SPI1" read-address="0xFFC03600" write-address="0xFFC03600" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_DMACONF" group="SPI1" read-address="0xFFC03602" write-address="0xFFC03602" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_DMASPAGE" group="SPI1" read-address="0xFFC03604" write-address="0xFFC03604" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_DMASADD" group="SPI1" read-address="0xFFC03606" write-address="0xFFC03606" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_DMACNT" group="SPI1" read-address="0xFFC03608" write-address="0xFFC03608" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_DMANEXT" group="SPI1" read-address="0xFFC0360A" write-address="0xFFC0360A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_DMADRDY" group="SPI1" read-address="0xFFC0360C" write-address="0xFFC0360C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SPI1_DMAIRQ" group="SPI1" read-address="0xFFC0360E" write-address="0xFFC0360E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_ID" group="USBD" read-address="0xFFC04400" write-address="0xFFC04400" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_FRM" group="USBD" read-address="0xFFC04402" write-address="0xFFC04402" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_FRMAT" group="USBD" read-address="0xFFC04404" write-address="0xFFC04404" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPBUF" group="USBD" read-address="0xFFC04406" write-address="0xFFC04406" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_STAT" group="USBD" read-address="0xFFC04408" write-address="0xFFC04408" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_CTRL" group="USBD" read-address="0xFFC0440A" write-address="0xFFC0440A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_GINTR" group="USBD" read-address="0xFFC0440C" write-address="0xFFC0440C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_GMASK" group="USBD" read-address="0xFFC0440E" write-address="0xFFC0440E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_DMACFG" group="USBD" read-address="0xFFC04440" write-address="0xFFC04440" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_DMABL" group="USBD" read-address="0xFFC04442" write-address="0xFFC04442" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_DMABH" group="USBD" read-address="0xFFC04444" write-address="0xFFC04444" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_DMACT" group="USBD" read-address="0xFFC04446" write-address="0xFFC04446" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_DMAIRQ" group="USBD" read-address="0xFFC04448" write-address="0xFFC04448" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_INTR0" group="USBD" read-address="0xFFC04480" write-address="0xFFC04480" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_MASK0" group="USBD" read-address="0xFFC04482" write-address="0xFFC04482" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPCFG0" group="USBD" read-address="0xFFC04484" write-address="0xFFC04484" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPADR0" group="USBD" read-address="0xFFC04486" write-address="0xFFC04486" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPLEN0" group="USBD" read-address="0xFFC04488" write-address="0xFFC04488" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_INTR1" group="USBD" read-address="0xFFC0448A" write-address="0xFFC0448A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_MASK1" group="USBD" read-address="0xFFC0448C" write-address="0xFFC0448C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPCFG1" group="USBD" read-address="0xFFC0448E" write-address="0xFFC0448E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPADR1" group="USBD" read-address="0xFFC04490" write-address="0xFFC04490" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPLEN1" group="USBD" read-address="0xFFC04492" write-address="0xFFC04492" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_INTR2" group="USBD" read-address="0xFFC04494" write-address="0xFFC04494" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_MASK2" group="USBD" read-address="0xFFC04496" write-address="0xFFC04496" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPCFG2" group="USBD" read-address="0xFFC04498" write-address="0xFFC04498" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPADR2" group="USBD" read-address="0xFFC0449A" write-address="0xFFC0449A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPLEN2" group="USBD" read-address="0xFFC0449C" write-address="0xFFC0449C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_INTR3" group="USBD" read-address="0xFFC0449E" write-address="0xFFC0449E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_MASK3" group="USBD" read-address="0xFFC044A0" write-address="0xFFC044A0" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPCFG3" group="USBD" read-address="0xFFC044A2" write-address="0xFFC044A2" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPADR3" group="USBD" read-address="0xFFC044A4" write-address="0xFFC044A4" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPLEN3" group="USBD" read-address="0xFFC044A6" write-address="0xFFC044A6" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_INTR4" group="USBD" read-address="0xFFC044A8" write-address="0xFFC044A8" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_MASK4" group="USBD" read-address="0xFFC044AA" write-address="0xFFC044AA" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPCFG4" group="USBD" read-address="0xFFC044AC" write-address="0xFFC044AC" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPADR4" group="USBD" read-address="0xFFC044AE" write-address="0xFFC044AE" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPLEN4" group="USBD" read-address="0xFFC044B0" write-address="0xFFC044B0" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_INTR5" group="USBD" read-address="0xFFC044B2" write-address="0xFFC044B2" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_MASK5" group="USBD" read-address="0xFFC044B4" write-address="0xFFC044B4" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPCFG5" group="USBD" read-address="0xFFC044B6" write-address="0xFFC044B6" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPADR5" group="USBD" read-address="0xFFC044B8" write-address="0xFFC044B8" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPLEN5" group="USBD" read-address="0xFFC044BA" write-address="0xFFC044BA" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_INTR6" group="USBD" read-address="0xFFC044BC" write-address="0xFFC044BC" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_MASK6" group="USBD" read-address="0xFFC044BE" write-address="0xFFC044BE" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPCFG6" group="USBD" read-address="0xFFC044C0" write-address="0xFFC044C0" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPADR6" group="USBD" read-address="0xFFC044C2" write-address="0xFFC044C2" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPLEN6" group="USBD" read-address="0xFFC044C4" write-address="0xFFC044C4" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_INTR7" group="USBD" read-address="0xFFC044C6" write-address="0xFFC044C6" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_MASK7" group="USBD" read-address="0xFFC044C8" write-address="0xFFC044C8" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPCFG7" group="USBD" read-address="0xFFC044CA" write-address="0xFFC044CA" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPADR7" group="USBD" read-address="0xFFC044CC" write-address="0xFFC044CC" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="USBD_EPLEN7" group="USBD" read-address="0xFFC044CE" write-address="0xFFC044CE" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="GPIO_DIR" group="GPIO" read-address="0xFFC02400" write-address="0xFFC02400" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="GPIO_FLAG_CLR" group="GPIO" read-address="0xFFC02404" write-address="0xFFC02404" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="GPIO_FLAG_SET" group="GPIO" read-address="0xFFC02406" write-address="0xFFC02406" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="GPIO_MASKA_CLR" group="GPIO" read-address="0xFFC02408" write-address="0xFFC02408" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="GPIO_MASKA_SET" group="GPIO" read-address="0xFFC0240A" write-address="0xFFC0240A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="GPIO_MASKB_CLR" group="GPIO" read-address="0xFFC0240C" write-address="0xFFC0240C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="GPIO_MASKB_SET" group="GPIO" read-address="0xFFC0240E" write-address="0xFFC0240E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="GPIO_POLAR" group="GPIO" read-address="0xFFC02410" write-address="0xFFC02410" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="GPIO_EDGE" group="GPIO" read-address="0xFFC02414" write-address="0xFFC02414" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="GPIO_BOTH" group="GPIO" read-address="0xFFC02418" write-address="0xFFC02418" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="PCI_CTL" group="PCI" read-address="0xFFC04000" write-address="0xFFC04000" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_STAT" group="PCI" read-address="0xFFC04004" write-address="0xFFC04004" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_ICTL" group="PCI" read-address="0xFFC04008" write-address="0xFFC04008" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_MBAP" group="PCI" read-address="0xFFC0400C" write-address="0xFFC0400C" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_IBAP" group="PCI" read-address="0xFFC04010" write-address="0xFFC04010" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CBAP" group="PCI" read-address="0xFFC04014" write-address="0xFFC04014" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_TMBAP" group="PCI" read-address="0xFFC04018" write-address="0xFFC04018" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_TIBAP" group="PCI" read-address="0xFFC0401C" write-address="0xFFC0401C" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_DMBARM" group="PCI" read-address="0xEEFFFF00" write-address="0xEEFFFF00" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_DIBARM" group="PCI" read-address="0xEEFFFF04" write-address="0xEEFFFF04" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_DIC" group="PCI" read-address="0xEEFFFF08" write-address="0xEEFFFF08" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_VIC" group="PCI" read-address="0xEEFFFF0C" write-address="0xEEFFFF0C" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_STAT" group="PCI" read-address="0xEEFFFF10" write-address="0xEEFFFF10" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_CMD" group="PCI" read-address="0xEEFFFF14" write-address="0xEEFFFF14" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_CC" group="PCI" read-address="0xEEFFFF18" write-address="0xEEFFFF18" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_RID" group="PCI" read-address="0xEEFFFF1C" write-address="0xEEFFFF1C" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_BIST" group="PCI" read-address="0xEEFFFF20" write-address="0xEEFFFF20" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_HT" group="PCI" read-address="0xEEFFFF24" write-address="0xEEFFFF24" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_MLT" group="PCI" read-address="0xEEFFFF28" write-address="0xEEFFFF28" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_CLS" group="PCI" read-address="0xEEFFFF2C" write-address="0xEEFFFF2C" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_MBAR" group="PCI" read-address="0xEEFFFF30" write-address="0xEEFFFF30" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_IBAR" group="PCI" read-address="0xEEFFFF34" write-address="0xEEFFFF34" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_SID" group="PCI" read-address="0xEEFFFF38" write-address="0xEEFFFF38" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_SVID" group="PCI" read-address="0xEEFFFF3C" write-address="0xEEFFFF3C" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_MAXL" group="PCI" read-address="0xEEFFFF40" write-address="0xEEFFFF40" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_MING" group="PCI" read-address="0xEEFFFF44" write-address="0xEEFFFF44" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_IP" group="PCI" read-address="0xEEFFFF48" write-address="0xEEFFFF48" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_CFG_IL" group="PCI" read-address="0xEEFFFF4C" write-address="0xEEFFFF4C" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="PCI_HMCTL" group="PCI" read-address="0xEEFFFF50" write-address="0xEEFFFF50" mask="FFFFFFFF" type="IO" description="" bit-size="32" target="SIM"/>
<register name="RTCSTAT" group="Real Time Clock Register File" read-address="0xFFC01400" write-address="0xFFC01400" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="STAT_SEC" parent="RTCSTAT" bit-position="0" type="IO" description="child register" bit-size="6"/>
<register name="STAT_MIN" parent="RTCSTAT" bit-position="8" type="IO" description="child register" bit-size="6"/>
<register name="STAT_HRS" parent="RTCSTAT" bit-position="16" type="IO" description="child register" bit-size="5"/>
<register name="STAT_DAYS" parent="RTCSTAT" bit-position="24" type="IO" description="child register" bit-size="8"/>
<register name="RTCICTL" group="Real Time Clock Register File" read-address="0xFFC01404" write-address="0xFFC01404" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SWIntEn" parent="RTCICTL" bit-position="0" type="IO" description="child register" bit-size="1"/>
<register name="AlmIntEn" parent="RTCICTL" bit-position="1" type="IO" description="child register" bit-size="1"/>
<register name="SecIntEn" parent="RTCICTL" bit-position="2" type="IO" description="child register" bit-size="1"/>
<register name="MinIntEn" parent="RTCICTL" bit-position="3" type="IO" description="child register" bit-size="1"/>
<register name="24HrIntEn" parent="RTCICTL" bit-position="4" type="IO" description="child register" bit-size="1"/>
<register name="DayAlmIntEn" parent="RTCICTL" bit-position="5" type="IO" description="child register" bit-size="1"/>
<register name="WrCmpltEn" parent="RTCICTL" bit-position="15" type="IO" description="child register" bit-size="1"/>
<register name="RTCISTAT" group="Real Time Clock Register File" read-address="0xFFC01408" write-address="0xFFC01408" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SWIntSt" parent="RTCISTAT" bit-position="0" type="IO" description="child register" bit-size="1"/>
<register name="AlmIntSt" parent="RTCISTAT" bit-position="1" type="IO" description="child register" bit-size="1"/>
<register name="SecIntSt" parent="RTCISTAT" bit-position="2" type="IO" description="child register" bit-size="1"/>
<register name="MinIntSt" parent="RTCISTAT" bit-position="3" type="IO" description="child register" bit-size="1"/>
<register name="24HrIntSt" parent="RTCISTAT" bit-position="4" type="IO" description="child register" bit-size="1"/>
<register name="DayAlmIntSt" parent="RTCISTAT" bit-position="5" type="IO" description="child register" bit-size="1"/>
<register name="WrCmpltSt" parent="RTCISTAT" bit-position="15" type="IO" description="child register" bit-size="1"/>
<register name="RTCSWCNT" group="Real Time Clock Register File" read-address="0xFFC0140C" write-address="0xFFC0140C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="RTCALARM" group="Real Time Clock Register File" read-address="0xFFC01410" write-address="0xFFC01410" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="ALRM_SEC" parent="RTCALARM" bit-position="0" type="IO" description="child register" bit-size="6"/>
<register name="ALRM_MIN" parent="RTCALARM" bit-position="8" type="IO" description="child register" bit-size="6"/>
<register name="ALRM_HRS" parent="RTCALARM" bit-position="16" type="IO" description="child register" bit-size="5"/>
<register name="ALRM_DAYS" parent="RTCALARM" bit-position="24" type="IO" description="child register" bit-size="8"/>
<register name="RTCFAST" group="Real Time Clock Register File" read-address="0xFFC01414" write-address="0xFFC01414" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Current_desc_Wr" group="Memory DMA Register File" read-address="0xFFC03800" write-address="0xFFC03800" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Config_Wr" group="Memory DMA Register File" read-address="0xFFC03802" write-address="0xFFC03802" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="wEn" parent="Config_Wr" bit-position="0" type="IO" description="child register" bit-size="1"/>
<register name="wDir" parent="Config_Wr" bit-position="1" type="IO" description="child register" bit-size="1"/>
<register name="wIOC" parent="Config_Wr" bit-position="2" type="IO" description="child register" bit-size="1"/>
<register name="wDType" parent="Config_Wr" bit-position="3" type="IO" description="child register" bit-size="1"/>
<register name="wAutoBuf" parent="Config_Wr" bit-position="4" type="IO" description="child register" bit-size="1"/>
<register name="wPDC" parent="Config_Wr" bit-position="5" type="IO" description="child register" bit-size="2"/>
<register name="wBufClr" parent="Config_Wr" bit-position="7" type="IO" description="child register" bit-size="1"/>
<register name="wIOEr" parent="Config_Wr" bit-position="8" type="IO" description="child register" bit-size="1"/>
<register name="wPDS" parent="Config_Wr" bit-position="9" type="IO" description="child register" bit-size="3"/>
<register name="wBufSts" parent="Config_Wr" bit-position="12" type="IO" description="child register" bit-size="2"/>
<register name="wCmplt" parent="Config_Wr" bit-position="14" type="IO" description="child register" bit-size="1"/>
<register name="wOwnshp" parent="Config_Wr" bit-position="15" type="IO" description="child register" bit-size="1"/>
<register name="Start_page_Wr" group="Memory DMA Register File" read-address="0xFFC03804" write-address="0xFFC03804" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Start_addr_Wr" group="Memory DMA Register File" read-address="0xFFC03806" write-address="0xFFC03806" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Word_count_Wr" group="Memory DMA Register File" read-address="0xFFC03808" write-address="0xFFC03808" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Next_desc_Wr" group="Memory DMA Register File" read-address="0xFFC0380A" write-address="0xFFC0380A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Desc_ready_Wr" group="Memory DMA Register File" read-address="0xFFC0380C" write-address="0xFFC0380C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Interrupt_Stat_Wr" group="Memory DMA Register File" read-address="0xFFC0380E" write-address="0xFFC0380E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Current_desc_Rd" group="Memory DMA Register File" read-address="0xFFC03900" write-address="0xFFC03900" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Config_Rd" group="Memory DMA Register File" read-address="0xFFC03902" write-address="0xFFC03902" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="rEn" parent="Config_Rd" bit-position="0" type="IO" description="child register" bit-size="1"/>
<register name="rDir" parent="Config_Rd" bit-position="1" type="IO" description="child register" bit-size="1"/>
<register name="rIOC" parent="Config_Rd" bit-position="2" type="IO" description="child register" bit-size="1"/>
<register name="rDType" parent="Config_Rd" bit-position="3" type="IO" description="child register" bit-size="1"/>
<register name="rAutoBuf" parent="Config_Rd" bit-position="4" type="IO" description="child register" bit-size="1"/>
<register name="rPDC" parent="Config_Rd" bit-position="5" type="IO" description="child register" bit-size="2"/>
<register name="rBufClr" parent="Config_Rd" bit-position="7" type="IO" description="child register" bit-size="1"/>
<register name="rIOEr" parent="Config_Rd" bit-position="8" type="IO" description="child register" bit-size="1"/>
<register name="rPDS" parent="Config_Rd" bit-position="9" type="IO" description="child register" bit-size="3"/>
<register name="rBufSts" parent="Config_Rd" bit-position="12" type="IO" description="child register" bit-size="2"/>
<register name="rCmplt" parent="Config_Rd" bit-position="14" type="IO" description="child register" bit-size="1"/>
<register name="rOwnshp" parent="Config_Rd" bit-position="15" type="IO" description="child register" bit-size="1"/>
<register name="Start_page_Rd" group="Memory DMA Register File" read-address="0xFFC03904" write-address="0xFFC03904" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Start_addr_Rd" group="Memory DMA Register File" read-address="0xFFC03906" write-address="0xFFC03906" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Word_count_Rd" group="Memory DMA Register File" read-address="0xFFC03908" write-address="0xFFC03908" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Next_desc_Rd" group="Memory DMA Register File" read-address="0xFFC0390A" write-address="0xFFC0390A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Desc_ready_Rd" group="Memory DMA Register File" read-address="0xFFC0390C" write-address="0xFFC0390C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="Interrupt_Stat_Rd" group="Memory DMA Register File" read-address="0xFFC0390E" write-address="0xFFC0390E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TSTATUS0" group="Timers Register File" read-address="0xFFC02000" write-address="0xFFC02000" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TSTATUS1" group="Timers Register File" read-address="0xFFC02010" write-address="0xFFC02010" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TSTATUS2" group="Timers Register File" read-address="0xFFC02020" write-address="0xFFC02020" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TSTATUS" group="Timers Register File" read-address="0xFFC02000" write-address="0xFFC02000" mask="FFFF" type="IO" description="" bit-size="16" target="SIM"/>
<register name="TCONFIG0" group="Timers Register File" read-address="0xFFC02002" write-address="0xFFC02002" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TCOUNT0_LO" group="Timers Register File" read-address="0xFFC02004" write-address="0xFFC02004" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TCOUNT0_HI" group="Timers Register File" read-address="0xFFC02006" write-address="0xFFC02006" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TPERIOD0_LO" group="Timers Register File" read-address="0xFFC02008" write-address="0xFFC02008" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TPERIOD0_HI" group="Timers Register File" read-address="0xFFC0200A" write-address="0xFFC0200A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TWIDTH0_LO" group="Timers Register File" read-address="0xFFC0200C" write-address="0xFFC0200C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TWIDTH0_HI" group="Timers Register File" read-address="0xFFC0200E" write-address="0xFFC0200E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TCONFIG1" group="Timers Register File" read-address="0xFFC02012" write-address="0xFFC02012" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TCOUNT1_LO" group="Timers Register File" read-address="0xFFC02014" write-address="0xFFC02014" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TCOUNT1_HI" group="Timers Register File" read-address="0xFFC02016" write-address="0xFFC02016" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TPERIOD1_LO" group="Timers Register File" read-address="0xFFC02018" write-address="0xFFC02018" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TPERIOD1_HI" group="Timers Register File" read-address="0xFFC0201A" write-address="0xFFC0201A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TWIDTH1_LO" group="Timers Register File" read-address="0xFFC0201C" write-address="0xFFC0201C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TWIDTH1_HI" group="Timers Register File" read-address="0xFFC0201E" write-address="0xFFC0201E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TCONFIG2" group="Timers Register File" read-address="0xFFC02022" write-address="0xFFC02022" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TCOUNT2_LO" group="Timers Register File" read-address="0xFFC02024" write-address="0xFFC02024" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TCOUNT2_HI" group="Timers Register File" read-address="0xFFC02026" write-address="0xFFC02026" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TPERIOD2_LO" group="Timers Register File" read-address="0xFFC02028" write-address="0xFFC02028" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TPERIOD2_HI" group="Timers Register File" read-address="0xFFC0202A" write-address="0xFFC0202A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TWIDTH2_LO" group="Timers Register File" read-address="0xFFC0202C" write-address="0xFFC0202C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="TWIDTH2_HI" group="Timers Register File" read-address="0xFFC0202E" write-address="0xFFC0202E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SIC_RVECT" group="System Interrupt Controller Register File" read-address="0xFFC00C00" write-address="0xFFC00C00" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SIC_IAR0" group="System Interrupt Controller Register File" read-address="0xFFC00C04" write-address="0xFFC00C04" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SIC_IAR1" group="System Interrupt Controller Register File" read-address="0xFFC00C08" write-address="0xFFC00C08" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SIC_IAR2" group="System Interrupt Controller Register File" read-address="0xFFC00C0C" write-address="0xFFC00C0C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SIC_IMASK" group="System Interrupt Controller Register File" read-address="0xFFC00C10" write-address="0xFFC00C10" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SIC_ISR" group="System Interrupt Controller Register File" read-address="0xFFC00C14" write-address="0xFFC00C14" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SIC_IWR" group="System Interrupt Controller Register File" read-address="0xFFC00C18" write-address="0xFFC00C18" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="UART0_THR" group="UART0" read-address="0xFFC01800" write-address="0xFFC01800" mask="FFFF" type="IO" description="Transmit Holding" bit-size="16"/>
<register name="UART0_RBR" group="UART0" read-address="0xFFC01800" write-address="0xFFC01800" mask="FFFF" type="IO" description="Receive Buffer" bit-size="16"/>
<register name="UART0_DLL" group="UART0" read-address="0xFFC01800" write-address="0xFFC01800" mask="FFFF" type="IO" description="Divisor Latch (Low-Byte)" bit-size="16"/>
<register name="UART0_IER" group="UART0" read-address="0xFFC01802" write-address="0xFFC01802" mask="FFFF" type="IO" description="Interrupt Enable" bit-size="16"/>
<register name="UART0_IER_ERBFI" parent="UART0_IER" bit-position="0" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_IER_ETBEI" parent="UART0_IER" bit-position="1" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_IER_ELSI"  parent="UART0_IER" bit-position="2" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_IER_EDDSI" parent="UART0_IER" bit-position="3" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_DLH" group="UART0" read-address="0xFFC01802" write-address="0xFFC01802" mask="FFFF" type="IO" description="Divisor Latch (High-Byte)" bit-size="16"/>
<register name="UART0_IIR" group="UART0" read-address="0xFFC01804" write-address="0xFFC01804" mask="FFFF" type="IO" description="Interrupt Identification" bit-size="16"/>
<register name="UART0_IIR_NINT" parent="UART0_IIR" bit-position="0" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_IIR_STATUS" parent="UART0_IIR" bit-position="1" type="IO" description="child register" bit-size="2" target="SIM"/>
<register name="UART0_LCR" group="UART0" read-address="0xFFC01806" write-address="0xFFC01806" mask="FFFF" type="IO" description="Line Control" bit-size="16"/>
<register name="UART0_LCR_WLS" parent="UART0_LCR" bit-position="0" type="IO" description="child register" bit-size="2" target="SIM"/>
<register name="UART0_LCR_STOP" parent="UART0_LCR" bit-position="2" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_LCR_PEN" parent="UART0_LCR" bit-position="3" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_LCR_EPS" parent="UART0_LCR" bit-position="4" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_LCR_StickyParity" parent="UART0_LCR" bit-position="5" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_LCR_BRK" parent="UART0_LCR" bit-position="6" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_LCR_DLAB" parent="UART0_LCR" bit-position="7" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MCR" group="UART0" read-address="0xFFC01808" write-address="0xFFC01808" mask="FFFF" type="IO" description="Module Control" bit-size="16"/>
<register name="UART0_MCR_DTR" parent="UART0_MCR" bit-position="0" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MCR_RTS" parent="UART0_MCR" bit-position="1" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MCR_OUT2" parent="UART0_MCR" bit-position="2" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MCR_OUT1" parent="UART0_MCR" bit-position="3" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MCR_LoopBack" parent="UART0_MCR" bit-position="4" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_LSR" group="UART0" read-address="0xFFC0180A" write-address="0xFFC0180A" mask="FFFF" type="IO" description="Line Status" bit-size="16"/>
<register name="UART0_LSR_DR" parent="UART0_LSR" bit-position="0" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_LSR_OE" parent="UART0_LSR" bit-position="1" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_LSR_PE" parent="UART0_LSR" bit-position="2" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_LSR_FE" parent="UART0_LSR" bit-position="3" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_LSR_BI" parent="UART0_LSR" bit-position="4" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_LSR_THRE" parent="UART0_LSR" bit-position="5" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_LSR_TEMT" parent="UART0_LSR" bit-position="6" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MSR" group="UART0" read-address="0xFFC0180C" write-address="0xFFC0180C" mask="FFFF" type="IO" description="MSR Modem Status" bit-size="16"/>
<register name="UART0_MSR_DCTS" parent="UART0_MSR" bit-position="0" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MSR_DDSR" parent="UART0_MSR" bit-position="1" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MSR_TERI" parent="UART0_MSR" bit-position="2" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MSR_DDCD" parent="UART0_MSR" bit-position="3" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MSR_CTS" parent="UART0_MSR" bit-position="4" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MSR_DSR" parent="UART0_MSR" bit-position="5" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MSR_RI" parent="UART0_MSR" bit-position="6" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_MSR_DCD" parent="UART0_MSR" bit-position="7" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART0_SCR" group="UART0" read-address="0xFFC0180E" write-address="0xFFC0180E" mask="FFFF" type="IO" description="SCR Scratch" bit-size="16"/>
<register name="UART0_RX_CURR_PTR" group="UART0" read-address="0xFFC01A00" write-address="0xFFC01A00" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_RX_CONFIG_DMA" group="UART0" read-address="0xFFC01A02" write-address="0xFFC01A02" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_RX_START_PG" group="UART0" read-address="0xFFC01A04" write-address="0xFFC01A04" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_RX_START_ADDR" group="UART0" read-address="0xFFC01A06" write-address="0xFFC01A06" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_RX_COUNT" group="UART0" read-address="0xFFC01A08" write-address="0xFFC01A08" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_RX_NEXT_DESCR" group="UART0" read-address="0xFFC01A0A" write-address="0xFFC01A0A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_RX_DESCR_RDY" group="UART0" read-address="0xFFC01A0C" write-address="0xFFC01A0C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_RX_IRQSTAT" group="UART0" read-address="0xFFC01A0E" write-address="0xFFC01A0E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_TX_CURR_PTR" group="UART0" read-address="0xFFC01B00" write-address="0xFFC01B00" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_TX_CONFIG_DMA" group="UART0" read-address="0xFFC01B02" write-address="0xFFC01B02" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_TX_START_PG" group="UART0" read-address="0xFFC01B04" write-address="0xFFC01B04" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_TX_START_ADDR" group="UART0" read-address="0xFFC01B06" write-address="0xFFC01B06" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_TX_COUNT" group="UART0" read-address="0xFFC01B08" write-address="0xFFC01B08" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_TX_NEXT_DESCR" group="UART0" read-address="0xFFC01B0A" write-address="0xFFC01B0A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_TX_DESCR_RDY" group="UART0" read-address="0xFFC01B0C" write-address="0xFFC01B0C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART0_TX_IRQSTAT" group="UART0" read-address="0xFFC01B0E" write-address="0xFFC01B0E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_THR" group="UART1" read-address="0xFFC01C00" write-address="0xFFC01C00" mask="FFFF" type="IO" description="Transmit Holding" bit-size="16"/>
<register name="UART1_RBR" group="UART1" read-address="0xFFC01C00" write-address="0xFFC01C00" mask="FFFF" type="IO" description="Receive Buffer" bit-size="16"/>
<register name="UART1_DLL" group="UART1" read-address="0xFFC01C00" write-address="0xFFC01C00" mask="FFFF" type="IO" description="Divisor Latch (Low-Byte)" bit-size="16"/>
<register name="UART1_IER" group="UART1" read-address="0xFFC01C02" write-address="0xFFC01C02" mask="FFFF" type="IO" description="Interrupt Enable" bit-size="16"/>
<register name="UART1_IER_ERBFI" parent="UART1_IER" bit-position="0" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_IER_ETBEI" parent="UART1_IER" bit-position="1" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_IER_ELSI"  parent="UART1_IER" bit-position="2" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_IER_EDDSI" parent="UART1_IER" bit-position="3" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_DLH" group="UART1" read-address="0xFFC01C02" write-address="0xFFC01C02" mask="FFFF" type="IO" description="Divisor Latch (High-Byte)" bit-size="16"/>
<register name="UART1_IIR" group="UART1" read-address="0xFFC01C04" write-address="0xFFC01C04" mask="FFFF" type="IO" description="Interrupt Identification" bit-size="16"/>
<register name="UART1_IIR_NINT" parent="UART1_IIR" bit-position="0" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_IIR_STATUS" parent="UART1_IIR" bit-position="1" type="IO" description="child register" bit-size="2" target="SIM"/>
<register name="UART1_LCR" group="UART1" read-address="0xFFC01C06" write-address="0xFFC01C06" mask="FFFF" type="IO" description="Line Control" bit-size="16"/>
<register name="UART1_LCR_WLS" parent="UART1_LCR" bit-position="0" type="IO" description="child register" bit-size="2" target="SIM"/>
<register name="UART1_LCR_STOP" parent="UART1_LCR" bit-position="2" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_LCR_PEN" parent="UART1_LCR" bit-position="3" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_LCR_EPS" parent="UART1_LCR" bit-position="4" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_LCR_StickyParity" parent="UART1_LCR" bit-position="5" type="IO" description="child register" bit-size="1"/>
<register name="UART1_LCR_BRK" parent="UART1_LCR" bit-position="6" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_LCR_DLAB" parent="UART1_LCR" bit-position="7" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MCR" group="UART1" read-address="0xFFC01C08" write-address="0xFFC01C08" mask="FFFF" type="IO" description="Module Control" bit-size="16"/>
<register name="UART1_MCR_DTR" parent="UART1_MCR" bit-position="0" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MCR_RTS" parent="UART1_MCR" bit-position="1" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MCR_OUT2" parent="UART1_MCR" bit-position="2" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MCR_OUT1" parent="UART1_MCR" bit-position="3" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MCR_LoopBack" parent="UART1_MCR" bit-position="4" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_LSR" group="UART1" read-address="0xFFC01C0A" write-address="0xFFC01C0A" mask="FFFF" type="IO" description="Line Status" bit-size="16"/>
<register name="UART1_LSR_DR" parent="UART1_LSR" bit-position="0" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_LSR_OE" parent="UART1_LSR" bit-position="1" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_LSR_PE" parent="UART1_LSR" bit-position="2" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_LSR_FE" parent="UART1_LSR" bit-position="3" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_LSR_BI" parent="UART1_LSR" bit-position="4" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_LSR_THRE" parent="UART1_LSR" bit-position="5" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_LSR_TEMT" parent="UART1_LSR" bit-position="6" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MSR" group="UART1" read-address="0xFFC01C0C" write-address="0xFFC01C0C" mask="FFFF" type="IO" description="MSR Modem Status" bit-size="16"/>
<register name="UART1_MSR_DCTS" parent="UART1_MSR" bit-position="0" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MSR_DDSR" parent="UART1_MSR" bit-position="1" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MSR_TERI" parent="UART1_MSR" bit-position="2" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MSR_DDCD" parent="UART1_MSR" bit-position="3" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MSR_CTS" parent="UART1_MSR" bit-position="4" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MSR_DSR" parent="UART1_MSR" bit-position="5" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MSR_RI" parent="UART1_MSR" bit-position="6" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_MSR_DCD" parent="UART1_MSR" bit-position="7" type="IO" description="child register" bit-size="1" target="SIM"/>
<register name="UART1_SCR" group="UART1" read-address="0xFFC01C0E" write-address="0xFFC01C0E" mask="FFFF" type="IO" description="SCR Scratch" bit-size="16"/>
<register name="UART1_RX_CURR_PTR" group="UART1" read-address="0xFFC01E00" write-address="0xFFC01E00" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_RX_CONFIG_DMA" group="UART1" read-address="0xFFC01E02" write-address="0xFFC01E02" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_RX_START_PG" group="UART1" read-address="0xFFC01E04" write-address="0xFFC01E04" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_RX_START_ADDR" group="UART1" read-address="0xFFC01E06" write-address="0xFFC01E06" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_RX_COUNT" group="UART1" read-address="0xFFC01E08" write-address="0xFFC01E08" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_RX_NEXT_DESCR" group="UART1" read-address="0xFFC01E0A" write-address="0xFFC01E0A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_RX_DESCR_RDY" group="UART1" read-address="0xFFC01E0C" write-address="0xFFC01E0C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_RX_IRQSTAT" group="UART1" read-address="0xFFC01E0E" write-address="0xFFC01E0E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_TX_CURR_PTR" group="UART1" read-address="0xFFC01F00" write-address="0xFFC01F00" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_TX_CONFIG_DMA" group="UART1" read-address="0xFFC01F02" write-address="0xFFC01F02" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_TX_START_PG" group="UART1" read-address="0xFFC01F04" write-address="0xFFC01F04" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_TX_START_ADDR" group="UART1" read-address="0xFFC01F06" write-address="0xFFC01F06" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_TX_COUNT" group="UART1" read-address="0xFFC01F08" write-address="0xFFC01F08" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_TX_NEXT_DESCR" group="UART1" read-address="0xFFC01F0A" write-address="0xFFC01F0A" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_TX_DESCR_RDY" group="UART1" read-address="0xFFC01F0C" write-address="0xFFC01F0C" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="UART1_TX_IRQSTAT" group="UART1" read-address="0xFFC01F0E" write-address="0xFFC01F0E" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="PLL_CTL" group="PLL Register File" read-address="0xFFC00400" write-address="0xFFC00400" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="PLL_STAT" group="PLL Register File" read-address="0xFFC00404" write-address="0xFFC00404" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="PLL_LOCKCNT" group="PLL Register File" read-address="0xFFC00406" write-address="0xFFC00406" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="PLL_IOCK" group="PLL Register File" read-address="0xFFC00408" write-address="0xFFC00408" mask="FFFF" type="IO" description="" bit-size="16"/>
<register name="SWRST" group="PLL Register File" read-address="0xFFC00410" write-address="0xFFC00410" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="SYSCR" group="PLL Register File" read-address="0xFFC00414" write-address="0xFFC00414" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
		<!-- ***************************************************** -->
		<!-- define all Core MMRs here   (0xffe00000 - 0xffffffff) -->
		<!-- ***************************************************** -->

		<!-- L1 Data Memory Controller Registers -->
		<register name="DCPLB_STATUS"     group="Extended Registers" description="" bit-size="32" read-address="0xFFE00008" write-address="0xFFE00008" type="IO" target="EMU"/>
		<register name="DCPLB_FAULT_ADDR" group="Extended Registers" description="" bit-size="32" read-address="0xFFE0000C" write-address="0xFFE0000C" type="IO" target="EMU"/>

		<!-- L1 Instruction Memory Controller Registers -->
		<register name="ICPLB_STATUS"     group="Extended Registers" description="" bit-size="32" read-address="0xFFE01008" write-address="0xFFE01008" type="IO" target="EMU"/>
		<register name="ICPLB_FAULT_ADDR" group="Extended Registers" description="" bit-size="32" read-address="0xFFE0100C" write-address="0xFFE0100C" type="IO" target="EMU"/>

		<!-- DSP Device ID Register -->
		<register name="DSPID" group="Extended Registers" description="" bit-size="32" read-address="0xFFE05000" write-address="0xFFE05000" type="IO" target="EMU"/>
		<register name="CHIPID" group="Extended Registers" description="" bit-size="32" read-address="0xFFC048C0" write-address="0xFFC048C0" mask="FFFFFFFF" type="IO"/>

		<!-- Trace Unit Registers -->
		<register name="TBUFCTL"  group="Extended Registers" description="" bit-size="32" read-address="0xFFE06000" write-address="0xFFE06000" type="IO"/>
		<register name="TBUFSTAT" group="Extended Registers" description="" bit-size="32" read-address="0xFFE06004" write-address="0xFFE06004" type="IO"/>
		<register name="TBUF"     group="Extended Registers" description="" bit-size="32" read-address="0xFFE06100" write-address="0xFFE06100" type="IO"/>


		<!-- Performance Monitor Registers -->
		<register name="PFCTL"   group="Extended Registers" description="" bit-size="32" read-address="0xFFE08000" write-address="0xFFE08000" type="IO"/>
		<register name="PFCNTR0" group="Extended Registers" description="" bit-size="32" read-address="0xFFE08100" write-address="0xFFE08100" type="IO"/>
		<register name="PFCNTR1" group="Extended Registers" description="" bit-size="32" read-address="0xFFE08104" write-address="0xFFE08104" type="IO"/>


		<!-- ***************************************************** -->
		<!-- define all System MMRs here (0xffc00000 - 0xffdfffff) -->
		<!-- ***************************************************** -->

		<!-- Watchdog Timer Registers -->
		<register name="WDOG_CTL"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC01000" write-address="0xFFC01000" type="IO" target="EMU"/>
		<register name="WDOG_CNT"  group="Extended Registers" description="" bit-size="32" read-address="0xFFC01004" write-address="0xFFC01004" type="IO" target="EMU"/>
		<register name="WDOG_STAT" group="Extended Registers" description="" bit-size="32"  read-address="0xFFC01008" write-address="0xFFC01008" type="IO" target="EMU"/>

		<!-- Real-Time Clock Registers -->
		<register name="RTC_STAT"  group="Extended Registers" description="" bit-size="32" read-address="0xFFC01400" write-address="0xFFC01400" type="IO" target="EMU"/>
		<register name="RTC_ICTL"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC01404" write-address="0xFFC01404" type="IO" target="EMU"/>
		<register name="RTC_ISTAT" group="Extended Registers" description="" bit-size="16" read-address="0xFFC01408" write-address="0xFFC01408" type="IO" target="EMU"/>
		<register name="RTC_SWCNT" group="Extended Registers" description="" bit-size="16" read-address="0xFFC0140C" write-address="0xFFC0140C" type="IO" target="EMU"/>
		<register name="RTC_ALARM" group="Extended Registers" description="" bit-size="32" read-address="0xFFC01410" write-address="0xFFC01410" type="IO" target="EMU"/>
		<register name="RTC_FAST"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC01414" write-address="0xFFC01414" type="IO" target="EMU"/>

		<!-- UART0 Controller Registers -->
		<register name="UART0_IRCR"             group="Extended Registers" description="" bit-size="16" read-address="0xFFC01810" write-address="0xFFC01810" type="IO" target="EMU"/>
		<register name="UART0_CURR_PTR_RX"      group="Extended Registers" description="" bit-size="16" read-address="0xFFC01A00" write-address="0xFFC01A00" type="IO" target="EMU"/>
		<register name="UART0_CONFIG_RX"        group="Extended Registers" description="" bit-size="16" read-address="0xFFC01A02" write-address="0xFFC01A02" type="IO" target="EMU"/>
		<register name="UART0_START_ADDR_HI_RX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC01A04" write-address="0xFFC01A04" type="IO" target="EMU"/>
		<register name="UART0_START_ADDR_LO_RX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC01A06" write-address="0xFFC01A06" type="IO" target="EMU"/>
		<register name="UART0_COUNT_RX"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC01A08" write-address="0xFFC01A08" type="IO" target="EMU"/>
		<register name="UART0_NEXT_DESCR_RX"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC01A0A" write-address="0xFFC01A0A" type="IO" target="EMU"/>
		<register name="UART0_DESCR_RDY_RX"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC01A0C" write-address="0xFFC01A0C" type="IO" target="EMU"/>
		<register name="UART0_IRQSTAT_RX"       group="Extended Registers" description="" bit-size="16" read-address="0xFFC01A0E" write-address="0xFFC01A0E" type="IO" target="EMU"/>
		<register name="UART0_CURR_PTR_TX"      group="Extended Registers" description="" bit-size="16" read-address="0xFFC01B00" write-address="0xFFC01B00" type="IO" target="EMU"/>
		<register name="UART0_CONFIG_TX"        group="Extended Registers" description="" bit-size="16" read-address="0xFFC01B02" write-address="0xFFC01B02" type="IO" target="EMU"/>
		<register name="UART0_START_ADDR_HI_TX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC01B04" write-address="0xFFC01B04" type="IO" target="EMU"/>
		<register name="UART0_START_ADDR_LO_TX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC01B06" write-address="0xFFC01B06" type="IO" target="EMU"/>
		<register name="UART0_COUNT_TX"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC01B08" write-address="0xFFC01B08" type="IO" target="EMU"/>
		<register name="UART0_NEXT_DESCR_TX"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC01B0A" write-address="0xFFC01B0A" type="IO" target="EMU"/>
		<register name="UART0_DESCR_RDY_TX"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC01B0C" write-address="0xFFC01B0C" type="IO" target="EMU"/>
		<register name="UART0_IRQSTAT_TX"       group="Extended Registers" description="" bit-size="16" read-address="0xFFC01B0E" write-address="0xFFC01B0E" type="IO" target="EMU"/>

		<!-- UART1 Controller Registers -->
		<register name="UART1_CURR_PTR_RX"      group="Extended Registers" description="" bit-size="16" read-address="0xFFC01E00" write-address="0xFFC01E00" type="IO" target="EMU"/>
		<register name="UART1_CONFIG_RX"        group="Extended Registers" description="" bit-size="16" read-address="0xFFC01E02" write-address="0xFFC01E02" type="IO" target="EMU"/>
		<register name="UART1_START_ADDR_HI_RX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC01E04" write-address="0xFFC01E04" type="IO" target="EMU"/>
		<register name="UART1_START_ADDR_LO_RX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC01E06" write-address="0xFFC01E06" type="IO" target="EMU"/>
		<register name="UART1_COUNT_RX"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC01E08" write-address="0xFFC01E08" type="IO" target="EMU"/>
		<register name="UART1_NEXT_DESCR_RX"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC01E0A" write-address="0xFFC01E0A" type="IO" target="EMU"/>
		<register name="UART1_DESCR_RDY_RX"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC01E0C" write-address="0xFFC01E0C" type="IO" target="EMU"/>
		<register name="UART1_IRQSTAT_RX"       group="Extended Registers" description="" bit-size="16" read-address="0xFFC01E0E" write-address="0xFFC01E0E" type="IO" target="EMU"/>
		<register name="UART1_CURR_PTR_TX"      group="Extended Registers" description="" bit-size="16" read-address="0xFFC01F00" write-address="0xFFC01F00" type="IO" target="EMU"/>
		<register name="UART1_CONFIG_TX"        group="Extended Registers" description="" bit-size="16" read-address="0xFFC01F02" write-address="0xFFC01F02" type="IO" target="EMU"/>
		<register name="UART1_START_ADDR_HI_TX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC01F04" write-address="0xFFC01F04" type="IO" target="EMU"/>
		<register name="UART1_START_ADDR_LO_TX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC01F06" write-address="0xFFC01F06" type="IO" target="EMU"/>
		<register name="UART1_COUNT_TX"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC01F08" write-address="0xFFC01F08" type="IO" target="EMU"/>
		<register name="UART1_NEXT_DESCR_TX"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC01F0A" write-address="0xFFC01F0A" type="IO" target="EMU"/>
		<register name="UART1_DESCR_RDY_TX"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC01F0C" write-address="0xFFC01F0C" type="IO" target="EMU"/>
		<register name="UART1_IRQSTAT_TX"       group="Extended Registers" description="" bit-size="16" read-address="0xFFC01F0E" write-address="0xFFC01F0E" type="IO" target="EMU"/>

		<!-- Timer Registers -->
		<register name="TIMER0_STATUS"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC02000" write-address="0xFFC02000" type="IO" target="EMU"/>
		<register name="TIMER0_CONFIG"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC02002" write-address="0xFFC02002" type="IO" target="EMU"/>
		<register name="TIMER0_COUNTER_LO" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02004" write-address="0xFFC02004" type="IO" target="EMU"/>
		<register name="TIMER0_COUNTER_HI" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02006" write-address="0xFFC02006" type="IO" target="EMU"/>
		<register name="TIMER0_PERIOD_LO"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC02008" write-address="0xFFC02008" type="IO" target="EMU"/>
		<register name="TIMER0_PERIOD_HI"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC0200A" write-address="0xFFC0200A" type="IO" target="EMU"/>
		<register name="TIMER0_WIDTH_LO"   group="Extended Registers" description="" bit-size="16" read-address="0xFFC0200C" write-address="0xFFC0200C" type="IO" target="EMU"/>
		<register name="TIMER0_WIDTH_HI"   group="Extended Registers" description="" bit-size="16" read-address="0xFFC0200E" write-address="0xFFC0200E" type="IO" target="EMU"/>
		<register name="TIMER1_STATUS"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC02010" write-address="0xFFC02010" type="IO" target="EMU"/>
		<register name="TIMER1_CONFIG"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC02012" write-address="0xFFC02012" type="IO" target="EMU"/>
		<register name="TIMER1_COUNTER_LO" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02014" write-address="0xFFC02014" type="IO" target="EMU"/>
		<register name="TIMER1_COUNTER_HI" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02016" write-address="0xFFC02016" type="IO" target="EMU"/>
		<register name="TIMER1_PERIOD_LO"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC02018" write-address="0xFFC02018" type="IO" target="EMU"/>
		<register name="TIMER1_PERIOD_HI"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC0201A" write-address="0xFFC0201A" type="IO" target="EMU"/>
		<register name="TIMER1_WIDTH_LO"   group="Extended Registers" description="" bit-size="16" read-address="0xFFC0201C" write-address="0xFFC0201C" type="IO" target="EMU"/>
		<register name="TIMER1_WIDTH_HI"   group="Extended Registers" description="" bit-size="16" read-address="0xFFC0201E" write-address="0xFFC0201E" type="IO" target="EMU"/>
		<register name="TIMER2_STATUS"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC02020" write-address="0xFFC02020" type="IO" target="EMU"/>
		<register name="TIMER2_CONFIG"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC02022" write-address="0xFFC02022" type="IO" target="EMU"/>
		<register name="TIMER2_COUNTER_LO" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02024" write-address="0xFFC02024" type="IO" target="EMU"/>
		<register name="TIMER2_COUNTER_HI" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02026" write-address="0xFFC02026" type="IO" target="EMU"/>
		<register name="TIMER2_PERIOD_LO"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC02028" write-address="0xFFC02028" type="IO" target="EMU"/>
		<register name="TIMER2_PERIOD_HI"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC0202A" write-address="0xFFC0202A" type="IO" target="EMU"/>
		<register name="TIMER2_WIDTH_LO"   group="Extended Registers" description="" bit-size="16" read-address="0xFFC0202C" write-address="0xFFC0202C" type="IO" target="EMU"/>
		<register name="TIMER2_WIDTH_HI"   group="Extended Registers" description="" bit-size="16" read-address="0xFFC0202E" write-address="0xFFC0202E" type="IO" target="EMU"/>

		<!-- Programmable Flag Registers -->
		<register name="FIO_DIR"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC02400" write-address="0xFFC02400" type="IO" target="EMU"/>
		<register name="FIO_FLAG_C"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC02404" write-address="0xFFC02404" type="IO" target="EMU"/>
		<register name="FIO_FLAG_S"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC02406" write-address="0xFFC02406" type="IO" target="EMU"/>
		<register name="FIO_MASKA_C" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02408" write-address="0xFFC02408" type="IO" target="EMU"/>
		<register name="FIO_MASKA_S" group="Extended Registers" description="" bit-size="16" read-address="0xFFC0240A" write-address="0xFFC0240A" type="IO" target="EMU"/>
		<register name="FIO_MASKB_C" group="Extended Registers" description="" bit-size="16" read-address="0xFFC0240C" write-address="0xFFC0240C" type="IO" target="EMU"/>
		<register name="FIO_MASKB_S" group="Extended Registers" description="" bit-size="16" read-address="0xFFC0240E" write-address="0xFFC0240E" type="IO" target="EMU"/>
		<register name="FIO_POLAR"   group="Extended Registers" description="" bit-size="16" read-address="0xFFC02410" write-address="0xFFC02410" type="IO" target="EMU"/>
		<register name="FIO_EDGE"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC02414" write-address="0xFFC02414" type="IO" target="EMU"/>
		<register name="FIO_BOTH"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC02418" write-address="0xFFC02418" type="IO" target="EMU"/>

		<!-- SPORT0 Controller Registers -->
		<register name="SPORT0_TX_CONFIG"        group="Extended Registers" description="" bit-size="16" read-address="0xFFC02800" write-address="0xFFC02800" type="IO" target="EMU"/>
		<register name="SPORT0_RX_CONFIG"        group="Extended Registers" description="" bit-size="16" read-address="0xFFC02802" write-address="0xFFC02802" type="IO" target="EMU"/>
		<register name="SPORT0_TX"               group="Extended Registers" description="" bit-size="16" read-address="0xFFC02804" write-address="0xFFC02804" type="IO" target="EMU"/>
		<register name="SPORT0_RX"               group="Extended Registers" description="" bit-size="16" read-address="0xFFC02806" write-address="0xFFC02806" type="IO" target="EMU"/>
		<register name="SPORT0_TSCLKDIV"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC02808" write-address="0xFFC02808" type="IO" target="EMU"/>
		<register name="SPORT0_RSCLKDIV"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC0280A" write-address="0xFFC0280A" type="IO" target="EMU"/>
		<register name="SPORT0_TFSDIV"           group="Extended Registers" description="" bit-size="16" read-address="0xFFC0280C" write-address="0xFFC0280C" type="IO" target="EMU"/>
		<register name="SPORT0_RFSDIV"           group="Extended Registers" description="" bit-size="16" read-address="0xFFC0280E" write-address="0xFFC0280E" type="IO" target="EMU"/>
		<register name="SPORT0_STAT"             group="Extended Registers" description="" bit-size="16" read-address="0xFFC02810" write-address="0xFFC02810" type="IO" target="EMU"/>
		<register name="SPORT0_MTCS0"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02812" write-address="0xFFC02812" type="IO" target="EMU"/>
		<register name="SPORT0_MTCS1"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02814" write-address="0xFFC02814" type="IO" target="EMU"/>
		<register name="SPORT0_MTCS2"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02816" write-address="0xFFC02816" type="IO" target="EMU"/>
		<register name="SPORT0_MTCS3"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02818" write-address="0xFFC02818" type="IO" target="EMU"/>
		<register name="SPORT0_MTCS4"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC0281A" write-address="0xFFC0281A" type="IO" target="EMU"/>
		<register name="SPORT0_MTCS5"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC0281C" write-address="0xFFC0281C" type="IO" target="EMU"/>
		<register name="SPORT0_MTCS6"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC0281E" write-address="0xFFC0281E" type="IO" target="EMU"/>
		<register name="SPORT0_MTCS7"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02820" write-address="0xFFC02820" type="IO" target="EMU"/>
		<register name="SPORT0_MRCS0"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02822" write-address="0xFFC02822" type="IO" target="EMU"/>
		<register name="SPORT0_MRCS1"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02824" write-address="0xFFC02824" type="IO" target="EMU"/>
		<register name="SPORT0_MRCS2"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02826" write-address="0xFFC02826" type="IO" target="EMU"/>
		<register name="SPORT0_MRCS3"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02828" write-address="0xFFC02828" type="IO" target="EMU"/>
		<register name="SPORT0_MRCS4"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC0282A" write-address="0xFFC0282A" type="IO" target="EMU"/>
		<register name="SPORT0_MRCS5"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC0282C" write-address="0xFFC0282C" type="IO" target="EMU"/>
		<register name="SPORT0_MRCS6"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC0282E" write-address="0xFFC0282E" type="IO" target="EMU"/>
		<register name="SPORT0_MRCS7"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02830" write-address="0xFFC02830" type="IO" target="EMU"/>
		<register name="SPORT0_MCMC1"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02832" write-address="0xFFC02832" type="IO" target="EMU"/>
		<register name="SPORT0_MCMC2"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02834" write-address="0xFFC02834" type="IO" target="EMU"/>
		<register name="SPORT0_CURR_PTR_RX"      group="Extended Registers" description="" bit-size="16" read-address="0xFFC02A00" write-address="0xFFC02A00" type="IO" target="EMU"/>
		<register name="SPORT0_CONFIG_DMA_RX"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC02A02" write-address="0xFFC02A02" type="IO" target="EMU"/>
		<register name="SPORT0_START_ADDR_HI_RX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02A04" write-address="0xFFC02A04" type="IO" target="EMU"/>
		<register name="SPORT0_START_ADDR_LO_RX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02A06" write-address="0xFFC02A06" type="IO" target="EMU"/>
		<register name="SPORT0_COUNT_RX"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC02A08" write-address="0xFFC02A08" type="IO" target="EMU"/>
		<register name="SPORT0_NEXT_DESCR_RX"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC02A0A" write-address="0xFFC02A0A" type="IO" target="EMU"/>
		<register name="SPORT0_DESCR_RDY_RX"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC02A0C" write-address="0xFFC02A0C" type="IO" target="EMU"/>
		<register name="SPORT0_IRQSTAT_RX"       group="Extended Registers" description="" bit-size="16" read-address="0xFFC02A0E" write-address="0xFFC02A0E" type="IO" target="EMU"/>
		<register name="SPORT0_CURR_PTR_TX"      group="Extended Registers" description="" bit-size="16" read-address="0xFFC02B00" write-address="0xFFC02B00" type="IO" target="EMU"/>
		<register name="SPORT0_CONFIG_DMA_TX"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC02B02" write-address="0xFFC02B02" type="IO" target="EMU"/>
		<register name="SPORT0_START_ADDR_HI_TX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02B04" write-address="0xFFC02B04" type="IO" target="EMU"/>
		<register name="SPORT0_START_ADDR_LO_TX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02B06" write-address="0xFFC02B06" type="IO" target="EMU"/>
		<register name="SPORT0_COUNT_TX"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC02B08" write-address="0xFFC02B08" type="IO" target="EMU"/>
		<register name="SPORT0_NEXT_DESCR_TX"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC02B0A" write-address="0xFFC02B0A" type="IO" target="EMU"/>
		<register name="SPORT0_DESCR_RDY_TX"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC02B0C" write-address="0xFFC02B0C" type="IO" target="EMU"/>
		<register name="SPORT0_IRQSTAT_TX"       group="Extended Registers" description="" bit-size="16" read-address="0xFFC02B0E" write-address="0xFFC02B0E" type="IO" target="EMU"/>

		<!-- SPORT1 Controller Registers -->
		<register name="SPORT1_TX_CONFIG"        group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C00" write-address="0xFFC02C00" type="IO" target="EMU"/>
		<register name="SPORT1_RX_CONFIG"        group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C02" write-address="0xFFC02C02" type="IO" target="EMU"/>
		<register name="SPORT1_TX"               group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C04" write-address="0xFFC02C04" type="IO" target="EMU"/>
		<register name="SPORT1_RX"               group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C06" write-address="0xFFC02C06" type="IO" target="EMU"/>
		<register name="SPORT1_TSCLKDIV"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C08" write-address="0xFFC02C08" type="IO" target="EMU"/>
		<register name="SPORT1_RSCLKDIV"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C0A" write-address="0xFFC02C0A" type="IO" target="EMU"/>
		<register name="SPORT1_TFSDIV"           group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C0C" write-address="0xFFC02C0C" type="IO" target="EMU"/>
		<register name="SPORT1_RFSDIV"           group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C0E" write-address="0xFFC02C0E" type="IO" target="EMU"/>
		<register name="SPORT1_STAT"             group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C10" write-address="0xFFC02C10" type="IO" target="EMU"/>
		<register name="SPORT1_MTCS0"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C12" write-address="0xFFC02C12" type="IO" target="EMU"/>
		<register name="SPORT1_MTCS1"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C14" write-address="0xFFC02C14" type="IO" target="EMU"/>
		<register name="SPORT1_MTCS2"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C16" write-address="0xFFC02C16" type="IO" target="EMU"/>
		<register name="SPORT1_MTCS3"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C18" write-address="0xFFC02C18" type="IO" target="EMU"/>
		<register name="SPORT1_MTCS4"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C1A" write-address="0xFFC02C1A" type="IO" target="EMU"/>
		<register name="SPORT1_MTCS5"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C1C" write-address="0xFFC02C1C" type="IO" target="EMU"/>
		<register name="SPORT1_MTCS6"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C1E" write-address="0xFFC02C1E" type="IO" target="EMU"/>
		<register name="SPORT1_MTCS7"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C20" write-address="0xFFC02C20" type="IO" target="EMU"/>
		<register name="SPORT1_MRCS0"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C22" write-address="0xFFC02C22" type="IO" target="EMU"/>
		<register name="SPORT1_MRCS1"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C24" write-address="0xFFC02C24" type="IO" target="EMU"/>
		<register name="SPORT1_MRCS2"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C26" write-address="0xFFC02C26" type="IO" target="EMU"/>
		<register name="SPORT1_MRCS3"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C28" write-address="0xFFC02C28" type="IO" target="EMU"/>
		<register name="SPORT1_MRCS4"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C2A" write-address="0xFFC02C2A" type="IO" target="EMU"/>
		<register name="SPORT1_MRCS5"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C2C" write-address="0xFFC02C2C" type="IO" target="EMU"/>
		<register name="SPORT1_MRCS6"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C2E" write-address="0xFFC02C2E" type="IO" target="EMU"/>
		<register name="SPORT1_MRCS7"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C30" write-address="0xFFC02C30" type="IO" target="EMU"/>
		<register name="SPORT1_MCMC1"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C32" write-address="0xFFC02C32" type="IO" target="EMU"/>
		<register name="SPORT1_MCMC2"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC02C34" write-address="0xFFC02C34" type="IO" target="EMU"/>
		<register name="SPORT1_CURR_PTR_RX"      group="Extended Registers" description="" bit-size="16" read-address="0xFFC02E00" write-address="0xFFC02E00" type="IO" target="EMU"/>
		<register name="SPORT1_CONFIG_DMA_RX"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC02E02" write-address="0xFFC02E02" type="IO" target="EMU"/>
		<register name="SPORT1_START_ADDR_HI_RX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02E04" write-address="0xFFC02E04" type="IO" target="EMU"/>
		<register name="SPORT1_START_ADDR_LO_RX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02E06" write-address="0xFFC02E06" type="IO" target="EMU"/>
		<register name="SPORT1_COUNT_RX"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC02E08" write-address="0xFFC02E08" type="IO" target="EMU"/>
		<register name="SPORT1_NEXT_DESCR_RX"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC02E0A" write-address="0xFFC02E0A" type="IO" target="EMU"/>
		<register name="SPORT1_DESCR_RDY_RX"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC02E0C" write-address="0xFFC02E0C" type="IO" target="EMU"/>
		<register name="SPORT1_IRQSTAT_RX"       group="Extended Registers" description="" bit-size="16" read-address="0xFFC02E0E" write-address="0xFFC02E0E" type="IO" target="EMU"/>
		<register name="SPORT1_CURR_PTR_TX"      group="Extended Registers" description="" bit-size="16" read-address="0xFFC02F00" write-address="0xFFC02F00" type="IO" target="EMU"/>
		<register name="SPORT1_CONFIG_DMA_TX"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC02F02" write-address="0xFFC02F02" type="IO" target="EMU"/>
		<register name="SPORT1_START_ADDR_HI_TX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02F04" write-address="0xFFC02F04" type="IO" target="EMU"/>
		<register name="SPORT1_START_ADDR_LO_TX" group="Extended Registers" description="" bit-size="16" read-address="0xFFC02F06" write-address="0xFFC02F06" type="IO" target="EMU"/>
		<register name="SPORT1_COUNT_TX"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC02F08" write-address="0xFFC02F08" type="IO" target="EMU"/>
		<register name="SPORT1_NEXT_DESCR_TX"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC02F0A" write-address="0xFFC02F0A" type="IO" target="EMU"/>
		<register name="SPORT1_DESCR_RDY_TX"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC02F0C" write-address="0xFFC02F0C" type="IO" target="EMU"/>
		<register name="SPORT1_IRQSTAT_TX"       group="Extended Registers" description="" bit-size="16" read-address="0xFFC02F0E" write-address="0xFFC02F0E" type="IO" target="EMU"/>

		<!-- SPI0 Controller Registers -->
		<register name="SPI0_CTL"           group="Extended Registers" description="" bit-size="16" read-address="0xFFC03000" write-address="0xFFC03000" type="IO" target="EMU"/>
		<register name="SPI0_FLG"           group="Extended Registers" description="" bit-size="16" read-address="0xFFC03002" write-address="0xFFC03002" type="IO" target="EMU"/>
		<register name="SPI0_ST"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC03004" write-address="0xFFC03004" type="IO" target="EMU"/>
		<register name="SPI0_BAUD"          group="Extended Registers" description="" bit-size="16" read-address="0xFFC0300A" write-address="0xFFC0300A" type="IO" target="EMU"/>
		<register name="SPI0_SHADOW"        group="Extended Registers" description="" bit-size="16" read-address="0xFFC0300C" write-address="0xFFC0300C" type="IO" target="EMU"/>
		<register name="SPI0_CURR_PTR"      group="Extended Registers" description="" bit-size="16" read-address="0xFFC03200" write-address="0xFFC03200" type="IO" target="EMU"/>
		<register name="SPI0_CONFIG"        group="Extended Registers" description="" bit-size="16" read-address="0xFFC03202" write-address="0xFFC03202" type="IO" target="EMU"/>
		<register name="SPI0_START_ADDR_HI" group="Extended Registers" description="" bit-size="16" read-address="0xFFC03204" write-address="0xFFC03204" type="IO" target="EMU"/>
		<register name="SPI0_START_ADDR_LO" group="Extended Registers" description="" bit-size="16" read-address="0xFFC03206" write-address="0xFFC03206" type="IO" target="EMU"/>
		<register name="SPI0_COUNT"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC03208" write-address="0xFFC03208" type="IO" target="EMU"/>
		<register name="SPI0_NEXT_DESCR"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC0320A" write-address="0xFFC0320A" type="IO" target="EMU"/>
		<register name="SPI0_DESCR_RDY"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC0320C" write-address="0xFFC0320C" type="IO" target="EMU"/>
		<register name="SPI0_DMA_INT"       group="Extended Registers" description="" bit-size="16" read-address="0xFFC0320E" write-address="0xFFC0320E" type="IO" target="EMU"/>

		<!-- SPI1 Controller Registers -->
		<register name="SPI1_CTL"           group="Extended Registers" description="" bit-size="16" read-address="0xFFC03400" write-address="0xFFC03400" type="IO" target="EMU"/>
		<register name="SPI1_FLG"           group="Extended Registers" description="" bit-size="16" read-address="0xFFC03402" write-address="0xFFC03402" type="IO" target="EMU"/>
		<register name="SPI1_ST"            group="Extended Registers" description="" bit-size="16" read-address="0xFFC03404" write-address="0xFFC03404" type="IO" target="EMU"/>
		<register name="SPI1_BAUD"          group="Extended Registers" description="" bit-size="16" read-address="0xFFC0340A" write-address="0xFFC0340A" type="IO" target="EMU"/>
		<register name="SPI1_SHADOW"        group="Extended Registers" description="" bit-size="16" read-address="0xFFC0340C" write-address="0xFFC0340C" type="IO" target="EMU"/>
		<register name="SPI1_CURR_PTR"      group="Extended Registers" description="" bit-size="16" read-address="0xFFC03600" write-address="0xFFC03600" type="IO" target="EMU"/>
		<register name="SPI1_CONFIG"        group="Extended Registers" description="" bit-size="16" read-address="0xFFC03602" write-address="0xFFC03602" type="IO" target="EMU"/>
		<register name="SPI1_START_ADDR_HI" group="Extended Registers" description="" bit-size="16" read-address="0xFFC03604" write-address="0xFFC03604" type="IO" target="EMU"/>
		<register name="SPI1_START_ADDR_LO" group="Extended Registers" description="" bit-size="16" read-address="0xFFC03606" write-address="0xFFC03606" type="IO" target="EMU"/>
		<register name="SPI1_COUNT"         group="Extended Registers" description="" bit-size="16" read-address="0xFFC03608" write-address="0xFFC03608" type="IO" target="EMU"/>
		<register name="SPI1_NEXT_DESCR"    group="Extended Registers" description="" bit-size="16" read-address="0xFFC0360A" write-address="0xFFC0360A" type="IO" target="EMU"/>
		<register name="SPI1_DESCR_RDY"     group="Extended Registers" description="" bit-size="16" read-address="0xFFC0360C" write-address="0xFFC0360C" type="IO" target="EMU"/>
		<register name="SPI1_DMA_INT"       group="Extended Registers" description="" bit-size="16" read-address="0xFFC0360E" write-address="0xFFC0360E" type="IO" target="EMU"/>

		<!-- Memory DMA Controller Registers -->
		<register name="MDD_DCP"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC03800" write-address="0xFFC03800" type="IO" target="EMU"/>
		<register name="MDD_DCFG" group="Extended Registers" description="" bit-size="16" read-address="0xFFC03802" write-address="0xFFC03802" type="IO" target="EMU"/>
		<register name="MDD_DSAH" group="Extended Registers" description="" bit-size="16" read-address="0xFFC03804" write-address="0xFFC03804" type="IO" target="EMU"/>
		<register name="MDD_DSAL" group="Extended Registers" description="" bit-size="16" read-address="0xFFC03806" write-address="0xFFC03806" type="IO" target="EMU"/>
		<register name="MDD_DCT"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC03808" write-address="0xFFC03808" type="IO" target="EMU"/>
		<register name="MDD_DND"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC0380A" write-address="0xFFC0380A" type="IO" target="EMU"/>
		<register name="MDD_DDR"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC0380C" write-address="0xFFC0380C" type="IO" target="EMU"/>
		<register name="MDD_DI"   group="Extended Registers" description="" bit-size="16" read-address="0xFFC0380E" write-address="0xFFC0380E" type="IO" target="EMU"/>
		<register name="MDS_DCP"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC03900" write-address="0xFFC03900" type="IO" target="EMU"/>
		<register name="MDS_DCFG" group="Extended Registers" description="" bit-size="16" read-address="0xFFC03902" write-address="0xFFC03902" type="IO" target="EMU"/>
		<register name="MDS_DSAH" group="Extended Registers" description="" bit-size="16" read-address="0xFFC03904" write-address="0xFFC03904" type="IO" target="EMU"/>
		<register name="MDS_DSAL" group="Extended Registers" description="" bit-size="16" read-address="0xFFC03906" write-address="0xFFC03906" type="IO" target="EMU"/>
		<register name="MDS_DCT"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC03908" write-address="0xFFC03908" type="IO" target="EMU"/>
		<register name="MDS_DND"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC0390A" write-address="0xFFC0390A" type="IO" target="EMU"/>
		<register name="MDS_DDR"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC0390C" write-address="0xFFC0390C" type="IO" target="EMU"/>
		<register name="MDS_DI"   group="Extended Registers" description="" bit-size="16" read-address="0xFFC0390E" write-address="0xFFC0390E" type="IO" target="EMU"/>

		<!-- Asynchronous Memory Controller Registers -->
		<register name="EBIU_AMGCTL"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC03C00" write-address="0xFFC03C00" type="IO" target="EMU"/>
		<register name="EBIU_AMBCTL0" group="Extended Registers" description="" bit-size="32" read-address="0xFFC03C04" write-address="0xFFC03C04" type="IO" target="EMU"/>
		<register name="EBIU_AMBCTL1" group="Extended Registers" description="" bit-size="32" read-address="0xFFC03C08" write-address="0xFFC03C08" type="IO" target="EMU"/>

		<!-- System DMA Registers -->
		<register name="DMA_DBP"   group="Extended Registers" description="" bit-size="16" read-address="0xFFC04880" write-address="0xFFC04880" type="IO" target="EMU"/>
		<register name="DB_ACOMP" group="Extended Registers" description="" bit-size="32" read-address="0xFFC04884" write-address="0xFFC04884" type="IO" target="EMU"/>
		<register name="DB_CCOMP" group="Extended Registers" description="" bit-size="32" read-address="0xFFC04888" write-address="0xFFC04888" type="IO" target="EMU"/>


		<!-- SDRAM Controller Registers -->
		<register name="EBIU_SDGCTL" group="Extended Registers" description="" bit-size="32" read-address="0xFFC04C00" write-address="0xFFC04C00" type="IO" target="EMU"/>
		<register name="EBIU_SDBCTL" group="Extended Registers" description="" bit-size="32" read-address="0xFFC04C04" write-address="0xFFC04C04" type="IO" target="EMU"/>
		<register name="EBIU_SDRRC"  group="Extended Registers" description="" bit-size="16" read-address="0xFFC04C0A" write-address="0xFFC04C0A" type="IO" target="EMU"/>
		<register name="EBIU_SDSTAT" group="Extended Registers" description="" bit-size="16" read-address="0xFFC04C0E" write-address="0xFFC04C0E" type="IO" target="EMU"/>

</register-extended-definitions>

<!-- ************************************************************************ -->
<!-- ******* Grouping of formats that are applied to register windows         -->
<!-- ************************************************************************ -->

<format-definitions>

<!-- All is every data format (numeric and character), but no disassembly -->
<format-grouping name="All">
	<format option="Hexadecimal"/>
	<format option="Binary"/>
	<format option="Octal"/>
	<format option="Signed Integer"/>
	<format option="Unsigned Integer"/>
	<format option="Floating Point 32 bit"/>
	<format option="Signed Fractional"/>
	<format option="Unsigned Fractional"/>
	<format option="Signed Integer 32 bit"/>
	<format option="Signed Integer 16 bit"/>
	<format option="Unsigned Integer 32 bit"/>
	<format option="Unsigned Integer 16 bit"/>
	<format option="Signed Fractional 32 bit"/>
	<format option="Signed Fractional 16 bit"/>
	<format option="Unsigned Fractional 32 bit"/>
	<format option="Unsigned Fractional 16 bit"/>
	<format option="Hex32"/>
	<format option="Hex16"/>
	<format option="Hex8"/>
	<format option="Binary 32 bit"/>
	<format option="Binary 16 bit"/>
	<format option="Binary 8 bit"/>
	<format option="Character"/>
</format-grouping>
</format-definitions>

<!-- ************************************************************************ -->
<!-- ******* Register Windows                                                 -->
<!-- ************************************************************************ -->

<register-window-definitions help-chm="\procfrio.chm::/html/">
<window name="System Configuration" menu="&amp;Register:&amp;Core:System Configuration" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0x9" help-tag="HID_System_Configuration.htm">
	<register name="System Configuration Register" type="NODATA" x="0" y="0"/>
	<register name="SYSCFG" type="NODATA" x="0" y="1"/>
	<register name="SYSCFG" type="NOLABEL" x="8" y="1"/>
	<register name="SSSTEP Supervisor Single Step" type="NODATA" x="3" y="2"/>
	<register name="SSSTEP" type="NOLABEL" x="40" y="2"/>
	<register name="CCEN   Cycle Counter Enable" type="NODATA" x="3" y="3"/>
	<register name="CCEN" type="NOLABEL" x="40" y="3"/>
	<register name="SNEN   Self-Nesting Interrupt Enable" type="NODATA" x="3" y="4"/>
	<register name="SNEN" type="NOLABEL" x="40" y="4"/>
	<register name="Software Reset Register" type="NODATA" x="0" y="6"/>
	<register name="SWRST" type="NODATA" x="0" y="7"/>
	<register name="SWRST" type="NOLABEL" x="8" y="7"/>
	<register name="System Reset Configuration Register" type="NODATA" x="0" y="9"/>
	<register name="SYSCR" type="NODATA" x="0" y="10"/>
	<register name="SYSCR" type="NOLABEL" x="8" y="10"/>
</window>

<window name="Stack/Frame Pointers" menu="&amp;Register:&amp;Core:Stack/Frame Pointers" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0xA" help-tag="HID_Stack_Frame_Pointers.htm">
	<register name="SP" type="NORMAL" x="5" y="0"/>
	<register name="USP" type="NORMAL" x="5" y="1"/>
	<register name="FP" type="NORMAL" x="5" y="2"/>
</window>
<window name="Sequencer" menu="&amp;Register:&amp;Core:Sequencer" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0x7" help-tag="HID_Sequencer_Window.htm">
	<register name="RETS" type="NORMAL" x="5" y="0"/>
	<register name="RETI" type="NORMAL" x="5" y="1"/>
	<register name="RETX" type="NORMAL" x="5" y="2"/>
	<register name="RETE" type="NORMAL" x="5" y="3"/>
	<register name="RETN" type="NORMAL" x="5" y="4"/>
</window>
<window name="P Registers" menu="&amp;Register:&amp;Core:P Registers" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0xB" help-tag="HID_P_Registers.htm">
	<register name="P0" type="NORMAL" x="5" y="0"/>
	<register name="P1" type="NORMAL" x="5" y="1"/>
	<register name="P2" type="NORMAL" x="5" y="2"/>
	<register name="P3" type="NORMAL" x="5" y="3"/>
	<register name="P4" type="NORMAL" x="5" y="4"/>
	<register name="P5" type="NORMAL" x="5" y="5"/>
</window>
<window name="Interrupt Controller" menu="&amp;Register:&amp;Core:Interrupt Controller" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0x6" help-tag="HID_Interrupt_Controller.htm">

	<register name="0 = EMU"    type="NODATA" x="1" y="4"/>
	<register name="1 = RST"    type="NODATA" x="1" y="5"/>
	<register name="2 = NMI"    type="NODATA" x="1" y="6"/>
	<register name="3 = EVX"    type="NODATA" x="1" y="7"/>
	<register name="4 = GBLDIS" type="NODATA" x="1" y="8"/>
	<register name="5 = IVHW"   type="NODATA" x="1" y="9"/>
	<register name="6 = IVTMR"  type="NODATA" x="1" y="10"/>
	<register name="7 = IVG7"   type="NODATA" x="1" y="11"/>
	<register name="8 = IVG8"   type="NODATA" x="1" y="12"/>
	<register name="9 = IVG9"   type="NODATA" x="1" y="13"/>
	<register name="10 = IVG10" type="NODATA" x="0" y="14"/>
	<register name="11 = IVG11" type="NODATA" x="0" y="15"/>
	<register name="12 = IVG12" type="NODATA" x="0" y="16"/>
	<register name="13 = IVG13" type="NODATA" x="0" y="17"/>
	<register name="14 = IVG14" type="NODATA" x="0" y="18"/>
	<register name="15 = IVG15" type="NODATA" x="0" y="19"/>

	<register name="ILAT"       type="NODATA"  x="14" y="1"/>
	<register name="ILAT"       type="NOLABEL" x="14" y="2"/>
	<register name="ILATbit0"   type="NOLABEL" x="16" y="4"/>
	<register name="ILATbit1"   type="NOLABEL" x="16" y="5"/>
	<register name="ILATbit2"   type="NOLABEL" x="16" y="6"/>
	<register name="ILATbit3"   type="NOLABEL" x="16" y="7"/>
	<register name="[unused]"   type="NODATA"  x="13" y="8"/>
	<register name="ILATbit5"   type="NOLABEL" x="16" y="9"/>
	<register name="ILATbit6"   type="NOLABEL" x="16" y="10"/>
	<register name="ILATbit7"   type="NOLABEL" x="16" y="11"/>
	<register name="ILATbit8"   type="NOLABEL" x="16" y="12"/>
	<register name="ILATbit9"   type="NOLABEL" x="16" y="13"/>
	<register name="ILATbit10"  type="NOLABEL" x="16" y="14"/>
	<register name="ILATbit11"  type="NOLABEL" x="16" y="15"/>
	<register name="ILATbit12"  type="NOLABEL" x="16" y="16"/>
	<register name="ILATbit13"  type="NOLABEL" x="16" y="17"/>
	<register name="ILATbit14"  type="NOLABEL" x="16" y="18"/>
	<register name="ILATbit15"  type="NOLABEL" x="16" y="19"/>

	<register name="IMASK"      type="NODATA"  x="22" y="1"/>
	<register name="IMASK"      type="NOLABEL" x="22" y="2"/>
	<register name="IMASKbit0"  type="NOLABEL" x="24" y="4"/>
	<register name="IMASKbit1"  type="NOLABEL" x="24" y="5"/>
	<register name="IMASKbit2"  type="NOLABEL" x="24" y="6"/>
	<register name="IMASKbit3"  type="NOLABEL" x="24" y="7"/>
	<register name="IMASKbit4"  type="NOLABEL" x="24" y="8"/>
	<register name="IMASKbit5"  type="NOLABEL" x="24" y="9"/>
	<register name="IMASKbit6"  type="NOLABEL" x="24" y="10"/>
	<register name="IMASKbit7"  type="NOLABEL" x="24" y="11"/>
	<register name="IMASKbit8"  type="NOLABEL" x="24" y="12"/>
	<register name="IMASKbit9"  type="NOLABEL" x="24" y="13"/>
	<register name="IMASKbit10" type="NOLABEL" x="24" y="14"/>
	<register name="IMASKbit11" type="NOLABEL" x="24" y="15"/>
	<register name="IMASKbit12" type="NOLABEL" x="24" y="16"/>
	<register name="IMASKbit13" type="NOLABEL" x="24" y="17"/>
	<register name="IMASKbit14" type="NOLABEL" x="24" y="18"/>
	<register name="IMASKbit15" type="NOLABEL" x="24" y="19"/>

	<register name="IPEND"      type="NODATA"  x="30" y="1"/>
	<register name="IPEND"      type="NOLABEL" x="30" y="2"/>
	<register name="IPENDbit0"  type="NOLABEL" x="32" y="4"/>
	<register name="IPENDbit1"  type="NOLABEL" x="32" y="5"/>
	<register name="IPENDbit2"  type="NOLABEL" x="32" y="6"/>
	<register name="IPENDbit3"  type="NOLABEL" x="32" y="7"/>
	<register name="IPENDbit4"  type="NOLABEL" x="32" y="8"/>
	<register name="IPENDbit5"  type="NOLABEL" x="32" y="9"/>
	<register name="IPENDbit6"  type="NOLABEL" x="32" y="10"/>
	<register name="IPENDbit7"  type="NOLABEL" x="32" y="11"/>
	<register name="IPENDbit8"  type="NOLABEL" x="32" y="12"/>
	<register name="IPENDbit9"  type="NOLABEL" x="32" y="13"/>
	<register name="IPENDbit10" type="NOLABEL" x="32" y="14"/>
	<register name="IPENDbit11" type="NOLABEL" x="32" y="15"/>
	<register name="IPENDbit12" type="NOLABEL" x="32" y="16"/>
	<register name="IPENDbit13" type="NOLABEL" x="32" y="17"/>
	<register name="IPENDbit14" type="NOLABEL" x="32" y="18"/>
	<register name="IPENDbit15" type="NOLABEL" x="32" y="19"/>
</window>
<window name="Data Register File" menu="&amp;Register:&amp;Core:Data Register File" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0xD" help-tag="HID_Data_Register_File.htm">
	<register name="Whole" type="NODATA" x="5" y="0"/>
	<register name="High" type="NODATA" x="20" y="0"/>
	<register name="Low" type="NODATA" x="30" y="0"/>
	<register name="Byte" type="NODATA" x="40" y="0"/>
	<register name="R0" type="NORMAL" x="5" y="1"/>
	<register name="R1" type="NORMAL" x="5" y="2"/>
	<register name="R2" type="NORMAL" x="5" y="3"/>
	<register name="R3" type="NORMAL" x="5" y="4"/>
	<register name="R4" type="NORMAL" x="5" y="5"/>
	<register name="R5" type="NORMAL" x="5" y="6"/>
	<register name="R6" type="NORMAL" x="5" y="7"/>
	<register name="R7" type="NORMAL" x="5" y="8"/>
	<register name="R0.H" type="NOLABEL" x="20" y="1"/>
	<register name="R1.H" type="NOLABEL" x="20" y="2"/>
	<register name="R2.H" type="NOLABEL" x="20" y="3"/>
	<register name="R3.H" type="NOLABEL" x="20" y="4"/>
	<register name="R4.H" type="NOLABEL" x="20" y="5"/>
	<register name="R5.H" type="NOLABEL" x="20" y="6"/>
	<register name="R6.H" type="NOLABEL" x="20" y="7"/>
	<register name="R7.H" type="NOLABEL" x="20" y="8"/>
	<register name="R0.L" type="NOLABEL" x="30" y="1"/>
	<register name="R1.L" type="NOLABEL" x="30" y="2"/>
	<register name="R2.L" type="NOLABEL" x="30" y="3"/>
	<register name="R3.L" type="NOLABEL" x="30" y="4"/>
	<register name="R4.L" type="NOLABEL" x="30" y="5"/>
	<register name="R5.L" type="NOLABEL" x="30" y="6"/>
	<register name="R6.L" type="NOLABEL" x="30" y="7"/>
	<register name="R7.L" type="NOLABEL" x="30" y="8"/>
	<register name="R0.B" type="NOLABEL" x="40" y="1"/>
	<register name="R1.B" type="NOLABEL" x="40" y="2"/>
	<register name="R2.B" type="NOLABEL" x="40" y="3"/>
	<register name="R3.B" type="NOLABEL" x="40" y="4"/>
	<register name="R4.B" type="NOLABEL" x="40" y="5"/>
	<register name="R5.B" type="NOLABEL" x="40" y="6"/>
	<register name="R6.B" type="NOLABEL" x="40" y="7"/>
	<register name="R7.B" type="NOLABEL" x="40" y="8"/>
</window>
<window name="DAG Registers" menu="&amp;Register:&amp;Core:DAG Registers" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0xC" help-tag="HID_DAG_Registers.htm">
	<register name="I Regs" type="NODATA" x="5" y="0"/>
	<register name="M Regs" type="NODATA" x="17" y="0"/>
	<register name="L Regs" type="NODATA" x="29" y="0"/>
	<register name="B Regs" type="NODATA" x="41" y="0"/>
	<register name="I0" type="NORMAL" x="5" y="1"/>
	<register name="I1" type="NORMAL" x="5" y="2"/>
	<register name="I2" type="NORMAL" x="5" y="3"/>
	<register name="I3" type="NORMAL" x="5" y="4"/>
	<register name="M0" type="NORMAL" x="17" y="1"/>
	<register name="M1" type="NORMAL" x="17" y="2"/>
	<register name="M2" type="NORMAL" x="17" y="3"/>
	<register name="M3" type="NORMAL" x="17" y="4"/>
	<register name="L0" type="NORMAL" x="29" y="1"/>
	<register name="L1" type="NORMAL" x="29" y="2"/>
	<register name="L2" type="NORMAL" x="29" y="3"/>
	<register name="L3" type="NORMAL" x="29" y="4"/>
	<register name="B0" type="NORMAL" x="41" y="1"/>
	<register name="B1" type="NORMAL" x="41" y="2"/>
	<register name="B2" type="NORMAL" x="41" y="3"/>
	<register name="B3" type="NORMAL" x="41" y="4"/>
</window>
<window name="Accumulators" menu="&amp;Register:&amp;Core:Accumulators" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0x18" help-tag="HID_Accumulators.htm">
	<register name="A0" type="NORMAL" x="5" y="0"/>
	<register name="A0.W" type="NORMAL" x="5" y="1"/>
	<register name="A0.X" type="NORMAL" x="5" y="2"/>
	<register name="A0.L" type="NORMAL" x="5" y="3"/>
	<register name="A0.H" type="NORMAL" x="5" y="4"/>
	<register name="A1" type="NORMAL" x="25" y="0"/>
	<register name="A1.W" type="NORMAL" x="25" y="1"/>
	<register name="A1.X" type="NORMAL" x="25" y="2"/>
	<register name="A1.L" type="NORMAL" x="25" y="3"/>
	<register name="A1.H" type="NORMAL" x="25" y="4"/>
</window>
<window name="Loop Counters" menu="&amp;Register:&amp;Core:Loop Counters" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0x13" help-tag="HID_Loop_Counters_Window.htm">
	<register name="LC0" type="NORMAL" x="5" y="0"/>
	<register name="LT0" type="NORMAL" x="5" y="1"/>
	<register name="LB0" type="NORMAL" x="5" y="2"/>
	<register name="LC1" type="NORMAL" x="5" y="4"/>
	<register name="LT1" type="NORMAL" x="5" y="5"/>
	<register name="LB1" type="NORMAL" x="5" y="6"/>
</window>
<window name="Cycles" menu="&amp;Register:&amp;Core:Cycles" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0x12" help-tag="HID_Cycles_Window.htm">
	<register name="CYCLES" type="NORMAL" x="8" y="0"/>
	<register name="CYCLES2" type="NORMAL" x="8" y="1"/>
</window>
<window name="PC Counters" menu="&amp;Register:&amp;Core:PC Counters" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0x19" help-tag="HID_PC_Window.htm">
	<register name="PC" type="NORMAL" x="8" y="0"/>
</window>
<window name="Core Timer Register File" menu="&amp;Register:&amp;Core:Core Timer Register File" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0x8" help-tag="HID_Timers_Window.htm">
	<register name="TCNTL" type="NORMAL" x="9" y="0"/>
	<register name="TINT" type="NORMAL" x="15" y="1"/>
	<register name="TAUTORLD" type="NORMAL" x="27" y="1"/>
	<register name="TMREN" type="NORMAL" x="35" y="1"/>
	<register name="TMPWR" type="NORMAL" x="43" y="1"/>
	<register name="TPERIOD" type="NORMAL" x="9" y="3"/>
	<register name="TSCALE" type="NORMAL" x="9" y="4"/>
	<register name="TCOUNT" type="NORMAL" x="9" y="5"/>
</window>
<window name="L1 Data Memory Registers" menu="&amp;Register:&amp;Core:L1 Data Memory Registers" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0x1B" help-tag="HID_L1_Data.htm">
	<register name="SRAM_BASE_ADDR" type="NORMAL" x="17" y="0"/>
	<register name="DMEM_CONTROL" type="NORMAL" x="17" y="1"/>
	<register name="DCBS" type="NORMAL" x="17" y="2"/>
	<register name="DMC" type="NORMAL" x="25" y="2"/>
	<register name="ENDCPLB" type="NORMAL" x="36" y="2"/>
	<register name="ENDM" type="NORMAL" x="48" y="2"/>
	<register name="DATA_FAULT_STATUS" type="NORMAL" x="17" y="4"/>
	<register name="DATA_FAULT_ILLADDR" type="NORMAL" x="19" y="5"/>
	<register name="FAULT_DAG" type="NORMAL" x="31" y="5"/>
	<register name="DATA_FAULT_USERSUPV" type="NORMAL" x="53" y="5"/>
	<register name="FAULT_READWRITE" type="NORMAL" x="71" y="5"/>
	<register name="DATA_FAULT" type="NORMAL" x="86" y="5"/>
	<register name="DATA_FAULT_ADDR" type="NORMAL" x="17" y="7"/>
	<register name="DCPLB_ADDR0" type="NORMAL" x="17" y="9"/>
	<register name="DCPLB_ADDR1" type="NORMAL" x="17" y="10"/>
	<register name="DCPLB_ADDR2" type="NORMAL" x="17" y="11"/>
	<register name="DCPLB_ADDR3" type="NORMAL" x="17" y="12"/>
	<register name="DCPLB_ADDR4" type="NORMAL" x="17" y="13"/>
	<register name="DCPLB_ADDR5" type="NORMAL" x="17" y="14"/>
	<register name="DCPLB_ADDR6" type="NORMAL" x="17" y="15"/>
	<register name="DCPLB_ADDR7" type="NORMAL" x="17" y="16"/>
	<register name="DCPLB_ADDR8" type="NORMAL" x="17" y="17"/>
	<register name="DCPLB_ADDR9" type="NORMAL" x="17" y="18"/>
	<register name="DCPLB_ADDR10" type="NORMAL" x="17" y="19"/>
	<register name="DCPLB_ADDR11" type="NORMAL" x="17" y="20"/>
	<register name="DCPLB_ADDR12" type="NORMAL" x="17" y="21"/>
	<register name="DCPLB_ADDR13" type="NORMAL" x="17" y="22"/>
	<register name="DCPLB_ADDR14" type="NORMAL" x="17" y="23"/>
	<register name="DCPLB_ADDR15" type="NORMAL" x="17" y="24"/>
	<register name="DCPLB_DATA0" type="NORMAL" x="47" y="9"/>
	<register name="DCPLB_DATA1" type="NORMAL" x="47" y="10"/>
	<register name="DCPLB_DATA2" type="NORMAL" x="47" y="11"/>
	<register name="DCPLB_DATA3" type="NORMAL" x="47" y="12"/>
	<register name="DCPLB_DATA4" type="NORMAL" x="47" y="13"/>
	<register name="DCPLB_DATA5" type="NORMAL" x="47" y="14"/>
	<register name="DCPLB_DATA6" type="NORMAL" x="47" y="15"/>
	<register name="DCPLB_DATA7" type="NORMAL" x="47" y="16"/>
	<register name="DCPLB_DATA8" type="NORMAL" x="47" y="17"/>
	<register name="DCPLB_DATA9" type="NORMAL" x="47" y="18"/>
	<register name="DCPLB_DATA10" type="NORMAL" x="47" y="19"/>
	<register name="DCPLB_DATA11" type="NORMAL" x="47" y="20"/>
	<register name="DCPLB_DATA12" type="NORMAL" x="47" y="21"/>
	<register name="DCPLB_DATA13" type="NORMAL" x="47" y="22"/>
	<register name="DCPLB_DATA14" type="NORMAL" x="47" y="23"/>
	<register name="DCPLB_DATA15" type="NORMAL" x="47" y="24"/>
	<register name="DTEST_COMMAND" type="NORMAL" x="17" y="26"/>
	<register name="DTEST_DATA0" type="NORMAL" x="17" y="27"/>
	<register name="DTEST_DATA1" type="NORMAL" x="17" y="28"/>
</window>
<window name="L1 Code Memory Registers" menu="&amp;Register:&amp;Core:L1 Code Memory Registers" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0x1C" help-tag="HID_L1_Code.htm">
	<register name="IMEM_CONTROL" type="NORMAL" x="17" y="1"/>
	<register name="ILOC" type="NORMAL" x="17" y="2"/>
	<register name="IMC" type="NORMAL" x="27" y="2"/>
	<register name="ENICPLB" type="NORMAL" x="38" y="2"/>
	<register name="ENIM" type="NORMAL" x="46" y="2"/>
	<register name="CODE_FAULT_STATUS" type="NORMAL" x="17" y="4"/>
	<register name="CODE_FAULT_ILLADDR" type="NORMAL" x="19" y="5"/>
	<register name="CODE_FAULT_USERSUPV" type="NORMAL" x="41" y="5"/>
	<register name="CODE_FAULT" type="NORMAL" x="54" y="5"/>
	<register name="CODE_FAULT_ADDR" type="NORMAL" x="17" y="7"/>
	<register name="ICPLB_ADDR0" type="NORMAL" x="17" y="9"/>
	<register name="ICPLB_ADDR1" type="NORMAL" x="17" y="10"/>
	<register name="ICPLB_ADDR2" type="NORMAL" x="17" y="11"/>
	<register name="ICPLB_ADDR3" type="NORMAL" x="17" y="12"/>
	<register name="ICPLB_ADDR4" type="NORMAL" x="17" y="13"/>
	<register name="ICPLB_ADDR5" type="NORMAL" x="17" y="14"/>
	<register name="ICPLB_ADDR6" type="NORMAL" x="17" y="15"/>
	<register name="ICPLB_ADDR7" type="NORMAL" x="17" y="16"/>
	<register name="ICPLB_ADDR8" type="NORMAL" x="17" y="17"/>
	<register name="ICPLB_ADDR9" type="NORMAL" x="17" y="18"/>
	<register name="ICPLB_ADDR10" type="NORMAL" x="17" y="19"/>
	<register name="ICPLB_ADDR11" type="NORMAL" x="17" y="20"/>
	<register name="ICPLB_ADDR12" type="NORMAL" x="17" y="21"/>
	<register name="ICPLB_ADDR13" type="NORMAL" x="17" y="22"/>
	<register name="ICPLB_ADDR14" type="NORMAL" x="17" y="23"/>
	<register name="ICPLB_ADDR15" type="NORMAL" x="17" y="24"/>
	<register name="ICPLB_DATA0" type="NORMAL" x="47" y="9"/>
	<register name="ICPLB_DATA1" type="NORMAL" x="47" y="10"/>
	<register name="ICPLB_DATA2" type="NORMAL" x="47" y="11"/>
	<register name="ICPLB_DATA3" type="NORMAL" x="47" y="12"/>
	<register name="ICPLB_DATA4" type="NORMAL" x="47" y="13"/>
	<register name="ICPLB_DATA5" type="NORMAL" x="47" y="14"/>
	<register name="ICPLB_DATA6" type="NORMAL" x="47" y="15"/>
	<register name="ICPLB_DATA7" type="NORMAL" x="47" y="16"/>
	<register name="ICPLB_DATA8" type="NORMAL" x="47" y="17"/>
	<register name="ICPLB_DATA9" type="NORMAL" x="47" y="18"/>
	<register name="ICPLB_DATA10" type="NORMAL" x="47" y="19"/>
	<register name="ICPLB_DATA11" type="NORMAL" x="47" y="20"/>
	<register name="ICPLB_DATA12" type="NORMAL" x="47" y="21"/>
	<register name="ICPLB_DATA13" type="NORMAL" x="47" y="22"/>
	<register name="ICPLB_DATA14" type="NORMAL" x="47" y="23"/>
	<register name="ICPLB_DATA15" type="NORMAL" x="47" y="24"/>
	<register name="ITEST_COMMAND" type="NORMAL" x="17" y="26"/>
	<register name="ITEST_DATA0" type="NORMAL" x="17" y="27"/>
	<register name="ITEST_DATA1" type="NORMAL" x="17" y="28"/>
</window>
<window name="Event Vectors" menu="&amp;Register:&amp;Core:Event Vector Registers" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0x1D" help-tag="Event_Vector_Registers_Window.htm">
	<register name="EVT0" type="NORMAL" x="7" y="1"/>
	<register name="EVT1" type="NORMAL" x="7" y="2"/>
	<register name="EVT2" type="NORMAL" x="7" y="3"/>
	<register name="EVT3" type="NORMAL" x="7" y="4"/>
	<register name="EVT4" type="NORMAL" x="7" y="5"/>
	<register name="EVT5" type="NORMAL" x="7" y="6"/>
	<register name="EVT6" type="NORMAL" x="7" y="7"/>
	<register name="EVT7" type="NORMAL" x="7" y="8"/>
	<register name="EVT8" type="NORMAL" x="7" y="9"/>
	<register name="EVT9" type="NORMAL" x="7" y="10"/>
	<register name="EVT10" type="NORMAL" x="7" y="11"/>
	<register name="EVT11" type="NORMAL" x="7" y="12"/>
	<register name="EVT12" type="NORMAL" x="7" y="13"/>
	<register name="EVT13" type="NORMAL" x="7" y="14"/>
	<register name="EVT14" type="NORMAL" x="7" y="15"/>
	<register name="EVT15" type="NORMAL" x="7" y="16"/>
</window>
<window name="Sequencer Status" menu="&amp;Register:&amp;Core:Status:Sequencer Status" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0xF" help-tag="HID_Sequencer_Status_Window.htm">
	<register name="SEQSTAT" type="NORMAL" x="8" y="0"/>
	<register name="EXCAUSE" type="NORMAL" x="10" y="2"/>
	<!--register name="OMODE" type="NORMAL" x="10" y="3"/-->
	<register name="IDLE_REQ" type="NORMAL" x="10" y="3"/>
	<register name="SFTRESET" type="NORMAL" x="10" y="4"/>
	<register name="HWERRCAUSE" type="NORMAL" x="10" y="5"/>
</window>
<window name="Arithmetic Status" menu="&amp;Register:&amp;Core:Status:Arithmetic Status" description="" format="Hexadecimal" format-selection="All" type="SIM EMU CORE" help-id="0x10" help-tag="HID_Arithmetic_Status_Window535.htm">
	<register name="ASTAT"    type="NORMAL" x="5" y="0"/>
	<register name="AZ"       type="NORMAL" x="10" y="1"/>
	<register name="AN"       type="NORMAL" x="10" y="2"/>
	<register name="AC0_COPY" type="NORMAL" x="10" y="3"/>
	<register name="V_COPY"   type="NORMAL" x="10" y="4"/>
	<register name="CC"       type="NORMAL" x="10" y="5"/>
	<register name="AQ"       type="NORMAL" x="10" y="6"/>
	<register name="RND_MOD"  type="NORMAL" x="10" y="7"/>
</window>
<window name="Phase Locked Loop" menu="&amp;Register:&amp;Core:PLL Register File" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD03A" help-tag="PLL_Register_File_Window.htm">
	<register name="PLL_CTL" type="NORMAL" x="11" y="0"/>
	<register name="PLL_STAT" type="NORMAL" x="11" y="1"/>
	<register name="PLL_LOCKCNT" type="NORMAL" x="11" y="2"/>
	<register name="PLL_IOCK" type="NORMAL" x="11" y="3"/>
</window>
<window name="SPI 1 Register File" menu="&amp;Register:&amp;Peripherals:SPI 1 Register File" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD019" help-tag="HID_PERIPHERAL_SPI1.htm">
	<register name="Control" type="NODATA" x="0" y="0"/>
	<register name="Flags" type="NODATA" x="0" y="1"/>
	<register name="Status" type="NODATA" x="0" y="2"/>
	<register name="TX Buffer" type="NODATA" x="14" y="0"/>
	<register name="RX Buffer" type="NODATA" x="14" y="1"/>
	<register name="BAUD Rate" type="NODATA" x="14" y="2"/>
	<register name="-- DMA -----" type="NODATA" x="0" y="4"/>
	<register name="Current desc" type="NODATA" x="0" y="5"/>
	<register name="Config" type="NODATA" x="0" y="6"/>
	<register name="Start addr hi" type="NODATA" x="0" y="7"/>
	<register name="Start addr lo" type="NODATA" x="0" y="8"/>
	<register name="Word count" type="NODATA" x="0" y="9"/>
	<register name="Next desc" type="NODATA" x="0" y="10"/>
	<register name="Desc ready" type="NODATA" x="0" y="11"/>
	<register name="Interrupt" type="NODATA" x="0" y="12"/>
	<register name="SPI1_SPICTL" type="NOLABEL" x="9" y="0"/>
	<register name="SPI1_SPIFLG" type="NOLABEL" x="9" y="1"/>
	<register name="SPI1_SPIST" type="NOLABEL" x="9" y="2"/>
	<register name="SPI1_TDBR" type="NOLABEL" x="25" y="0"/>
	<register name="SPI1_RDBR" type="NOLABEL" x="25" y="1"/>
	<register name="SPI1_SPIBAUD" type="NOLABEL" x="25" y="2"/>
	<register name="SPI1_DMACURR" type="NOLABEL" x="14" y="5"/>
	<register name="SPI1_DMACONF" type="NOLABEL" x="14" y="6"/>
	<register name="SPI1_DMASPAGE" type="NOLABEL" x="14" y="7"/>
	<register name="SPI1_DMASADD" type="NOLABEL" x="14" y="8"/>
	<register name="SPI1_DMACNT" type="NOLABEL" x="14" y="9"/>
	<register name="SPI1_DMANEXT" type="NOLABEL" x="14" y="10"/>
	<register name="SPI1_DMADRDY" type="NOLABEL" x="14" y="11"/>
	<register name="SPI1_DMAIRQ" type="NOLABEL" x="14" y="12"/>
</window>
<window name="SPI 0 Register File" menu="&amp;Register:&amp;Peripherals:SPI 0 Register File" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD018" help-tag="HID_PERIPHERAL_SPI0.htm">
	<register name="Control" type="NODATA" x="0" y="0"/>
	<register name="Flags" type="NODATA" x="0" y="1"/>
	<register name="Status" type="NODATA" x="0" y="2"/>
	<register name="TX Buffer" type="NODATA" x="14" y="0"/>
	<register name="RX Buffer" type="NODATA" x="14" y="1"/>
	<register name="BAUD Rate" type="NODATA" x="14" y="2"/>
	<register name="-- DMA -----" type="NODATA" x="0" y="4"/>
	<register name="Current desc" type="NODATA" x="0" y="5"/>
	<register name="Config" type="NODATA" x="0" y="6"/>
	<register name="Start addr hi" type="NODATA" x="0" y="7"/>
	<register name="Start addr lo" type="NODATA" x="0" y="8"/>
	<register name="Word count" type="NODATA" x="0" y="9"/>
	<register name="Next desc" type="NODATA" x="0" y="10"/>
	<register name="Desc ready" type="NODATA" x="0" y="11"/>
	<register name="Interrupt" type="NODATA" x="0" y="12"/>
	<register name="SPI0_SPICTL" type="NOLABEL" x="9" y="0"/>
	<register name="SPI0_SPIFLG" type="NOLABEL" x="9" y="1"/>
	<register name="SPI0_SPIST" type="NOLABEL" x="9" y="2"/>
	<register name="SPI0_TDBR" type="NOLABEL" x="25" y="0"/>
	<register name="SPI0_RDBR" type="NOLABEL" x="25" y="1"/>
	<register name="SPI0_SPIBAUD" type="NOLABEL" x="25" y="2"/>
	<register name="SPI0_DMACURR" type="NOLABEL" x="14" y="5"/>
	<register name="SPI0_DMACONF" type="NOLABEL" x="14" y="6"/>
	<register name="SPI0_DMASPAGE" type="NOLABEL" x="14" y="7"/>
	<register name="SPI0_DMASADD" type="NOLABEL" x="14" y="8"/>
	<register name="SPI0_DMACNT" type="NOLABEL" x="14" y="9"/>
	<register name="SPI0_DMANEXT" type="NOLABEL" x="14" y="10"/>
	<register name="SPI0_DMADRDY" type="NOLABEL" x="14" y="11"/>
	<register name="SPI0_DMAIRQ" type="NOLABEL" x="14" y="12"/>
</window>
<window name="USBD Endpoints Register File" menu="&amp;Register:&amp;Peripherals:USBD:USBD Endpoints Register File" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD021" help-tag="HID_PERIPHERAL_USBDep.htm">
	<register name="IRQ" type="NODATA" x="13" y="0"/>
	<register name="IRQ Mask" type="NODATA" x="23" y="0"/>
	<register name="Control" type="NODATA" x="33" y="0"/>
	<register name="Addr offset" type="NODATA" x="43" y="0"/>
	<register name="Buf length" type="NODATA" x="56" y="0"/>
	<register name="Endpoint 0" type="NODATA" x="0" y="1"/>
	<register name="Endpoint 1" type="NODATA" x="0" y="2"/>
	<register name="Endpoint 2" type="NODATA" x="0" y="3"/>
	<register name="Endpoint 3" type="NODATA" x="0" y="4"/>
	<register name="Endpoint 4" type="NODATA" x="0" y="5"/>
	<register name="Endpoint 5" type="NODATA" x="0" y="6"/>
	<register name="Endpoint 6" type="NODATA" x="0" y="7"/>
	<register name="Endpoint 7" type="NODATA" x="0" y="8"/>
	<register name="USBD_INTR0" type="NOLABEL" x="13" y="1"/>
	<register name="USBD_MASK0" type="NOLABEL" x="23" y="1"/>
	<register name="USBD_EPCFG0" type="NOLABEL" x="33" y="1"/>
	<register name="USBD_EPADR0" type="NOLABEL" x="43" y="1"/>
	<register name="USBD_EPLEN0" type="NOLABEL" x="56" y="1"/>
	<register name="USBD_INTR1" type="NOLABEL" x="13" y="2"/>
	<register name="USBD_MASK1" type="NOLABEL" x="23" y="2"/>
	<register name="USBD_EPCFG1" type="NOLABEL" x="33" y="2"/>
	<register name="USBD_EPADR1" type="NOLABEL" x="43" y="2"/>
	<register name="USBD_EPLEN1" type="NOLABEL" x="56" y="2"/>
	<register name="USBD_INTR2" type="NOLABEL" x="13" y="3"/>
	<register name="USBD_MASK2" type="NOLABEL" x="23" y="3"/>
	<register name="USBD_EPCFG2" type="NOLABEL" x="33" y="3"/>
	<register name="USBD_EPADR2" type="NOLABEL" x="43" y="3"/>
	<register name="USBD_EPLEN2" type="NOLABEL" x="56" y="3"/>
	<register name="USBD_INTR3" type="NOLABEL" x="13" y="4"/>
	<register name="USBD_MASK3" type="NOLABEL" x="23" y="4"/>
	<register name="USBD_EPCFG3" type="NOLABEL" x="33" y="4"/>
	<register name="USBD_EPADR3" type="NOLABEL" x="43" y="4"/>
	<register name="USBD_EPLEN3" type="NOLABEL" x="56" y="4"/>
	<register name="USBD_INTR4" type="NOLABEL" x="13" y="5"/>
	<register name="USBD_MASK4" type="NOLABEL" x="23" y="5"/>
	<register name="USBD_EPCFG4" type="NOLABEL" x="33" y="5"/>
	<register name="USBD_EPADR4" type="NOLABEL" x="43" y="5"/>
	<register name="USBD_EPLEN4" type="NOLABEL" x="56" y="5"/>
	<register name="USBD_INTR5" type="NOLABEL" x="13" y="6"/>
	<register name="USBD_MASK5" type="NOLABEL" x="23" y="6"/>
	<register name="USBD_EPCFG5" type="NOLABEL" x="33" y="6"/>
	<register name="USBD_EPADR5" type="NOLABEL" x="43" y="6"/>
	<register name="USBD_EPLEN5" type="NOLABEL" x="56" y="6"/>
	<register name="USBD_INTR6" type="NOLABEL" x="13" y="7"/>
	<register name="USBD_MASK6" type="NOLABEL" x="23" y="7"/>
	<register name="USBD_EPCFG6" type="NOLABEL" x="33" y="7"/>
	<register name="USBD_EPADR6" type="NOLABEL" x="43" y="7"/>
	<register name="USBD_EPLEN6" type="NOLABEL" x="56" y="7"/>
	<register name="USBD_INTR7" type="NOLABEL" x="13" y="8"/>
	<register name="USBD_MASK7" type="NOLABEL" x="23" y="8"/>
	<register name="USBD_EPCFG7" type="NOLABEL" x="33" y="8"/>
	<register name="USBD_EPADR7" type="NOLABEL" x="43" y="8"/>
	<register name="USBD_EPLEN7" type="NOLABEL" x="56" y="8"/>
</window>
<window name="USBD General Register File" menu="&amp;Register:&amp;Peripherals:USBD:USBD General Register File" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD022" help-tag="HID_PERIPHERAL_USBDgeneral.htm">
	<register name="Dev ID" type="NODATA" x="0" y="0"/>
	<register name="Frame #" type="NODATA" x="0" y="1"/>
	<register name="Match #" type="NODATA" x="0" y="2"/>
	<register name="Download" type="NODATA" x="0" y="3"/>
	<register name="Status" type="NODATA" x="16" y="0"/>
	<register name="Config" type="NODATA" x="16" y="1"/>
	<register name="IRQ" type="NODATA" x="16" y="2"/>
	<register name="IRQ Mask" type="NODATA" x="16" y="3"/>
	<register name="-- DMA -----" type="NODATA" x="0" y="5"/>
	<register name="Config" type="NODATA" x="0" y="6"/>
	<register name="Base addr (L)" type="NODATA" x="0" y="7"/>
	<register name="Base addr (H)" type="NODATA" x="0" y="8"/>
	<register name="Count" type="NODATA" x="0" y="9"/>
	<register name="IRQ" type="NODATA" x="0" y="10"/>
	<register name="USBD_ID" type="NOLABEL" x="11" y="0"/>
	<register name="USBD_FRM" type="NOLABEL" x="11" y="1"/>
	<register name="USBD_FRMAT" type="NOLABEL" x="11" y="2"/>
	<register name="USBD_EPBUF" type="NOLABEL" x="11" y="3"/>
	<register name="USBD_STAT" type="NOLABEL" x="27" y="0"/>
	<register name="USBD_CTRL" type="NOLABEL" x="27" y="1"/>
	<register name="USBD_GINTR" type="NOLABEL" x="27" y="2"/>
	<register name="USBD_GMASK" type="NOLABEL" x="27" y="3"/>
	<register name="USBD_DMACFG" type="NOLABEL" x="14" y="6"/>
	<register name="USBD_DMABL" type="NOLABEL" x="14" y="7"/>
	<register name="USBD_DMABH" type="NOLABEL" x="14" y="8"/>
	<register name="USBD_DMACT" type="NOLABEL" x="14" y="9"/>
	<register name="USBD_DMAIRQ" type="NOLABEL" x="14" y="10"/>
</window>
<window name="SPT1" menu="&amp;Register:&amp;Peripherals:SPT1" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD020" help-tag="HID_PERIPHERAL_SP1.htm">
	<register name="STATUS" type="NODATA" x="10" y="1"/>
	<register name="- SETUP -" type="NODATA" x="12" y="3"/>
	<register name="Receive" type="NODATA" x="14" y="4"/>
	<register name="Transmit" type="NODATA" x="24" y="4"/>
	<register name="CONFIG" type="NODATA" x="0" y="5"/>
	<register name="SCLKDIV" type="NODATA" x="0" y="6"/>
	<register name="FSDIV" type="NODATA" x="0" y="7"/>
	<register name="- DMA -" type="NODATA" x="13" y="9"/>
	<register name="Receive" type="NODATA" x="14" y="10"/>
	<register name="Transmit" type="NODATA" x="24" y="10"/>
	<register name="Current desc" type="NODATA" x="0" y="11"/>
	<register name="Config" type="NODATA" x="0" y="12"/>
	<register name="Start page" type="NODATA" x="0" y="13"/>
	<register name="Start addr" type="NODATA" x="0" y="14"/>
	<register name="Word count" type="NODATA" x="0" y="15"/>
	<register name="Next desc" type="NODATA" x="0" y="16"/>
	<register name="Desc ready" type="NODATA" x="0" y="17"/>
	<register name="Interrupt" type="NODATA" x="0" y="18"/>
	<register name="- PARALLEL REGS -" type="NODATA" x="8" y="20"/>
	<register name="RX/TX" type="NODATA" x="0" y="21"/>
	<register name="- MCM -" type="NODATA" x="13" y="23"/>
	<register name="Receive" type="NODATA" x="14" y="24"/>
	<register name="Transmit" type="NODATA" x="24" y="24"/>
	<register name="CS0" type="NODATA" x="0" y="25"/>
	<register name="CS1" type="NODATA" x="0" y="26"/>
	<register name="CS2" type="NODATA" x="0" y="27"/>
	<register name="CS3" type="NODATA" x="0" y="28"/>
	<register name="CS4" type="NODATA" x="0" y="29"/>
	<register name="CS5" type="NODATA" x="0" y="30"/>
	<register name="CS6" type="NODATA" x="0" y="31"/>
	<register name="CS7" type="NODATA" x="0" y="32"/>
	<register name="- MCM CONFIG -" type="NODATA" x="9" y="34"/>
	<register name="MCMC1/MCMC2" type="NODATA" x="0" y="35"/>
	<register name="SPT1_STAT" type="NOLABEL" x="18" y="1"/>
	<register name="SPT1_RX_CONFIG" type="NOLABEL" x="14" y="5"/>
	<register name="SPT1_TX_CONFIG" type="NOLABEL" x="24" y="5"/>
	<register name="SPT1_RSCLKDIV" type="NOLABEL" x="14" y="6"/>
	<register name="SPT1_TSCLKDIV" type="NOLABEL" x="24" y="6"/>
	<register name="SPT1_RFSDIV" type="NOLABEL" x="14" y="7"/>
	<register name="SPT1_TFSDIV" type="NOLABEL" x="24" y="7"/>
	<register name="SPT1_RX_CURR_PTR" type="NOLABEL" x="14" y="11"/>
	<register name="SPT1_RX_CONFIG_DMA" type="NOLABEL" x="14" y="12"/>
	<register name="SPT1_RX_START_PG" type="NOLABEL" x="14" y="13"/>
	<register name="SPT1_RX_START_ADDR" type="NOLABEL" x="14" y="14"/>
	<register name="SPT1_RX_COUNT" type="NOLABEL" x="14" y="15"/>
	<register name="SPT1_RX_NEXT_DESCR" type="NOLABEL" x="14" y="16"/>
	<register name="SPT1_RX_DESCR_RDY" type="NOLABEL" x="14" y="17"/>
	<register name="SPT1_RX_IRQSTAT" type="NOLABEL" x="14" y="18"/>
	<register name="SPT1_TX_CURR_PTR" type="NOLABEL" x="24" y="11"/>
	<register name="SPT1_TX_CONFIG_DMA" type="NOLABEL" x="24" y="12"/>
	<register name="SPT1_TX_START_PG" type="NOLABEL" x="24" y="13"/>
	<register name="SPT1_TX_START_ADDR" type="NOLABEL" x="24" y="14"/>
	<register name="SPT1_TX_COUNT" type="NOLABEL" x="24" y="15"/>
	<register name="SPT1_TX_NEXT_DESCR" type="NOLABEL" x="24" y="16"/>
	<register name="SPT1_TX_DESCR_RDY" type="NOLABEL" x="24" y="17"/>
	<register name="SPT1_TX_IRQSTAT" type="NOLABEL" x="24" y="18"/>
	<register name="SPT1_RX" type="NOLABEL" x="14" y="21"/>
	<register name="SPT1_TX" type="NOLABEL" x="24" y="21"/>
	<register name="SPT1_MRCS0" type="NOLABEL" x="14" y="25"/>
	<register name="SPT1_MRCS1" type="NOLABEL" x="14" y="26"/>
	<register name="SPT1_MRCS2" type="NOLABEL" x="14" y="27"/>
	<register name="SPT1_MRCS3" type="NOLABEL" x="14" y="28"/>
	<register name="SPT1_MRCS4" type="NOLABEL" x="14" y="29"/>
	<register name="SPT1_MRCS5" type="NOLABEL" x="14" y="30"/>
	<register name="SPT1_MRCS6" type="NOLABEL" x="14" y="31"/>
	<register name="SPT1_MRCS7" type="NOLABEL" x="14" y="32"/>
	<register name="SPT1_MTCS0" type="NOLABEL" x="24" y="25"/>
	<register name="SPT1_MTCS1" type="NOLABEL" x="24" y="26"/>
	<register name="SPT1_MTCS2" type="NOLABEL" x="24" y="27"/>
	<register name="SPT1_MTCS3" type="NOLABEL" x="24" y="28"/>
	<register name="SPT1_MTCS4" type="NOLABEL" x="24" y="29"/>
	<register name="SPT1_MTCS5" type="NOLABEL" x="24" y="30"/>
	<register name="SPT1_MTCS6" type="NOLABEL" x="24" y="31"/>
	<register name="SPT1_MTCS7" type="NOLABEL" x="24" y="32"/>
	<register name="SPT1_MCMC1" type="NOLABEL" x="16" y="35"/>
	<register name="SPT1_MCMC2" type="NOLABEL" x="22" y="35"/>
</window>
<window name="SPT0" menu="&amp;Register:&amp;Peripherals:SPT0" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD01F" help-tag="HID_PERIPHERAL_SP0.htm">
	<register name="STATUS" type="NODATA" x="10" y="1"/>
	<register name="- SETUP -" type="NODATA" x="12" y="3"/>
	<register name="Receive" type="NODATA" x="14" y="4"/>
	<register name="Transmit" type="NODATA" x="24" y="4"/>
	<register name="CONFIG" type="NODATA" x="0" y="5"/>
	<register name="SCLKDIV" type="NODATA" x="0" y="6"/>
	<register name="FSDIV" type="NODATA" x="0" y="7"/>
	<register name="- DMA -" type="NODATA" x="13" y="9"/>
	<register name="Receive" type="NODATA" x="14" y="10"/>
	<register name="Transmit" type="NODATA" x="24" y="10"/>
	<register name="Current desc" type="NODATA" x="0" y="11"/>
	<register name="Config" type="NODATA" x="0" y="12"/>
	<register name="Start page" type="NODATA" x="0" y="13"/>
	<register name="Start addr" type="NODATA" x="0" y="14"/>
	<register name="Word count" type="NODATA" x="0" y="15"/>
	<register name="Next desc" type="NODATA" x="0" y="16"/>
	<register name="Desc ready" type="NODATA" x="0" y="17"/>
	<register name="Interrupt" type="NODATA" x="0" y="18"/>
	<register name="- PARALLEL REGS -" type="NODATA" x="8" y="20"/>
	<register name="RX/TX" type="NODATA" x="0" y="21"/>
	<register name="- MCM -" type="NODATA" x="13" y="23"/>
	<register name="Receive" type="NODATA" x="14" y="24"/>
	<register name="Transmit" type="NODATA" x="24" y="24"/>
	<register name="CS0" type="NODATA" x="0" y="25"/>
	<register name="CS1" type="NODATA" x="0" y="26"/>
	<register name="CS2" type="NODATA" x="0" y="27"/>
	<register name="CS3" type="NODATA" x="0" y="28"/>
	<register name="CS4" type="NODATA" x="0" y="29"/>
	<register name="CS5" type="NODATA" x="0" y="30"/>
	<register name="CS6" type="NODATA" x="0" y="31"/>
	<register name="CS7" type="NODATA" x="0" y="32"/>
	<register name="- MCM CONFIG -" type="NODATA" x="9" y="34"/>
	<register name="MCMC1/MCMC2" type="NODATA" x="0" y="35"/>
	<register name="SPT0_STAT" type="NOLABEL" x="18" y="1"/>
	<register name="SPT0_RX_CONFIG" type="NOLABEL" x="14" y="5"/>
	<register name="SPT0_TX_CONFIG" type="NOLABEL" x="24" y="5"/>
	<register name="SPT0_RSCLKDIV" type="NOLABEL" x="14" y="6"/>
	<register name="SPT0_TSCLKDIV" type="NOLABEL" x="24" y="6"/>
	<register name="SPT0_RFSDIV" type="NOLABEL" x="14" y="7"/>
	<register name="SPT0_TFSDIV" type="NOLABEL" x="24" y="7"/>
	<register name="SPT0_RX_CURR_PTR" type="NOLABEL" x="14" y="11"/>
	<register name="SPT0_RX_CONFIG_DMA" type="NOLABEL" x="14" y="12"/>
	<register name="SPT0_RX_START_PG" type="NOLABEL" x="14" y="13"/>
	<register name="SPT0_RX_START_ADDR" type="NOLABEL" x="14" y="14"/>
	<register name="SPT0_RX_COUNT" type="NOLABEL" x="14" y="15"/>
	<register name="SPT0_RX_NEXT_DESCR" type="NOLABEL" x="14" y="16"/>
	<register name="SPT0_RX_DESCR_RDY" type="NOLABEL" x="14" y="17"/>
	<register name="SPT0_RX_IRQSTAT" type="NOLABEL" x="14" y="18"/>
	<register name="SPT0_TX_CURR_PTR" type="NOLABEL" x="24" y="11"/>
	<register name="SPT0_TX_CONFIG_DMA" type="NOLABEL" x="24" y="12"/>
	<register name="SPT0_TX_START_PG" type="NOLABEL" x="24" y="13"/>
	<register name="SPT0_TX_START_ADDR" type="NOLABEL" x="24" y="14"/>
	<register name="SPT0_TX_COUNT" type="NOLABEL" x="24" y="15"/>
	<register name="SPT0_TX_NEXT_DESCR" type="NOLABEL" x="24" y="16"/>
	<register name="SPT0_TX_DESCR_RDY" type="NOLABEL" x="24" y="17"/>
	<register name="SPT0_TX_IRQSTAT" type="NOLABEL" x="24" y="18"/>
	<register name="SPT0_RX" type="NOLABEL" x="14" y="21"/>
	<register name="SPT0_TX" type="NOLABEL" x="24" y="21"/>
	<register name="SPT0_MRCS0" type="NOLABEL" x="14" y="25"/>
	<register name="SPT0_MRCS1" type="NOLABEL" x="14" y="26"/>
	<register name="SPT0_MRCS2" type="NOLABEL" x="14" y="27"/>
	<register name="SPT0_MRCS3" type="NOLABEL" x="14" y="28"/>
	<register name="SPT0_MRCS4" type="NOLABEL" x="14" y="29"/>
	<register name="SPT0_MRCS5" type="NOLABEL" x="14" y="30"/>
	<register name="SPT0_MRCS6" type="NOLABEL" x="14" y="31"/>
	<register name="SPT0_MRCS7" type="NOLABEL" x="14" y="32"/>
	<register name="SPT0_MTCS0" type="NOLABEL" x="24" y="25"/>
	<register name="SPT0_MTCS1" type="NOLABEL" x="24" y="26"/>
	<register name="SPT0_MTCS2" type="NOLABEL" x="24" y="27"/>
	<register name="SPT0_MTCS3" type="NOLABEL" x="24" y="28"/>
	<register name="SPT0_MTCS4" type="NOLABEL" x="24" y="29"/>
	<register name="SPT0_MTCS5" type="NOLABEL" x="24" y="30"/>
	<register name="SPT0_MTCS6" type="NOLABEL" x="24" y="31"/>
	<register name="SPT0_MTCS7" type="NOLABEL" x="24" y="32"/>
	<register name="SPT0_MCMC1" type="NOLABEL" x="16" y="35"/>
	<register name="SPT0_MCMC2" type="NOLABEL" x="22" y="35"/>
</window>
<window name="UART1 Registers" menu="&amp;Register:&amp;Peripherals:UART1" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD01B" help-tag="HID_PERIPHERAL_UART1.htm">
	<register name="THR" type="NODATA" x="0" y="0"/>
	<register name="RBR" type="NODATA" x="0" y="1"/>
	<register name="IER" type="NODATA" x="0" y="2"/>
	<register name="IIR" type="NODATA" x="0" y="3"/>
	<register name="LCR" type="NODATA" x="0" y="4"/>
	<register name="MCR" type="NODATA" x="0" y="5"/>
	<register name="LSR" type="NODATA" x="14" y="0"/>
	<register name="MSR" type="NODATA" x="14" y="1"/>
	<register name="SCR" type="NODATA" x="14" y="2"/>
	<register name="DLH" type="NODATA" x="14" y="3"/>
	<register name="DLL" type="NODATA" x="14" y="4"/>
	<register name="-- DMA -----" type="NODATA" x="0" y="7"/>
	<register name="Read" type="NODATA" x="14" y="7"/>
	<register name="Write" type="NODATA" x="20" y="7"/>
	<register name="Current desc" type="NODATA" x="0" y="8"/>
	<register name="Config" type="NODATA" x="0" y="9"/>
	<register name="Start page" type="NODATA" x="0" y="10"/>
	<register name="Start addr" type="NODATA" x="0" y="11"/>
	<register name="Word count" type="NODATA" x="0" y="12"/>
	<register name="Next desc" type="NODATA" x="0" y="13"/>
	<register name="Desc ready" type="NODATA" x="0" y="14"/>
	<register name="Interrupt" type="NODATA" x="0" y="15"/>
	<register name="UART1_THR" type="NOLABEL" x="9" y="0"/>
	<register name="UART1_RBR" type="NOLABEL" x="9" y="1"/>
	<register name="UART1_IER" type="NOLABEL" x="9" y="2"/>
	<register name="UART1_IIR" type="NOLABEL" x="9" y="3"/>
	<register name="UART1_LCR" type="NOLABEL" x="9" y="4"/>
	<register name="UART1_MCR" type="NOLABEL" x="9" y="5"/>
	<register name="UART1_LSR" type="NOLABEL" x="25" y="0"/>
	<register name="UART1_MSR" type="NOLABEL" x="25" y="1"/>
	<register name="UART1_SCR" type="NOLABEL" x="25" y="2"/>
	<register name="UART1_DLH" type="NOLABEL" x="25" y="3"/>
	<register name="UART1_DLL" type="NOLABEL" x="25" y="4"/>
	<register name="UART1_RX_CURR_PTR" type="NOLABEL" x="14" y="8"/>
	<register name="UART1_RX_CONFIG_DMA" type="NOLABEL" x="14" y="9"/>
	<register name="UART1_RX_START_PG" type="NOLABEL" x="14" y="10"/>
	<register name="UART1_RX_START_ADDR" type="NOLABEL" x="14" y="11"/>
	<register name="UART1_RX_COUNT" type="NOLABEL" x="14" y="12"/>
	<register name="UART1_RX_NEXT_DESCR" type="NOLABEL" x="14" y="13"/>
	<register name="UART1_RX_DESCR_RDY" type="NOLABEL" x="14" y="14"/>
	<register name="UART1_RX_IRQSTAT" type="NOLABEL" x="14" y="15"/>
	<register name="UART1_TX_CURR_PTR" type="NOLABEL" x="20" y="8"/>
	<register name="UART1_TX_CONFIG_DMA" type="NOLABEL" x="20" y="9"/>
	<register name="UART1_TX_START_PG" type="NOLABEL" x="20" y="10"/>
	<register name="UART1_TX_START_ADDR" type="NOLABEL" x="20" y="11"/>
	<register name="UART1_TX_COUNT" type="NOLABEL" x="20" y="12"/>
	<register name="UART1_TX_NEXT_DESCR" type="NOLABEL" x="20" y="13"/>
	<register name="UART1_TX_DESCR_RDY" type="NOLABEL" x="20" y="14"/>
	<register name="UART1_TX_IRQSTAT" type="NOLABEL" x="20" y="15"/>
</window>
<window name="UART0 Registers" menu="&amp;Register:&amp;Peripherals:UART0" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD01A" help-tag="HID_PERIPHERAL_UART0.htm">
	<register name="THR" type="NODATA" x="0" y="0"/>
	<register name="RBR" type="NODATA" x="0" y="1"/>
	<register name="IER" type="NODATA" x="0" y="2"/>
	<register name="IIR" type="NODATA" x="0" y="3"/>
	<register name="LCR" type="NODATA" x="0" y="4"/>
	<register name="MCR" type="NODATA" x="0" y="5"/>
	<register name="LSR" type="NODATA" x="14" y="0"/>
	<register name="MSR" type="NODATA" x="14" y="1"/>
	<register name="SCR" type="NODATA" x="14" y="2"/>
	<register name="DLH" type="NODATA" x="14" y="3"/>
	<register name="DLL" type="NODATA" x="14" y="4"/>
	<register name="-- DMA -----" type="NODATA" x="0" y="7"/>
	<register name="Read" type="NODATA" x="14" y="7"/>
	<register name="Write" type="NODATA" x="20" y="7"/>
	<register name="Current desc" type="NODATA" x="0" y="8"/>
	<register name="Config" type="NODATA" x="0" y="9"/>
	<register name="Start page" type="NODATA" x="0" y="10"/>
	<register name="Start addr" type="NODATA" x="0" y="11"/>
	<register name="Word count" type="NODATA" x="0" y="12"/>
	<register name="Next desc" type="NODATA" x="0" y="13"/>
	<register name="Desc ready" type="NODATA" x="0" y="14"/>
	<register name="Interrupt" type="NODATA" x="0" y="15"/>
	<register name="UART0_THR" type="NOLABEL" x="9" y="0"/>
	<register name="UART0_RBR" type="NOLABEL" x="9" y="1"/>
	<register name="UART0_IER" type="NOLABEL" x="9" y="2"/>
	<register name="UART0_IIR" type="NOLABEL" x="9" y="3"/>
	<register name="UART0_LCR" type="NOLABEL" x="9" y="4"/>
	<register name="UART0_MCR" type="NOLABEL" x="9" y="5"/>
	<register name="UART0_LSR" type="NOLABEL" x="25" y="0"/>
	<register name="UART0_MSR" type="NOLABEL" x="25" y="1"/>
	<register name="UART0_SCR" type="NOLABEL" x="25" y="2"/>
	<register name="UART0_DLH" type="NOLABEL" x="25" y="3"/>
	<register name="UART0_DLL" type="NOLABEL" x="25" y="4"/>
	<register name="UART0_RX_CURR_PTR" type="NOLABEL" x="14" y="8"/>
	<register name="UART0_RX_CONFIG_DMA" type="NOLABEL" x="14" y="9"/>
	<register name="UART0_RX_START_PG" type="NOLABEL" x="14" y="10"/>
	<register name="UART0_RX_START_ADDR" type="NOLABEL" x="14" y="11"/>
	<register name="UART0_RX_COUNT" type="NOLABEL" x="14" y="12"/>
	<register name="UART0_RX_NEXT_DESCR" type="NOLABEL" x="14" y="13"/>
	<register name="UART0_RX_DESCR_RDY" type="NOLABEL" x="14" y="14"/>
	<register name="UART0_RX_IRQSTAT" type="NOLABEL" x="14" y="15"/>
	<register name="UART0_TX_CURR_PTR" type="NOLABEL" x="20" y="8"/>
	<register name="UART0_TX_CONFIG_DMA" type="NOLABEL" x="20" y="9"/>
	<register name="UART0_TX_START_PG" type="NOLABEL" x="20" y="10"/>
	<register name="UART0_TX_START_ADDR" type="NOLABEL" x="20" y="11"/>
	<register name="UART0_TX_COUNT" type="NOLABEL" x="20" y="12"/>
	<register name="UART0_TX_NEXT_DESCR" type="NOLABEL" x="20" y="13"/>
	<register name="UART0_TX_DESCR_RDY" type="NOLABEL" x="20" y="14"/>
	<register name="UART0_TX_IRQSTAT" type="NOLABEL" x="20" y="15"/>
</window>
<window name="GPIO Registers" menu="&amp;Register:&amp;Peripherals:GPIO" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD016" help-tag="HID_PERIPHERAL_GPIO.htm">
	<register name="Direction" type="NODATA" x="0" y="0"/>
	<register name="Polarity" type="NODATA" x="0" y="1"/>
	<register name="Sensitivity" type="NODATA" x="0" y="2"/>
	<register name="Double Edge" type="NODATA" x="0" y="3"/>
	<register name="Set" type="NODATA" x="25" y="0"/>
	<register name="Clear" type="NODATA" x="30" y="0"/>
	<register name="Status" type="NODATA" x="17" y="1"/>
	<register name="Int A" type="NODATA" x="17" y="2"/>
	<register name="Int B" type="NODATA" x="17" y="3"/>
	<register name="GPIO_DIR" type="NOLABEL" x="12" y="0"/>
	<register name="GPIO_POLAR" type="NOLABEL" x="12" y="1"/>
	<register name="GPIO_EDGE" type="NOLABEL" x="12" y="2"/>
	<register name="GPIO_BOTH" type="NOLABEL" x="12" y="3"/>
	<register name="GPIO_FLAG_SET" type="NOLABEL" x="25" y="1"/>
	<register name="GPIO_FLAG_CLR" type="NOLABEL" x="31" y="1"/>
	<register name="GPIO_MASKA_SET" type="NOLABEL" x="25" y="2"/>
	<register name="GPIO_MASKA_CLR" type="NOLABEL" x="31" y="2"/>
	<register name="GPIO_MASKB_SET" type="NOLABEL" x="25" y="3"/>
	<register name="GPIO_MASKB_CLR" type="NOLABEL" x="31" y="3"/>
</window>
<window name="PCI Registers" menu="&amp;Register:&amp;Peripherals:PCI" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD023" help-tag="HID_PERIPHERAL_PCI.htm">
	<register name="PCI_CTL" type="NORMAL" x="12" y="0"/>
	<register name="PCI_STAT" type="NORMAL" x="12" y="1"/>
	<register name="PCI_ICTL" type="NORMAL" x="12" y="2"/>
	<register name="PCI_MBAP" type="NORMAL" x="12" y="3"/>
	<register name="PCI_IBAP" type="NORMAL" x="12" y="4"/>
	<register name="PCI_CBAP" type="NORMAL" x="12" y="5"/>
	<register name="PCI_TMBAP" type="NORMAL" x="12" y="6"/>
	<register name="PCI_TIBAP" type="NORMAL" x="12" y="7"/>
	<register name="PCI_DMBARM" type="NORMAL" x="12" y="8"/>
	<register name="PCI_DIBARM" type="NORMAL" x="12" y="9"/>
	<register name="PCI_CFG_DIC" type="NORMAL" x="12" y="10"/>
	<register name="PCI_CFG_VIC" type="NORMAL" x="12" y="11"/>
	<register name="PCI_CFG_STAT" type="NORMAL" x="12" y="12"/>
	<register name="PCI_CFG_CMD" type="NORMAL" x="12" y="13"/>
	<register name="PCI_CFG_CC" type="NORMAL" x="12" y="14"/>
	<register name="PCI_CFG_RID" type="NORMAL" x="12" y="15"/>
	<register name="PCI_CFG_BIST" type="NORMAL" x="12" y="16"/>
	<register name="PCI_CFG_HT" type="NORMAL" x="12" y="17"/>
	<register name="PCI_CFG_MLT" type="NORMAL" x="12" y="18"/>
	<register name="PCI_CFG_CLS" type="NORMAL" x="12" y="19"/>
	<register name="PCI_CFG_MBAR" type="NORMAL" x="12" y="20"/>
	<register name="PCI_CFG_IBAR" type="NORMAL" x="12" y="21"/>
	<register name="PCI_CFG_SID" type="NORMAL" x="12" y="22"/>
	<register name="PCI_CFG_SVID" type="NORMAL" x="12" y="23"/>
	<register name="PCI_CFG_MAXL" type="NORMAL" x="12" y="24"/>
	<register name="PCI_CFG_MING" type="NORMAL" x="12" y="25"/>
	<register name="PCI_CFG_IP" type="NORMAL" x="12" y="26"/>
	<register name="PCI_CFG_IL" type="NORMAL" x="12" y="27"/>
	<register name="PCI_HMCTL" type="NORMAL" x="12" y="28"/>
</window>
<window name="RTC Registers" menu="&amp;Register:&amp;Peripherals:RTC" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD024" help-tag="HID_PERIPHERAL_RTC.htm">
	<register name="RTCSTAT" type="NORMAL" x="8" y="1"/>
	<register name="Days =" type="NODATA" x="4" y="2"/>
	<register name="STAT_DAYS" type="NOLABEL" x="11" y="2"/>
	<register name="Hours =" type="NODATA" x="15" y="2"/>
	<register name="STAT_HRS" type="NOLABEL" x="23" y="2"/>
	<register name="Mins =" type="NODATA" x="26" y="2"/>
	<register name="STAT_MIN" type="NOLABEL" x="33" y="2"/>
	<register name="Secs =" type="NODATA" x="37" y="2"/>
	<register name="STAT_SEC" type="NOLABEL" x="44" y="2"/>
	<register name="RTCALARM" type="NORMAL" x="8" y="3"/>
	<register name="Days =" type="NODATA" x="4" y="4"/>
	<register name="ALRM_DAYS" type="NOLABEL" x="11" y="4"/>
	<register name="Hours =" type="NODATA" x="15" y="4"/>
	<register name="ALRM_HRS" type="NOLABEL" x="23" y="4"/>
	<register name="Mins =" type="NODATA" x="26" y="4"/>
	<register name="ALRM_MIN" type="NOLABEL" x="33" y="4"/>
	<register name="Secs =" type="NODATA" x="37" y="4"/>
	<register name="ALRM_SEC" type="NOLABEL" x="44" y="4"/>
	<register name="RTCICTL" type="NORMAL" x="8" y="6"/>
	<register name="SWIntEn" type="NORMAL" x="15" y="7"/>
	<register name="AlmIntEn" type="NORMAL" x="15" y="8"/>
	<register name="SecIntEn" type="NORMAL" x="15" y="9"/>
	<register name="MinIntEn" type="NORMAL" x="15" y="10"/>
	<register name="24HrIntEn" type="NORMAL" x="35" y="7"/>
	<register name="DayAlmIntEn" type="NORMAL" x="35" y="8"/>
	<register name="WrCmpltEn" type="NORMAL" x="35" y="9"/>
	<register name="RTCISTAT" type="NORMAL" x="8" y="12"/>
	<register name="SWIntSt" type="NORMAL" x="15" y="13"/>
	<register name="AlmIntSt" type="NORMAL" x="15" y="14"/>
	<register name="SecIntSt" type="NORMAL" x="15" y="15"/>
	<register name="MinIntSt" type="NORMAL" x="15" y="16"/>
	<register name="24HrIntSt" type="NORMAL" x="35" y="13"/>
	<register name="DayAlmIntSt" type="NORMAL" x="35" y="14"/>
	<register name="WrCmpltSt" type="NORMAL" x="35" y="15"/>
	<register name="RTCSWCNT" type="NORMAL" x="8" y="18"/>
	<register name="RTCFAST" type="NORMAL" x="8" y="19"/>
</window>
<window name="MEMDMA Write Channel" menu="&amp;Register:&amp;Peripherals:MEMDMA:Write Channel" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD01D" help-tag="HID_PERIPHERAL_MEMDMA_WR.htm">
	<Register name="Current_desc_Wr" type="NORMAL" x="20" y="0"/>
	<Register name="Config_Wr" type="NORMAL" x="20" y="1"/>
	<Register name="wEn" type="NORMAL" x="25" y="2"/>
	<Register name="wDir" type="NORMAL" x="25" y="3"/>
	<Register name="wIOC" type="NORMAL" x="25" y="4"/>
	<Register name="wDType" type="NORMAL" x="25" y="5"/>
	<Register name="wAutoBuf" type="NORMAL" x="25" y="6"/>
	<Register name="wPDC" type="NORMAL" x="25" y="7"/>
	<Register name="wBufClr" type="NORMAL" x="35" y="2"/>
	<Register name="wIOEr" type="NORMAL" x="35" y="3"/>
	<Register name="wPDS" type="NORMAL" x="35" y="4"/>
	<Register name="wBufSts" type="NORMAL" x="35" y="5"/>
	<Register name="wCmplt" type="NORMAL" x="35" y="6"/>
	<Register name="wOwnshp" type="NORMAL" x="35" y="7"/>
	<Register name="Start_page_Wr" type="NORMAL" x="20" y="9"/>
	<Register name="Start_addr_Wr" type="NORMAL" x="20" y="10"/>
	<Register name="Word_count_Wr" type="NORMAL" x="20" y="11"/>
	<Register name="Next_desc_Wr" type="NORMAL" x="20" y="12"/>
	<Register name="Desc_ready_Wr" type="NORMAL" x="20" y="13"/>
	<Register name="Interrupt_Stat_Wr" type="NORMAL" x="20" y="14"/>
</window>
<window name="MEMDMA Read Channel" menu="&amp;Register:&amp;Peripherals:MEMDMA:Read Channel" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD01E" help-tag="HID_PERIPHERAL_MEMDMA_RD.htm">
	<Register name="Current_desc_Rd" type="NORMAL" x="20" y="0"/>
	<Register name="Config_Rd" type="NORMAL" x="20" y="1"/>
	<Register name="rEn" type="NORMAL" x="25" y="2"/>
	<Register name="rDir" type="NORMAL" x="25" y="3"/>
	<Register name="rIOC" type="NORMAL" x="25" y="4"/>
	<Register name="rDType" type="NORMAL" x="25" y="5"/>
	<Register name="rAutoBuf" type="NORMAL" x="25" y="6"/>
	<Register name="rPDC" type="NORMAL" x="25" y="7"/>
	<Register name="rBufClr" type="NORMAL" x="35" y="2"/>
	<Register name="rIOEr" type="NORMAL" x="35" y="3"/>
	<Register name="rPDS" type="NORMAL" x="35" y="4"/>
	<Register name="rBufSts" type="NORMAL" x="35" y="5"/>
	<Register name="rCmplt" type="NORMAL" x="35" y="6"/>
	<Register name="rOwnshp" type="NORMAL" x="35" y="7"/>
	<Register name="Start_page_Rd" type="NORMAL" x="20" y="9"/>
	<Register name="Start_addr_Rd" type="NORMAL" x="20" y="10"/>
	<Register name="Word_count_Rd" type="NORMAL" x="20" y="11"/>
	<Register name="Next_desc_Rd" type="NORMAL" x="20" y="12"/>
	<Register name="Desc_ready_Rd" type="NORMAL" x="20" y="13"/>
	<Register name="Interrupt_Stat_Rd" type="NORMAL" x="20" y="14"/>
</window>
<window name="Timer Registers" menu="&amp;Register:&amp;Peripherals:Timers" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD01C" help-tag="HID_PERIPHERAL_TIMER.htm">
	<register name="TIMER 0" type="NODATA" x="11" y="0"/>
	<register name="TIMER 1" type="NODATA" x="22" y="0"/>
	<register name="TIMER 2" type="NODATA" x="33" y="0"/>
	<register name="CONFIG" type="NODATA" x="0" y="1"/>
	<register name="COUNT" type="NODATA" x="0" y="2"/>
	<register name="PERIOD" type="NODATA" x="0" y="3"/>
	<register name="TWIDTH" type="NODATA" x="0" y="4"/>
	<register name="STATUS" type="NODATA" x="0" y="5"/>
	<register name="TCONFIG0" type="NOLABEL" x="11" y="1"/>
	<register name="TCOUNT0_HI" type="NOLABEL" x="11" y="2"/>
	<register name=":" type="NODATA" x="15" y="2"/>
	<register name="TCOUNT0_LO" type="NOLABEL" x="16" y="2"/>
	<register name="TPERIOD0_HI" type="NOLABEL" x="11" y="3"/>
	<register name=":" type="NODATA" x="15" y="3"/>
	<register name="TPERIOD0_LO" type="NOLABEL" x="16" y="3"/>
	<register name="TWIDTH0_HI" type="NOLABEL" x="11" y="4"/>
	<register name=":" type="NODATA" x="15" y="4"/>
	<register name="TWIDTH0_LO" type="NOLABEL" x="16" y="4"/>
	<register name="TSTATUS0" type="NOLABEL" x="11" y="5"/>
	<register name="TCONFIG1" type="NOLABEL" x="22" y="1"/>
	<register name="TCOUNT1_HI" type="NOLABEL" x="22" y="2"/>
	<register name=":" type="NODATA" x="26" y="2"/>
	<register name="TCOUNT1_LO" type="NOLABEL" x="27" y="2"/>
	<register name="TPERIOD1_HI" type="NOLABEL" x="22" y="3"/>
	<register name=":" type="NODATA" x="26" y="3"/>
	<register name="TPERIOD1_LO" type="NOLABEL" x="27" y="3"/>
	<register name="TWIDTH1_HI" type="NOLABEL" x="22" y="4"/>
	<register name=":" type="NODATA" x="26" y="4"/>
	<register name="TWIDTH1_LO" type="NOLABEL" x="27" y="4"/>
	<register name="TSTATUS1" type="NOLABEL" x="22" y="5"/>
	<register name="TCONFIG2" type="NOLABEL" x="33" y="1"/>
	<register name="TCOUNT2_HI" type="NOLABEL" x="33" y="2"/>
	<register name=":" type="NODATA" x="37" y="2"/>
	<register name="TCOUNT2_LO" type="NOLABEL" x="38" y="2"/>
	<register name="TPERIOD2_HI" type="NOLABEL" x="33" y="3"/>
	<register name=":" type="NODATA" x="37" y="3"/>
	<register name="TPERIOD2_LO" type="NOLABEL" x="38" y="3"/>
	<register name="TWIDTH2_HI" type="NOLABEL" x="33" y="4"/>
	<register name=":" type="NODATA" x="37" y="4"/>
	<register name="TWIDTH2_LO" type="NOLABEL" x="38" y="4"/>
	<register name="TSTATUS2" type="NOLABEL" x="33" y="5"/>
</window>
<window name="System Interrupt Controller Register File" menu="&amp;Register:&amp;Peripherals:System Interrupt Controller" description="" format="Hexadecimal" format-selection="All" type="SIM EMU" help-id="0xD025" help-tag="HID_PERIPHERAL_ECIC.htm">
	<register name="SIC_RVECT" type="NORMAL" x="11" y="0"/>
	<register name="SIC_IAR0" type="NORMAL" x="11" y="1"/>
	<register name="SIC_IAR1" type="NORMAL" x="11" y="2"/>
	<register name="SIC_IAR2" type="NORMAL" x="11" y="3"/>
	<register name="SIC_IMASK" type="NORMAL" x="11" y="4"/>
	<register name="SIC_ISR" type="NORMAL" x="11" y="5"/>
	<register name="SIC_IWR" type="NORMAL" x="11" y="6"/>
</window>
<window name="WatchDog Timer Register File" menu="&amp;Register:&amp;Peripherals:Watch Dog Timer" description="" format="Hexadecimal" format-selection="All" type="EMU" help-id="0xD026" help-tag="Watchdog_Timer_Registers_Window.htm">
	<register name="WDOG_CTL"  type="NORMAL" x="11" y="0"/>
	<register name="WDOG_CNT"  type="NORMAL" x="11" y="1"/>
	<register name="WDOG_STAT" type="NORMAL" x="11" y="2"/>
</window>

<!-- ******************    Begin Emulator Register Windows ****************** -->

<window name="ID Registers" menu="&amp;Register:&amp;ADSP-BF535 Extended Regs: Product ID" description="" format="Hexadecimal" format-selection="All" help-id="0x001E" help-tag="DSP_ID_Register_Window.htm">
	<register name="CHIPID" type="NORMAL" x="15" y="0"/>
	<register name="DSPID"  type="NORMAL" x="15" y="1"/>
</window>

<window name="Asynchronous Memory Controller Registers" menu="&amp;Register:&amp;ADSP-BF535 Extended Regs: Asynchronous Memory Controller Registers" description="" format="Hexadecimal" format-selection="All" type="EMU" help-id="" help-tag="\BF535-hwr-30.chm::/535hr_18_ext_bus_interface10.html">
	<register name="EBIU_AMGCTL"  type="NORMAL" x="12" y="0"/>
	<register name="EBIU_AMBCTL0" type="NORMAL" x="12" y="1"/>
	<register name="EBIU_AMBCTL1" type="NORMAL" x="12" y="2"/>
</window>

<window name="System DMA Control Registers" menu="&amp;Register:&amp;ADSP-BF535 Extended Regs: System DMA Control Registers" description="" format="Hexadecimal" format-selection="All" type="EMU" help-id="" help-tag="\BF535-hwr-30.chm::/535hr_09_dma14.html">
	<register name="DMA_DBP"   type="NORMAL" x="12" y="0"/>
	<register name="DB_ACOMP" type="NORMAL" x="12" y="1"/>
	<register name="DB_CCOMP" type="NORMAL" x="12" y="2"/>
</window>

<window name="SDRAM Controller External Bus Interface Unit Registers" menu="&amp;Register:&amp;ADSP-BF535 Extended Regs: SDRAM Controller External Bus Interface Unit Registers" description="" format="Hexadecimal" format-selection="All" type="EMU" help-id="" help-tag="\BF535-hwr-30.chm::/535hr_18_ext_bus_interface22.html">
	<register name="EBIU_SDGCTL" type="NORMAL" x="12" y="0"/>
	<register name="EBIU_SDBCTL" type="NORMAL" x="12" y="1"/>
	<register name="EBIU_SDRRC"  type="NORMAL" x="12" y="2"/>
	<register name="EBIU_SDSTAT" type="NORMAL" x="12" y="3"/>
</window>

<window name="Trace Unit Registers" menu="&amp;Register:&amp;ADSP-BF535 Extended Regs: Trace Unit Registers" description="" format="Hexadecimal" format-selection="All" type="EMU" help-id="0xD041" help-tag="Trace_Unit_Registers_Window.htm">
	<register name="TBUFCTL"  type="NORMAL" x="13" y="0"/>
	<register name="TBUFSTAT" type="NORMAL" x="13" y="1"/>
</window>

<window name="Watchpoint and Patch Registers" menu="&amp;Register:&amp;ADSP-BF535 Extended Regs: Watchpoint and Patch Registers" description="" format="Hexadecimal" format-selection="All" type="EMU" help-id="0xD045" help-tag="Watchpoint_and_Patch_Registers_Window.htm">
	<register name="WPIACTL"  type="NORMAL" x="13" y="0"/>
	<register name="WPIA0"    type="NORMAL" x="13" y="1"/>
	<register name="WPIA1"    type="NORMAL" x="13" y="2"/>
	<register name="WPIA2"    type="NORMAL" x="13" y="3"/>
	<register name="WPIA3"    type="NORMAL" x="13" y="4"/>
	<register name="WPIA4"    type="NORMAL" x="13" y="5"/>
	<register name="WPIA5"    type="NORMAL" x="13" y="6"/>
	<register name="WPIACNT0" type="NORMAL" x="13" y="7"/>
	<register name="WPIACNT1" type="NORMAL" x="13" y="8"/>
	<register name="WPIACNT2" type="NORMAL" x="13" y="9"/>
	<register name="WPIACNT3" type="NORMAL" x="13" y="10"/>
	<register name="WPIACNT4" type="NORMAL" x="13" y="11"/>
	<register name="WPIACNT5" type="NORMAL" x="13" y="12"/>
	<register name="WPDACTL"  type="NORMAL" x="35" y="1"/>
	<register name="WPDA0"    type="NORMAL" x="35" y="2"/>
	<register name="WPDA1"    type="NORMAL" x="35" y="3"/>
	<register name="WPDACNT0" type="NORMAL" x="35" y="4"/>
	<register name="WPDACNT1" type="NORMAL" x="35" y="5"/>
	<register name="WPSTAT"   type="NORMAL" x="35" y="6"/>
</window>

<window name="Performance Monitor Registers" menu="&amp;Register:&amp;ADSP-BF535 Extended Regs: Performance Monitor Registers" description="" format="Hexadecimal" format-selection="All" type="EMU" help-id="0xD040" help-tag="Performance_Registers_Window.htm">
	<register name="PFCTL"   type="NORMAL" x="13" y="0"/>
	<register name="PFCNTR0" type="NORMAL" x="13" y="1"/>
	<register name="PFCNTR1" type="NORMAL" x="13" y="2"/>
</window>

</register-window-definitions>

<!-- ************************************************************************ -->
<!-- ******* Memory Window Definitions                                        -->
<!-- ************************************************************************ -->

<memory-window-definitions help-chm="\procfrio.chm::/html/">
<window name="BLACKFIN Memory" menu="&amp;Memory:&amp;BLACKFIN Memory" address="0xFF800000" left="0" top="0" right="400" bottom="200" title="BLACKFIN Memory" track="" format="Hexadecimal" format-selection="All" help-id="0x15" help-tag="HID_FRIO_Memory.htm"/>
</memory-window-definitions>

<!-- ************************************************************************ -->
<!-- ******* Memory Definitions                                               -->
<!-- ************************************************************************ -->

<memory-definitions>
	<memory-segment start="0x00000000" end="0x07FFFFFF" width="8" type="PM RAM EXTERNAL" name="BLACKFIN Memory" memory-id="0" description="L3 SDRAM Memory Bank 0"/>
	<memory-segment start="0x08000000" end="0x0FFFFFFF" width="8" type="PM RAM EXTERNAL" name="BLACKFIN Memory" memory-id="0" description="L3 SDRAM Memory Bank 1"/>
	<memory-segment start="0x10000000" end="0x17FFFFFF" width="8" type="PM RAM EXTERNAL" name="BLACKFIN Memory" memory-id="0" description="L3 SDRAM Memory Bank 2"/>
	<memory-segment start="0x18000000" end="0x1FFFFFFF" width="8" type="PM RAM EXTERNAL" name="BLACKFIN Memory" memory-id="0" description="L3 SDRAM Memory Bank 3"/>
	<memory-segment start="0x20000000" end="0x23FFFFFF" width="8" type="PM RAM EXTERNAL" name="BLACKFIN Memory" memory-id="0" description="L3 Async Memory Bank 0"/>
	<memory-segment start="0x24000000" end="0x27FFFFFF" width="8" type="PM RAM EXTERNAL" name="BLACKFIN Memory" memory-id="0" description="L3 Async Memory Bank 1"/>
	<memory-segment start="0x28000000" end="0x2BFFFFFF" width="8" type="PM RAM EXTERNAL" name="BLACKFIN Memory" memory-id="0" description="L3 Async Memory Bank 2"/>
	<memory-segment start="0x2C000000" end="0x2FFFFFFF" width="8" type="PM RAM EXTERNAL" name="BLACKFIN Memory" memory-id="0" description="L3 Async Memory Bank 3"/>
	<memory-segment start="0xE0000000" end="0xE7FFFFFF" width="8" type="PM RAM EXTERNAL" name="BLACKFIN Memory" memory-id="0" description="PCI Memory Space"/>
	<memory-segment start="0xEEFE0000" end="0xEEFEFFFF" width="8" type="PM RAM EXTERNAL" name="BLACKFIN Memory" memory-id="0" description="PCI IO Space"/>
	<memory-segment start="0xEEFFFF00" end="0xEEFFFFFB" width="8" type="PM RAM EXTERNAL" name="BLACKFIN Memory" memory-id="0" description="PCI Configuration Registers"/>
	<memory-segment start="0xEEFFFFFC" end="0xEEFFFFFF" width="8" type="PM RAM EXTERNAL" name="BLACKFIN Memory" memory-id="0" description="PCI Configuration Space Port"/>
	<memory-segment start="0xF0000000" end="0xF003FFFF" width="8" type="PM RAM INTERNAL" name="BLACKFIN Memory" memory-id="0" description="L2 SRAM Memory(256 Kbyte)"/>
	<memory-segment start="0xFF800000" end="0xFF803FFF" width="8" type="DM RAM INTERNAL" name="BLACKFIN Memory" memory-id="0" description="Data Bank A SRAM (16 Kbyte)"/>
	<memory-segment start="0xFF900000" end="0xFF903FFF" width="8" type="DM RAM INTERNAL" name="BLACKFIN Memory" memory-id="0" description="Data Bank B SRAM(16 Kbyte)"/>
	<memory-segment start="0xFFA00000" end="0xFFA03FFF" width="8" type="PM RAM INTERNAL" name="BLACKFIN Memory" memory-id="0" description="Instruction SRAM"/>
	<memory-segment start="0xFFB00000" end="0xFFB00FFF" width="8" type="PM RAM INTERNAL" name="BLACKFIN Memory" memory-id="0" description="Scratch pad SRAM"/>
	<memory-segment start="0xFFC00000" end="0xFFFFFFFF" width="8" type="DM RAM INTERNAL MMR" name="BLACKFIN Memory" memory-id="0" description="MMR registers"/>
</memory-definitions>

	<!-- *********************************************** -->
	<!-- Register resets used by emulator                -->
	<!-- *********************************************** -->
<register-reset-definitions>
	<register name="EBIU_SDRRC" reset-value="0x074A" core="Common" />
	<register name="EBIU_SDBCTL" reset-value="0x01" core="Common" />
	<register name="EBIU_SDGCTL" reset-value="0x0091998F" core="Common" />
</register-reset-definitions>

<!-- ******************************************************************* -->
<!-- ******* Customizations: If you make changes to this file, make a    -->
<!-- ******* copy of your customized file to facilitate future upgrades. -->
<!-- ******************************************************************* -->

</visualdsp-proc-xml>
