#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x190d650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x190d7e0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1919090 .functor NOT 1, L_0x1943f70, C4<0>, C4<0>, C4<0>;
L_0x1943d00 .functor XOR 1, L_0x1943ba0, L_0x1943c60, C4<0>, C4<0>;
L_0x1943e60 .functor XOR 1, L_0x1943d00, L_0x1943dc0, C4<0>, C4<0>;
v0x1940180_0 .net *"_ivl_10", 0 0, L_0x1943dc0;  1 drivers
v0x1940280_0 .net *"_ivl_12", 0 0, L_0x1943e60;  1 drivers
v0x1940360_0 .net *"_ivl_2", 0 0, L_0x1942e60;  1 drivers
v0x1940420_0 .net *"_ivl_4", 0 0, L_0x1943ba0;  1 drivers
v0x1940500_0 .net *"_ivl_6", 0 0, L_0x1943c60;  1 drivers
v0x1940630_0 .net *"_ivl_8", 0 0, L_0x1943d00;  1 drivers
v0x1940710_0 .net "a", 0 0, v0x193d600_0;  1 drivers
v0x19407b0_0 .net "b", 0 0, v0x193d6a0_0;  1 drivers
v0x1940850_0 .net "c", 0 0, v0x193d740_0;  1 drivers
v0x19408f0_0 .var "clk", 0 0;
v0x1940990_0 .net "d", 0 0, v0x193d8b0_0;  1 drivers
v0x1940a30_0 .net "out_dut", 0 0, L_0x1943a40;  1 drivers
v0x1940ad0_0 .net "out_ref", 0 0, L_0x1941990;  1 drivers
v0x1940b70_0 .var/2u "stats1", 159 0;
v0x1940c10_0 .var/2u "strobe", 0 0;
v0x1940cb0_0 .net "tb_match", 0 0, L_0x1943f70;  1 drivers
v0x1940d70_0 .net "tb_mismatch", 0 0, L_0x1919090;  1 drivers
v0x1940e30_0 .net "wavedrom_enable", 0 0, v0x193d9a0_0;  1 drivers
v0x1940ed0_0 .net "wavedrom_title", 511 0, v0x193da40_0;  1 drivers
L_0x1942e60 .concat [ 1 0 0 0], L_0x1941990;
L_0x1943ba0 .concat [ 1 0 0 0], L_0x1941990;
L_0x1943c60 .concat [ 1 0 0 0], L_0x1943a40;
L_0x1943dc0 .concat [ 1 0 0 0], L_0x1941990;
L_0x1943f70 .cmp/eeq 1, L_0x1942e60, L_0x1943e60;
S_0x190d970 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x190d7e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x190e0f0 .functor NOT 1, v0x193d740_0, C4<0>, C4<0>, C4<0>;
L_0x1919950 .functor NOT 1, v0x193d6a0_0, C4<0>, C4<0>, C4<0>;
L_0x19410e0 .functor AND 1, L_0x190e0f0, L_0x1919950, C4<1>, C4<1>;
L_0x1941180 .functor NOT 1, v0x193d8b0_0, C4<0>, C4<0>, C4<0>;
L_0x19412b0 .functor NOT 1, v0x193d600_0, C4<0>, C4<0>, C4<0>;
L_0x19413b0 .functor AND 1, L_0x1941180, L_0x19412b0, C4<1>, C4<1>;
L_0x1941490 .functor OR 1, L_0x19410e0, L_0x19413b0, C4<0>, C4<0>;
L_0x1941550 .functor AND 1, v0x193d600_0, v0x193d740_0, C4<1>, C4<1>;
L_0x1941610 .functor AND 1, L_0x1941550, v0x193d8b0_0, C4<1>, C4<1>;
L_0x19416d0 .functor OR 1, L_0x1941490, L_0x1941610, C4<0>, C4<0>;
L_0x1941840 .functor AND 1, v0x193d6a0_0, v0x193d740_0, C4<1>, C4<1>;
L_0x19418b0 .functor AND 1, L_0x1941840, v0x193d8b0_0, C4<1>, C4<1>;
L_0x1941990 .functor OR 1, L_0x19416d0, L_0x19418b0, C4<0>, C4<0>;
v0x1919300_0 .net *"_ivl_0", 0 0, L_0x190e0f0;  1 drivers
v0x19193a0_0 .net *"_ivl_10", 0 0, L_0x19413b0;  1 drivers
v0x193bdf0_0 .net *"_ivl_12", 0 0, L_0x1941490;  1 drivers
v0x193beb0_0 .net *"_ivl_14", 0 0, L_0x1941550;  1 drivers
v0x193bf90_0 .net *"_ivl_16", 0 0, L_0x1941610;  1 drivers
v0x193c0c0_0 .net *"_ivl_18", 0 0, L_0x19416d0;  1 drivers
v0x193c1a0_0 .net *"_ivl_2", 0 0, L_0x1919950;  1 drivers
v0x193c280_0 .net *"_ivl_20", 0 0, L_0x1941840;  1 drivers
v0x193c360_0 .net *"_ivl_22", 0 0, L_0x19418b0;  1 drivers
v0x193c440_0 .net *"_ivl_4", 0 0, L_0x19410e0;  1 drivers
v0x193c520_0 .net *"_ivl_6", 0 0, L_0x1941180;  1 drivers
v0x193c600_0 .net *"_ivl_8", 0 0, L_0x19412b0;  1 drivers
v0x193c6e0_0 .net "a", 0 0, v0x193d600_0;  alias, 1 drivers
v0x193c7a0_0 .net "b", 0 0, v0x193d6a0_0;  alias, 1 drivers
v0x193c860_0 .net "c", 0 0, v0x193d740_0;  alias, 1 drivers
v0x193c920_0 .net "d", 0 0, v0x193d8b0_0;  alias, 1 drivers
v0x193c9e0_0 .net "out", 0 0, L_0x1941990;  alias, 1 drivers
S_0x193cb40 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x190d7e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x193d600_0 .var "a", 0 0;
v0x193d6a0_0 .var "b", 0 0;
v0x193d740_0 .var "c", 0 0;
v0x193d810_0 .net "clk", 0 0, v0x19408f0_0;  1 drivers
v0x193d8b0_0 .var "d", 0 0;
v0x193d9a0_0 .var "wavedrom_enable", 0 0;
v0x193da40_0 .var "wavedrom_title", 511 0;
S_0x193cde0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x193cb40;
 .timescale -12 -12;
v0x193d040_0 .var/2s "count", 31 0;
E_0x19085a0/0 .event negedge, v0x193d810_0;
E_0x19085a0/1 .event posedge, v0x193d810_0;
E_0x19085a0 .event/or E_0x19085a0/0, E_0x19085a0/1;
E_0x19087f0 .event negedge, v0x193d810_0;
E_0x18f29f0 .event posedge, v0x193d810_0;
S_0x193d140 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x193cb40;
 .timescale -12 -12;
v0x193d340_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x193d420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x193cb40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x193dba0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x190d7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1941af0 .functor NOT 1, v0x193d600_0, C4<0>, C4<0>, C4<0>;
L_0x1941b60 .functor NOT 1, v0x193d6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1941bf0 .functor AND 1, L_0x1941af0, L_0x1941b60, C4<1>, C4<1>;
L_0x1941d00 .functor NOT 1, v0x193d740_0, C4<0>, C4<0>, C4<0>;
L_0x1941da0 .functor AND 1, L_0x1941bf0, L_0x1941d00, C4<1>, C4<1>;
L_0x1941eb0 .functor NOT 1, v0x193d600_0, C4<0>, C4<0>, C4<0>;
L_0x1941f60 .functor AND 1, L_0x1941eb0, v0x193d6a0_0, C4<1>, C4<1>;
L_0x1942020 .functor AND 1, L_0x1941f60, v0x193d8b0_0, C4<1>, C4<1>;
L_0x1942130 .functor OR 1, L_0x1941da0, L_0x1942020, C4<0>, C4<0>;
L_0x1942240 .functor NOT 1, v0x193d600_0, C4<0>, C4<0>, C4<0>;
L_0x1942420 .functor NOT 1, v0x193d740_0, C4<0>, C4<0>, C4<0>;
L_0x19425a0 .functor AND 1, L_0x1942240, L_0x1942420, C4<1>, C4<1>;
L_0x19426d0 .functor AND 1, L_0x19425a0, v0x193d8b0_0, C4<1>, C4<1>;
L_0x19428a0 .functor OR 1, L_0x1942130, L_0x19426d0, C4<0>, C4<0>;
L_0x1942660 .functor AND 1, v0x193d600_0, v0x193d6a0_0, C4<1>, C4<1>;
L_0x1942b40 .functor NOT 1, v0x193d740_0, C4<0>, C4<0>, C4<0>;
L_0x1942c40 .functor AND 1, L_0x1942660, L_0x1942b40, C4<1>, C4<1>;
L_0x1942d50 .functor OR 1, L_0x19428a0, L_0x1942c40, C4<0>, C4<0>;
L_0x1942f00 .functor AND 1, v0x193d600_0, v0x193d6a0_0, C4<1>, C4<1>;
L_0x1942f70 .functor AND 1, L_0x1942f00, v0x193d8b0_0, C4<1>, C4<1>;
L_0x19430e0 .functor OR 1, L_0x1942d50, L_0x1942f70, C4<0>, C4<0>;
L_0x19431f0 .functor AND 1, v0x193d740_0, v0x193d8b0_0, C4<1>, C4<1>;
L_0x1943320 .functor NOT 1, v0x193d6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1943390 .functor AND 1, L_0x19431f0, L_0x1943320, C4<1>, C4<1>;
L_0x1943570 .functor OR 1, L_0x19430e0, L_0x1943390, C4<0>, C4<0>;
L_0x1943680 .functor AND 1, v0x193d740_0, v0x193d8b0_0, C4<1>, C4<1>;
L_0x19437d0 .functor NOT 1, v0x193d600_0, C4<0>, C4<0>, C4<0>;
L_0x1943840 .functor AND 1, L_0x1943680, L_0x19437d0, C4<1>, C4<1>;
L_0x1943a40 .functor OR 1, L_0x1943570, L_0x1943840, C4<0>, C4<0>;
v0x193de90_0 .net *"_ivl_0", 0 0, L_0x1941af0;  1 drivers
v0x193df70_0 .net *"_ivl_10", 0 0, L_0x1941eb0;  1 drivers
v0x193e050_0 .net *"_ivl_12", 0 0, L_0x1941f60;  1 drivers
v0x193e140_0 .net *"_ivl_14", 0 0, L_0x1942020;  1 drivers
v0x193e220_0 .net *"_ivl_16", 0 0, L_0x1942130;  1 drivers
v0x193e350_0 .net *"_ivl_18", 0 0, L_0x1942240;  1 drivers
v0x193e430_0 .net *"_ivl_2", 0 0, L_0x1941b60;  1 drivers
v0x193e510_0 .net *"_ivl_20", 0 0, L_0x1942420;  1 drivers
v0x193e5f0_0 .net *"_ivl_22", 0 0, L_0x19425a0;  1 drivers
v0x193e6d0_0 .net *"_ivl_24", 0 0, L_0x19426d0;  1 drivers
v0x193e7b0_0 .net *"_ivl_26", 0 0, L_0x19428a0;  1 drivers
v0x193e890_0 .net *"_ivl_28", 0 0, L_0x1942660;  1 drivers
v0x193e970_0 .net *"_ivl_30", 0 0, L_0x1942b40;  1 drivers
v0x193ea50_0 .net *"_ivl_32", 0 0, L_0x1942c40;  1 drivers
v0x193eb30_0 .net *"_ivl_34", 0 0, L_0x1942d50;  1 drivers
v0x193ec10_0 .net *"_ivl_36", 0 0, L_0x1942f00;  1 drivers
v0x193ecf0_0 .net *"_ivl_38", 0 0, L_0x1942f70;  1 drivers
v0x193eee0_0 .net *"_ivl_4", 0 0, L_0x1941bf0;  1 drivers
v0x193efc0_0 .net *"_ivl_40", 0 0, L_0x19430e0;  1 drivers
v0x193f0a0_0 .net *"_ivl_42", 0 0, L_0x19431f0;  1 drivers
v0x193f180_0 .net *"_ivl_44", 0 0, L_0x1943320;  1 drivers
v0x193f260_0 .net *"_ivl_46", 0 0, L_0x1943390;  1 drivers
v0x193f340_0 .net *"_ivl_48", 0 0, L_0x1943570;  1 drivers
v0x193f420_0 .net *"_ivl_50", 0 0, L_0x1943680;  1 drivers
v0x193f500_0 .net *"_ivl_52", 0 0, L_0x19437d0;  1 drivers
v0x193f5e0_0 .net *"_ivl_54", 0 0, L_0x1943840;  1 drivers
v0x193f6c0_0 .net *"_ivl_6", 0 0, L_0x1941d00;  1 drivers
v0x193f7a0_0 .net *"_ivl_8", 0 0, L_0x1941da0;  1 drivers
v0x193f880_0 .net "a", 0 0, v0x193d600_0;  alias, 1 drivers
v0x193f920_0 .net "b", 0 0, v0x193d6a0_0;  alias, 1 drivers
v0x193fa10_0 .net "c", 0 0, v0x193d740_0;  alias, 1 drivers
v0x193fb00_0 .net "d", 0 0, v0x193d8b0_0;  alias, 1 drivers
v0x193fbf0_0 .net "out", 0 0, L_0x1943a40;  alias, 1 drivers
S_0x193ff60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x190d7e0;
 .timescale -12 -12;
E_0x1908340 .event anyedge, v0x1940c10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1940c10_0;
    %nor/r;
    %assign/vec4 v0x1940c10_0, 0;
    %wait E_0x1908340;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x193cb40;
T_3 ;
    %fork t_1, S_0x193cde0;
    %jmp t_0;
    .scope S_0x193cde0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x193d040_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x193d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x193d740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x193d6a0_0, 0;
    %assign/vec4 v0x193d600_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18f29f0;
    %load/vec4 v0x193d040_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x193d040_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x193d8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x193d740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x193d6a0_0, 0;
    %assign/vec4 v0x193d600_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x19087f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x193d420;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19085a0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x193d600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x193d6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x193d740_0, 0;
    %assign/vec4 v0x193d8b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x193cb40;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x190d7e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19408f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1940c10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x190d7e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x19408f0_0;
    %inv;
    %store/vec4 v0x19408f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x190d7e0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x193d810_0, v0x1940d70_0, v0x1940710_0, v0x19407b0_0, v0x1940850_0, v0x1940990_0, v0x1940ad0_0, v0x1940a30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x190d7e0;
T_7 ;
    %load/vec4 v0x1940b70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1940b70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1940b70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1940b70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1940b70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1940b70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1940b70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x190d7e0;
T_8 ;
    %wait E_0x19085a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1940b70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1940b70_0, 4, 32;
    %load/vec4 v0x1940cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1940b70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1940b70_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1940b70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1940b70_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1940ad0_0;
    %load/vec4 v0x1940ad0_0;
    %load/vec4 v0x1940a30_0;
    %xor;
    %load/vec4 v0x1940ad0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1940b70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1940b70_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1940b70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1940b70_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/kmap2/iter10/response0/top_module.sv";
