
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (open-tool-forge build) (git sha1 356ec7bb, clang 11.0.3 )


-- Executing script file `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/tech/yosys_script.ys' --

1. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/ARU.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/ARU.v' to AST representation.
Generating RTLIL representation for module `\ARU'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v' to AST representation.
Generating RTLIL representation for module `\IMM'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/INC.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/INC.v' to AST representation.
Generating RTLIL representation for module `\INC'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/LGU.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/LGU.v' to AST representation.
Generating RTLIL representation for module `\LGU'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/mux2to1.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/mux2to1.v' to AST representation.
Generating RTLIL representation for module `\mux2to1'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/mux4to1.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/mux4to1.v' to AST representation.
Generating RTLIL representation for module `\mux4to1'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v' to AST representation.
Generating RTLIL representation for module `\register'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/Tristate.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/Tristate.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/Tristate.v:7)
Generating RTLIL representation for module `\Tristate'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_datapath.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_datapath.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_datapath.v:198)
Warning: Yosys has only limited support for tri-state logic at the moment. (/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_datapath.v:200)
Warning: Yosys has only limited support for tri-state logic at the moment. (/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_datapath.v:204)
Generating RTLIL representation for module `\Datapath'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v' to AST representation.
Generating RTLIL representation for module `\Controller'.
Note: Assuming pure combinatorial block at /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96.5-234.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:236.5-288.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH.v' to AST representation.
Generating RTLIL representation for module `\PUNEH'.
/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH.v:78: Warning: Identifier `\selMEM_PCselMEM_PC' is implicitly declared.
/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH.v:98: Warning: Identifier `\selSET_SR' is implicitly declared.
Successfully finished Verilog frontend.

12. Executing HIERARCHY pass (managing design hierarchy).

12.1. Finding top of design hierarchy..
root of   2 design levels: PUNEH               
root of   0 design levels: Controller          
root of   1 design levels: Datapath            
root of   0 design levels: Tristate            
root of   0 design levels: register            
root of   0 design levels: mux4to1             
root of   0 design levels: mux2to1             
root of   0 design levels: LGU                 
root of   0 design levels: INC                 
root of   0 design levels: IMM                 
root of   0 design levels: ARU                 
Automatically selected PUNEH as design top module.

12.2. Analyzing design hierarchy..
Top module:  \PUNEH
Used module:     \Controller
Used module:     \Datapath
Used module:         \INC
Used module:         \IMM
Used module:         \register
Used module:         \mux4to1
Used module:         \mux2to1
Used module:         \ARU
Used module:         \LGU
Parameter 1 (\N) = 16

12.3. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter 1 (\N) = 16
Generating RTLIL representation for module `$paramod\register\N=s32'00000000000000000000000000010000'.
Parameter 1 (\N) = 16
Found cached RTLIL representation for module `$paramod\register\N=s32'00000000000000000000000000010000'.
Parameter 1 (\N) = 16
Found cached RTLIL representation for module `$paramod\register\N=s32'00000000000000000000000000010000'.
Parameter 1 (\N) = 16
Found cached RTLIL representation for module `$paramod\register\N=s32'00000000000000000000000000010000'.
Parameter 1 (\N) = 1

12.4. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter 1 (\N) = 1
Generating RTLIL representation for module `$paramod\register\N=s32'00000000000000000000000000000001'.
Parameter 1 (\N) = 1
Found cached RTLIL representation for module `$paramod\register\N=s32'00000000000000000000000000000001'.
Parameter 1 (\N) = 1
Found cached RTLIL representation for module `$paramod\register\N=s32'00000000000000000000000000000001'.
Parameter 1 (\N) = 1
Found cached RTLIL representation for module `$paramod\register\N=s32'00000000000000000000000000000001'.
Parameter 1 (\N) = 4

12.5. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter 1 (\N) = 4
Generating RTLIL representation for module `$paramod\register\N=s32'00000000000000000000000000000100'.
Parameter 1 (\N) = 4

12.6. Executing AST frontend in derive mode using pre-parsed AST for module `\mux4to1'.
Parameter 1 (\N) = 4
Generating RTLIL representation for module `$paramod\mux4to1\N=s32'00000000000000000000000000000100'.
Parameter 1 (\N) = 2

12.7. Executing AST frontend in derive mode using pre-parsed AST for module `\mux2to1'.
Parameter 1 (\N) = 2
Generating RTLIL representation for module `$paramod\mux2to1\N=s32'00000000000000000000000000000010'.
Parameter 1 (\N) = 16

12.8. Executing AST frontend in derive mode using pre-parsed AST for module `\mux4to1'.
Parameter 1 (\N) = 16
Generating RTLIL representation for module `$paramod\mux4to1\N=s32'00000000000000000000000000010000'.
Parameter 1 (\N) = 16
Found cached RTLIL representation for module `$paramod\mux4to1\N=s32'00000000000000000000000000010000'.
Parameter 1 (\N) = 16

12.9. Executing AST frontend in derive mode using pre-parsed AST for module `\mux2to1'.
Parameter 1 (\N) = 16
Generating RTLIL representation for module `$paramod\mux2to1\N=s32'00000000000000000000000000010000'.
Parameter 1 (\N) = 16
Found cached RTLIL representation for module `$paramod\mux4to1\N=s32'00000000000000000000000000010000'.
Parameter 1 (\N) = 4

12.10. Executing AST frontend in derive mode using pre-parsed AST for module `\mux2to1'.
Parameter 1 (\N) = 4
Generating RTLIL representation for module `$paramod\mux2to1\N=s32'00000000000000000000000000000100'.
Parameter 1 (\N) = 16
Found cached RTLIL representation for module `$paramod\mux4to1\N=s32'00000000000000000000000000010000'.
Parameter 1 (\N) = 16
Found cached RTLIL representation for module `$paramod\mux2to1\N=s32'00000000000000000000000000010000'.
Parameter 1 (\N) = 16
Found cached RTLIL representation for module `$paramod\mux2to1\N=s32'00000000000000000000000000010000'.

12.11. Analyzing design hierarchy..
Top module:  \PUNEH
Used module:     \Controller
Used module:     \Datapath
Used module:         \INC
Used module:         \IMM
Used module:         $paramod\register\N=s32'00000000000000000000000000010000
Used module:         $paramod\register\N=s32'00000000000000000000000000000001
Used module:         $paramod\register\N=s32'00000000000000000000000000000100
Used module:         $paramod\mux4to1\N=s32'00000000000000000000000000000100
Used module:         $paramod\mux2to1\N=s32'00000000000000000000000000000010
Used module:         $paramod\mux4to1\N=s32'00000000000000000000000000010000
Used module:         $paramod\mux2to1\N=s32'00000000000000000000000000010000
Used module:         $paramod\mux2to1\N=s32'00000000000000000000000000000100
Used module:         \ARU
Used module:         \LGU

12.12. Analyzing design hierarchy..
Top module:  \PUNEH
Used module:     \Controller
Used module:     \Datapath
Used module:         \INC
Used module:         \IMM
Used module:         $paramod\register\N=s32'00000000000000000000000000010000
Used module:         $paramod\register\N=s32'00000000000000000000000000000001
Used module:         $paramod\register\N=s32'00000000000000000000000000000100
Used module:         $paramod\mux4to1\N=s32'00000000000000000000000000000100
Used module:         $paramod\mux2to1\N=s32'00000000000000000000000000000010
Used module:         $paramod\mux4to1\N=s32'00000000000000000000000000010000
Used module:         $paramod\mux2to1\N=s32'00000000000000000000000000010000
Used module:         $paramod\mux2to1\N=s32'00000000000000000000000000000100
Used module:         \ARU
Used module:         \LGU
Removing unused module `\Tristate'.
Removing unused module `\register'.
Removing unused module `\mux4to1'.
Removing unused module `\mux2to1'.
Removed 4 unused modules.

13. Executing SYNTH pass.

13.1. Executing HIERARCHY pass (managing design hierarchy).

13.1.1. Analyzing design hierarchy..
Top module:  \PUNEH
Used module:     \Controller
Used module:     \Datapath
Used module:         \INC
Used module:         \IMM
Used module:         $paramod\register\N=s32'00000000000000000000000000010000
Used module:         $paramod\register\N=s32'00000000000000000000000000000001
Used module:         $paramod\register\N=s32'00000000000000000000000000000100
Used module:         $paramod\mux4to1\N=s32'00000000000000000000000000000100
Used module:         $paramod\mux2to1\N=s32'00000000000000000000000000000010
Used module:         $paramod\mux4to1\N=s32'00000000000000000000000000010000
Used module:         $paramod\mux2to1\N=s32'00000000000000000000000000010000
Used module:         $paramod\mux2to1\N=s32'00000000000000000000000000000100
Used module:         \ARU
Used module:         \LGU

13.1.2. Analyzing design hierarchy..
Top module:  \PUNEH
Used module:     \Controller
Used module:     \Datapath
Used module:         \INC
Used module:         \IMM
Used module:         $paramod\register\N=s32'00000000000000000000000000010000
Used module:         $paramod\register\N=s32'00000000000000000000000000000001
Used module:         $paramod\register\N=s32'00000000000000000000000000000100
Used module:         $paramod\mux4to1\N=s32'00000000000000000000000000000100
Used module:         $paramod\mux2to1\N=s32'00000000000000000000000000000010
Used module:         $paramod\mux4to1\N=s32'00000000000000000000000000010000
Used module:         $paramod\mux2to1\N=s32'00000000000000000000000000010000
Used module:         $paramod\mux2to1\N=s32'00000000000000000000000000000100
Used module:         \ARU
Used module:         \LGU
Removed 0 unused modules.

13.2. Executing PROC pass (convert processes to netlists).

13.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$77 in module $paramod\register\N=s32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$76 in module $paramod\register\N=s32'00000000000000000000000000000001.
Marked 2 switch rules as full_case in process $proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$75 in module $paramod\register\N=s32'00000000000000000000000000010000.
Removed 1 dead cases from process $proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:236$73 in module Controller.
Marked 3 switch rules as full_case in process $proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:236$73 in module Controller.
Removed 1 dead cases from process $proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71 in module Controller.
Marked 6 switch rules as full_case in process $proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71 in module Controller.
Marked 1 switch rules as full_case in process $proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:90$70 in module Controller.
Removed a total of 2 dead cases.

13.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 46 assignments to connections.

13.2.4. Executing PROC_INIT pass (extract init attributes).

13.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod\register\N=s32'00000000000000000000000000000100.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$77'.
Found async reset \rst in `$paramod\register\N=s32'00000000000000000000000000000001.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$76'.
Found async reset \rst in `$paramod\register\N=s32'00000000000000000000000000010000.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$75'.
Found async reset \rst in `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:90$70'.

13.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\register\N=s32'00000000000000000000000000000100.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$77'.
     1/1: $0\out[3:0]
Creating decoders for process `$paramod\register\N=s32'00000000000000000000000000000001.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$76'.
     1/1: $0\out[0:0]
Creating decoders for process `$paramod\register\N=s32'00000000000000000000000000010000.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$75'.
     1/1: $0\out[15:0]
Creating decoders for process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:236$73'.
     1/3: $3\nstate[1:0]
     2/3: $2\nstate[1:0]
     3/3: $1\nstate[1:0]
Creating decoders for process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
     1/147: $6\selINC_PC[0:0]
     2/147: $6\INC1[0:0]
     3/147: $3\selARU_SR[0:0]
     4/147: $3\selMEM_LGU[0:0]
     5/147: $3\selMEM_AC[0:0]
     6/147: $5\ADD[0:0]
     7/147: $3\selIR_ADR[0:0]
     8/147: $3\selAC_MEM[0:0]
     9/147: $3\writeMEM[0:0]
    10/147: $6\ldPC[0:0]
    11/147: $5\selARU_AC[0:0]
    12/147: $2\selIN_MEM[0:0]
    13/147: $3\readMEM[0:0]
    14/147: $3\seldataBus[0:0]
    15/147: $3\conOF[0:0]
    16/147: $5\ldAC[0:0]
    17/147: $3\selMO_ARU[0:0]
    18/147: $2\selIN_ADR[0:0]
    19/147: $5\ldSR[3:0]
    20/147: $3\INC1[0:0]
    21/147: $5\selINC_PC[0:0]
    22/147: $5\ldPC[0:0]
    23/147: $4\INC2[0:0]
    24/147: $3\SE12bits[0:0]
    25/147: $4\ADD[0:0]
    26/147: $4\ldOF[0:0]
    27/147: $4\zeroAC[0:0]
    28/147: $4\selIMM_PC[0:0]
    29/147: $4\ldAC[0:0]
    30/147: $4\ldPC[0:0]
    31/147: $4\selLOP[0:0]
    32/147: $4\ldSR[3:0]
    33/147: $4\sel1_ARU[0:0]
    34/147: $4\selLGU_SR[0:0]
    35/147: $4\NOT[0:0]
    36/147: $4\selINC_PC[0:0]
    37/147: $4\selLGU_AC[0:0]
    38/147: $4\selPC_OF[0:0]
    39/147: $4\selARU_AC[0:0]
    40/147: $3\ldOF[0:0]
    41/147: $3\selIMM_LGU[0:0]
    42/147: $3\ldAC[0:0]
    43/147: $4\INC1[0:0]
    44/147: $3\selIMM_OF[0:0]
    45/147: $3\selLGU_AC[0:0]
    46/147: $3\selINC_PC[0:0]
    47/147: $3\selLGU_SR[0:0]
    48/147: $3\ldSR[3:0]
    49/147: $3\INC2[0:0]
    50/147: $3\selPC_OF[0:0]
    51/147: $3\selIMM_PC[0:0]
    52/147: $3\selSET_SR[0:0]
    53/147: $3\selARU_AC[0:0]
    54/147: $3\zeroAC[0:0]
    55/147: $3\ldPC[0:0]
    56/147: $3\SHF[1:0]
    57/147: $3\sel1_ARU[0:0]
    58/147: $5\INC1[0:0]
    59/147: $3\NOT[0:0]
    60/147: $3\selLOP[0:0]
    61/147: $3\ADD[0:0]
    62/147: $2\conOF[0:0]
    63/147: $2\selMEM_IN[0:0]
    64/147: $2\selMEM_PC[0:0]
    65/147: $2\selMEM_AC[0:0]
    66/147: $2\selIMM_AC[0:0]
    67/147: $2\selMO_ARU[0:0]
    68/147: $2\INC1[0:0]
    69/147: $2\selAC_MEM[0:0]
    70/147: $2\ldPC[0:0]
    71/147: $2\SE4bits[0:0]
    72/147: $2\selPC_MEM[0:0]
    73/147: $2\writeMEM[0:0]
    74/147: $2\readMEM[0:0]
    75/147: $2\selSET_SR[0:0]
    76/147: $2\INC2[0:0]
    77/147: $2\ldAC[0:0]
    78/147: $2\selLGU_SR[0:0]
    79/147: $2\seldataBus[0:0]
    80/147: $2\selIMM_OF[0:0]
    81/147: $2\selPC_OF[0:0]
    82/147: $2\ldOF[0:0]
    83/147: $2\selINC_IN[0:0]
    84/147: $2\selINC_PC[0:0]
    85/147: $2\ldIN[0:0]
    86/147: $2\selIMM_PC[0:0]
    87/147: $2\selIR_ADR[0:0]
    88/147: $2\selARU_SR[0:0]
    89/147: $2\MUL[0:0]
    90/147: $2\selIMM_LGU[0:0]
    91/147: $2\zeroAC[0:0]
    92/147: $2\selARU_AC[0:0]
    93/147: $2\AND[0:0]
    94/147: $2\sel1_ARU[0:0]
    95/147: $2\SHF[1:0]
    96/147: $2\NOT[0:0]
    97/147: $2\selLGU_AC[0:0]
    98/147: $2\selLOP[0:0]
    99/147: $2\SE12bits[0:0]
   100/147: $2\selMEM_LGU[0:0]
   101/147: $2\ldSR[3:0]
   102/147: $2\ADD[0:0]
   103/147: $1\selPC_ADR[0:0]
   104/147: $1\ldIR[0:0]
   105/147: $1\readMEM[0:0]
   106/147: $1\writeMEM[0:0]
   107/147: $1\selPC_MEM[0:0]
   108/147: $1\selIN_MEM[0:0]
   109/147: $1\ldSR[3:0]
   110/147: $1\selMO_ARU[0:0]
   111/147: $1\selARU_SR[0:0]
   112/147: $1\selLGU_SR[0:0]
   113/147: $1\selSET_SR[0:0]
   114/147: $1\INC2[0:0]
   115/147: $1\INC1[0:0]
   116/147: $1\seldataBus[0:0]
   117/147: $1\selIR_ADR[0:0]
   118/147: $1\selAC_MEM[0:0]
   119/147: $1\selIN_ADR[0:0]
   120/147: $1\selIMM_OF[0:0]
   121/147: $1\selPC_OF[0:0]
   122/147: $1\ldOF[0:0]
   123/147: $1\selMEM_IN[0:0]
   124/147: $1\selINC_IN[0:0]
   125/147: $1\ldIN[0:0]
   126/147: $1\selIMM_PC[0:0]
   127/147: $1\selMEM_PC[0:0]
   128/147: $1\selINC_PC[0:0]
   129/147: $1\ldPC[0:0]
   130/147: $1\selLGU_AC[0:0]
   131/147: $1\selARU_AC[0:0]
   132/147: $1\selMEM_AC[0:0]
   133/147: $1\selIMM_AC[0:0]
   134/147: $1\zeroAC[0:0]
   135/147: $1\ldAC[0:0]
   136/147: $1\selMEM_LGU[0:0]
   137/147: $1\selIMM_LGU[0:0]
   138/147: $1\sel1_ARU[0:0]
   139/147: $1\SHF[1:0]
   140/147: $1\NOT[0:0]
   141/147: $1\AND[0:0]
   142/147: $1\selLOP[0:0]
   143/147: $1\SE4bits[0:0]
   144/147: $1\SE12bits[0:0]
   145/147: $1\conOF[0:0]
   146/147: $1\MUL[0:0]
   147/147: $1\ADD[0:0]
Creating decoders for process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:90$70'.
     1/1: $0\pstate[1:0]

13.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Controller.\nstate' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:236$73'.
No latch inferred for signal `\Controller.\ADD' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\MUL' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\conOF' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\SE12bits' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\SE4bits' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selLOP' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\AND' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\NOT' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\SHF' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\sel1_ARU' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selIMM_LGU' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selMEM_LGU' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\ldAC' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\zeroAC' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selIMM_AC' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selMEM_AC' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selARU_AC' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selLGU_AC' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\ldPC' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selINC_PC' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selMEM_PC' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selIMM_PC' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\ldIN' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selINC_IN' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selMEM_IN' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\ldIR' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\ldOF' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selPC_OF' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selIMM_OF' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selIN_ADR' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selPC_ADR' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selAC_MEM' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selIR_ADR' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\seldataBus' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\INC1' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\INC2' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selSET_SR' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selLGU_SR' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selARU_SR' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selMO_ARU' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\ldSR' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selIN_MEM' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\selPC_MEM' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\readMEM' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
No latch inferred for signal `\Controller.\writeMEM' from process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.

13.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\register\N=s32'00000000000000000000000000000100.\out' using process `$paramod\register\N=s32'00000000000000000000000000000100.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$77'.
  created $adff cell `$procdff$1998' with positive edge clock and positive level reset.
Creating register for signal `$paramod\register\N=s32'00000000000000000000000000000001.\out' using process `$paramod\register\N=s32'00000000000000000000000000000001.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$76'.
  created $adff cell `$procdff$1999' with positive edge clock and positive level reset.
Creating register for signal `$paramod\register\N=s32'00000000000000000000000000010000.\out' using process `$paramod\register\N=s32'00000000000000000000000000010000.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$75'.
  created $adff cell `$procdff$2000' with positive edge clock and positive level reset.
Creating register for signal `\Controller.\pstate' using process `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:90$70'.
  created $adff cell `$procdff$2001' with positive edge clock and positive level reset.

13.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\register\N=s32'00000000000000000000000000000100.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$77'.
Removing empty process `$paramod\register\N=s32'00000000000000000000000000000100.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$77'.
Found and cleaned up 2 empty switches in `$paramod\register\N=s32'00000000000000000000000000000001.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$76'.
Removing empty process `$paramod\register\N=s32'00000000000000000000000000000001.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$76'.
Found and cleaned up 2 empty switches in `$paramod\register\N=s32'00000000000000000000000000010000.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$75'.
Removing empty process `$paramod\register\N=s32'00000000000000000000000000010000.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/register.v:12$75'.
Found and cleaned up 3 empty switches in `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:236$73'.
Removing empty process `Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:236$73'.
Found and cleaned up 6 empty switches in `\Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
Removing empty process `Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:96$71'.
Removing empty process `Controller.$proc$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/PUNEH_controller.v:90$70'.
Cleaned up 15 empty switches.

13.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux4to1\N=s32'00000000000000000000000000000100.
<suppressed ~5 debug messages>
Optimizing module $paramod\register\N=s32'00000000000000000000000000000100.
Optimizing module $paramod\register\N=s32'00000000000000000000000000000001.
Optimizing module $paramod\register\N=s32'00000000000000000000000000010000.
Optimizing module PUNEH.
Optimizing module Controller.
<suppressed ~54 debug messages>
Optimizing module Datapath.
Optimizing module $paramod\mux2to1\N=s32'00000000000000000000000000000100.
<suppressed ~3 debug messages>
Optimizing module $paramod\mux2to1\N=s32'00000000000000000000000000010000.
<suppressed ~3 debug messages>
Optimizing module $paramod\mux4to1\N=s32'00000000000000000000000000010000.
<suppressed ~5 debug messages>
Optimizing module $paramod\mux2to1\N=s32'00000000000000000000000000000010.
<suppressed ~3 debug messages>
Optimizing module LGU.
<suppressed ~3 debug messages>
Optimizing module INC.
Optimizing module IMM.
<suppressed ~4 debug messages>
Optimizing module ARU.
<suppressed ~2 debug messages>

13.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\mux4to1\N=s32'00000000000000000000000000000100.
Deleting now unused module $paramod\register\N=s32'00000000000000000000000000000100.
Deleting now unused module $paramod\register\N=s32'00000000000000000000000000000001.
Deleting now unused module $paramod\register\N=s32'00000000000000000000000000010000.
Deleting now unused module Controller.
Deleting now unused module Datapath.
Deleting now unused module $paramod\mux2to1\N=s32'00000000000000000000000000000100.
Deleting now unused module $paramod\mux2to1\N=s32'00000000000000000000000000010000.
Deleting now unused module $paramod\mux4to1\N=s32'00000000000000000000000000010000.
Deleting now unused module $paramod\mux2to1\N=s32'00000000000000000000000000000010.
Deleting now unused module LGU.
Deleting now unused module INC.
Deleting now unused module IMM.
Deleting now unused module ARU.
<suppressed ~26 debug messages>

13.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.
<suppressed ~12 debug messages>

13.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..
Removed 48 unused cells and 421 unused wires.
<suppressed ~58 debug messages>

13.6. Executing CHECK pass (checking for obvious problems).
Checking module PUNEH...
Warning: Wire PUNEH.\DP.mux5.sel1 is used but has no driver.
Found and reported 1 problems.

13.7. Executing OPT pass (performing simple optimizations).

13.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

13.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
<suppressed ~2733 debug messages>
Removed a total of 911 cells.

13.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\CU.$procmux$333.
    dead port 2/2 on $mux $flatten\CU.$procmux$335.
    dead port 2/2 on $mux $flatten\CU.$procmux$337.
    dead port 2/2 on $mux $flatten\CU.$procmux$1815.
    dead port 2/2 on $mux $flatten\CU.$procmux$346.
    dead port 2/2 on $mux $flatten\CU.$procmux$153.
    dead port 2/2 on $mux $flatten\CU.$procmux$348.
    dead port 2/2 on $mux $flatten\CU.$procmux$350.
    dead port 2/2 on $mux $flatten\CU.$procmux$359.
    dead port 2/2 on $mux $flatten\CU.$procmux$361.
    dead port 2/2 on $mux $flatten\CU.$procmux$363.
    dead port 2/2 on $mux $flatten\CU.$procmux$375.
    dead port 2/2 on $mux $flatten\CU.$procmux$1710.
    dead port 2/2 on $mux $flatten\CU.$procmux$377.
    dead port 2/2 on $mux $flatten\CU.$procmux$1458.
    dead port 2/2 on $mux $flatten\CU.$procmux$390.
    dead port 2/2 on $mux $flatten\CU.$procmux$183.
    dead port 2/2 on $mux $flatten\CU.$procmux$392.
    dead port 2/2 on $mux $flatten\CU.$procmux$394.
    dead port 2/2 on $mux $flatten\CU.$procmux$411.
    dead port 2/2 on $mux $flatten\CU.$procmux$413.
    dead port 2/2 on $mux $flatten\CU.$procmux$415.
    dead port 2/2 on $mux $flatten\CU.$procmux$430.
    dead port 2/2 on $mux $flatten\CU.$procmux$432.
    dead port 2/2 on $mux $flatten\CU.$procmux$1059.
    dead port 2/2 on $mux $flatten\CU.$procmux$434.
    dead port 2/2 on $mux $flatten\CU.$procmux$450.
    dead port 2/2 on $mux $flatten\CU.$procmux$452.
    dead port 2/2 on $mux $flatten\CU.$procmux$454.
    dead port 2/2 on $mux $flatten\CU.$procmux$468.
    dead port 2/2 on $mux $flatten\CU.$procmux$470.
    dead port 2/2 on $mux $flatten\CU.$procmux$1038.
    dead port 2/2 on $mux $flatten\CU.$procmux$472.
    dead port 2/2 on $mux $flatten\CU.$procmux$1353.
    dead port 2/2 on $mux $flatten\CU.$procmux$488.
    dead port 2/2 on $mux $flatten\CU.$procmux$1542.
    dead port 2/2 on $mux $flatten\CU.$procmux$490.
    dead port 2/2 on $mux $flatten\CU.$procmux$492.
    dead port 2/2 on $mux $flatten\CU.$procmux$1626.
    dead port 2/2 on $mux $flatten\CU.$procmux$1122.
    dead port 2/2 on $mux $flatten\CU.$procmux$508.
    dead port 2/2 on $mux $flatten\CU.$procmux$510.
    dead port 2/2 on $mux $flatten\CU.$procmux$512.
    dead port 2/2 on $mux $flatten\CU.$procmux$527.
    dead port 2/2 on $mux $flatten\CU.$procmux$529.
    dead port 2/2 on $mux $flatten\CU.$procmux$531.
    dead port 2/2 on $mux $flatten\CU.$procmux$1731.
    dead port 2/2 on $mux $flatten\CU.$procmux$544.
    dead port 2/2 on $mux $flatten\CU.$procmux$546.
    dead port 2/2 on $mux $flatten\CU.$procmux$548.
    dead port 2/2 on $mux $flatten\CU.$procmux$563.
    dead port 2/2 on $mux $flatten\CU.$procmux$565.
    dead port 2/2 on $mux $flatten\CU.$procmux$567.
    dead port 2/2 on $mux $flatten\CU.$procmux$1290.
    dead port 2/2 on $mux $flatten\CU.$procmux$581.
    dead port 2/2 on $mux $flatten\CU.$procmux$583.
    dead port 2/2 on $mux $flatten\CU.$procmux$585.
    dead port 2/2 on $mux $flatten\CU.$procmux$601.
    dead port 2/2 on $mux $flatten\CU.$procmux$603.
    dead port 2/2 on $mux $flatten\CU.$procmux$1416.
    dead port 2/2 on $mux $flatten\CU.$procmux$605.
    dead port 2/2 on $mux $flatten\CU.$procmux$190.
    dead port 2/2 on $mux $flatten\CU.$procmux$619.
    dead port 2/2 on $mux $flatten\CU.$procmux$621.
    dead port 2/2 on $mux $flatten\CU.$procmux$1479.
    dead port 2/2 on $mux $flatten\CU.$procmux$623.
    dead port 2/2 on $mux $flatten\CU.$procmux$640.
    dead port 2/2 on $mux $flatten\CU.$procmux$642.
    dead port 2/2 on $mux $flatten\CU.$procmux$644.
    dead port 2/2 on $mux $flatten\CU.$procmux$657.
    dead port 2/2 on $mux $flatten\CU.$procmux$659.
    dead port 2/2 on $mux $flatten\CU.$procmux$1164.
    dead port 2/2 on $mux $flatten\CU.$procmux$661.
    dead port 2/2 on $mux $flatten\CU.$procmux$1647.
    dead port 2/2 on $mux $flatten\CU.$procmux$674.
    dead port 2/2 on $mux $flatten\CU.$procmux$676.
    dead port 2/2 on $mux $flatten\CU.$procmux$1248.
    dead port 2/2 on $mux $flatten\CU.$procmux$1752.
    dead port 2/2 on $mux $flatten\CU.$procmux$687.
    dead port 2/2 on $mux $flatten\CU.$procmux$1563.
    dead port 2/2 on $mux $flatten\CU.$procmux$689.
    dead port 2/2 on $mux $flatten\CU.$procmux$701.
    dead port 2/2 on $mux $flatten\CU.$procmux$703.
    dead port 2/2 on $mux $flatten\CU.$procmux$176.
    dead port 2/2 on $mux $flatten\CU.$procmux$719.
    dead port 2/2 on $mux $flatten\CU.$procmux$721.
    dead port 2/2 on $mux $flatten\CU.$procmux$1206.
    dead port 2/2 on $mux $flatten\CU.$procmux$723.
    dead port 2/2 on $mux $flatten\CU.$procmux$736.
    dead port 2/2 on $mux $flatten\CU.$procmux$738.
    dead port 2/2 on $mux $flatten\CU.$procmux$1101.
    dead port 2/2 on $mux $flatten\CU.$procmux$750.
    dead port 2/2 on $mux $flatten\CU.$procmux$752.
    dead port 2/2 on $mux $flatten\CU.$procmux$1374.
    dead port 2/2 on $mux $flatten\CU.$procmux$761.
    dead port 2/2 on $mux $flatten\CU.$procmux$763.
    dead port 2/2 on $mux $flatten\CU.$procmux$775.
    dead port 2/2 on $mux $flatten\CU.$procmux$777.
    dead port 2/2 on $mux $flatten\CU.$procmux$785.
    dead port 2/2 on $mux $flatten\CU.$procmux$787.
    dead port 2/2 on $mux $flatten\CU.$procmux$1668.
    dead port 2/2 on $mux $flatten\CU.$procmux$795.
    dead port 2/2 on $mux $flatten\CU.$procmux$797.
    dead port 2/2 on $mux $flatten\CU.$procmux$1500.
    dead port 2/2 on $mux $flatten\CU.$procmux$1773.
    dead port 2/2 on $mux $flatten\CU.$procmux$809.
    dead port 2/2 on $mux $flatten\CU.$procmux$811.
    dead port 2/2 on $mux $flatten\CU.$procmux$167.
    dead port 2/2 on $mux $flatten\CU.$procmux$823.
    dead port 2/2 on $mux $flatten\CU.$procmux$825.
    dead port 2/2 on $mux $flatten\CU.$procmux$832.
    dead port 2/2 on $mux $flatten\CU.$procmux$200.
    dead port 2/2 on $mux $flatten\CU.$procmux$834.
    dead port 2/2 on $mux $flatten\CU.$procmux$846.
    dead port 2/2 on $mux $flatten\CU.$procmux$848.
    dead port 2/2 on $mux $flatten\CU.$procmux$207.
    dead port 2/2 on $mux $flatten\CU.$procmux$1437.
    dead port 2/2 on $mux $flatten\CU.$procmux$860.
    dead port 2/2 on $mux $flatten\CU.$procmux$862.
    dead port 2/2 on $mux $flatten\CU.$procmux$1584.
    dead port 2/2 on $mux $flatten\CU.$procmux$215.
    dead port 2/2 on $mux $flatten\CU.$procmux$871.
    dead port 2/2 on $mux $flatten\CU.$procmux$873.
    dead port 2/2 on $mux $flatten\CU.$procmux$224.
    dead port 2/2 on $mux $flatten\CU.$procmux$1311.
    dead port 2/2 on $mux $flatten\CU.$procmux$883.
    dead port 2/2 on $mux $flatten\CU.$procmux$885.
    dead port 2/2 on $mux $flatten\CU.$procmux$897.
    dead port 2/2 on $mux $flatten\CU.$procmux$233.
    dead port 2/2 on $mux $flatten\CU.$procmux$899.
    dead port 2/2 on $mux $flatten\CU.$procmux$908.
    dead port 2/2 on $mux $flatten\CU.$procmux$242.
    dead port 2/2 on $mux $flatten\CU.$procmux$910.
    dead port 2/2 on $mux $flatten\CU.$procmux$1080.
    dead port 2/2 on $mux $flatten\CU.$procmux$912.
    dead port 2/2 on $mux $flatten\CU.$procmux$1143.
    dead port 2/2 on $mux $flatten\CU.$procmux$924.
    dead port 2/2 on $mux $flatten\CU.$procmux$249.
    dead port 2/2 on $mux $flatten\CU.$procmux$926.
    dead port 2/2 on $mux $flatten\CU.$procmux$938.
    dead port 2/2 on $mux $flatten\CU.$procmux$940.
    dead port 2/2 on $mux $flatten\CU.$procmux$257.
    dead port 2/2 on $mux $flatten\CU.$procmux$952.
    dead port 2/2 on $mux $flatten\CU.$procmux$954.
    dead port 2/2 on $mux $flatten\CU.$procmux$1794.
    dead port 2/2 on $mux $flatten\CU.$procmux$1689.
    dead port 2/2 on $mux $flatten\CU.$procmux$265.
    dead port 2/2 on $mux $flatten\CU.$procmux$282.
    dead port 2/2 on $mux $flatten\CU.$procmux$1269.
    dead port 2/2 on $mux $flatten\CU.$procmux$290.
    dead port 2/2 on $mux $flatten\CU.$procmux$145.
    dead port 2/2 on $mux $flatten\CU.$procmux$297.
    dead port 2/2 on $mux $flatten\CU.$procmux$975.
    dead port 2/2 on $mux $flatten\CU.$procmux$1521.
    dead port 2/2 on $mux $flatten\CU.$procmux$1185.
    dead port 2/2 on $mux $flatten\CU.$procmux$306.
    dead port 2/2 on $mux $flatten\CU.$procmux$1227.
    dead port 2/2 on $mux $flatten\CU.$procmux$313.
    dead port 2/2 on $mux $flatten\CU.$procmux$1605.
    dead port 2/2 on $mux $flatten\CU.$procmux$322.
    dead port 2/2 on $mux $flatten\CU.$procmux$1395.
    dead port 2/2 on $mux $flatten\CU.$procmux$324.
    dead port 2/2 on $mux $flatten\CU.$procmux$996.
Removed 163 multiplexer ports.
<suppressed ~62 debug messages>

13.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
    New ctrl vector for $pmux cell $flatten\CU.$procmux$370: $auto$opt_reduce.cc:134:opt_mux$2003
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1756: { $auto$opt_reduce.cc:134:opt_mux$2007 $auto$opt_reduce.cc:134:opt_mux$2005 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$696: { $flatten\CU.$procmux$321_CMP $auto$opt_reduce.cc:134:opt_mux$2009 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1168: { $flatten\CU.$procmux$1023_CMP $auto$opt_reduce.cc:134:opt_mux$2011 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1567: { $auto$opt_reduce.cc:134:opt_mux$2013 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1630: { $auto$opt_reduce.cc:134:opt_mux$2015 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1252: { $auto$opt_reduce.cc:134:opt_mux$2017 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1462: { $auto$opt_reduce.cc:134:opt_mux$2021 $auto$opt_reduce.cc:134:opt_mux$2019 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$524: $auto$opt_reduce.cc:134:opt_mux$2023
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1546: { $auto$opt_reduce.cc:134:opt_mux$2027 $auto$opt_reduce.cc:134:opt_mux$2025 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1357: { $auto$opt_reduce.cc:134:opt_mux$2029 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1210: { $auto$opt_reduce.cc:134:opt_mux$2033 $auto$opt_reduce.cc:134:opt_mux$2031 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$745: { $flatten\CU.$procmux$321_CMP $auto$opt_reduce.cc:134:opt_mux$2035 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1378: { $auto$opt_reduce.cc:134:opt_mux$2037 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1105: { $flatten\CU.$procmux$1034_CMP $auto$opt_reduce.cc:134:opt_mux$2039 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1126: { $auto$opt_reduce.cc:134:opt_mux$2043 $auto$opt_reduce.cc:134:opt_mux$2041 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1735: { $auto$opt_reduce.cc:134:opt_mux$2045 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$560: $auto$opt_reduce.cc:134:opt_mux$2047
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1042: { $flatten\CU.$procmux$1037_CMP $auto$opt_reduce.cc:134:opt_mux$2049 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1777: { $auto$opt_reduce.cc:134:opt_mux$2055 $auto$opt_reduce.cc:134:opt_mux$2053 $auto$opt_reduce.cc:134:opt_mux$2051 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1672: { $auto$opt_reduce.cc:134:opt_mux$2057 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1504: { $auto$opt_reduce.cc:134:opt_mux$2061 $auto$opt_reduce.cc:134:opt_mux$2059 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1231: { $auto$opt_reduce.cc:134:opt_mux$2063 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1294: { $auto$opt_reduce.cc:134:opt_mux$2067 $auto$opt_reduce.cc:134:opt_mux$2065 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$868: $flatten\CU.$procmux$320_CMP
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1588: { $auto$opt_reduce.cc:134:opt_mux$2071 $auto$opt_reduce.cc:134:opt_mux$2069 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1399: { $flatten\CU.$procmux$1032_CMP $auto$opt_reduce.cc:134:opt_mux$2073 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1063: { $auto$opt_reduce.cc:134:opt_mux$2077 $auto$opt_reduce.cc:134:opt_mux$2075 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1021: { $flatten\CU.$procmux$1036_CMP $auto$opt_reduce.cc:134:opt_mux$2079 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$230: $auto$opt_reduce.cc:134:opt_mux$2081
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1441: { $auto$opt_reduce.cc:134:opt_mux$2085 $auto$opt_reduce.cc:134:opt_mux$2083 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$465: $auto$opt_reduce.cc:134:opt_mux$2087
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1336: { $auto$opt_reduce.cc:134:opt_mux$2089 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1483: { $auto$opt_reduce.cc:134:opt_mux$2093 $auto$opt_reduce.cc:134:opt_mux$2091 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1147: { $auto$opt_reduce.cc:134:opt_mux$2097 $auto$opt_reduce.cc:134:opt_mux$2095 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$262: $auto$opt_reduce.cc:134:opt_mux$2099
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1420: { $auto$opt_reduce.cc:134:opt_mux$2103 $auto$opt_reduce.cc:134:opt_mux$2101 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1189: { $auto$opt_reduce.cc:134:opt_mux$2107 $auto$opt_reduce.cc:134:opt_mux$2105 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$958: { $auto$opt_reduce.cc:134:opt_mux$2111 $auto$opt_reduce.cc:134:opt_mux$2109 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1714: { $auto$opt_reduce.cc:134:opt_mux$2113 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1798: { $auto$opt_reduce.cc:134:opt_mux$2117 $auto$opt_reduce.cc:134:opt_mux$2115 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$128: { $auto$opt_reduce.cc:134:opt_mux$2121 $auto$opt_reduce.cc:134:opt_mux$2119 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$287: $auto$opt_reduce.cc:134:opt_mux$2123
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1693: { $auto$opt_reduce.cc:134:opt_mux$2127 $auto$opt_reduce.cc:134:opt_mux$2125 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1084: { $auto$opt_reduce.cc:134:opt_mux$2131 $auto$opt_reduce.cc:134:opt_mux$2129 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1273: { $auto$opt_reduce.cc:134:opt_mux$2135 $auto$opt_reduce.cc:134:opt_mux$2133 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$302: $auto$opt_reduce.cc:134:opt_mux$2137
    New ctrl vector for $pmux cell $flatten\CU.$procmux$979: { $auto$opt_reduce.cc:134:opt_mux$2141 $auto$opt_reduce.cc:134:opt_mux$2139 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1651: { $auto$opt_reduce.cc:134:opt_mux$2143 $flatten\CU.$procmux$1022_CMP }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1525: { $flatten\CU.$procmux$1026_CMP $auto$opt_reduce.cc:134:opt_mux$2145 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$683: $auto$opt_reduce.cc:134:opt_mux$2147
    New ctrl vector for $pmux cell $flatten\CU.$procmux$1609: { $auto$opt_reduce.cc:134:opt_mux$2151 $auto$opt_reduce.cc:134:opt_mux$2149 }
  Optimizing cells in module \PUNEH.
Performed a total of 52 changes.

13.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

13.7.6. Executing OPT_DFF pass (perform DFF optimizations).

13.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..
Removed 0 unused cells and 1115 unused wires.
<suppressed ~1 debug messages>

13.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

13.7.9. Rerunning OPT passes. (Maybe there is more to do..)

13.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

13.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

13.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

13.7.13. Executing OPT_DFF pass (perform DFF optimizations).

13.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

13.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

13.7.16. Finished OPT passes. (There is nothing left to do.)

13.8. Executing FSM pass (extract and optimize FSM).

13.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking PUNEH.CU.pstate as FSM state register:
    Circuit seems to be self-resetting.

13.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

13.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

13.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

13.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

13.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

13.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

13.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13.9. Executing OPT pass (performing simple optimizations).

13.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

13.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

13.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~70 debug messages>

13.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

13.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

13.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\DP.\SR_Z.$procdff$1999 ($adff) from module PUNEH (D = \DP.mux10.out [3], Q = \DP.SR_Z.out).
Adding EN signal on $flatten\DP.\SR_V.$procdff$1999 ($adff) from module PUNEH (D = \DP.mux10.out [0], Q = \DP.SR_V.out).
Adding EN signal on $flatten\DP.\SR_N.$procdff$1999 ($adff) from module PUNEH (D = \DP.mux10.out [2], Q = \DP.SR_N.out).
Adding EN signal on $flatten\DP.\SR_C.$procdff$1999 ($adff) from module PUNEH (D = \DP.mux10.out [1], Q = \DP.SR_C.out).
Adding EN signal on $flatten\DP.\PC.$procdff$2000 ($adff) from module PUNEH (D = \DP.PC.in, Q = \DP.PC.out).
Adding EN signal on $flatten\DP.\OF.$procdff$1998 ($adff) from module PUNEH (D = \DP.OF.in, Q = \DP.OF.out).
Adding EN signal on $flatten\DP.\IR.$procdff$2000 ($adff) from module PUNEH (D = \dataBusIn, Q = \DP.IR.out).
Adding EN signal on $flatten\DP.\IN.$procdff$2000 ($adff) from module PUNEH (D = \DP.IN.in, Q = \DP.IN.out).
Adding EN signal on $flatten\DP.\AC.$procdff$2000 ($adff) from module PUNEH (D = $flatten\DP.\AC.$0\out[15:0], Q = \DP.AC.out).

13.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

13.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.
<suppressed ~1 debug messages>

13.9.9. Rerunning OPT passes. (Maybe there is more to do..)

13.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

13.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

13.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

13.9.13. Executing OPT_DFF pass (perform DFF optimizations).

13.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

13.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

13.9.16. Finished OPT passes. (There is nothing left to do.)

13.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from mux cell PUNEH.$flatten\DP.\mux9.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/mux2to1.v:13$90 ($mux).
Removed top 1 bits (of 2) from port B of cell PUNEH.$flatten\DP.\LGU.$eq$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/LGU.v:15$32 ($eq).
Removed top 1 bits (of 2) from port B of cell PUNEH.$flatten\DP.\DATA_INC.$add$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/INC.v:8$25 ($add).
Removed cell PUNEH.$flatten\DP.\AC.$procmux$121 ($mux).
Removed top 1 bits (of 2) from port B of cell PUNEH.$flatten\CU.$procmux$1039_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell PUNEH.$flatten\CU.$procmux$1036_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell PUNEH.$flatten\CU.$procmux$1035_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell PUNEH.$flatten\CU.$procmux$1034_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell PUNEH.$flatten\CU.$procmux$1033_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell PUNEH.$flatten\CU.$procmux$1032_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell PUNEH.$flatten\CU.$procmux$1031_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell PUNEH.$flatten\CU.$procmux$1030_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell PUNEH.$flatten\CU.$procmux$783_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell PUNEH.$flatten\CU.$procmux$467_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell PUNEH.$flatten\CU.$procmux$449_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell PUNEH.$flatten\CU.$procmux$429_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell PUNEH.$flatten\CU.$procmux$373_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell PUNEH.$flatten\CU.$procmux$372_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell PUNEH.$flatten\CU.$procmux$371_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell PUNEH.$flatten\CU.$procmux$321_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell PUNEH.$flatten\CU.$procmux$151 ($mux).
Removed top 1 bits (of 2) from wire PUNEH.$flatten\CU.$2\nstate[1:0].
Removed top 1 bits (of 2) from wire PUNEH.$flatten\DP.\mux9.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/mux2to1.v:13$90_Y.

13.11. Executing PEEPOPT pass (run peephole optimizers).

13.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

13.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module PUNEH:
  creating $macc model for $flatten\DP.\ARU.$add$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/ARU.v:17$1 ($add).
  creating $macc model for $flatten\DP.\ARU.$mul$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/ARU.v:18$2 ($mul).
  creating $macc model for $flatten\DP.\DATA_INC.$add$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/INC.v:8$25 ($add).
  creating $macc model for $flatten\DP.\PC_INC.$add$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/INC.v:8$25 ($add).
  creating $alu model for $macc $flatten\DP.\PC_INC.$add$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/INC.v:8$25.
  creating $alu model for $macc $flatten\DP.\DATA_INC.$add$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/INC.v:8$25.
  creating $alu model for $macc $flatten\DP.\ARU.$add$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/ARU.v:17$1.
  creating $macc cell for $flatten\DP.\ARU.$mul$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/ARU.v:18$2: $auto$alumacc.cc:365:replace_macc$2165
  creating $alu cell for $flatten\DP.\ARU.$add$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/ARU.v:17$1: $auto$alumacc.cc:485:replace_alu$2166
  creating $alu cell for $flatten\DP.\DATA_INC.$add$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/INC.v:8$25: $auto$alumacc.cc:485:replace_alu$2169
  creating $alu cell for $flatten\DP.\PC_INC.$add$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/INC.v:8$25: $auto$alumacc.cc:485:replace_alu$2172
  created 3 $alu and 1 $macc cells.

13.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module PUNEH that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\DP.\LGU.$sshr$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/LGU.v:14$31 ($sshr):
    Found 2 activation_patterns using ctrl signal { \CU.zeroAC \CU.selIMM_AC \CU.selMEM_AC \CU.selARU_AC \CU.selLGU_AC \CU.AND \CU.NOT \CU.selSET_SR \CU.selLGU_SR $flatten\DP.\LGU.$eq$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/LGU.v:14$30_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\DP.\LGU.$shr$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/LGU.v:15$33 ($shr):
    Found 2 activation_patterns using ctrl signal { \CU.zeroAC \CU.selIMM_AC \CU.selMEM_AC \CU.selARU_AC \CU.selLGU_AC \CU.AND \CU.NOT \CU.selSET_SR \CU.selLGU_SR $flatten\DP.\LGU.$eq$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/LGU.v:15$32_Y $flatten\DP.\LGU.$eq$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/LGU.v:14$30_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\DP.\LGU.$shl$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/LGU.v:16$35 ($shl):
    Found 2 activation_patterns using ctrl signal { \CU.zeroAC \CU.selIMM_AC \CU.selMEM_AC \CU.selARU_AC \CU.selLGU_AC \CU.AND \CU.NOT \CU.selSET_SR \CU.selLGU_SR $flatten\DP.\LGU.$eq$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/LGU.v:16$34_Y $flatten\DP.\LGU.$eq$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/LGU.v:15$32_Y $flatten\DP.\LGU.$eq$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/LGU.v:14$30_Y }.
    No candidates found.

13.15. Executing OPT pass (performing simple optimizations).

13.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

13.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

13.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

13.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

13.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

13.15.6. Executing OPT_DFF pass (perform DFF optimizations).

13.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

13.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

13.15.9. Finished OPT passes. (There is nothing left to do.)

13.16. Executing MEMORY pass.

13.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.16.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

13.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

13.16.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.16.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

13.16.9. Executing MEMORY_COLLECT pass (generating $mem cells).

13.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

13.18. Executing OPT pass (performing simple optimizations).

13.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.
<suppressed ~124 debug messages>

13.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

13.18.3. Executing OPT_DFF pass (perform DFF optimizations).

13.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..
Removed 17 unused cells and 39 unused wires.
<suppressed ~18 debug messages>

13.18.5. Finished fast OPT passes.

13.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.20. Executing OPT pass (performing simple optimizations).

13.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

13.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

13.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

13.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
    Consolidated identical input bits for $mux cell $flatten\CU.$procmux$128:
      Old ports: A=2'10, B=2'00, Y=$flatten\CU.$3\nstate[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\CU.$3\nstate[1:0] [1]
      New connections: $flatten\CU.$3\nstate[1:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\CU.$procmux$311:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\CU.$5\ldSR[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\CU.$5\ldSR[3:0] [0]
      New connections: $flatten\CU.$5\ldSR[3:0] [3:1] = { $flatten\CU.$5\ldSR[3:0] [0] $flatten\CU.$5\ldSR[3:0] [0] $flatten\CU.$5\ldSR[3:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\CU.$procmux$524:
      Old ports: A=4'0000, B=4'1100, Y=$flatten\CU.$4\ldSR[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\CU.$4\ldSR[3:0] [2]
      New connections: { $flatten\CU.$4\ldSR[3:0] [3] $flatten\CU.$4\ldSR[3:0] [1:0] } = { $flatten\CU.$4\ldSR[3:0] [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:15$21:
      Old ports: A=16'0000000000000000, B={ \DP.IR.out [11] \DP.IR.out [11] \DP.IR.out [11] \DP.IR.out [11] \DP.IR.out [11:0] }, Y=$flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:15$21_Y
      New ports: A=12'000000000000, B=\DP.IR.out [11:0], Y=$flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:15$21_Y [11:0]
      New connections: $flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:15$21_Y [15:12] = { $flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:15$21_Y [11] $flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:15$21_Y [11] $flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:15$21_Y [11] $flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:15$21_Y [11] }
  Optimizing cells in module \PUNEH.
    Consolidated identical input bits for $mux cell $flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:14$22:
      Old ports: A=$flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:15$21_Y, B={ \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3:0] }, Y=$flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:14$22_Y
      New ports: A=$flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:15$21_Y [11:0], B={ \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3] \DP.IR.out [3:0] }, Y=$flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:14$22_Y [11:0]
      New connections: $flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:14$22_Y [15:12] = { $flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:14$22_Y [11] $flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:14$22_Y [11] $flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:14$22_Y [11] $flatten\DP.\IMM1.$ternary$/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/IMM.v:14$22_Y [11] }
  Optimizing cells in module \PUNEH.
Performed a total of 5 changes.

13.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

13.20.6. Executing OPT_SHARE pass.

13.20.7. Executing OPT_DFF pass (perform DFF optimizations).

13.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

13.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.
<suppressed ~3 debug messages>

13.20.10. Rerunning OPT passes. (Maybe there is more to do..)

13.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

13.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

13.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

13.20.14. Executing OPT_SHARE pass.

13.20.15. Executing OPT_DFF pass (perform DFF optimizations).

13.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

13.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

13.20.18. Rerunning OPT passes. (Maybe there is more to do..)

13.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

13.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

13.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

13.20.22. Executing OPT_SHARE pass.

13.20.23. Executing OPT_DFF pass (perform DFF optimizations).

13.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

13.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

13.20.26. Finished OPT passes. (There is nothing left to do.)

13.21. Executing TECHMAP pass (map to technology primitives).

13.21.1. Executing Verilog-2005 frontend: /Library/Frameworks/Python.framework/Versions/3.10/lib/python3.10/site-packages/utdate/bin/../share/yosys/techmap.v
Parsing Verilog input from `/Library/Frameworks/Python.framework/Versions/3.10/lib/python3.10/site-packages/utdate/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.21.2. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc.
  add \DP.ARU.in0 [7:0] * \DP.AC.out [7:0] (8x8 bits, unsigned)
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$2470b7ea32c975a55c3ab8b283381b72d09e16d3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:d38d98c7f121c352e37113a9a1041f7c16bf352c$paramod$c4daa2a351a33d3f62e4ce92e4f2baf3abe55785\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$constmap:d38d98c7f121c352e37113a9a1041f7c16bf352c$paramod$02dbae28c9ac2b40a59ca8e36294a63e0f81b019\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d38d98c7f121c352e37113a9a1041f7c16bf352c$paramod$8a3816d8b9679bdd8c78d4303da30203bba0cb69\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xnor.
Using template $paramod$cc01eb4b12ca3a903e6a730e12703045df75a1af\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
No more expansions possible.
<suppressed ~2010 debug messages>

13.22. Executing OPT pass (performing simple optimizations).

13.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.
<suppressed ~797 debug messages>

13.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
<suppressed ~1359 debug messages>
Removed a total of 453 cells.

13.22.3. Executing OPT_DFF pass (perform DFF optimizations).

13.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..
Removed 71 unused cells and 927 unused wires.
<suppressed ~72 debug messages>

13.22.5. Finished fast OPT passes.

13.23. Executing ABC pass (technology mapping using ABC).

13.23.1. Extracting gate netlist of module `\PUNEH' to `<abc-temp-dir>/input.blif'..
Extracted 1736 gates and 1830 wires to a netlist network with 91 inputs and 101 outputs.

13.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       39
ABC RESULTS:            ANDNOT cells:      408
ABC RESULTS:               MUX cells:      389
ABC RESULTS:              NAND cells:       44
ABC RESULTS:               NOR cells:      110
ABC RESULTS:               NOT cells:      122
ABC RESULTS:                OR cells:      376
ABC RESULTS:             ORNOT cells:       80
ABC RESULTS:              XNOR cells:       23
ABC RESULTS:               XOR cells:      165
ABC RESULTS:        internal signals:     1638
ABC RESULTS:           input signals:       91
ABC RESULTS:          output signals:      101
Removing temp directory.

13.24. Executing OPT pass (performing simple optimizations).

13.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.
<suppressed ~90 debug messages>

13.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.24.3. Executing OPT_DFF pass (perform DFF optimizations).

13.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..
Removed 1 unused cells and 874 unused wires.
<suppressed ~193 debug messages>

13.24.5. Finished fast OPT passes.

13.25. Executing HIERARCHY pass (managing design hierarchy).

13.25.1. Analyzing design hierarchy..
Top module:  \PUNEH

13.25.2. Analyzing design hierarchy..
Top module:  \PUNEH
Removed 0 unused modules.

13.26. Printing statistics.

=== PUNEH ===

   Number of wires:               1810
   Number of wire bits:           2488
   Number of public wires:         139
   Number of public wire bits:     817
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1828
     $_ANDNOT_                     408
     $_AND_                         38
     $_DFFE_PP0P_                   72
     $_DFF_PP0_                      2
     $_MUX_                        389
     $_NAND_                        44
     $_NOR_                        110
     $_NOT_                        121
     $_ORNOT_                       80
     $_OR_                         376
     $_XNOR_                        23
     $_XOR_                        165

13.27. Executing CHECK pass (checking for obvious problems).
Checking module PUNEH...
Found and reported 0 problems.

14. Executing OPT pass (performing simple optimizations).

14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.
<suppressed ~10 debug messages>

14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

14.6. Executing OPT_SHARE pass.

14.7. Executing OPT_DFF pass (perform DFF optimizations).

14.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

14.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

14.10. Finished OPT passes. (There is nothing left to do.)

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF_N (noninv, pins=3, area=0.00) is a direct match for cell type $_DFF_N_.
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
  cell DFF_NN0 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_NN0_.
  cell DFF_NN1 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_NN1_.
  cell DFF_NP0 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_NP0_.
  cell DFF_NP1 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_NP1_.
  cell DFF_PN0 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_PN0_.
  cell DFF_PN1 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_PN1_.
  cell DFF_PP0 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_PP0_.
  cell DFF_PP1 (noninv, pins=4, area=0.00) is a direct match for cell type $_DFF_PP1_.
  final dff cell mappings:
    \DFF_N _DFF_N_ (.C( C), .D( D), .Q( Q));
    \DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    \DFF_NN0 _DFF_NN0_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_NN1 _DFF_NN1_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_NP0 _DFF_NP0_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_NP1 _DFF_NP1_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_PN0 _DFF_PN0_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_PN1 _DFF_PN1_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_PP0 _DFF_PP0_ (.C( C), .D( D), .Q( Q), .R( R));
    \DFF_PP1 _DFF_PP1_ (.C( C), .D( D), .Q( Q), .R( R));
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\PUNEH':
  mapped 74 $_DFF_PP0_ cells to \DFF_PP0 cells.

16. Executing OPT pass (performing simple optimizations).

16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

16.6. Executing OPT_DFF pass (perform DFF optimizations).

16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

16.9. Finished OPT passes. (There is nothing left to do.)

17. Executing ABC pass (technology mapping using ABC).

17.1. Extracting gate netlist of module `\PUNEH' to `<abc-temp-dir>/input.blif'..
Extracted 1826 gates and 1917 wires to a netlist network with 91 inputs and 108 outputs.

17.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/tech/mycells_yosys.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_N".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_NN0".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_NN1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_NP0".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_NP1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_PN0".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_PN1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_PP0".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_PP1".
ABC: Library "demo" from "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/tech/mycells_yosys.lib" has 6 cells (10 skipped: 10 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.01 MB. Time =     0.00 sec
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

17.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:     1292
ABC RESULTS:               NOR cells:     1110
ABC RESULTS:               NOT cells:      336
ABC RESULTS:        internal signals:     1718
ABC RESULTS:           input signals:       91
ABC RESULTS:          output signals:      108
Removing temp directory.

18. Executing SPLITNETS pass (splitting up multi-bit signals).

19. Executing TECHMAP pass (map to technology primitives).

19.1. Executing Verilog-2005 frontend: /Library/Frameworks/Python.framework/Versions/3.10/lib/python3.10/site-packages/utdate/bin/../share/yosys/techmap.v
Parsing Verilog input from `/Library/Frameworks/Python.framework/Versions/3.10/lib/python3.10/site-packages/utdate/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~69 debug messages>

20. Executing OPT pass (performing simple optimizations).

20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

20.3. Executing OPT_DFF pass (perform DFF optimizations).

20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..
Removed 0 unused cells and 1958 unused wires.
<suppressed ~89 debug messages>

20.5. Finished fast OPT passes.

21. Executing ABC pass (technology mapping using ABC).

21.1. Extracting gate netlist of module `\PUNEH' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

22.3. Executing OPT_DFF pass (perform DFF optimizations).

22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..
Removed 0 unused cells and 60 unused wires.
<suppressed ~60 debug messages>

22.5. Finished fast OPT passes.

23. Executing ABC pass (technology mapping using ABC).

23.1. Extracting gate netlist of module `\PUNEH' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

24.9. Finished OPT passes. (There is nothing left to do.)
Removed 0 unused cells and 541 unused wires.

25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

26. Executing HILOMAP pass (mapping to constant drivers).

27. Executing HILOMAP pass (mapping to constant drivers).

28. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map output port PUNEH.addrBus: Missing option -outpad.
Mapping port PUNEH.clk using BUF.
Mapping port PUNEH.dataBusIn using BUF.
Don't map output port PUNEH.dataBusOut: Missing option -outpad.
Don't map output port PUNEH.readMEM: Missing option -outpad.
Mapping port PUNEH.rst using BUF.
Don't map output port PUNEH.writeMEM: Missing option -outpad.

29. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port PUNEH.clk: Missing option -inpad.
Don't map input port PUNEH.dataBusIn: Missing option -inpad.
Don't map input port PUNEH.rst: Missing option -inpad.
Mapping port PUNEH.addrBus using BUF.
Mapping port PUNEH.dataBusOut using BUF.
Mapping port PUNEH.readMEM using BUF.
Mapping port PUNEH.writeMEM using BUF.

30. Executing Verilog backend.
Dumping module `\PUNEH'.

31. Executing BLIF backend.

32. Executing JSON backend.

33. Executing TECHMAP pass (map to technology primitives).

33.1. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/tech/DFF_map.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/tech/DFF_map.v' to AST representation.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFF_N'.
Generating RTLIL representation for module `\DFF_PP0'.
Generating RTLIL representation for module `\DFF_PP1'.
Generating RTLIL representation for module `\DFF_PN0'.
Generating RTLIL representation for module `\DFF_PN1'.
Generating RTLIL representation for module `\DFF_NN0'.
Generating RTLIL representation for module `\DFF_NN1'.
Generating RTLIL representation for module `\DFF_NP0'.
Generating RTLIL representation for module `\DFF_NP1'.
Successfully finished Verilog frontend.

33.2. Continuing TECHMAP pass.
Using template DFF_PP0 for cells of type DFF_PP0.
No more expansions possible.
<suppressed ~86 debug messages>

34. Executing ABC pass (technology mapping using ABC).

34.1. Extracting gate netlist of module `\PUNEH' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

35.6. Executing OPT_DFF pass (perform DFF optimizations).

35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..
Removed 0 unused cells and 518 unused wires.
<suppressed ~1 debug messages>

35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

35.9. Rerunning OPT passes. (Maybe there is more to do..)

35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

35.13. Executing OPT_DFF pass (perform DFF optimizations).

35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

35.16. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/tech/Logic_map.v
Parsing Verilog input from `/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/amirMahdi/tech/Logic_map.v' to AST representation.
Generating RTLIL representation for module `\BUF'.
Generating RTLIL representation for module `\TIELOM'.
Generating RTLIL representation for module `\TIEHIM'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\NOT'.
Generating RTLIL representation for module `\AND'.
Generating RTLIL representation for module `\NAND'.
Generating RTLIL representation for module `\OR'.
Generating RTLIL representation for module `\NOR'.
Generating RTLIL representation for module `\XOR'.
Generating RTLIL representation for module `\XNOR'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using template BUF for cells of type BUF.
Using template NOR for cells of type NOR.
Using template NOT for cells of type NOT.
Using template NAND for cells of type NAND.
No more expansions possible.
<suppressed ~2804 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

37.6. Executing OPT_DFF pass (perform DFF optimizations).

37.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..
Removed 0 unused cells and 7982 unused wires.
<suppressed ~1 debug messages>

37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

37.9. Rerunning OPT passes. (Maybe there is more to do..)

37.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PUNEH..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

37.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PUNEH.
Performed a total of 0 changes.

37.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PUNEH'.
Removed a total of 0 cells.

37.13. Executing OPT_DFF pass (perform DFF optimizations).

37.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

37.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module PUNEH.

37.16. Finished OPT passes. (There is nothing left to do.)

38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PUNEH..

39. Printing statistics.

=== PUNEH ===

   Number of wires:               2866
   Number of wire bits:           2956
   Number of public wires:          83
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2864
     bufg                           52
     dff                            74
     nand_n                       1292
     nor_n                        1110
     notg                          336

40. Executing Verilog backend.
Dumping module `\PUNEH'.

41. Executing JSON backend.

Warnings: 7 unique messages, 7 total
End of script. Logfile hash: 76e7008008, CPU: user 25.12s system 0.12s
Yosys 0.10+12 (open-tool-forge build) (git sha1 356ec7bb, clang 11.0.3 )
Time spent: 24% 4x write_verilog (6 sec), 15% 4x techmap (3 sec), ...
