0.4
2016.2
C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v,1654102106,verilog,,,,,,,,,,,
C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v,1654102474,verilog,,,,,,,,,,,
C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v,1654100193,verilog,,,,,,,,,,,
C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v,1654093525,verilog,,,,,,,,,,,
C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v,1653906422,verilog,,,,,,,,,,,
C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v,1654102622,verilog,,,,,,,,,,,
C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v,1654097846,verilog,,,,,,,,,,,
C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v,1653906422,verilog,,,,,,,,,,,
C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v,1654090183,verilog,,,,,,,,,,,
C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v,1654100076,verilog,,,,,,,,,,,
C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v,1653906422,verilog,,,,,,,,,,,
