$date
	Mon Oct 31 16:09:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q5_tb $end
$var wire 1 ! z $end
$var wire 4 " y [3:0] $end
$var reg 16 # w [15:0] $end
$scope module q $end
$var wire 16 $ w [15:0] $end
$var reg 4 % y [3:0] $end
$var reg 1 ! z $end
$var integer 32 & k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 &
b0 %
b1 $
b1 #
b0 "
1!
$end
#20
b1111 "
b1111 %
b10000 &
b1000000000000000 #
b1000000000000000 $
#40
b1111 "
b1111 %
b10000 &
b1000010000000000 #
b1000010000000000 $
#60
b10 "
b10 %
b10000 &
b100 #
b100 $
#80
b110 "
b110 %
b10000 &
b1000100 #
b1000100 $
#100
b1101 "
b1101 %
b10000 &
b10000000000000 #
b10000000000000 $
#120
