0.6
2019.2
Nov  6 2019
21:57:16
D:/VivadoProject/COD/Lab4/Multicycle_CPU_more/Multicycle_CPU_more.sim/sim_1/synth/timing/xsim/dbu_tb_time_synth.v,1590580230,verilog,,D:/VivadoProject/COD/Lab4/Multicycle_CPU_more/Multicycle_CPU_more.srcs/sim_1/new/dbu_tb.v,,ALU;RAM128X1D_HD1;RAM128X1D_HD10;RAM128X1D_HD100;RAM128X1D_HD101;RAM128X1D_HD102;RAM128X1D_HD103;RAM128X1D_HD104;RAM128X1D_HD105;RAM128X1D_HD106;RAM128X1D_HD107;RAM128X1D_HD108;RAM128X1D_HD109;RAM128X1D_HD11;RAM128X1D_HD110;RAM128X1D_HD111;RAM128X1D_HD112;RAM128X1D_HD113;RAM128X1D_HD114;RAM128X1D_HD115;RAM128X1D_HD116;RAM128X1D_HD117;RAM128X1D_HD118;RAM128X1D_HD119;RAM128X1D_HD12;RAM128X1D_HD120;RAM128X1D_HD121;RAM128X1D_HD122;RAM128X1D_HD123;RAM128X1D_HD124;RAM128X1D_HD125;RAM128X1D_HD126;RAM128X1D_HD127;RAM128X1D_HD13;RAM128X1D_HD14;RAM128X1D_HD15;RAM128X1D_HD16;RAM128X1D_HD17;RAM128X1D_HD18;RAM128X1D_HD19;RAM128X1D_HD2;RAM128X1D_HD20;RAM128X1D_HD21;RAM128X1D_HD22;RAM128X1D_HD23;RAM128X1D_HD24;RAM128X1D_HD25;RAM128X1D_HD26;RAM128X1D_HD27;RAM128X1D_HD28;RAM128X1D_HD29;RAM128X1D_HD3;RAM128X1D_HD30;RAM128X1D_HD31;RAM128X1D_HD32;RAM128X1D_HD33;RAM128X1D_HD34;RAM128X1D_HD35;RAM128X1D_HD36;RAM128X1D_HD37;RAM128X1D_HD38;RAM128X1D_HD39;RAM128X1D_HD4;RAM128X1D_HD40;RAM128X1D_HD41;RAM128X1D_HD42;RAM128X1D_HD43;RAM128X1D_HD44;RAM128X1D_HD45;RAM128X1D_HD46;RAM128X1D_HD47;RAM128X1D_HD48;RAM128X1D_HD49;RAM128X1D_HD5;RAM128X1D_HD50;RAM128X1D_HD51;RAM128X1D_HD52;RAM128X1D_HD53;RAM128X1D_HD54;RAM128X1D_HD55;RAM128X1D_HD56;RAM128X1D_HD57;RAM128X1D_HD58;RAM128X1D_HD59;RAM128X1D_HD6;RAM128X1D_HD60;RAM128X1D_HD61;RAM128X1D_HD62;RAM128X1D_HD63;RAM128X1D_HD64;RAM128X1D_HD65;RAM128X1D_HD66;RAM128X1D_HD67;RAM128X1D_HD68;RAM128X1D_HD69;RAM128X1D_HD7;RAM128X1D_HD70;RAM128X1D_HD71;RAM128X1D_HD72;RAM128X1D_HD73;RAM128X1D_HD74;RAM128X1D_HD75;RAM128X1D_HD76;RAM128X1D_HD77;RAM128X1D_HD78;RAM128X1D_HD79;RAM128X1D_HD8;RAM128X1D_HD80;RAM128X1D_HD81;RAM128X1D_HD82;RAM128X1D_HD83;RAM128X1D_HD84;RAM128X1D_HD85;RAM128X1D_HD86;RAM128X1D_HD87;RAM128X1D_HD88;RAM128X1D_HD89;RAM128X1D_HD9;RAM128X1D_HD90;RAM128X1D_HD91;RAM128X1D_HD92;RAM128X1D_HD93;RAM128X1D_HD94;RAM128X1D_HD95;RAM128X1D_HD96;RAM128X1D_HD97;RAM128X1D_HD98;RAM128X1D_HD99;RAM128X1D_UNIQ_BASE_;control_unit;cpu_multicycle;dbu;dist_mem_256x32;dist_mem_256x32_dist_mem_gen_v8_0_13;dist_mem_256x32_dist_mem_gen_v8_0_13_synth;dist_mem_256x32_dpram;edge_taker;edge_taker_0;edge_taker_1;glbl;nixietube;register_file,,,,,,,,
D:/VivadoProject/COD/Lab4/Multicycle_CPU_more/Multicycle_CPU_more.srcs/sim_1/new/dbu_tb.v,1589599748,verilog,,,,dbu_tb,,,,,,,,
