// Seed: 2871990741
module module_0;
  wire id_2, id_3;
  tri1 id_4;
  always @(negedge id_4 or posedge 1 == "") release id_1;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    output logic id_3
);
  module_0();
  wor id_5;
  always @((1))
    if (id_5 ^ 1)
      if (1'b0 - id_1) id_3 <= 1;
      else assign id_5 = 1;
  wire id_6;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    output wire id_2,
    output wor id_3,
    output supply0 id_4
);
  always @(posedge 1 - id_0) id_4 = id_0;
  module_0();
endmodule
