m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA/CompurterAchitecture/RISCV/sim
vadd4
Z1 !s110 1633793404
!i10b 1
!s100 AVi8]^@OEA_zC3Z4:UYA]1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IS_Q<oXQo_>InMRY9ZM9Lm3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1633672936
8D:/FPGA/CompurterAchitecture/RISCV/src/add4.v
FD:/FPGA/CompurterAchitecture/RISCV/src/add4.v
!i122 369
L0 1 7
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1633793404.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/add4.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/add4.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
vadd4_tb
Z9 !s110 1633793406
!i10b 1
!s100 <c;CNb6EeT1]Y`fDk7a<T0
R2
I@<k:8OMn0dL`D8WI;8]]M3
R3
R0
R4
8D:/FPGA/CompurterAchitecture/RISCV/tb/add4_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/add4_tb.v
!i122 382
L0 2 8
R5
r1
!s85 0
31
Z10 !s108 1633793406.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/add4_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/add4_tb.v|
!i113 1
R7
R8
vALU
R1
!i10b 1
!s100 S^Lm6ezdbjH;GQJcN`[Kf2
R2
IE@d7g]C[^k?UE;8DOk[>`3
R3
R0
w1633793393
8D:/FPGA/CompurterAchitecture/RISCV/src/ALU.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ALU.v
!i122 370
L0 1 33
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ALU.v|
!i113 1
R7
R8
n@a@l@u
vALU_tb
R9
!i10b 1
!s100 MOIediAUL?=HUkee3m<Dg3
R2
InkYFg2EkDQ@AS@HDeYk8:2
R3
R0
w1633674886
8D:/FPGA/CompurterAchitecture/RISCV/tb/ALU_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/ALU_tb.v
!i122 383
L0 1 65
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ALU_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ALU_tb.v|
!i113 1
R7
R8
n@a@l@u_tb
vbranch_comp
R1
!i10b 1
!s100 KLI<H?Bz9gQbLgMVH5<fg2
R2
I]Pf_:T;aeaUfjkKIz`<1<2
R3
R0
w1633677457
8D:/FPGA/CompurterAchitecture/RISCV/src/branch_comp.v
FD:/FPGA/CompurterAchitecture/RISCV/src/branch_comp.v
!i122 371
L0 1 8
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/branch_comp.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/branch_comp.v|
!i113 1
R7
R8
vbranch_comp_tb
R9
!i10b 1
!s100 @P?45@R`?f=TN6Agc>_SC3
R2
I7FkPcKHQk7b52`[h0V]bX1
R3
R0
w1633677682
8D:/FPGA/CompurterAchitecture/RISCV/tb/branch_comp_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/branch_comp_tb.v
!i122 384
L0 1 29
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/branch_comp_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/branch_comp_tb.v|
!i113 1
R7
R8
vDMEM
!s110 1633873777
!i10b 1
!s100 0G23SmUi_mghQ_XHZP_2;0
R2
II9_j1miMOASU2AmZQ3?Ao1
R3
R0
w1633873764
8D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v
FD:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v
!i122 397
Z11 L0 2 42
R5
r1
!s85 0
31
!s108 1633873776.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v|
!i113 1
R7
R8
n@d@m@e@m
vDMEM_ADDJ
R1
!i10b 1
!s100 VP70RlO7:U?`D`?;IJKn_2
R2
IK7d8UmPVkDYhRPJ`A[[Sc1
R3
R0
w1633504638
8D:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v
FD:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v
!i122 373
L0 1 34
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v|
!i113 1
R7
R8
n@d@m@e@m_@a@d@d@j
vDMEM_ADDJ_tb
R9
!i10b 1
!s100 BY0R1nAeHSLJTdeEJU=g@0
R2
I]@aV^^]@6X:C@RFZSdaT<1
R3
R0
w1633505018
8D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v
!i122 385
L0 1 30
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v|
!i113 1
R7
R8
n@d@m@e@m_@a@d@d@j_tb
vDMEM_tb
R9
!i10b 1
!s100 koM<IAI`j<U`2i99a4T4o0
R2
IB`8>1VQYgSgB6P9nO<@df1
R3
R0
w1633701498
8D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v
!i122 386
R11
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v|
!i113 1
R7
R8
n@d@m@e@m_tb
vIMEM
R1
!i10b 1
!s100 5J=mK<K18zH=J=94Fj;4g1
R2
IR^meLE5QCd?lFjH[9eaGI1
R3
R0
w1633700103
8D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v
FD:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v
!i122 374
L0 7 30
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v|
!i113 1
R7
R8
n@i@m@e@m
vIMEM_Test
R9
!i10b 1
!s100 O8i45]j>DAn?^ZZ?@cSID3
R2
IQm=7WBbeO8]C[UXTm?`]Z1
R3
R0
w1633449071
8D:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v
!i122 387
L0 2 13
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v|
!i113 1
R7
R8
n@i@m@e@m_@test
vImmGen
R1
!i10b 1
!s100 ^9=mXnRG;IZ4AoK3hWKki1
R2
Ig2]OZRYkIAF1OK74JV<^Q3
R3
R0
w1633620500
8D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v
!i122 375
L0 1 27
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v|
!i113 1
R7
R8
n@imm@gen
vImmGen_tb
R9
!i10b 1
!s100 aDIWfmRcT7Q8XailNCfc83
R2
IQRO1ae1<J4EVY[SK5hYmB2
R3
R0
w1633619992
8D:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v
!i122 388
L0 1 43
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v|
!i113 1
R7
R8
n@imm@gen_tb
vMux2
Z12 !s110 1633793405
!i10b 1
!s100 icKJ>`KN?eAMRCh75^0D82
R2
I;W^F>fU4V=9diLX1z=8LR2
R3
R0
Z13 w1633706462
8D:/FPGA/CompurterAchitecture/RISCV/src/Mux2.v
FD:/FPGA/CompurterAchitecture/RISCV/src/Mux2.v
!i122 376
L0 1 15
R5
r1
!s85 0
31
Z14 !s108 1633793405.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/Mux2.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/Mux2.v|
!i113 1
R7
R8
n@mux2
vMux2_tb
R9
!i10b 1
!s100 z^KSDlj`cL0Q@^LNbGlXd0
R2
IaD:YiCHlW7B1JOV<e_Tbi0
R3
R0
R13
8D:/FPGA/CompurterAchitecture/RISCV/tb/Mux2_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/Mux2_tb.v
!i122 389
L0 2 25
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/Mux2_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/Mux2_tb.v|
!i113 1
R7
R8
n@mux2_tb
vMux4
R12
!i10b 1
!s100 AcB`?eOL_5JK08dBczPzO1
R2
Ia::YWBjN:d?mSkNC[7lOX1
R3
R0
w1633672937
8D:/FPGA/CompurterAchitecture/RISCV/src/Mux4.v
FD:/FPGA/CompurterAchitecture/RISCV/src/Mux4.v
!i122 377
L0 1 18
R5
r1
!s85 0
31
R14
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/Mux4.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/Mux4.v|
!i113 1
R7
R8
n@mux4
vPC
R12
!i10b 1
!s100 T>BhhAc9aUNA;2aCF7]Si3
R2
Io@nHVR]ThKh<3<>dV5QAM0
R3
R0
w1633697907
8D:/FPGA/CompurterAchitecture/RISCV/src/PC.v
FD:/FPGA/CompurterAchitecture/RISCV/src/PC.v
!i122 378
L0 1 12
R5
r1
!s85 0
31
R14
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/PC.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/PC.v|
!i113 1
R7
R8
n@p@c
vPC_tb
R9
!i10b 1
!s100 GnbzbAFX?0QjU^nWITYEa2
R2
I]=Io1c3;?lHnB`JDaOV4j1
R3
R0
R13
8D:/FPGA/CompurterAchitecture/RISCV/tb/PC_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/PC_tb.v
!i122 390
L0 2 18
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/PC_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/PC_tb.v|
!i113 1
R7
R8
n@p@c_tb
vREGBank
!s110 1633795762
!i10b 1
!s100 eVZVc6X:@nZ3J>H9dT>7W2
R2
I5mdM3cOlA;4fQLUczd=`U1
R3
R0
w1633795757
8D:/FPGA/CompurterAchitecture/RISCV/src/REGBank.v
FD:/FPGA/CompurterAchitecture/RISCV/src/REGBank.v
!i122 396
L0 1 49
R5
r1
!s85 0
31
!s108 1633795761.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/REGBank.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/REGBank.v|
!i113 1
R7
R8
n@r@e@g@bank
vREGBank_tb
Z15 !s110 1633793407
!i10b 1
!s100 =>iGMTHObjn>2JU>Og2I61
R2
Ic_Fd9CEn]f7g9z@ajzP>Z0
R3
R0
w1633607579
8D:/FPGA/CompurterAchitecture/RISCV/tb/REGBank_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/REGBank_tb.v
!i122 391
L0 1 39
R5
r1
!s85 0
31
R10
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/REGBank_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/REGBank_tb.v|
!i113 1
R7
R8
n@r@e@g@bank_tb
vRISCV_tb
R15
!i10b 1
!s100 k`eW32g;KZJ[RTR?`Y7;Q0
R2
I8Y<I][@a^a583J>gL<G?j0
R3
R0
w1633793397
8D:/FPGA/CompurterAchitecture/RISCV/tb/RISCV_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/RISCV_tb.v
!i122 394
L0 2 133
R5
r1
!s85 0
31
Z16 !s108 1633793407.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/RISCV_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/RISCV_tb.v|
!i113 1
R7
R8
n@r@i@s@c@v_tb
vROMControl
R12
!i10b 1
!s100 F2X0noLYb`En<b=oHG[8A1
R2
Id<_<n8U=nZe@]1XU6U9Cn0
R3
R0
w1633793343
8D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v
!i122 380
L0 1 72
R5
r1
!s85 0
31
R14
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v|
!i113 1
R7
R8
n@r@o@m@control
vROMControl_tb
R15
!i10b 1
!s100 ]SF<1H[m=;M4XEN0692:_3
R2
IR[^FL1gWSgcJdadU0CP;h0
R3
R0
w1633702074
8D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v
!i122 392
L0 2 17
R5
r1
!s85 0
31
R16
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v|
!i113 1
R7
R8
n@r@o@m@control_tb
vROMDecoder
R12
!i10b 1
!s100 >SbT=OG?`EKTNX>eV]kQ?0
R2
IBz=_FT``kL2KQ:I1SIHJX3
R3
R0
w1633713907
8D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v
!i122 381
L0 1 83
R5
r1
!s85 0
31
R14
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v|
!i113 1
R7
R8
n@r@o@m@decoder
vROMDecoder_tb
R15
!i10b 1
!s100 SSQIg9DkDD1nBF=_CK8<n2
R2
Ib6Y:5:=CR[6[oAVmhccV93
R3
R0
w1633593548
8D:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v
!i122 393
L0 1 20
R5
r1
!s85 0
31
R16
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v|
!i113 1
R7
R8
n@r@o@m@decoder_tb
