<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>eMD ICM426xx Driver API: Icm426xxDefs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="tdk_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">eMD ICM426xx Driver API
   &#160;<span id="projectnumber">2.0.1</span>
   </div>
   <div id="projectbrief">eMD ICM426xx Driver API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00013_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Icm426xxDefs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a00013.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * ________________________________________________________________________________________________________</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2017 InvenSense Inc. All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * This software, related documentation and any modifications thereto (collectively “Software”) is subject</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * to InvenSense and its licensors&#39; intellectual property rights under U.S. and international copyright</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * and other intellectual property rights laws.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * InvenSense and its licensors retain all intellectual property and proprietary rights in and to the Software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * and any use, reproduction, disclosure or distribution of the Software without an express license agreement</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * from InvenSense is strictly prohibited.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * EXCEPT AS OTHERWISE PROVIDED IN A LICENSE AGREEMENT BETWEEN THE PARTIES, THE SOFTWARE IS</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * EXCEPT AS OTHERWISE PROVIDED IN A LICENSE AGREEMENT BETWEEN THE PARTIES, IN NO EVENT SHALL</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * INVENSENSE BE LIABLE FOR ANY DIRECT, SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, OR ANY</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OF THE SOFTWARE.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * ________________________________________________________________________________________________________</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _INV_ICM426XX_DEFS_H_</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _INV_ICM426XX_DEFS_H_</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* List whoami values for all icm426xx variants*/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define ICM40608_WHOAMI 0x39</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define ICM42600_WHOAMI 0x40</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define ICM42602_WHOAMI 0x41</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define ICM42605_WHOAMI 0x42</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define ICM42622_WHOAMI 0x46</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define ICM42686_WHOAMI 0x44</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define ICM42688_WHOAMI 0x47</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define ICM42608_WHOAMI 0x48</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* Define whoami value for the targeted product and make sure the target is valid */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if defined(ICM42600)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define ICM_WHOAMI ICM42600_WHOAMI</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#elif defined(ICM42602)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define ICM_WHOAMI ICM42602_WHOAMI</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#elif defined(ICM42605)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define ICM_WHOAMI ICM42605_WHOAMI</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#elif defined(ICM42622)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define ICM_WHOAMI ICM42622_WHOAMI</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#elif defined(ICM42686)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define ICM_WHOAMI ICM42686_WHOAMI</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#elif defined(ICM42688)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define ICM_WHOAMI ICM42688_WHOAMI</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#elif defined(ICM42608)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define ICM_WHOAMI ICM42608_WHOAMI</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#elif defined(ICM40608)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define ICM_WHOAMI ICM40608_WHOAMI</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#error &quot;Please define which ICM variant is targeted. Possible values: ICM42600, ICM42602, ICM42605, ICM42686, ICM42688, ICM42622, ICM42608, ICM4068&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> * Device Register map</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * Next macros defines address for all icm426xx registers as listed by device </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * datasheet.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> * Macros name is MPUREG_&lt;REGISTER_NAME&gt; with REGISTER_NAME being the name of</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * the corresponding register in datasheet.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * Note that macro name is MPUREG_&lt;REGISTER_NAME&gt;_Bx with x being the bank </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> * number for registers that are in bank 1 and 2 (suffix is ommitted for </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * bank0 registers)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* Bank 0 */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define MPUREG_DEVICE_CONFIG      0x11</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define MPUREG_CHIP_CONFIG        MPUREG_DEVICE_CONFIG // Retro-compatibility</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define MPUREG_DRIVE_CONFIG       0x13</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define MPUREG_INT_CONFIG         0x14</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define MPUREG_FIFO_CONFIG        0x16</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define MPUREG_TEMP_DATA0_UI      0x1D</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_DATA_X0_UI   0x1F</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define MPUREG_GYRO_DATA_X0_UI    0x25</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define MPUREG_TMST_FSYNCH        0x2B</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define MPUREG_TMST_FSYNC1        MPUREG_TMST_FSYNCH // Retro-compatibility</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define MPUREG_INT_STATUS         0x2D</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define MPUREG_FIFO_COUNTH        0x2E</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define MPUREG_FIFO_BYTE_COUNT1   MPUREG_FIFO_COUNTH // Retro-compatibility</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define MPUREG_FIFO_COUNTL        0x2F</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define MPUREG_FIFO_BYTE_COUNT2   MPUREG_FIFO_COUNTL // Retro-compatibility</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define MPUREG_FIFO_DATA          0x30</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define MPUREG_APEX_DATA0         0x31</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define MPUREG_APEX_DATA1         0x32</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define MPUREG_APEX_DATA2         0x33</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define MPUREG_APEX_DATA3         0x34</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define MPUREG_APEX_DATA4         0x35</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define MPUREG_APEX_DATA5         0x36</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define MPUREG_INT_STATUS2        0x37</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define MPUREG_INT_STATUS3        0x38</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define MPUREG_SIGNAL_PATH_RESET  0x4B</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define MPUREG_INTF_CONFIG0       0x4C</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define MPUREG_INTF_CONFIG1       0x4D</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define MPUREG_PWR_MGMT_0         0x4E</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define MPUREG_GYRO_CONFIG0       0x4F</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_CONFIG0      0x50</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define MPUREG_GYRO_CONFIG1       0x51</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_GYRO_CONFIG0 0x52</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_CONFIG1      0x53</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define MPUREG_TMST_CONFIG        0x54</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define MPUREG_APEX_CONFIG0       0x56</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define MPUREG_SMD_CONFIG         0x57</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define MPUREG_FIFO_CONFIG1       0x5F</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define MPUREG_FIFO_CONFIG2       0x60</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define MPUREG_FSYNC_CONFIG       0x62</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define MPUREG_INT_CONFIG0        0x63</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define MPUREG_INT_CONFIG1        0x64</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define MPUREG_INT_SOURCE0        0x65</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define MPUREG_INT_SOURCE1        0x66</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define MPUREG_INT_SOURCE2        0x67</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define MPUREG_INT_SOURCE3        0x68</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define MPUREG_INT_SOURCE4        0x69</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define MPUREG_INT_SOURCE5        0x6A</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define MPUREG_FIFO_LOST_PKT0     0x6C</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define MPUREG_SELF_TEST_CONFIG   0x70</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define MPUREG_WHO_AM_I           0x75</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define MPUREG_REG_BANK_SEL       0x76</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* Bank 1 */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define MPUREG_GYRO_CONFIG_STATIC2_B1 0x0B</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define MPUREG_GYRO_CONFIG_STATIC3_B1 0x0C</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define MPUREG_GYRO_CONFIG_STATIC4_B1 0x0D</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define MPUREG_GYRO_CONFIG_STATIC5_B1 0x0E</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define MPUREG_XG_ST_DATA_B1          0x5F</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define MPUREG_YG_ST_DATA_B1          0x60</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define MPUREG_ZG_ST_DATA_B1          0x61</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define MPUREG_TMST_VAL0_B1           0x62</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define MPUREG_INTF_CONFIG4_B1        0x7A</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define MPUREG_INTF_CONFIG5_B1        0x7B</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define MPUREG_INTF_CONFIG6_B1        0x7C</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* Bank 2 */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_CONFIG_STATIC2_B2 0x03</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_CONFIG_STATIC3_B2 0x04</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_CONFIG_STATIC4_B2 0x05</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_CONFIG_STATIC0_B2 0x39</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define MPUREG_XA_ST_DATA_B2           0x3B</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define MPUREG_YA_ST_DATA_B2           0x3C</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define MPUREG_ZA_ST_DATA_B2           0x3D</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* Only accessible from AUX1 */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define MPUREG_OIS1_CONFIG1_B2         0x44</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define MPUREG_OIS1_CONFIG2_B2         0x45</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define MPUREG_OIS1_CONFIG3_B2         0x46</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_DATA_X0_OIS1_B2   0x49</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define MPUREG_GYRO_DATA_X0_OIS1_B2    0x4F</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define MPUREG_INT_STATUS_OIS1_B2      0x57</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/* End of Only accessible from AUX1 */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* Only accessible from AUX2 */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define MPUREG_OIS2_CONFIG1_B2         0x59</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define MPUREG_OIS2_CONFIG2_B2         0x5A</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define MPUREG_OIS2_CONFIG3_B2         0x5B</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_DATA_X0_OIS2_B2   0x5E</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define MPUREG_GYRO_DATA_X0_OIS2_B2    0x64</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define MPUREG_INT_STATUS_OIS2_B2      0x6C</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* End of Only accessible from AUX2 */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* Bank 4 */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define MPUREG_APEX_CONFIG1_B4    0x40</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define MPUREG_APEX_CONFIG2_B4    0x41</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define MPUREG_APEX_CONFIG3_B4    0x42</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define MPUREG_APEX_CONFIG4_B4    0x43</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define MPUREG_APEX_CONFIG5_B4    0x44</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define MPUREG_APEX_CONFIG6_B4    0x45</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define MPUREG_APEX_CONFIG7_B4    0x46</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define MPUREG_APEX_CONFIG8_B4    0x47</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define MPUREG_APEX_CONFIG9_B4    0x48</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_WOM_X_THR_B4 0x4A</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_WOM_Y_THR_B4 0x4B</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define MPUREG_ACCEL_WOM_Z_THR_B4 0x4C</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define MPUREG_INT_SOURCE6_B4     0x4D</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define MPUREG_INT_SOURCE7_B4     0x4E</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define MPUREG_INT_SOURCE8_B4     0x4F</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define MPUREG_INT_SOURCE9_B4     0x50</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define MPUREG_INT_SOURCE10_B4    0x51</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define MPUREG_OFFSET_USER_0_B4   0x77</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define MPUREG_OFFSET_USER_1_B4   0x78</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define MPUREG_OFFSET_USER_2_B4   0x79</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define MPUREG_OFFSET_USER_3_B4   0x7A</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define MPUREG_OFFSET_USER_4_B4   0x7B</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define MPUREG_OFFSET_USER_5_B4   0x7C</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define MPUREG_OFFSET_USER_6_B4   0x7D</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define MPUREG_OFFSET_USER_7_B4   0x7E</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define MPUREG_OFFSET_USER_8_B4   0x7F</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * Device features</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> * Next macros define some of the device features such as FIFO, sensor data</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> * size or whoami value.</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> * ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define ACCEL_DATA_SIZE               6</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define GYRO_DATA_SIZE                6</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define TEMP_DATA_SIZE                2</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define FIFO_HEADER_SIZE              1</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define FIFO_ACCEL_DATA_SIZE          ACCEL_DATA_SIZE</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define FIFO_GYRO_DATA_SIZE           GYRO_DATA_SIZE</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define FIFO_TEMP_DATA_SIZE           1</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define FIFO_TS_FSYNC_SIZE            2</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define FIFO_TEMP_HIGH_RES_SIZE       1</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define FIFO_ACCEL_GYRO_HIGH_RES_SIZE 3</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define FIFO_16BYTES_PACKET_SIZE      (FIFO_HEADER_SIZE + FIFO_ACCEL_DATA_SIZE + FIFO_GYRO_DATA_SIZE + FIFO_TEMP_DATA_SIZE + FIFO_TS_FSYNC_SIZE)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define FIFO_20BYTES_PACKET_SIZE      (FIFO_HEADER_SIZE + FIFO_ACCEL_DATA_SIZE + FIFO_GYRO_DATA_SIZE + FIFO_TEMP_DATA_SIZE + FIFO_TS_FSYNC_SIZE +\</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">                                       FIFO_TEMP_HIGH_RES_SIZE + FIFO_ACCEL_GYRO_HIGH_RES_SIZE)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define FIFO_HEADER_ODR_ACCEL         0x01</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define FIFO_HEADER_ODR_GYRO          0x02</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define FIFO_HEADER_FSYNC             0x04</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define FIFO_HEADER_TMST              0x08</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define FIFO_HEADER_HEADER_20         0x10</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define FIFO_HEADER_GYRO              0x20</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define FIFO_HEADER_ACC               0x40</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define FIFO_HEADER_MSG               0x80</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define INVALID_VALUE_FIFO              ((int16_t)0x8000)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define INVALID_VALUE_FIFO_1B           ((int8_t)0x80)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="a00001.html">  238</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> Byte;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        {</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> gyro_odr_different : 1;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> accel_odr_different : 1;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> fsync_bit : 1;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> timestamp_bit : 1;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> twentybits_bit : 1;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> gyro_bit : 1;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> accel_bit : 1;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> msg_bit : 1;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        }bits;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;} <a class="code" href="a00001.html">fifo_header_t</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define I3C_IBI_PAYLOAD_ALL           0xFF</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define I3C_IBI_PAYLOAD_TIMEC         0x80</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define I3C_IBI_PAYLOAD_CAT_MISC      0x40</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define I3C_IBI_PAYLOAD_CAT_ERROR     0x20</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define I3C_IBI_PAYLOAD_CAT_APEX2     0x10</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define I3C_IBI_PAYLOAD_CAT_APEX1     0x08</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define I3C_IBI_PAYLOAD_CAT_OIS1_DRDY 0x04</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define I3C_IBI_PAYLOAD_CAT_FIFO      0x02</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define I3C_IBI_PAYLOAD_CAT_UI_DRDY   0x01</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> * Device registers description</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> * Next section defines some of the registers bitfield and declare corresponding</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"> * accessors.</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"> * Note that descriptors and accessors are not provided for all the registers </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> * but only for the most useful ones.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> * For all details on registers and bitfields functionalities please refer to </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> * the device datasheet.</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> * ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> * register bank 0 </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> * ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> * MPUREG_DEVICE_CONFIG</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> * Register Name : DEVICE_CONFIG</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/* SPI_MODE */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define BIT_DEVICE_CONFIG_SPI_MODE_POS     4</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define BIT_DEVICE_CONFIG_SPI_MODE_MASK    (0x1 &lt;&lt; BIT_DEVICE_CONFIG_SPI_MODE_POS)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define BIT_CHIP_CONFIG_SPI_MODE_MASK      BIT_DEVICE_CONFIG_SPI_MODE_MASK                      //retro-compatibility</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define BIT_CHIP_CONFIG_SPI_MODE_POS       BIT_DEVICE_CONFIG_SPI_MODE_POS                       //retro-compatibility</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        ICM426XX_DEVICE_CONFIG_SPI_MODE_1_2 = (0x1 &lt;&lt; BIT_DEVICE_CONFIG_SPI_MODE_POS),</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        ICM426XX_DEVICE_CONFIG_SPI_MODE_0_3 = (0x0 &lt;&lt; BIT_DEVICE_CONFIG_SPI_MODE_POS),</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;} ICM426XX_DEVICE_CONFIG_SPI_MODE_t;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;{</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        ICM426XX_CHIP_CONFIG_SPI_MODE_1_2 = (0x1 &lt;&lt; BIT_CHIP_CONFIG_SPI_MODE_POS),</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        ICM426XX_CHIP_CONFIG_SPI_MODE_0_3 = (0x0 &lt;&lt; BIT_CHIP_CONFIG_SPI_MODE_POS),</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;} ICM426XX_CHIP_CONFIG_SPI_MODE_t;                                                                                                      <span class="comment">//retro-compatibility</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* SOFT_RESET */</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define BIT_DEVICE_CONFIG_RESET_POS     0</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define BIT_DEVICE_CONFIG_RESET_MASK    0x01</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define BIT_CHIP_CONFIG_RESET_MASK      BIT_DEVICE_CONFIG_RESET_MASK                            //retro-compatibility</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define BIT_CHIP_CONFIG_RESET_POS       BIT_DEVICE_CONFIG_RESET_POS                                     //retro-compatibility</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;{</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        ICM426XX_DEVICE_CONFIG_RESET_EN   = 0x01,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        ICM426XX_DEVICE_CONFIG_RESET_NONE = 0x00,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;} ICM426XX_DEVICE_CONFIG_RESET_t;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;{</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        ICM426XX_CHIP_CONFIG_RESET_EN   = 0x01,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        ICM426XX_CHIP_CONFIG_RESET_NONE = 0x00,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;} ICM426XX_CHIP_CONFIG_RESET_t;                                                                                                         <span class="comment">//retro-compatibility</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> * MPUREG_INT_CONFIG</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> * Register Name: INT_CONFIG</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* INT2_DRIVE_CIRCUIT */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define BIT_INT_CONFIG_INT2_DRIVE_CIRCUIT_POS        4</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define BIT_INT_CONFIG_INT2_DRIVE_CIRCUIT_MASK   (0x01 &lt;&lt; BIT_INT_CONFIG_INT2_DRIVE_CIRCUIT_POS)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;{</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        ICM426XX_INT_CONFIG_INT2_DRIVE_CIRCUIT_PP = (0x01 &lt;&lt; BIT_INT_CONFIG_INT2_DRIVE_CIRCUIT_POS),</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        ICM426XX_INT_CONFIG_INT2_DRIVE_CIRCUIT_OD = (0x00 &lt;&lt; BIT_INT_CONFIG_INT2_DRIVE_CIRCUIT_POS),</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;} ICM426XX_INT_CONFIG_INT2_DRIVE_CIRCUIT_t;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* INT2_POLARITY */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define BIT_INT_CONFIG_INT2_POLARITY_POS        3</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define BIT_INT_CONFIG_INT2_POLARITY_MASK   (0x01 &lt;&lt; BIT_INT_CONFIG_INT2_POLARITY_POS)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;{</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        ICM426XX_INT_CONFIG_INT2_POLARITY_HIGH = (0x01 &lt;&lt; BIT_INT_CONFIG_INT2_POLARITY_POS),</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        ICM426XX_INT_CONFIG_INT2_POLARITY_LOW  = (0x00 &lt;&lt; BIT_INT_CONFIG_INT2_POLARITY_POS),</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;} ICM426XX_INT_CONFIG_INT2_POLARITY_t;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* INT1_DRIVE_CIRCUIT */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define BIT_INT_CONFIG_INT1_DRIVE_CIRCUIT_POS        1</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define BIT_INT_CONFIG_INT1_DRIVE_CIRCUIT_MASK   (0x01 &lt;&lt; BIT_INT_CONFIG_INT1_DRIVE_CIRCUIT_POS)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160; </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;{</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        ICM426XX_INT_CONFIG_INT1_DRIVE_CIRCUIT_PP = (0x01 &lt;&lt; BIT_INT_CONFIG_INT1_DRIVE_CIRCUIT_POS),</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        ICM426XX_INT_CONFIG_INT1_DRIVE_CIRCUIT_OD = (0x00 &lt;&lt; BIT_INT_CONFIG_INT1_DRIVE_CIRCUIT_POS),</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;} ICM426XX_INT_CONFIG_INT1_DRIVE_CIRCUIT_t;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* INT1_POLARITY */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define BIT_INT_CONFIG_INT1_POLARITY_POS       0</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define BIT_INT_CONFIG_INT1_POLARITY_MASK   0x01</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;{</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        ICM426XX_INT_CONFIG_INT1_POLARITY_HIGH = 0x01,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        ICM426XX_INT_CONFIG_INT1_POLARITY_LOW  = 0x00,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;} ICM426XX_INT_CONFIG_INT1_POLARITY_t;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> * MPUREG_FIFO_CONFIG</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> * Register Name: FIFO_CONFIG</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* FIFO_MODE */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG_MODE_POS        6</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG_MODE_MASK   (0x03 &lt;&lt; BIT_FIFO_CONFIG_MODE_POS)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;{</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        ICM426XX_FIFO_CONFIG_MODE_STOP_ON_FULL  = (0x02 &lt;&lt; BIT_FIFO_CONFIG_MODE_POS),</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        ICM426XX_FIFO_CONFIG_MODE_STREAM        = (0x01 &lt;&lt; BIT_FIFO_CONFIG_MODE_POS),</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        ICM426XX_FIFO_CONFIG_MODE_BYPASS        = (0x00 &lt;&lt; BIT_FIFO_CONFIG_MODE_POS),</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;} ICM426XX_FIFO_CONFIG_MODE_t;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define ICM426XX_FIFO_CONFIG_MODE_SNAPSHOT = ICM426XX_FIFO_CONFIG_MODE_STOP_ON_FULL; // For retro-compatibility</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> * MPUREG_INT_STATUS</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> * Register Name: INT_STATUS</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_UI_FSYNC   0x40</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_PLL_RDY    0x20</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_RESET_DONE 0x10</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_DRDY       0x08</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_FIFO_THS   0x04</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_FIFO_FULL  0x02</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_AGC_RDY    0x01</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> * MPUREG_APEX_DATA0</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> * MPUREG_APEX_DATA1</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> * MPUREG_APEX_DATA2</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> * MPUREG_APEX_DATA3</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> * Register Name: APEX_DATA0</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"> * Register Name: APEX_DATA1</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> * Register Name: APEX_DATA2</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> * Register Name: APEX_DATA3</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* ACTIVITY_CLASS */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define BIT_APEX_DATA3_ACTIVITY_CLASS_POS       0</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define BIT_APEX_DATA3_ACTIVITY_CLASS_MASK   0x03</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;{</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        ICM426XX_APEX_DATA3_ACTIVITY_CLASS_OTHER = 0x0,</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        ICM426XX_APEX_DATA3_ACTIVITY_CLASS_WALK  = 0x1,</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        ICM426XX_APEX_DATA3_ACTIVITY_CLASS_RUN   = 0x2,</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;} ICM426XX_APEX_DATA3_ACTIVITY_CLASS_t;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/* DMP_IDLE */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define BIT_APEX_DATA3_DMP_IDLE_POS        2</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define BIT_APEX_DATA3_DMP_IDLE_MASK   (0x01 &lt;&lt; BIT_APEX_DATA3_DMP_IDLE_POS)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;{</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        ICM426XX_APEX_DATA3_DMP_IDLE_ON     = (0x01 &lt;&lt; BIT_APEX_DATA3_DMP_IDLE_POS),</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        ICM426XX_APEX_DATA3_DMP_IDLE_OFF    = (0x00 &lt;&lt; BIT_APEX_DATA3_DMP_IDLE_POS),</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;} ICM426XX_APEX_DATA3_DMP_IDLE_OFF_t;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"> * MPUREG_APEX_DATA4</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> * Register Name: APEX_DATA4</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160; </div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* TAP_NUM */</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="a00013.html#ab3219f63f67db7061e8643fa3fed0995">  441</a></span>&#160;<span class="preprocessor">#define BIT_APEX_DATA4_TAP_NUM_POS        3</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define BIT_APEX_DATA4_TAP_NUM_MASK   (0x03 &lt;&lt; BIT_APEX_DATA4_TAP_NUM_POS)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;{</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        ICM426XX_APEX_DATA4_TAP_NUM_DOUBLE = (0x02 &lt;&lt; <a class="code" href="a00013.html#ab3219f63f67db7061e8643fa3fed0995">BIT_APEX_DATA4_TAP_NUM_POS</a>),</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        ICM426XX_APEX_DATA4_TAP_NUM_SINGLE = (0x01 &lt;&lt; <a class="code" href="a00013.html#ab3219f63f67db7061e8643fa3fed0995">BIT_APEX_DATA4_TAP_NUM_POS</a>),</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;} ICM426XX_APEX_DATA4_TAP_NUM_t;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* TAP_AXIS */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define BIT_APEX_DATA4_TAP_AXIS_POS        1</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define BIT_APEX_DATA4_TAP_AXIS_MASK   (0x03 &lt;&lt; BIT_APEX_DATA4_TAP_AXIS_POS)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        ICM426XX_APEX_DATA4_TAP_AXIS_Z = (0x02 &lt;&lt; BIT_APEX_DATA4_TAP_AXIS_POS),</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        ICM426XX_APEX_DATA4_TAP_AXIS_Y = (0x01 &lt;&lt; BIT_APEX_DATA4_TAP_AXIS_POS),</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        ICM426XX_APEX_DATA4_TAP_AXIS_X = (0x00 &lt;&lt; BIT_APEX_DATA4_TAP_AXIS_POS),</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;} ICM426XX_APEX_DATA4_TAP_AXIS_t;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/* TAP_DIR */</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define BIT_APEX_DATA4_TAP_DIR_POS       0</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define BIT_APEX_DATA4_TAP_DIR_MASK   0x01</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;{</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        ICM426XX_APEX_DATA4_TAP_DIR_POSITIVE = (0x01 &lt;&lt; BIT_APEX_DATA4_TAP_DIR_POS),</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        ICM426XX_APEX_DATA4_TAP_DIR_NEGATIVE = (0x00 &lt;&lt; BIT_APEX_DATA4_TAP_DIR_POS),</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;} ICM426XX_APEX_DATA4_TAP_DIR_t;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> * MPUREG_APEX_DATA5</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * Register Name: APEX_DATA5</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160; </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/* DOUBLE_TAP_TIMING */</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define BIT_APEX_DATA5_DOUBLE_TAP_TIMING_POS      0</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define BIT_APEX_DATA5_DOUBLE_TAP_TIMING_MASK (0x3F &lt;&lt; BIT_APEX_DATA5_DOUBLE_TAP_TIMING_POS)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> * MPUREG_INT_STATUS2</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> * Register Name: INT_STATUS2</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS2_SMD_INT        0x08</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS2_WOM_Z_INT      0x04</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS2_WOM_Y_INT      0x02</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS2_WOM_X_INT      0x01</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> * MPUREG_INT_STATUS3</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> * Register Name: INT_STATUS3</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS3_STEP_DET        0x20</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS3_STEP_CNT_OVFL   0x10</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS3_TILT_DET        0x08</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS3_WAKE_DET        0x04</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS3_SLEEP_DET       0x02</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS3_TAP_DET         0x01</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> * MPUREG_SIGNAL_PATH_RESET</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"> * Register Name: SIGNAL_PATH_RESET</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">/* DMP_INIT_EN */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define BIT_SIGNAL_PATH_RESET_DMP_INIT_POS       6</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define BIT_SIGNAL_PATH_RESET_DMP_INIT_MASK  (0x01 &lt;&lt; BIT_SIGNAL_PATH_RESET_DMP_INIT_POS)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;{</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        ICM426XX_SIGNAL_PATH_RESET_DMP_INIT_EN  = (0x01 &lt;&lt; BIT_SIGNAL_PATH_RESET_DMP_INIT_POS),</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        ICM426XX_SIGNAL_PATH_RESET_DMP_INIT_DIS = (0x00 &lt;&lt; BIT_SIGNAL_PATH_RESET_DMP_INIT_POS),</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;} ICM426XX_SIGNAL_PATH_RESET_DMP_INIT_t;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/* DMP_MEM_RESET_EN */</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define BIT_SIGNAL_PATH_RESET_DMP_MEM_RESET_POS       5</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define BIT_SIGNAL_PATH_RESET_DMP_MEM_RESET_MASK  (0x01 &lt;&lt; BIT_SIGNAL_PATH_RESET_DMP_MEM_RESET_POS)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        ICM426XX_SIGNAL_PATH_RESET_DMP_MEM_RESET_EN  = (0x01 &lt;&lt; BIT_SIGNAL_PATH_RESET_DMP_MEM_RESET_POS),</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        ICM426XX_SIGNAL_PATH_RESET_DMP_MEM_RESET_DIS = (0x00 &lt;&lt; BIT_SIGNAL_PATH_RESET_DMP_MEM_RESET_POS),</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;} ICM426XX_SIGNAL_PATH_RESET_DMP_MEM_RESET_t;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/* TMST_STROBE */</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define BIT_SIGNAL_PATH_RESET_TMST_STROBE_POS       2</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define BIT_SIGNAL_PATH_RESET_TMST_STROBE_MASK  (0x01 &lt;&lt; BIT_SIGNAL_PATH_RESET_TMST_STROBE_POS)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;{</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        ICM426XX_SIGNAL_PATH_RESET_TMST_STROBE_EN  = (0x01 &lt;&lt; BIT_SIGNAL_PATH_RESET_TMST_STROBE_POS),</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        ICM426XX_SIGNAL_PATH_RESET_TMST_STROBE_DIS = (0x00 &lt;&lt; BIT_SIGNAL_PATH_RESET_TMST_STROBE_POS),</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;} ICM426XX_SIGNAL_PATH_RESET_TMST_STROBE_t;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">/* FIFO_FLUSH */</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define BIT_SIGNAL_PATH_RESET_FIFO_FLUSH_POS        1</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define BIT_SIGNAL_PATH_RESET_FIFO_FLUSH_MASK   (0x01 &lt;&lt; BIT_SIGNAL_PATH_RESET_FIFO_FLUSH_POS)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;{</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        ICM426XX_SIGNAL_PATH_RESET_FIFO_FLUSH_EN  = (0x01 &lt;&lt; BIT_SIGNAL_PATH_RESET_FIFO_FLUSH_POS),</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        ICM426XX_SIGNAL_PATH_RESET_FIFO_FLUSH_DIS = (0x00 &lt;&lt; BIT_SIGNAL_PATH_RESET_FIFO_FLUSH_POS),</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;} ICM426XX_SIGNAL_PATH_RESET_FIFO_FLUSH_t;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> * MPUREG_INTF_CONFIG0</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> * Register Name: INTF_CONFIG0</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/* FIFO_SREG_INVALID_IND */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define BIT_FIFO_SREG_INVALID_IND_POS        7</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define BIT_FIFO_SREG_INVALID_IND_MASK   (0x01 &lt;&lt; BIT_FIFO_SREG_INVALID_IND_POS)</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;{</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        ICM426XX_INTF_CONFIG0_FIFO_SREG_INVALID_IND_DIS = (0x01 &lt;&lt; BIT_FIFO_SREG_INVALID_IND_POS),</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        ICM426XX_INTF_CONFIG0_FIFO_SREG_INVALID_IND_EN  = (0x00 &lt;&lt; BIT_FIFO_SREG_INVALID_IND_POS),</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;} ICM426XX_INTF_CONFIG0_FIFO_SREG_INVALID_IND_t;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* FIFO_COUNT_REC */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define BIT_FIFO_COUNT_REC_POS               6</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define BIT_FIFO_COUNT_REC_MASK          (0x01 &lt;&lt; BIT_FIFO_COUNT_REC_POS)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;{</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        ICM426XX_INTF_CONFIG0_FIFO_COUNT_REC_RECORD = (0x01 &lt;&lt; BIT_FIFO_COUNT_REC_POS),</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        ICM426XX_INTF_CONFIG0_FIFO_COUNT_REC_BYTE   = (0x00 &lt;&lt; BIT_FIFO_COUNT_REC_POS),</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;} ICM426XX_INTF_CONFIG0_FIFO_COUNT_REC_t;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/* FIFO_COUNT_ENDIAN */</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define BIT_FIFO_COUNT_ENDIAN_POS           5</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define BIT_FIFO_COUNT_ENDIAN_MASK      (0x01 &lt;&lt; BIT_FIFO_COUNT_ENDIAN_POS)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;{</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        ICM426XX_INTF_CONFIG0_FIFO_COUNT_BIG_ENDIAN    = (0x01 &lt;&lt; BIT_FIFO_COUNT_ENDIAN_POS),</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        ICM426XX_INTF_CONFIG0_FIFO_COUNT_LITTLE_ENDIAN = (0x00 &lt;&lt; BIT_FIFO_COUNT_ENDIAN_POS),</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;} ICM426XX_INTF_CONFIG0_FIFO_COUNT_ENDIAN_t;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/* DATA_ENDIAN */</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define BIT_DATA_ENDIAN_POS                 4</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define BIT_DATA_ENDIAN_MASK            (0x01 &lt;&lt; BIT_DATA_ENDIAN_POS)</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;{</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        ICM426XX_INTF_CONFIG0_DATA_BIG_ENDIAN    = (0x01 &lt;&lt; BIT_DATA_ENDIAN_POS),</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        ICM426XX_INTF_CONFIG0_DATA_LITTLE_ENDIAN = (0x00 &lt;&lt; BIT_DATA_ENDIAN_POS),</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;} ICM426XX_INTF_CONFIG0_DATA_ENDIAN_t;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/* SPI_MODE_OIS2 */</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define BIT_SPI_MODE_OIS2_POS               3</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define BIT_SPI_MODE_OIS2_MASK          (0x01 &lt;&lt; BIT_SPI_MODE_OIS2_POS)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;{</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        ICM426XX_INTF_CONFIG0_SPI_MODE_OIS2_1_2 = (0x01 &lt;&lt; BIT_SPI_MODE_OIS2_POS),</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        ICM426XX_INTF_CONFIG0_SPI_MODE_OIS2_0_3 = (0x00 &lt;&lt; BIT_SPI_MODE_OIS2_POS),</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;} ICM426XX_INTF_CONFIG0_SPI_MODE_OIS2_t;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/* SPI_MODE_AUX1 */</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define BIT_SPI_MODE_OIS1_POS               2</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define BIT_SPI_MODE_OIS1_MASK          (0x01 &lt;&lt; BIT_SPI_MODE_OIS1_POS)</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;{</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        ICM426XX_INTF_CONFIG0_SPI_MODE_OIS1_1_2 = (0x01 &lt;&lt; BIT_SPI_MODE_OIS1_POS),</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        ICM426XX_INTF_CONFIG0_SPI_MODE_OIS1_0_3 = (0x00 &lt;&lt; BIT_SPI_MODE_OIS1_POS),</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;} ICM426XX_INTF_CONFIG0_SPI_MODE_OIS1_t;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> * MPUREG_INTF_CONFIG1</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> * Register Name: INTF_CONFIG1</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/* ACCEL_LP_CLK_SEL */</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define BIT_ACCEL_LP_CLK_SEL_POS        3</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define BIT_ACCEL_LP_CLK_SEL_MASK   (0x01 &lt;&lt; BIT_ACCEL_LP_CLK_SEL_POS)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;{</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        ICM426XX_INTF_CONFIG1_ACCEL_LP_CLK_WUOSC = (0x00 &lt;&lt; BIT_ACCEL_LP_CLK_SEL_POS),</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        ICM426XX_INTF_CONFIG1_ACCEL_LP_CLK_RCOSC = (0x01 &lt;&lt; BIT_ACCEL_LP_CLK_SEL_POS),</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;} ICM426XX_INTF_CONFIG1_ACCEL_LP_CLK_t;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">/* RTC_MODE */</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define BIT_RTC_MODE_POS        2</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define BIT_RTC_MODE_MASK   (0x01 &lt;&lt; BIT_RTC_MODE_POS)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;{</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        ICM426XX_INTF_CONFIG1_RTC_MODE_DIS = (0x00 &lt;&lt; BIT_RTC_MODE_POS),</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        ICM426XX_INTF_CONFIG1_RTC_MODE_EN  = (0x01 &lt;&lt; BIT_RTC_MODE_POS),</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;} ICM426XX_INTF_CONFIG1_RTC_MODE_t;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> * MPUREG_PWR_MGMT_0</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> * Register Name: PWR_MGMT_0</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">/* TEMP_DIS */</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define BIT_PWR_MGMT_0_TEMP_POS        5</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define BIT_PWR_MGMT_0_TEMP_MASK   (0x01 &lt;&lt; BIT_PWR_MGMT_0_TEMP_POS)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;{</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;        ICM426XX_PWR_MGMT_0_TEMP_DIS = (0x01 &lt;&lt; BIT_PWR_MGMT_0_TEMP_POS),</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        ICM426XX_PWR_MGMT_0_TEMP_EN  = (0x00 &lt;&lt; BIT_PWR_MGMT_0_TEMP_POS),</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;} ICM426XX_PWR_MGMT_0_TEMP_t;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/* IDLE */</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define BIT_PWR_MGMT_0_IDLE_POS        4</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define BIT_PWR_MGMT_0_IDLE_MASK   (0x01 &lt;&lt; BIT_PWR_MGMT_0_IDLE_POS)</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;{</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        ICM426XX_PWR_MGMT_0_IDLE_DIS = (0x01 &lt;&lt; BIT_PWR_MGMT_0_IDLE_POS),</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        ICM426XX_PWR_MGMT_0_IDLE_EN  = (0x00 &lt;&lt; BIT_PWR_MGMT_0_IDLE_POS),</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;} ICM426XX_PWR_MGMT_0_IDLE_t;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">/* GYRO_MODE */</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define BIT_PWR_MGMT_0_GYRO_MODE_POS        2</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define BIT_PWR_MGMT_0_GYRO_MODE_MASK   (0x03 &lt;&lt; BIT_PWR_MGMT_0_GYRO_MODE_POS)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;{</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        ICM426XX_PWR_MGMT_0_GYRO_MODE_LN      = (0x03 &lt;&lt; BIT_PWR_MGMT_0_GYRO_MODE_POS),</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        ICM426XX_PWR_MGMT_0_GYRO_MODE_STANDBY = (0x01 &lt;&lt; BIT_PWR_MGMT_0_GYRO_MODE_POS),</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        ICM426XX_PWR_MGMT_0_GYRO_MODE_OFF     = (0x00 &lt;&lt; BIT_PWR_MGMT_0_GYRO_MODE_POS),</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;} ICM426XX_PWR_MGMT_0_GYRO_MODE_t;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/* ACCEL_MODE */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define BIT_PWR_MGMT_0_ACCEL_MODE_POS       0</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define BIT_PWR_MGMT_0_ACCEL_MODE_MASK   0x03</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;{</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        ICM426XX_PWR_MGMT_0_ACCEL_MODE_LN  = 0x03,</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        ICM426XX_PWR_MGMT_0_ACCEL_MODE_LP  = 0x02,</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        ICM426XX_PWR_MGMT_0_ACCEL_MODE_OFF = 0x00,</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;} ICM426XX_PWR_MGMT_0_ACCEL_MODE_t;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"> * MPUREG_GYRO_CONFIG0</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"> * Register Name: GYRO_CONFIG0</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">/* GYRO_FS_SEL*/</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define BIT_GYRO_CONFIG0_FS_SEL_POS       5</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define BIT_GYRO_CONFIG0_FS_SEL_MASK     (7 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS)</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55d">  690</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;{</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#if defined(ICM42686)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55daeb8b09a0eb244edc04cec20fbd74cdea">ICM426XX_GYRO_CONFIG0_FS_SEL_31dps</a>   = (7 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da77cd4e2ada7cebc41cd00d81f6c7ed9e">ICM426XX_GYRO_CONFIG0_FS_SEL_62dps</a>   = (6 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da22bec902b1866cf364360884999a4fde">ICM426XX_GYRO_CONFIG0_FS_SEL_125dps</a>  = (5 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55daca73378c926640f4ed2469cad4f8cd54">ICM426XX_GYRO_CONFIG0_FS_SEL_250dps</a>  = (4 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da2e91ba7ab71662ce75a27da16cfc9f30">ICM426XX_GYRO_CONFIG0_FS_SEL_500dps</a>  = (3 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55dae6e60186983973a39546533bb9ae677b">ICM426XX_GYRO_CONFIG0_FS_SEL_1000dps</a> = (2 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da1d2c7664fa5345b0b7a17c9439a460c3">ICM426XX_GYRO_CONFIG0_FS_SEL_2000dps</a> = (1 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        ICM426XX_GYRO_CONFIG0_FS_SEL_4000dps = (0 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da41de5ddfc30fa071f85681688c621a8f">  702</a></span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da41de5ddfc30fa071f85681688c621a8f">ICM426XX_GYRO_CONFIG0_FS_SEL_16dps</a>   = (7 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55daeb8b09a0eb244edc04cec20fbd74cdea">  703</a></span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55daeb8b09a0eb244edc04cec20fbd74cdea">ICM426XX_GYRO_CONFIG0_FS_SEL_31dps</a>   = (6 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da77cd4e2ada7cebc41cd00d81f6c7ed9e">  704</a></span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da77cd4e2ada7cebc41cd00d81f6c7ed9e">ICM426XX_GYRO_CONFIG0_FS_SEL_62dps</a>   = (5 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da22bec902b1866cf364360884999a4fde">  705</a></span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da22bec902b1866cf364360884999a4fde">ICM426XX_GYRO_CONFIG0_FS_SEL_125dps</a>  = (4 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55daca73378c926640f4ed2469cad4f8cd54">  706</a></span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55daca73378c926640f4ed2469cad4f8cd54">ICM426XX_GYRO_CONFIG0_FS_SEL_250dps</a>  = (3 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da2e91ba7ab71662ce75a27da16cfc9f30">  707</a></span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da2e91ba7ab71662ce75a27da16cfc9f30">ICM426XX_GYRO_CONFIG0_FS_SEL_500dps</a>  = (2 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55dae6e60186983973a39546533bb9ae677b">  708</a></span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55dae6e60186983973a39546533bb9ae677b">ICM426XX_GYRO_CONFIG0_FS_SEL_1000dps</a> = (1 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da1d2c7664fa5345b0b7a17c9439a460c3">  709</a></span>&#160;        <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da1d2c7664fa5345b0b7a17c9439a460c3">ICM426XX_GYRO_CONFIG0_FS_SEL_2000dps</a> = (0 &lt;&lt; BIT_GYRO_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;} <a class="code" href="a00013.html#ac805c493580f455e6f10a8ba61e5f55d">ICM426XX_GYRO_CONFIG0_FS_SEL_t</a>;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/* GYRO_ODR */</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define BIT_GYRO_CONFIG0_ODR_POS       0</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define BIT_GYRO_CONFIG0_ODR_MASK   0x0F</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160">  719</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;{</div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160aaa5b14d8652b2267a2b9a0cdcbc69d1b">  721</a></span>&#160;        <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160aaa5b14d8652b2267a2b9a0cdcbc69d1b">ICM426XX_GYRO_CONFIG0_ODR_500_HZ</a>    = 0x0F,  </div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a9068970c46641bdd8ab75dec70f71cba">  722</a></span>&#160;        <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a9068970c46641bdd8ab75dec70f71cba">ICM426XX_GYRO_CONFIG0_ODR_12_5_HZ</a>   = 0x0B,  </div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a3039c8a7a30d91476d80bf23e09e7bfd">  723</a></span>&#160;        <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a3039c8a7a30d91476d80bf23e09e7bfd">ICM426XX_GYRO_CONFIG0_ODR_25_HZ</a>     = 0x0A,  </div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a4a1132e8fc331bfcb3d512fe3a0a9e33">  724</a></span>&#160;        <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a4a1132e8fc331bfcb3d512fe3a0a9e33">ICM426XX_GYRO_CONFIG0_ODR_50_HZ</a>     = 0x09,  </div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a69a12bbe8f6208a38827776f2c4485dd">  725</a></span>&#160;        <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a69a12bbe8f6208a38827776f2c4485dd">ICM426XX_GYRO_CONFIG0_ODR_100_HZ</a>    = 0x08,  </div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160aaa9b63d1cb3dfa6ea11b377f8a4505c9">  726</a></span>&#160;        <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160aaa9b63d1cb3dfa6ea11b377f8a4505c9">ICM426XX_GYRO_CONFIG0_ODR_200_HZ</a>    = 0x07,  </div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a783a0c63315582a886c43dc3ece56f67">  727</a></span>&#160;        <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a783a0c63315582a886c43dc3ece56f67">ICM426XX_GYRO_CONFIG0_ODR_1_KHZ</a>     = 0x06,  </div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a82256ab775c53c5910891f2c4c1134ba">  728</a></span>&#160;        <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a82256ab775c53c5910891f2c4c1134ba">ICM426XX_GYRO_CONFIG0_ODR_2_KHZ</a>     = 0x05,  </div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160ad9164868996a91917fcc4dea83f0a5cd">  729</a></span>&#160;        <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160ad9164868996a91917fcc4dea83f0a5cd">ICM426XX_GYRO_CONFIG0_ODR_4_KHZ</a>     = 0x04,  </div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160ab6f40ec52853a1a492d215936ea77d9e">  730</a></span>&#160;        <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160ab6f40ec52853a1a492d215936ea77d9e">ICM426XX_GYRO_CONFIG0_ODR_8_KHZ</a>     = 0x03,  </div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a667fb8d6bc0f9273a7a7e5e85100f4b6">  731</a></span>&#160;        <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a667fb8d6bc0f9273a7a7e5e85100f4b6">ICM426XX_GYRO_CONFIG0_ODR_16_KHZ</a>    = 0x02,  </div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a78792574713144135a11ddaa78229713">  732</a></span>&#160;        <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a78792574713144135a11ddaa78229713">ICM426XX_GYRO_CONFIG0_ODR_32_KHZ</a>    = 0x01,  </div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;} <a class="code" href="a00013.html#a8f268b8e990be372f3af15cefc0c5160">ICM426XX_GYRO_CONFIG0_ODR_t</a>;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"> * MPUREG_ACCEL_CONFIG0</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"> * Register Name: ACCEL_CONFIG0</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">/* ACCEL_FS_SEL */</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define BIT_ACCEL_CONFIG0_FS_SEL_POS       5</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define BIT_ACCEL_CONFIG0_FS_SEL_MASK   (0x7 &lt;&lt; BIT_ACCEL_CONFIG0_FS_SEL_POS)</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="a00013.html#aa23422dd3583c08313399146dd1c8b14">  746</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;{</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#if defined(ICM42686)</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        <a class="code" href="a00013.html#aa23422dd3583c08313399146dd1c8b14a439c40b74ed874472093ff291c659cd8">ICM426XX_ACCEL_CONFIG0_FS_SEL_2g</a>  = (0x4 &lt;&lt; BIT_ACCEL_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        <a class="code" href="a00013.html#aa23422dd3583c08313399146dd1c8b14aeedc4e96afb0dad56123ae89e437a149">ICM426XX_ACCEL_CONFIG0_FS_SEL_4g</a>  = (0x3 &lt;&lt; BIT_ACCEL_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        <a class="code" href="a00013.html#aa23422dd3583c08313399146dd1c8b14a61811018ea9a2033e32c51aa5cb7209a">ICM426XX_ACCEL_CONFIG0_FS_SEL_8g</a>  = (0x2 &lt;&lt; BIT_ACCEL_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;        <a class="code" href="a00013.html#aa23422dd3583c08313399146dd1c8b14a1f8815c4cffe8a803b4361567d7d5a16">ICM426XX_ACCEL_CONFIG0_FS_SEL_16g</a> = (0x1 &lt;&lt; BIT_ACCEL_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;        ICM426XX_ACCEL_CONFIG0_FS_SEL_32g = (0x0 &lt;&lt; BIT_ACCEL_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;#<span class="keywordflow">else</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;        ICM426XX_ACCEL_CONFIG0_FS_SEL_RESERVED = (0x4 &lt;&lt; BIT_ACCEL_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="a00013.html#aa23422dd3583c08313399146dd1c8b14a439c40b74ed874472093ff291c659cd8">  756</a></span>&#160;        <a class="code" href="a00013.html#aa23422dd3583c08313399146dd1c8b14a439c40b74ed874472093ff291c659cd8">ICM426XX_ACCEL_CONFIG0_FS_SEL_2g</a>       = (0x3 &lt;&lt; BIT_ACCEL_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="a00013.html#aa23422dd3583c08313399146dd1c8b14aeedc4e96afb0dad56123ae89e437a149">  757</a></span>&#160;        <a class="code" href="a00013.html#aa23422dd3583c08313399146dd1c8b14aeedc4e96afb0dad56123ae89e437a149">ICM426XX_ACCEL_CONFIG0_FS_SEL_4g</a>       = (0x2 &lt;&lt; BIT_ACCEL_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="a00013.html#aa23422dd3583c08313399146dd1c8b14a61811018ea9a2033e32c51aa5cb7209a">  758</a></span>&#160;        <a class="code" href="a00013.html#aa23422dd3583c08313399146dd1c8b14a61811018ea9a2033e32c51aa5cb7209a">ICM426XX_ACCEL_CONFIG0_FS_SEL_8g</a>       = (0x1 &lt;&lt; BIT_ACCEL_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="a00013.html#aa23422dd3583c08313399146dd1c8b14a1f8815c4cffe8a803b4361567d7d5a16">  759</a></span>&#160;        <a class="code" href="a00013.html#aa23422dd3583c08313399146dd1c8b14a1f8815c4cffe8a803b4361567d7d5a16">ICM426XX_ACCEL_CONFIG0_FS_SEL_16g</a>      = (0x0 &lt;&lt; BIT_ACCEL_CONFIG0_FS_SEL_POS),  </div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;} <a class="code" href="a00013.html#aa23422dd3583c08313399146dd1c8b14">ICM426XX_ACCEL_CONFIG0_FS_SEL_t</a>;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">/* ACCEL_ODR */</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define BIT_ACCEL_CONFIG0_ODR_POS       0</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define BIT_ACCEL_CONFIG0_ODR_MASK   0x0F</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389">  769</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;{</div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a841e4b1b68dead962707e3fdae602d53">  771</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a841e4b1b68dead962707e3fdae602d53">ICM426XX_ACCEL_CONFIG0_ODR_500_HZ</a>    = 0xF,  </div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a1f7011a95b0527232bb7b652dfe11287">  772</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a1f7011a95b0527232bb7b652dfe11287">ICM426XX_ACCEL_CONFIG0_ODR_1_5625_HZ</a> = 0xE,  </div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389adde9d4c4c8925b09a8339d5c1421e884">  773</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389adde9d4c4c8925b09a8339d5c1421e884">ICM426XX_ACCEL_CONFIG0_ODR_3_125_HZ</a>  = 0xD,  </div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a7cbe32b61d9aed59d8e29b1fa12f9e7a">  774</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a7cbe32b61d9aed59d8e29b1fa12f9e7a">ICM426XX_ACCEL_CONFIG0_ODR_6_25_HZ</a>   = 0xC,  </div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a40d1d7f51db2aa856aaf3960e652eb0d">  775</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a40d1d7f51db2aa856aaf3960e652eb0d">ICM426XX_ACCEL_CONFIG0_ODR_12_5_HZ</a>   = 0xB,  </div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389abd11ce7fa0e6940331913c3176af8c0c">  776</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389abd11ce7fa0e6940331913c3176af8c0c">ICM426XX_ACCEL_CONFIG0_ODR_25_HZ</a>     = 0xA,  </div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a3d5ca4d5e02b6e5c9adddc57d818df55">  777</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a3d5ca4d5e02b6e5c9adddc57d818df55">ICM426XX_ACCEL_CONFIG0_ODR_50_HZ</a>     = 0x9,  </div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389ac116624328c2d43ac0211f6f2918fc2b">  778</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389ac116624328c2d43ac0211f6f2918fc2b">ICM426XX_ACCEL_CONFIG0_ODR_100_HZ</a>    = 0x8,  </div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a47af4a972460c2dcb9c654841737ee5f">  779</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a47af4a972460c2dcb9c654841737ee5f">ICM426XX_ACCEL_CONFIG0_ODR_200_HZ</a>    = 0x7,  </div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a00b6caff0b45555a2432ac826b931a7e">  780</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a00b6caff0b45555a2432ac826b931a7e">ICM426XX_ACCEL_CONFIG0_ODR_1_KHZ</a>     = 0x6,  </div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a11ebb1cbe4d80c4e3048f784d53870a5">  781</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a11ebb1cbe4d80c4e3048f784d53870a5">ICM426XX_ACCEL_CONFIG0_ODR_2_KHZ</a>     = 0x5,  </div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389af9c5165ae73abdc39cc8498ce7535a36">  782</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389af9c5165ae73abdc39cc8498ce7535a36">ICM426XX_ACCEL_CONFIG0_ODR_4_KHZ</a>     = 0x4,  </div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a1569a2c9b99e9985cdd3de40a05d9b5b">  783</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a1569a2c9b99e9985cdd3de40a05d9b5b">ICM426XX_ACCEL_CONFIG0_ODR_8_KHZ</a>     = 0x3,  </div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389afbd07540414ce4000e506d2aa8e27b75">  784</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389afbd07540414ce4000e506d2aa8e27b75">ICM426XX_ACCEL_CONFIG0_ODR_16_KHZ</a>    = 0x2,  </div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a81562a980b9fe649bf02746a33ab6f64">  785</a></span>&#160;        <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389a81562a980b9fe649bf02746a33ab6f64">ICM426XX_ACCEL_CONFIG0_ODR_32_KHZ</a>    = 0x1,  </div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;} <a class="code" href="a00013.html#af492cc679c7cf3297e5451c5f1861389">ICM426XX_ACCEL_CONFIG0_ODR_t</a>;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment"> * MPUREG_GYRO_CONFIG1</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"> * Register Name: GYRO_CONFIG1</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">/* TEMP_FILT_BW */</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define BIT_GYRO_CONFIG1_TEMP_FILT_BW_POS        5</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define BIT_GYRO_CONFIG1_TEMP_FILT_BW_MASK    (0x7 &lt;&lt; BIT_GYRO_CONFIG1_TEMP_FILT_BW_POS)</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">/* GYRO_UI_FILT_ORD */</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define BIT_GYRO_CONFIG1_GYRO_UI_FILT_ORD_POS       2</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define BIT_GYRO_CONFIG1_GYRO_UI_FILT_ORD_MASK   (0x3 &lt;&lt; BIT_GYRO_CONFIG1_GYRO_UI_FILT_ORD_POS)</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;{</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;        ICM426XX_GYRO_CONFIG_GYRO_UI_FILT_ORD_1ST_ORDER = (0x0 &lt;&lt; BIT_GYRO_CONFIG1_GYRO_UI_FILT_ORD_POS),</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;        ICM426XX_GYRO_CONFIG_GYRO_UI_FILT_ORD_2ND_ORDER = (0x1 &lt;&lt; BIT_GYRO_CONFIG1_GYRO_UI_FILT_ORD_POS),</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        ICM426XX_GYRO_CONFIG_GYRO_UI_FILT_ORD_3RD_ORDER = (0x2 &lt;&lt; BIT_GYRO_CONFIG1_GYRO_UI_FILT_ORD_POS),</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;} ICM426XX_GYRO_CONFIG_GYRO_UI_FILT_ORD_t;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">/* GYRO_DEC2_M2_ORD */</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define BIT_GYRO_CONFIG1_GYRO_DEC2_M2_ORD_POS      0</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define BIT_GYRO_CONFIG1_GYRO_DEC2_M2_ORD_MASK   0x3</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment"> * MPUREG_ACCEL_GYRO_CONFIG0</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> * Register Name: GYRO_ACCEL_CONFIG0</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">/* ACCEL_UI_FILT_BW_IND */</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_POS       4</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_MASK   (0xF &lt;&lt; BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_POS) </span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;{</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_ACCEL_FILT_BW_40 = (0x7 &lt;&lt; BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_POS),</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_ACCEL_FILT_BW_20 = (0x6 &lt;&lt; BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_POS),</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_ACCEL_FILT_BW_16 = (0x5 &lt;&lt; BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_POS),</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_ACCEL_FILT_BW_10 = (0x4 &lt;&lt; BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_POS),</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_ACCEL_FILT_BW_8  = (0x3 &lt;&lt; BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_POS),</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_ACCEL_FILT_BW_5  = (0x2 &lt;&lt; BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_POS),</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_ACCEL_FILT_BW_4  = (0x1 &lt;&lt; BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_POS),</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_ACCEL_FILT_BW_2  = (0x0 &lt;&lt; BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_POS),</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;} ICM426XX_GYRO_ACCEL_CONFIG0_ACCEL_FILT_BW_t;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;{</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_ACCEL_FILT_AVG_16  = (0x6 &lt;&lt; BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_POS),</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_ACCEL_FILT_AVG_1   = (0x1 &lt;&lt; BIT_GYRO_ACCEL_CONFIG0_ACCEL_FILT_POS),</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;} ICM426XX_GYRO_ACCEL_CONFIG0_ACCEL_FILT_AVG_t;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">/* GYRO_UI_FILT_BW_IND */</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define BIT_GYRO_ACCEL_CONFIG0_GYRO_FILT_POS       0</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define BIT_GYRO_ACCEL_CONFIG0_GYRO_FILT_MASK   0x0F</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;{</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_GYRO_FILT_BW_40 = 0x07,</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_GYRO_FILT_BW_20 = 0x06,</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_GYRO_FILT_BW_16 = 0x05,</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_GYRO_FILT_BW_10 = 0x04,</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_GYRO_FILT_BW_8  = 0x03,</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_GYRO_FILT_BW_5  = 0x02,</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_GYRO_FILT_BW_4  = 0x01,</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;        ICM426XX_GYRO_ACCEL_CONFIG0_GYRO_FILT_BW_2  = 0x00,</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;} ICM426XX_GYRO_ACCEL_CONFIG0_GYRO_FILT_BW_t;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"> * MPUREG_ACCEL_CONFIG1</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"> * Register Name: ACCEL_CONFIG1</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/* ACCEL_UI_FILT_ORD */</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define BIT_ACCEL_CONFIG1_ACCEL_UI_FILT_ORD_POS       3</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define BIT_ACCEL_CONFIG1_ACCEL_UI_FILT_ORD_MASK    (0x3 &lt;&lt; BIT_ACCEL_CONFIG1_ACCEL_UI_FILT_ORD_POS)</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;{</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;        ICM426XX_ACCEL_CONFIG_ACCEL_UI_FILT_ORD_1ST_ORDER = (0x0 &lt;&lt; BIT_ACCEL_CONFIG1_ACCEL_UI_FILT_ORD_POS),</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        ICM426XX_ACCEL_CONFIG_ACCEL_UI_FILT_ORD_2ND_ORDER = (0x1 &lt;&lt; BIT_ACCEL_CONFIG1_ACCEL_UI_FILT_ORD_POS),</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;        ICM426XX_ACCEL_CONFIG_ACCEL_UI_FILT_ORD_3RD_ORDER = (0x2 &lt;&lt; BIT_ACCEL_CONFIG1_ACCEL_UI_FILT_ORD_POS),</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;} ICM426XX_ACCEL_CONFIG_ACCEL_UI_FILT_ORD_t;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">/* ACCEL_DEC2_M2_ORD */</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define BIT_ACCEL_CONFIG1_ACCEL_DEC2_M2_ORD_POS       1</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define BIT_ACCEL_CONFIG1_ACCEL_DEC2_M2_ORD_MASK    (0x3 &lt;&lt; BIT_ACCEL_CONFIG1_ACCEL_DEC2_M2_ORD_POS)</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment"> * MPUREG_TMST_CONFIG</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"> * Register Name: TMST_CONFIG</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">/* TMST_TO_REGS */</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define BIT_TMST_CONFIG_TMST_TO_REGS_EN_POS       4</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define BIT_TMST_CONFIG_TMST_TO_REGS_EN_MASK   (0x1 &lt;&lt; BIT_TMST_CONFIG_TMST_TO_REGS_EN_POS)</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160; <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;{</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;        ICM426XX_TMST_CONFIG_TMST_TO_REGS_EN   = (0x1 &lt;&lt; BIT_TMST_CONFIG_TMST_TO_REGS_EN_POS),</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;        ICM426XX_TMST_CONFIG_TMST_TO_REGS_DIS  = (0x0 &lt;&lt; BIT_TMST_CONFIG_TMST_TO_REGS_EN_POS),</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;} ICM426XX_TMST_CONFIG_TMST_TO_REGS_EN_t;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">/* TMST_RES */</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define BIT_TMST_CONFIG_RESOL_POS        3</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define BIT_TMST_CONFIG_RESOL_MASK    (0x1 &lt;&lt; BIT_TMST_CONFIG_RESOL_POS)</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;{</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;        ICM426XX_TMST_CONFIG_RESOL_16us = (0x01 &lt;&lt; BIT_TMST_CONFIG_RESOL_POS),</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;        ICM426XX_TMST_CONFIG_RESOL_1us  = (0x00 &lt;&lt; BIT_TMST_CONFIG_RESOL_POS),</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;} ICM426XX_TMST_CONFIG_RESOL_t;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">/* TMST_FSYNC */</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define BIT_TMST_CONFIG_TMST_FSYNC_POS        1</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define BIT_TMST_CONFIG_TMST_FSYNC_MASK    (0x1 &lt;&lt; BIT_TMST_CONFIG_TMST_FSYNC_POS)</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;{</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        ICM426XX_TMST_CONFIG_TMST_FSYNC_EN  = (0x01 &lt;&lt; BIT_TMST_CONFIG_TMST_FSYNC_POS),</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;        ICM426XX_TMST_CONFIG_TMST_FSYNC_DIS = (0x00 &lt;&lt; BIT_TMST_CONFIG_TMST_FSYNC_POS),</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;} ICM426XX_TMST_CONFIG_TMST_FSYNC_EN_t;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">/* TMST_EN */</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define BIT_TMST_CONFIG_TMST_EN_POS       0</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define BIT_TMST_CONFIG_TMST_EN_MASK    0x1</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;{</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        ICM426XX_TMST_CONFIG_TMST_EN  = 0x01,</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        ICM426XX_TMST_CONFIG_TMST_DIS = 0x00,</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;} ICM426XX_TMST_CONFIG_TMST_EN_t;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"> * MPUREG_APEX_CONFIG0</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"> * Register Name: APEX_CONFIG0</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/* DMP_POWER_SAVE_EN */</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG0_DMP_POWER_SAVE_POS       7</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG0_DMP_POWER_SAVE_MASK   (0x1 &lt;&lt; BIT_APEX_CONFIG0_DMP_POWER_SAVE_POS)</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160; <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;{</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        ICM426XX_APEX_CONFIG0_DMP_POWER_SAVE_EN   = (0x1 &lt;&lt; BIT_APEX_CONFIG0_DMP_POWER_SAVE_POS),</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        ICM426XX_APEX_CONFIG0_DMP_POWER_SAVE_DIS  = (0x0 &lt;&lt; BIT_APEX_CONFIG0_DMP_POWER_SAVE_POS),</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;} ICM426XX_APEX_CONFIG0_DMP_POWER_SAVE_t;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">/* TAP_ENABLE */</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG0_TAP_ENABLE_POS       6</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG0_TAP_ENABLE_MASK   (0x1 &lt;&lt; BIT_APEX_CONFIG0_TAP_ENABLE_POS)</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160; <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;{</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        ICM426XX_APEX_CONFIG0_TAP_ENABLE_EN   = (0x1 &lt;&lt; BIT_APEX_CONFIG0_TAP_ENABLE_POS),</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;        ICM426XX_APEX_CONFIG0_TAP_ENABLE_DIS  = (0x0 &lt;&lt; BIT_APEX_CONFIG0_TAP_ENABLE_POS),</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;} ICM426XX_APEX_CONFIG0_TAP_ENABLE_t;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">/* PEDO_EN */</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG0_PEDO_EN_POS       5</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG0_PEDO_EN_MASK   (0x1 &lt;&lt; BIT_APEX_CONFIG0_PEDO_EN_POS)</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160; <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;{</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        ICM426XX_APEX_CONFIG0_PEDO_EN_EN   = (0x1 &lt;&lt; BIT_APEX_CONFIG0_PEDO_EN_POS),</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;        ICM426XX_APEX_CONFIG0_PEDO_EN_DIS  = (0x0 &lt;&lt; BIT_APEX_CONFIG0_PEDO_EN_POS),</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;} ICM426XX_APEX_CONFIG0_PEDO_EN_t;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">/* R2W_EN */</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG0_R2W_EN_POS       3</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG0_R2W_EN_MASK   (0x1 &lt;&lt; BIT_APEX_CONFIG0_R2W_EN_POS)</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160; <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;{</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;        ICM426XX_APEX_CONFIG0_R2W_EN_EN   = (0x1 &lt;&lt; BIT_APEX_CONFIG0_R2W_EN_POS),</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;        ICM426XX_APEX_CONFIG0_R2W_EN_DIS  = (0x0 &lt;&lt; BIT_APEX_CONFIG0_R2W_EN_POS),</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;} ICM426XX_APEX_CONFIG0_R2W_EN_t;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">/* TILT_EN */</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG0_TILT_EN_POS       4</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG0_TILT_EN_MASK   (0x1 &lt;&lt; BIT_APEX_CONFIG0_TILT_EN_POS)</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160; <span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;{</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        ICM426XX_APEX_CONFIG0_TILT_EN_EN   = (0x1 &lt;&lt; BIT_APEX_CONFIG0_TILT_EN_POS),</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;        ICM426XX_APEX_CONFIG0_TILT_EN_DIS  = (0x0 &lt;&lt; BIT_APEX_CONFIG0_TILT_EN_POS),</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;} ICM426XX_APEX_CONFIG0_TILT_EN_t;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">/* DMP_ODR */</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG0_DMP_ODR_POS       0</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG0_DMP_ODR_MASK   (0x3 &lt;&lt; BIT_APEX_CONFIG0_DMP_ODR_POS)</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="a00013.html#ae4ea3427b2a1eaeb6d9e3089f4aa419f">  982</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;{</div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="a00013.html#ae4ea3427b2a1eaeb6d9e3089f4aa419fa589dd2c83c9a3df63b8a5df5f474352d">  984</a></span>&#160;        <a class="code" href="a00013.html#ae4ea3427b2a1eaeb6d9e3089f4aa419fa589dd2c83c9a3df63b8a5df5f474352d">ICM426XX_APEX_CONFIG0_DMP_ODR_25Hz</a>     = (0x0 &lt;&lt; BIT_APEX_CONFIG0_DMP_ODR_POS), </div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="a00013.html#ae4ea3427b2a1eaeb6d9e3089f4aa419fa3c74a6f757595a99696ac12cc87f9672">  985</a></span>&#160;        <a class="code" href="a00013.html#ae4ea3427b2a1eaeb6d9e3089f4aa419fa3c74a6f757595a99696ac12cc87f9672">ICM426XX_APEX_CONFIG0_DMP_ODR_50Hz</a>     = (0x2 &lt;&lt; BIT_APEX_CONFIG0_DMP_ODR_POS), </div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="a00013.html#ae4ea3427b2a1eaeb6d9e3089f4aa419fa4ba14a9e0b34fed728992a3cd67a7cef">  986</a></span>&#160;        <a class="code" href="a00013.html#ae4ea3427b2a1eaeb6d9e3089f4aa419fa4ba14a9e0b34fed728992a3cd67a7cef">ICM426XX_APEX_CONFIG0_DMP_ODR_RESERVED</a> = (0x3 &lt;&lt; BIT_APEX_CONFIG0_DMP_ODR_POS), </div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;} <a class="code" href="a00013.html#ae4ea3427b2a1eaeb6d9e3089f4aa419f">ICM426XX_APEX_CONFIG0_DMP_ODR_t</a>;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment"> * MPUREG_SMD_CONFIG</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment"> * Register Name: SMD_CONFIG</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">/* WOM_INT_MODE */</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define BIT_SMD_CONFIG_WOM_INT_MODE_POS       3</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define BIT_SMD_CONFIG_WOM_INT_MODE_MASK   (0x1 &lt;&lt; BIT_SMD_CONFIG_WOM_INT_MODE_POS)</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;{</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        ICM426XX_SMD_CONFIG_WOM_INT_MODE_ANDED = (0x01 &lt;&lt; BIT_SMD_CONFIG_WOM_INT_MODE_POS),</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;        ICM426XX_SMD_CONFIG_WOM_INT_MODE_ORED  = (0x00 &lt;&lt; BIT_SMD_CONFIG_WOM_INT_MODE_POS),</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;} ICM426XX_SMD_CONFIG_WOM_INT_MODE_t;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">/* WOM_MODE */</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define BIT_SMD_CONFIG_WOM_MODE_POS       2</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define BIT_SMD_CONFIG_WOM_MODE_MASK   (0x1 &lt;&lt; BIT_SMD_CONFIG_WOM_MODE_POS)</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;{</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;        ICM426XX_SMD_CONFIG_WOM_MODE_CMP_PREV = (0x01 &lt;&lt; BIT_SMD_CONFIG_WOM_MODE_POS),</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        ICM426XX_SMD_CONFIG_WOM_MODE_CMP_INIT = (0x00 &lt;&lt; BIT_SMD_CONFIG_WOM_MODE_POS),</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;} ICM426XX_SMD_CONFIG_WOM_MODE_t;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">/* SMD_MODE */</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define BIT_SMD_CONFIG_SMD_MODE_POS       0</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define BIT_SMD_CONFIG_SMD_MODE_MASK    0x3</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;{</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;        ICM426XX_SMD_CONFIG_SMD_MODE_LONG     = 0x03,</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;        ICM426XX_SMD_CONFIG_SMD_MODE_SHORT    = 0x02,</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;        ICM426XX_SMD_CONFIG_SMD_MODE_WOM      = 0x01,</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;        ICM426XX_SMD_CONFIG_SMD_MODE_DISABLED = 0x00,</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;} ICM426XX_SMD_CONFIG_SMD_MODE_t;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment"> * MPUREG_FIFO_CONFIG1</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment"> * Register Name: FIFO_CONFIG1</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_RESUME_PARTIAL_RD_POS       6</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_RESUME_PARTIAL_RD_MASK   (0x1 &lt;&lt; BIT_FIFO_CONFIG1_RESUME_PARTIAL_RD_POS)</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">/* FIFO_WM_GT_TH */</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_WM_GT_TH_POS       5</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_WM_GT_TH_MASK   (0x1 &lt;&lt; BIT_FIFO_CONFIG1_WM_GT_TH_POS)</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;{</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;        ICM426XX_FIFO_CONFIG1_WM_GT_TH_EN  = (0x1 &lt;&lt; BIT_FIFO_CONFIG1_WM_GT_TH_POS),</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;        ICM426XX_FIFO_CONFIG1_WM_GT_TH_DIS = (0x0 &lt;&lt; BIT_FIFO_CONFIG1_WM_GT_TH_POS),</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;} ICM426XX_FIFO_CONFIG1_WM_GT_t;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">/* FIFO_HIRES_EN */</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_HIRES_POS       4</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_HIRES_MASK   (0x1 &lt;&lt; BIT_FIFO_CONFIG1_HIRES_POS)</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;{</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;        ICM426XX_FIFO_CONFIG1_HIRES_EN  = (0x1 &lt;&lt; BIT_FIFO_CONFIG1_HIRES_POS),</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;        ICM426XX_FIFO_CONFIG1_HIRES_DIS = (0x0 &lt;&lt; BIT_FIFO_CONFIG1_HIRES_POS),</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;} ICM426XX_FIFO_CONFIG1_HIRES_t;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">/* FIFO_TMST_FSYNC_EN */</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_TMST_FSYNC_POS       3</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_TMST_FSYNC_MASK   (0x1 &lt;&lt; BIT_FIFO_CONFIG1_TMST_FSYNC_POS)</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;{</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;        ICM426XX_FIFO_CONFIG1_TMST_FSYNC_EN  = (0x1 &lt;&lt; BIT_FIFO_CONFIG1_TMST_FSYNC_POS),</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;        ICM426XX_FIFO_CONFIG1_TMST_FSYNC_DIS = (0x0 &lt;&lt; BIT_FIFO_CONFIG1_TMST_FSYNC_POS),</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;} ICM426XX_FIFO_CONFIG1_TMST_FSYNC_t;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">/* FIFO_TEMP_EN */</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_TEMP_POS       2</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_TEMP_MASK   (0x1 &lt;&lt; BIT_FIFO_CONFIG1_TEMP_POS)</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;{</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;        ICM426XX_FIFO_CONFIG1_TEMP_EN  = (0x1 &lt;&lt; BIT_FIFO_CONFIG1_TEMP_POS),</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;        ICM426XX_FIFO_CONFIG1_TEMP_DIS = (0x0 &lt;&lt; BIT_FIFO_CONFIG1_TEMP_POS),</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;} ICM426XX_FIFO_CONFIG1_TEMP_t;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/* FIFO_GYRO_EN */</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_GYRO_POS       1</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_GYRO_MASK   (0x1 &lt;&lt; BIT_FIFO_CONFIG1_GYRO_POS)</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;{</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;        ICM426XX_FIFO_CONFIG1_GYRO_EN  = (0x1 &lt;&lt; BIT_FIFO_CONFIG1_GYRO_POS),</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;        ICM426XX_FIFO_CONFIG1_GYRO_DIS = (0x0 &lt;&lt; BIT_FIFO_CONFIG1_GYRO_POS),</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;} ICM426XX_FIFO_CONFIG1_GYRO_t;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">/* FIFO_ACCEL_EN*/</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_ACCEL_POS       0</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define BIT_FIFO_CONFIG1_ACCEL_MASK    0x1</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;{</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;        ICM426XX_FIFO_CONFIG1_ACCEL_EN  = 0x01,</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;        ICM426XX_FIFO_CONFIG1_ACCEL_DIS = 0x00,</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;} ICM426XX_FIFO_CONFIG1_ACCEL_t;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment"> * MPUREG_FSYNC_CONFIG</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"> * Register Name: FSYNC_CONFIG</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">/* FSYNC_UI_SEL */</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define BIT_FSYNC_CONFIG_UI_SEL_POS       4</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define BIT_FSYNC_CONFIG_UI_SEL_MASK   (0x7 &lt;&lt; BIT_FSYNC_CONFIG_UI_SEL_POS)</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;{</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;        ICM426XX_FSYNC_CONFIG_UI_SEL_NO      = (0x0 &lt;&lt; BIT_FSYNC_CONFIG_UI_SEL_POS),</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;        ICM426XX_FSYNC_CONFIG_UI_SEL_TEMP    = (0x1 &lt;&lt; BIT_FSYNC_CONFIG_UI_SEL_POS),</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;        ICM426XX_FSYNC_CONFIG_UI_SEL_GYRO_X  = (0x2 &lt;&lt; BIT_FSYNC_CONFIG_UI_SEL_POS),</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        ICM426XX_FSYNC_CONFIG_UI_SEL_GYRO_Y  = (0x3 &lt;&lt; BIT_FSYNC_CONFIG_UI_SEL_POS),</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        ICM426XX_FSYNC_CONFIG_UI_SEL_GYRO_Z  = (0x4 &lt;&lt; BIT_FSYNC_CONFIG_UI_SEL_POS),</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;        ICM426XX_FSYNC_CONFIG_UI_SEL_ACCEL_X = (0x5 &lt;&lt; BIT_FSYNC_CONFIG_UI_SEL_POS),</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;        ICM426XX_FSYNC_CONFIG_UI_SEL_ACCEL_Y = (0x6 &lt;&lt; BIT_FSYNC_CONFIG_UI_SEL_POS),</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;        ICM426XX_FSYNC_CONFIG_UI_SEL_ACCEL_Z = (0x7 &lt;&lt; BIT_FSYNC_CONFIG_UI_SEL_POS),</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;} ICM426XX_FSYNC_CONFIG_UI_SEL_t;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment"> * MPUREG_INT_CONFIG1</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment"> * Register Name: INT_CONFIG1</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">/* ASY_RESET_DISABLE */</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define BIT_INT_CONFIG1_ASY_RST_POS      4</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define BIT_INT_CONFIG1_ASY_RST_MASK  (0x1 &lt;&lt; BIT_INT_CONFIG1_ASY_RST_POS)</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;{</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  ICM426XX_INT_CONFIG1_ASY_RST_DISABLED = (0x1 &lt;&lt; BIT_INT_CONFIG1_ASY_RST_POS),</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  ICM426XX_INT_CONFIG1_ASY_RST_ENABLED  = (0x0 &lt;&lt; BIT_INT_CONFIG1_ASY_RST_POS),</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;} ICM426XX_INT_CONFIG1_ASY_RST_t;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment"> * MPUREG_INT_SOURCE0</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment"> * Register Name: INT_SOURCE0</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define BIT_INT_UI_FSYNC_INT_EN_POS         6</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define BIT_INT_PLL_RDY_INT_EN_POS          5</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define BIT_INT_RESET_DONE_INT_EN_POS       4</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define BIT_INT_UI_DRDY_INT_EN_POS          3</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define BIT_INT_FIFO_THS_INT_EN_POS         2</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define BIT_INT_FIFO_FULL_INT_EN_POS        1</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define BIT_INT_UI_AGC_RDY_INT_EN_POS       0</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE0_UI_FSYNC_INT1_EN    0x40</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE0_PLL_RDY_INT1_EN     0x20</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE0_RESET_DONE_INT1_EN  0x10</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE0_UI_DRDY_INT1_EN     0x08</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE0_FIFO_THS_INT1_EN    0x04</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE0_FIFO_FULL_INT1_EN   0x02</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE0_UI_AGC_RDY_INT1_EN  0x01</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment"> * MPUREG_INT_SOURCE1</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment"> * Register Name: INT_SOURCE1</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define BIT_INT_SMD_INT_EN_POS              3</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define BIT_INT_WOM_Z_INT_EN_POS            2</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define BIT_INT_WOM_Y_INT_EN_POS            1</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define BIT_INT_WOM_X_INT_EN_POS            0</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE1_SMD_INT1_EN         0x08</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE1_WOM_Z_INT1_EN       0x04</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE1_WOM_Y_INT1_EN       0x02</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE1_WOM_X_INT1_EN       0x01</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment"> * MPUREG_INT_SOURCE2</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment"> * Register Name: INT_SOURCE2</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE2_OIS2_AGC_RDY_INT1_EN 0x20</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE2_OIS2_FSYNC_INT1_EN   0x10</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE2_OIS2_DRDY_INT1_EN    0x08</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE2_OIS1_AGC_RDY_INT1_EN 0x04</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE2_OIS1_FSYNC_INT1_EN   0x02</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE2_OIS1_DRDY_INT1_EN    0x01</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment"> * MPUREG_INT_SOURCE3</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment"> * Register Name: INT_SOURCE3</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE3_UI_FSYNC_INT2_EN    0x40</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE3_PLL_RDY_INT2_EN     0x20</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE3_RESET_DONE_INT2_EN  0x10</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE3_UI_DRDY_INT2_EN     0x08</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE3_FIFO_THS_INT2_EN    0x04</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE3_FIFO_FULL_INT2_EN   0x02</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE3_UI_AGC_RDY_INT2_EN  0x01</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"> * MPUREG_INT_SOURCE4</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment"> * Register Name: INT_SOURCE4</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE4_SMD_INT2_EN         0x08</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE4_WOM_Z_INT2_EN       0x04</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE4_WOM_Y_INT2_EN       0x02</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE4_WOM_X_INT2_EN       0x01</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment"> * MPUREG_INT_SOURCE5</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment"> * Register Name: INT_SOURCE5</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE5_OIS2_AGC_RDY_INT2_EN 0x20</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE5_OIS2_FSYNC_INT2_EN   0x10</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE5_OIS2_DRDY_INT2_EN    0x08</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE5_OIS1_AGC_RDY_INT2_EN 0x04</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE5_OIS1_FSYNC_INT2_EN   0x02</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE5_OIS1_DRDY_INT2_EN    0x01</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment"> * MPUREG_SELF_TEST_CONFIG</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment"> * Register Name: SELF_TEST_CONFIG</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define BIT_ST_REGULATOR_EN                 0x40</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define BIT_ACCEL_Z_ST_EN                   0x20</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define BIT_ACCEL_Y_ST_EN                   0x10</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define BIT_ACCEL_X_ST_EN                   0x08</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define BIT_GYRO_Z_ST_EN                    0x04</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define BIT_GYRO_Y_ST_EN                    0x02</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define BIT_GYRO_X_ST_EN                    0x01</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment"> * MPUREG_SCAN0</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment"> * Register Name: SCAN0</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define BIT_DMP_MEM_ACCESS_EN           0x08</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define BIT_MEM_OTP_ACCESS_EN           0x04</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define BIT_FIFO_MEM_RD_SYS                     0x02</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define BIT_FIFO_MEM_WR_SER                     0x01</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment"> * Register bank 1</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment"> * ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define BIT_SENSOR_CONFIG2_OIS_MODE_POS    4</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define BIT_SENSOR_CONFIG2_OIS_MODE_MASK  (0x03 &lt;&lt; BIT_SENSOR_CONFIG2_OIS_MODE_POS)</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;{</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;        ICM426XX_SENSOR_CONFIG2_OIS_MODE_32KHZ = (0x2 &lt;&lt; BIT_SENSOR_CONFIG2_OIS_MODE_POS),</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;        ICM426XX_SENSOR_CONFIG2_OIS_MODE_8KHZ  = (0x1 &lt;&lt; BIT_SENSOR_CONFIG2_OIS_MODE_POS),</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;        ICM426XX_SENSOR_CONFIG2_OIS_MODE_DIS   = (0x0 &lt;&lt; BIT_SENSOR_CONFIG2_OIS_MODE_POS)</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;} ICM426XX_SENSOR_CONFIG2_OIS_MODE_t;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment"> * MPUREG_GYRO_CONFIG_STATIC2_B1</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment"> * Register Name: GYRO_CONFIG_STATIC2</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">/* GYRO_AAF_DIS */</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define BIT_GYRO_AAF_DIS_POS        1</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define BIT_GYRO_AAF_DIS_MASK   (0x01 &lt;&lt; BIT_GYRO_AAF_DIS_POS)</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;{</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;        ICM426XX_GYRO_AAF_EN  = (0x0 &lt;&lt; BIT_GYRO_AAF_DIS_POS),</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;        ICM426XX_GYRO_AAF_DIS = (0x1 &lt;&lt; BIT_GYRO_AAF_DIS_POS),</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;} ICM426XX_GYRO_AAF_DIS_t;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">/* GYRO_NF_DIS */</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define BIT_GYRO_NF_DIS_POS        0</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define BIT_GYRO_NF_DIS_MASK   (0x01 &lt;&lt; BIT_GYRO_NF_DIS_POS)</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;{</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;        ICM426XX_GYRO_NF_EN  = (0x0 &lt;&lt; BIT_GYRO_NF_DIS_POS),</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;        ICM426XX_GYRO_NF_DIS = (0x1 &lt;&lt; BIT_GYRO_NF_DIS_POS),</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;} ICM426XX_GYRO_NF_DIS_t;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment"> * MPUREG_GYRO_CONFIG_STATIC3_B1</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment"> * Register Name: GYRO_CONFIG_STATIC3</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">/* GYRO_AAF_DELT */</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define BIT_GYRO_AAF_DELT_POS        0</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define BIT_GYRO_AAF_DELT_MASK   (0x3F &lt;&lt; BIT_GYRO_AAF_DELT_POS)</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment"> * MPUREG_GYRO_CONFIG_STATIC4_B1</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment"> * Register Name: GYRO_CONFIG_STATIC4</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">/* GYRO_AAF_DELTSQR */</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define BIT_GYRO_AAF_DELTSQR_POS_LO        0</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define BIT_GYRO_AAF_DELTSQR_MASK_LO   (0xFF &lt;&lt; BIT_GYRO_AAF_DELTSQR_POS_LO)</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment"> * MPUREG_GYRO_CONFIG_STATIC5_B1</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment"> * Register Name: GYRO_CONFIG_STATIC5</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define BIT_GYRO_AAF_DELTSQR_POS_HI        0</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define BIT_GYRO_AAF_DELTSQR_MASK_HI   (0x0F &lt;&lt; BIT_GYRO_AAF_DELTSQR_POS_HI)</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">/* GYRO_AAF_BITSHIFT */</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define BIT_GYRO_AAF_BITSHIFT_POS     4</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define BIT_GYRO_AAF_BITSHIFT_MASK   (0x0F &lt;&lt; BIT_GYRO_AAF_BITSHIFT_POS)</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment"> * MPUREG_INTF_CONFIG4_B1</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment"> * Register Name: INTF_CONFIG4</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">/* SPI_AP_4WIRE */</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define BIT_INTF_CONFIG4_AP_SPI_POS       1</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define BIT_INTF_CONFIG4_AP_SPI_MASK   (0x1 &lt;&lt; BIT_INTF_CONFIG4_AP_SPI_POS)</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;{</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;        ICM426XX_INTF_CONFIG4_AP_SPI4W = (0x1 &lt;&lt; BIT_INTF_CONFIG4_AP_SPI_POS),</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;        ICM426XX_INTF_CONFIG4_AP_SPI3W = (0x0 &lt;&lt; BIT_INTF_CONFIG4_AP_SPI_POS),</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;} ICM426XX_INTF_CONFIG4_AP_SPI_t;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment"> * MPUREG_INTF_CONFIG5_B1</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment"> * Register Name: INTF_CONFIG5</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">/* GPIO_PAD_SEL */</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define BIT_INTF_CONFIG5_GPIO_PAD_SEL_POS       1</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define BIT_INTF_CONFIG5_GPIO_PAD_SEL_MASK   (0x3 &lt;&lt; BIT_INTF_CONFIG5_GPIO_PAD_SEL_POS)</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment"> * MPUREG_INTF_CONFIG6_B1</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment"> * Register Name: INTF_CONFIG6</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">/* I3C_DDR_EN */</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define BIT_INTF_CONFIG6_I3C_DDR_EN_POS       1</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define BIT_INTF_CONFIG6_I3C_DDR_EN_MASK   (0x1 &lt;&lt; BIT_INTF_CONFIG6_I3C_DDR_EN_POS)</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">/* I3C_SDR_EN */</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define BIT_INTF_CONFIG6_I3C_SDR_EN_POS       0</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define BIT_INTF_CONFIG6_I3C_SDR_EN_MASK   (0x1 &lt;&lt; BIT_INTF_CONFIG6_I3C_SDR_EN_POS)</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment"> * MPUREG_INTF_CONFIG6_B1</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment"> * Register Name: INTF_CONFIG6</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">/* I3C_IBI_BYTE_EN */</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define BIT_INTF_CONFIG6_I3C_IBI_BYTE_EN_POS       3</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define BIT_INTF_CONFIG6_I3C_IBI_BYTE_EN_MASK   (0x1 &lt;&lt; BIT_INTF_CONFIG6_I3C_IBI_BYTE_EN_POS)</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">/* I3C_IBI_EN */</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define BIT_INTF_CONFIG6_I3C_IBI_EN_POS       2</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define BIT_INTF_CONFIG6_I3C_IBI_EN_MASK   (0x1 &lt;&lt; BIT_INTF_CONFIG6_I3C_IBI_EN_POS)</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment"> * Register bank 2</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment"> * ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment"> * MPUREG_ACCEL_CONFIG_STATIC2_B2</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment"> * Register Name: ACCEL_CONFIG_STATIC2</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160; <span class="comment">/* ACCEL_AAF_DIS */</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define BIT_ACCEL_AAF_DIS_POS        0</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define BIT_ACCEL_AAF_DIS_MASK   (0x01 &lt;&lt; BIT_ACCEL_AAF_DIS_POS)</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;{</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;        ICM426XX_ACCEL_AAF_EN  = (0x0 &lt;&lt; BIT_ACCEL_AAF_DIS_POS),</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;        ICM426XX_ACCEL_AAF_DIS = (0x1 &lt;&lt; BIT_ACCEL_AAF_DIS_POS),</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;} ICM426XX_ACCEL_AAF_DIS_t;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">/* ACCEL_AAF_DELT */</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define BIT_ACCEL_AAF_DELT_POS        1</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define BIT_ACCEL_AAF_DELT_MASK   (0x3F &lt;&lt; BIT_ACCEL_AAF_DELT_POS)</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment"> * MPUREG_ACCEL_CONFIG_STATIC3_B2</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment"> * Register Name: ACCEL_CONFIG_STATIC3</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">/* ACCEL_AAF_DELTSQR */</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define BIT_ACCEL_AAF_DELTSQR_POS_LO        0</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define BIT_ACCEL_AAF_DELTSQR_MASK_LO   (0xFF &lt;&lt; BIT_ACCEL_AAF_DELTSQR_POS_LO)</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment"> * MPUREG_ACCEL_CONFIG_STATIC4_B2</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment"> * Register Name: ACCEL_CONFIG_STATIC4</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160; </div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">/* ACCEL_AAF_DELTSQR */</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define BIT_ACCEL_AAF_DELTSQR_POS_HI        0</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define BIT_ACCEL_AAF_DELTSQR_MASK_HI   (0x0F &lt;&lt; BIT_ACCEL_AAF_DELTSQR_POS_HI)</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/* ACCEL_AAF_BITSHIFT */</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define BIT_ACCEL_AAF_BITSHIFT_POS     4</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define BIT_ACCEL_AAF_BITSHIFT_MASK   (0x0F &lt;&lt; BIT_ACCEL_AAF_BITSHIFT_POS)</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment"> * MPUREG_OIS1_CONFIG1_B2</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment"> * Register Name: OIS1_CONFIG1</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">/* OIS1_ACCEL_LP_CLK_SEL */</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define BIT_OIS1_CONFIG1_ACCEL_LP_CLK_SEL_POS       5</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define BIT_OIS1_CONFIG1_ACCEL_LP_CLK_SEL_MASK   (0x1 &lt;&lt; BIT_OIS1_CONFIG1_ACCEL_LP_CLK_SEL_POS)</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;{</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;        ICM426XX_OIS1_CONFIG1_ACCEL_LP_CLK_SEL_WUOSC  = (0x0 &lt;&lt; BIT_OIS1_CONFIG1_ACCEL_LP_CLK_SEL_POS),</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;        ICM426XX_OIS1_CONFIG1_ACCEL_LP_CLK_SEL_RCOSC  = (0x1 &lt;&lt; BIT_OIS1_CONFIG1_ACCEL_LP_CLK_SEL_POS),</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;} ICM426XX_OIS1_CONFIG1_ACCEL_LP_CLK_SEL_t;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">/* OIS1_DEC */</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define BIT_OIS1_CONFIG1_DEC_POS       2</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define BIT_OIS1_CONFIG1_DEC_MASK   (0x7 &lt;&lt; BIT_OIS1_CONFIG1_DEC_POS)</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="a00013.html#a277b8d453b048a068e7fd399d7db912a"> 1413</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;{</div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="a00013.html#a277b8d453b048a068e7fd399d7db912aadf9caae701d1340dd23c23ceefde01ad"> 1415</a></span>&#160;        <a class="code" href="a00013.html#a277b8d453b048a068e7fd399d7db912aadf9caae701d1340dd23c23ceefde01ad">ICM426XX_OIS1_CONFIG1_DEC_1</a>  = (0x0 &lt;&lt; BIT_OIS1_CONFIG1_DEC_POS), </div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="a00013.html#a277b8d453b048a068e7fd399d7db912aae1f9082ab1f8b7ed915525a4bae5e1f9"> 1416</a></span>&#160;        <a class="code" href="a00013.html#a277b8d453b048a068e7fd399d7db912aae1f9082ab1f8b7ed915525a4bae5e1f9">ICM426XX_OIS1_CONFIG1_DEC_2</a>  = (0x1 &lt;&lt; BIT_OIS1_CONFIG1_DEC_POS), </div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="a00013.html#a277b8d453b048a068e7fd399d7db912aa8eab279d5a31c59c5d1e9be26d90affd"> 1417</a></span>&#160;        <a class="code" href="a00013.html#a277b8d453b048a068e7fd399d7db912aa8eab279d5a31c59c5d1e9be26d90affd">ICM426XX_OIS1_CONFIG1_DEC_4</a>  = (0x2 &lt;&lt; BIT_OIS1_CONFIG1_DEC_POS), </div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="a00013.html#a277b8d453b048a068e7fd399d7db912aadb929446c9a7f0b8d7d0548777fc2786"> 1418</a></span>&#160;        <a class="code" href="a00013.html#a277b8d453b048a068e7fd399d7db912aadb929446c9a7f0b8d7d0548777fc2786">ICM426XX_OIS1_CONFIG1_DEC_8</a>  = (0x3 &lt;&lt; BIT_OIS1_CONFIG1_DEC_POS), </div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="a00013.html#a277b8d453b048a068e7fd399d7db912aa310aa4cefe46a2418c3424e28b8ad6dc"> 1419</a></span>&#160;        <a class="code" href="a00013.html#a277b8d453b048a068e7fd399d7db912aa310aa4cefe46a2418c3424e28b8ad6dc">ICM426XX_OIS1_CONFIG1_DEC_16</a> = (0x4 &lt;&lt; BIT_OIS1_CONFIG1_DEC_POS), </div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="a00013.html#a277b8d453b048a068e7fd399d7db912aa5365e1bb32552ab033ce9bc4587e8cd6"> 1420</a></span>&#160;        <a class="code" href="a00013.html#a277b8d453b048a068e7fd399d7db912aa5365e1bb32552ab033ce9bc4587e8cd6">ICM426XX_OIS1_CONFIG1_DEC_32</a> = (0x5 &lt;&lt; BIT_OIS1_CONFIG1_DEC_POS), </div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;} <a class="code" href="a00013.html#a277b8d453b048a068e7fd399d7db912a">ICM426XX_OIS1_CONFIG1_DEC_t</a>;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">/* GYRO_OIS1_EN */</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define BIT_OIS1_CONFIG1_GYRO_EN_POS       1</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define BIT_OIS1_CONFIG1_GYRO_EN_MASK   (0x1 &lt;&lt; BIT_OIS1_CONFIG1_GYRO_EN_POS)</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;{</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;        ICM426XX_OIS1_CONFIG1_GYRO_EN  = (0x1 &lt;&lt; BIT_OIS1_CONFIG1_GYRO_EN_POS),</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;        ICM426XX_OIS1_CONFIG1_GYRO_DIS = (0x0 &lt;&lt; BIT_OIS1_CONFIG1_GYRO_EN_POS),</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;} ICM426XX_OIS1_CONFIG1_GYRO_EN_t;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">/* ACCEL_OIS1_EN */</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define BIT_OIS1_CONFIG1_ACCEL_EN_POS       0</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define BIT_OIS1_CONFIG1_ACCEL_EN_MASK   (0x1 &lt;&lt; BIT_OIS1_CONFIG1_ACCEL_EN_POS)</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;{</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;        ICM426XX_OIS1_CONFIG1_ACCEL_EN  = (0x1 &lt;&lt; BIT_OIS1_CONFIG1_ACCEL_EN_POS),</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;        ICM426XX_OIS1_CONFIG1_ACCEL_DIS = (0x0 &lt;&lt; BIT_OIS1_CONFIG1_ACCEL_EN_POS),</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;} ICM426XX_OIS1_CONFIG1_ACCEL_EN_t;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment"> * MPUREG_OIS1_CONFIG2_B2</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment"> * Register Name: OIS1_CONFIG2</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">/* GYRO_OIS1_FS_SEL */</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define BIT_OIS1_CONFIG2_GYRO_FS_SEL_POS       3</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define BIT_OIS1_CONFIG2_GYRO_FS_SEL_MASK   (0x7 &lt;&lt; BIT_OIS1_CONFIG2_GYRO_FS_SEL_POS)</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97f"> 1454</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;{</div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97faf59a5f17b83c90149cb526cd084a443c"> 1456</a></span>&#160;        <a class="code" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97faf59a5f17b83c90149cb526cd084a443c">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_16dps</a>   = (0x7 &lt;&lt; BIT_OIS1_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa0ea3e67f9a3defc9ca7c2dd58b98059f"> 1457</a></span>&#160;        <a class="code" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa0ea3e67f9a3defc9ca7c2dd58b98059f">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_31dps</a>   = (0x6 &lt;&lt; BIT_OIS1_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa75b6de073efa391cd6a968677d586e4e"> 1458</a></span>&#160;        <a class="code" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa75b6de073efa391cd6a968677d586e4e">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_62dps</a>   = (0x5 &lt;&lt; BIT_OIS1_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa5e8aca3e34f74a7f921a192c1a623ac5"> 1459</a></span>&#160;        <a class="code" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa5e8aca3e34f74a7f921a192c1a623ac5">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_125dps</a>  = (0x4 &lt;&lt; BIT_OIS1_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa55cad19848c34955ee5d44f016c0ef77"> 1460</a></span>&#160;        <a class="code" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa55cad19848c34955ee5d44f016c0ef77">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_250dps</a>  = (0x3 &lt;&lt; BIT_OIS1_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fad273ddc13198a477fea1ae088590c76a"> 1461</a></span>&#160;        <a class="code" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fad273ddc13198a477fea1ae088590c76a">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_500dps</a>  = (0x2 &lt;&lt; BIT_OIS1_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97facf1ca4a22694bc7a250d0208d84d9f09"> 1462</a></span>&#160;        <a class="code" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97facf1ca4a22694bc7a250d0208d84d9f09">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_1000dps</a> = (0x1 &lt;&lt; BIT_OIS1_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa5a6595af710c9cb6ef2f26b50e8274c5"> 1463</a></span>&#160;        <a class="code" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa5a6595af710c9cb6ef2f26b50e8274c5">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_2000dps</a> = (0x0 &lt;&lt; BIT_OIS1_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;} <a class="code" href="a00013.html#a16425bc8ad48d573fd2f26926e18d97f">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_t</a>;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">/* ACCEL_OIS1_FS_SEL */</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define BIT_OIS1_CONFIG2_ACCEL_FS_SEL_POS       0</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define BIT_OIS1_CONFIG2_ACCEL_FS_SEL_MASK   (0x7 &lt;&lt; BIT_OIS1_CONFIG2_ACCEL_FS_SEL_POS)</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4"> 1472</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;{</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;        ICM426XX_OIS1_CONFIG2_ACCEL_FS_SEL_RESERVED  = (0x4 &lt;&lt; BIT_OIS1_CONFIG2_ACCEL_FS_SEL_POS),</div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4ab3526d68c74c21c8877847cb72751a08"> 1475</a></span>&#160;        <a class="code" href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4ab3526d68c74c21c8877847cb72751a08">ICM426XX_OIS1_CONFIG2_ACCEL_FS_SEL_2g</a>        = (0x3 &lt;&lt; BIT_OIS1_CONFIG2_ACCEL_FS_SEL_POS), </div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4a65439abf505c993c37158ed4da9b450b"> 1476</a></span>&#160;        <a class="code" href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4a65439abf505c993c37158ed4da9b450b">ICM426XX_OIS1_CONFIG2_ACCEL_FS_SEL_4g</a>        = (0x2 &lt;&lt; BIT_OIS1_CONFIG2_ACCEL_FS_SEL_POS), </div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4a6d6f4cf5cee47d3ea7624867e3e1bc6b"> 1477</a></span>&#160;        <a class="code" href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4a6d6f4cf5cee47d3ea7624867e3e1bc6b">ICM426XX_OIS1_CONFIG2_ACCEL_FS_SEL_8g</a>        = (0x1 &lt;&lt; BIT_OIS1_CONFIG2_ACCEL_FS_SEL_POS), </div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4a83d959db6d84f9419e0aad25cc41bda0"> 1478</a></span>&#160;        <a class="code" href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4a83d959db6d84f9419e0aad25cc41bda0">ICM426XX_OIS1_CONFIG2_ACCEL_FS_SEL_16g</a>       = (0x0 &lt;&lt; BIT_OIS1_CONFIG2_ACCEL_FS_SEL_POS), </div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;} <a class="code" href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4">ICM426XX_OIS1_CONFIG2_ACCEL_FS_SEL_t</a>;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment"> * MPUREG_INT_STATUS_OIS1_B2</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment"> * Register Name: INT_STATUS_OIS1</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_OIS1_FSYNC               0x04</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_OIS1_DRDY                0x02</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_OIS1_AGC_RDY             0x01</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment"> * MPUREG_OIS2_CONFIG1_B2</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment"> * Register Name: OIS2_CONFIG1</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">/* OIS2_ACCEL_LP_CLK_SEL */</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define BIT_OIS2_CONFIG1_ACCEL_LP_CLK_SEL_POS       5</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define BIT_OIS2_CONFIG1_ACCEL_LP_CLK_SEL_MASK   (0x1 &lt;&lt; BIT_OIS2_CONFIG1_ACCEL_LP_CLK_SEL_POS)</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;{</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;        ICM426XX_OIS2_CONFIG1_ACCEL_LP_CLK_SEL_WUOSC  = (0x0 &lt;&lt; BIT_OIS2_CONFIG1_ACCEL_LP_CLK_SEL_POS),</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;        ICM426XX_OIS2_CONFIG1_ACCEL_LP_CLK_SEL_RCOSC  = (0x1 &lt;&lt; BIT_OIS2_CONFIG1_ACCEL_LP_CLK_SEL_POS),</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;} ICM426XX_OIS2_CONFIG1_ACCEL_LP_CLK_SEL_t;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">/* OIS2_DEC */</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define BIT_OIS2_CONFIG1_DEC_POS       2</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define BIT_OIS2_CONFIG1_DEC_MASK   (0x7 &lt;&lt; BIT_OIS2_CONFIG1_DEC_POS)</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62"> 1510</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;{</div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a6652605601f7c3c3c772c3f853b0ff79"> 1512</a></span>&#160;        <a class="code" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a6652605601f7c3c3c772c3f853b0ff79">ICM426XX_OIS2_CONFIG1_DEC_1</a>  = (0x0 &lt;&lt; BIT_OIS2_CONFIG1_DEC_POS), </div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a59d7ce2d093fbfdbd7490c9e227455ca"> 1513</a></span>&#160;        <a class="code" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a59d7ce2d093fbfdbd7490c9e227455ca">ICM426XX_OIS2_CONFIG1_DEC_2</a>  = (0x1 &lt;&lt; BIT_OIS2_CONFIG1_DEC_POS), </div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a144e8a7a02b90ddb18bb9b17a6cbe0de"> 1514</a></span>&#160;        <a class="code" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a144e8a7a02b90ddb18bb9b17a6cbe0de">ICM426XX_OIS2_CONFIG1_DEC_4</a>  = (0x2 &lt;&lt; BIT_OIS2_CONFIG1_DEC_POS), </div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a343ba2f7ed7ff4ccdb072fe11882f376"> 1515</a></span>&#160;        <a class="code" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a343ba2f7ed7ff4ccdb072fe11882f376">ICM426XX_OIS2_CONFIG1_DEC_8</a>  = (0x3 &lt;&lt; BIT_OIS2_CONFIG1_DEC_POS), </div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a2a2fef1b1b22f8a9ffcb3db1f36d2525"> 1516</a></span>&#160;        <a class="code" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a2a2fef1b1b22f8a9ffcb3db1f36d2525">ICM426XX_OIS2_CONFIG1_DEC_16</a> = (0x4 &lt;&lt; BIT_OIS2_CONFIG1_DEC_POS), </div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a6428a66588e969dbeffa01bfee717f14"> 1517</a></span>&#160;        <a class="code" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a6428a66588e969dbeffa01bfee717f14">ICM426XX_OIS2_CONFIG1_DEC_32</a> = (0x5 &lt;&lt; BIT_OIS2_CONFIG1_DEC_POS), </div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;} <a class="code" href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62">ICM426XX_OIS2_CONFIG1_DEC_t</a>;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">/* GYRO_OIS2_EN */</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define BIT_OIS2_CONFIG1_GYRO_EN_POS       1</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define BIT_OIS2_CONFIG1_GYRO_EN_MASK   (0x1 &lt;&lt; BIT_OIS2_CONFIG1_GYRO_EN_POS)</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;{</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;        ICM426XX_OIS2_CONFIG1_GYRO_EN  = (0x1 &lt;&lt; BIT_OIS2_CONFIG1_GYRO_EN_POS),</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;        ICM426XX_OIS2_CONFIG1_GYRO_DIS = (0x0 &lt;&lt; BIT_OIS2_CONFIG1_GYRO_EN_POS),</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;} ICM426XX_OIS2_CONFIG1_GYRO_EN_t;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">/* ACCEL_OIS2_EN */</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define BIT_OIS2_CONFIG1_ACCEL_EN_POS       0</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define BIT_OIS2_CONFIG1_ACCEL_EN_MASK   (0x1 &lt;&lt; BIT_OIS2_CONFIG1_ACCEL_EN_POS)</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;{</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;        ICM426XX_OIS2_CONFIG1_ACCEL_EN  = (0x1 &lt;&lt; BIT_OIS2_CONFIG1_ACCEL_EN_POS),</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;        ICM426XX_OIS2_CONFIG1_ACCEL_DIS = (0x0 &lt;&lt; BIT_OIS2_CONFIG1_ACCEL_EN_POS),</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;} ICM426XX_OIS2_CONFIG1_ACCEL_EN_t;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment"> * MPUREG_OIS2_CONFIG2_B2</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment"> * Register Name: OIS2_CONFIG2</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">/* GYRO_OIS2_FS_SEL */</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define BIT_OIS2_CONFIG2_GYRO_FS_SEL_POS       3</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define BIT_OIS2_CONFIG2_GYRO_FS_SEL_MASK   (0x7 &lt;&lt; BIT_OIS2_CONFIG2_GYRO_FS_SEL_POS)</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4"> 1551</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;{</div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a54a4c87a4450ce7cb57b4af43a2da352"> 1553</a></span>&#160;        <a class="code" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a54a4c87a4450ce7cb57b4af43a2da352">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_16dps</a>   = (0x7 &lt;&lt; BIT_OIS2_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a281cbfd0db7aa242cbbaa103986f25ac"> 1554</a></span>&#160;        <a class="code" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a281cbfd0db7aa242cbbaa103986f25ac">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_31dps</a>   = (0x6 &lt;&lt; BIT_OIS2_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4ab9301bd17e7b187bb789dd28fc469923"> 1555</a></span>&#160;        <a class="code" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4ab9301bd17e7b187bb789dd28fc469923">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_62dps</a>   = (0x5 &lt;&lt; BIT_OIS2_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4af683b698deec52164541f21931f69b3a"> 1556</a></span>&#160;        <a class="code" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4af683b698deec52164541f21931f69b3a">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_125dps</a>  = (0x4 &lt;&lt; BIT_OIS2_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a81df54cccce4fc5e8d6bbfccf62d0a96"> 1557</a></span>&#160;        <a class="code" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a81df54cccce4fc5e8d6bbfccf62d0a96">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_250dps</a>  = (0x3 &lt;&lt; BIT_OIS2_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a3cead3a23c858bcc23f7e5fb59249669"> 1558</a></span>&#160;        <a class="code" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a3cead3a23c858bcc23f7e5fb59249669">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_500dps</a>  = (0x2 &lt;&lt; BIT_OIS2_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a15de63447287daab8cf93ca1172bb824"> 1559</a></span>&#160;        <a class="code" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a15de63447287daab8cf93ca1172bb824">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_1000dps</a> = (0x1 &lt;&lt; BIT_OIS2_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a84d063d9a2f8441bbd61d4f029c62858"> 1560</a></span>&#160;        <a class="code" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a84d063d9a2f8441bbd61d4f029c62858">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_2000dps</a> = (0x0 &lt;&lt; BIT_OIS2_CONFIG2_GYRO_FS_SEL_POS), </div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;} <a class="code" href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_t</a>;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">/* ACCEL_OIS2_FS_SEL */</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define BIT_OIS2_CONFIG2_ACCEL_FS_SEL_POS       0</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define BIT_OIS2_CONFIG2_ACCEL_FS_SEL_MASK   (0x7 &lt;&lt; BIT_OIS2_CONFIG2_ACCEL_FS_SEL_POS)</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369"> 1569</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;{</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;        ICM426XX_OIS2_CONFIG2_ACCEL_FS_SEL_RESERVED  = (0x4 &lt;&lt; BIT_OIS2_CONFIG2_ACCEL_FS_SEL_POS),</div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369a1ec71d2e82e410dcdf5a93e25d2c90b7"> 1572</a></span>&#160;        <a class="code" href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369a1ec71d2e82e410dcdf5a93e25d2c90b7">ICM426XX_OIS2_CONFIG2_ACCEL_FS_SEL_2g</a>        = (0x3 &lt;&lt; BIT_OIS2_CONFIG2_ACCEL_FS_SEL_POS), </div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369acfce286d39afac5862ddc990bb119c46"> 1573</a></span>&#160;        <a class="code" href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369acfce286d39afac5862ddc990bb119c46">ICM426XX_OIS2_CONFIG2_ACCEL_FS_SEL_4g</a>        = (0x2 &lt;&lt; BIT_OIS2_CONFIG2_ACCEL_FS_SEL_POS), </div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369a20402d71bed9cfd10e2f16cab73e19f3"> 1574</a></span>&#160;        <a class="code" href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369a20402d71bed9cfd10e2f16cab73e19f3">ICM426XX_OIS2_CONFIG2_ACCEL_FS_SEL_8g</a>        = (0x1 &lt;&lt; BIT_OIS2_CONFIG2_ACCEL_FS_SEL_POS), </div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369acd49404eff8e79cf54865bdc093f19c0"> 1575</a></span>&#160;        <a class="code" href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369acd49404eff8e79cf54865bdc093f19c0">ICM426XX_OIS2_CONFIG2_ACCEL_FS_SEL_16g</a>       = (0x0 &lt;&lt; BIT_OIS2_CONFIG2_ACCEL_FS_SEL_POS), </div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;} <a class="code" href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369">ICM426XX_OIS2_CONFIG2_ACCEL_FS_SEL_t</a>;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment"> * MPUREG_INT_STATUS_OIS2_B2</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment"> * Register Name: INT_STATUS_OIS2</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_OIS2_FSYNC               0x04</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_OIS2_DRDY                0x02</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define BIT_INT_STATUS_OIS2_AGC_RDY             0x01</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment"> * Register bank 4</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment"> * ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment"> * MPUREG_APEX_CONFIG1_B4</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment"> * Register Name: APEX_CONFIG1</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">/* DMP_POWER_SAVE_TIME_SEL */</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_POS   0</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_MASK  0x0F</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;{</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_0S  = 0x0,</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_4S  = 0x1,</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_8S  = 0x2,</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_12S = 0x3,</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_16S = 0x4,</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_20S = 0x5,</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_24S = 0x6,</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_28S = 0x7,</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_32S = 0x8,</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_36S = 0x9,</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_40S = 0xA,</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_44S = 0xB,</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_48S = 0xC,</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_52S = 0xD,</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_56S = 0xE,</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;        ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_SEL_60S = 0xF</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;} ICM426XX_APEX_CONFIG1_DMP_POWER_SAVE_TIME_t;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">/* LOW_ENERGY_AMP_TH_SEL */</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS    4</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_MASK  (0x0F &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS)</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;{</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_1006632MG = (0 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_1174405MG = (1 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_1342177MG = (2 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_1509949MG = (3 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_1677721MG = (4 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_1845493MG = (5 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_2013265MG = (6 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_2181038MG = (7 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_2348810MG = (8 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_2516582MG = (9 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_2684354MG = (10 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_2852126MG = (11 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_3019898MG = (12 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_3187671MG = (13 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_3355443MG = (14 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS),</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;        ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_3523215MG = (15 &lt;&lt; BIT_APEX_CONFIG1_LOW_ENERGY_AMP_TH_SEL_POS)</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;} ICM426XX_APEX_CONFIG1_LOW_ENERGY_AMP_TH_t;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment"> * MPUREG_APEX_CONFIG2_B4</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment"> * Register Name: APEX_CONFIG2</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment">/* PEDO_AMP_TH_SEL */</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG2_PEDO_AMP_TH_POS   4</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG2_PEDO_AMP_TH_MASK (0x0F&lt;&lt;BIT_APEX_CONFIG2_PEDO_AMP_TH_POS)</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;{</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_1006632_MG = (0  &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_1140850_MG = (1  &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_1275068_MG = (2  &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_1409286_MG = (3  &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_1543503_MG = (4  &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_1677721_MG = (5  &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_1811939_MG = (6  &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_1946157_MG = (7  &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_2080374_MG = (8  &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_2214592_MG = (9  &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_2348810_MG = (10 &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_2483027_MG = (11 &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_2617245_MG = (12 &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_2751463_MG = (13 &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_2885681_MG = (14 &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS),</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;        ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_3019898_MG = (15 &lt;&lt; BIT_APEX_CONFIG2_PEDO_AMP_TH_POS)</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;} ICM426XX_APEX_CONFIG2_PEDO_AMP_TH_t;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">/* PEDO_STEP_CNT_TH_SEL */</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG2_PEDO_STEP_CNT_TH_POS  0</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG2_PEDO_STEP_CNT_TH_MASK 0x0F</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment"> * MPUREG_APEX_CONFIG3_B4</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment"> * Register Name: APEX_CONFIG3</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">/* PEDO_STEP_DET_TH_SEL */</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG3_PEDO_STEP_DET_TH_POS   5</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG3_PEDO_STEP_DET_TH_MASK (0x07&lt;&lt;BIT_APEX_CONFIG3_PEDO_STEP_DET_TH_POS)</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">/* PEDO_SB_TIMER_TH_SEL */</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG3_PEDO_SB_TIMER_TH_POS   2</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG3_PEDO_SB_TIMER_TH_MASK (0x07&lt;&lt;BIT_APEX_CONFIG3_PEDO_SB_TIMER_TH_POS)</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;{</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;        ICM426XX_APEX_CONFIG3_PEDO_SB_TIMER_TH_50_SAMPLES  = (0  &lt;&lt; BIT_APEX_CONFIG3_PEDO_SB_TIMER_TH_POS),</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;        ICM426XX_APEX_CONFIG3_PEDO_SB_TIMER_TH_75_SAMPLES  = (1  &lt;&lt; BIT_APEX_CONFIG3_PEDO_SB_TIMER_TH_POS),</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;        ICM426XX_APEX_CONFIG3_PEDO_SB_TIMER_TH_100_SAMPLES = (2  &lt;&lt; BIT_APEX_CONFIG3_PEDO_SB_TIMER_TH_POS),</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;        ICM426XX_APEX_CONFIG3_PEDO_SB_TIMER_TH_125_SAMPLES = (3  &lt;&lt; BIT_APEX_CONFIG3_PEDO_SB_TIMER_TH_POS),</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;        ICM426XX_APEX_CONFIG3_PEDO_SB_TIMER_TH_150_SAMPLES = (4  &lt;&lt; BIT_APEX_CONFIG3_PEDO_SB_TIMER_TH_POS),</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;        ICM426XX_APEX_CONFIG3_PEDO_SB_TIMER_TH_175_SAMPLES = (5  &lt;&lt; BIT_APEX_CONFIG3_PEDO_SB_TIMER_TH_POS),</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;        ICM426XX_APEX_CONFIG3_PEDO_SB_TIMER_TH_200_SAMPLES = (6  &lt;&lt; BIT_APEX_CONFIG3_PEDO_SB_TIMER_TH_POS),</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;        ICM426XX_APEX_CONFIG3_PEDO_SB_TIMER_TH_225_SAMPLES = (7  &lt;&lt; BIT_APEX_CONFIG3_PEDO_SB_TIMER_TH_POS)</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;} ICM426XX_APEX_CONFIG3_PEDO_SB_TIMER_TH_t;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">/* PEDO_HI_ENRGY_TH_SEL */</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG3_PEDO_HI_ENRGY_TH_POS   0</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG3_PEDO_HI_ENRGY_TH_MASK  0x03</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;{</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;        ICM426XX_APEX_CONFIG3_PEDO_HI_ENRGY_TH_90  = 0x0,</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;        ICM426XX_APEX_CONFIG3_PEDO_HI_ENRGY_TH_107 = 0x1,</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;        ICM426XX_APEX_CONFIG3_PEDO_HI_ENRGY_TH_136 = 0x2,</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;        ICM426XX_APEX_CONFIG3_PEDO_HI_ENRGY_TH_159 = 0x3</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;} ICM426XX_APEX_CONFIG3_PEDO_HI_ENRGY_TH_t;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment"> * MPUREG_APEX_CONFIG4_B4</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment"> * Register Name: APEX_CONFIG4</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">/* TILT_WAIT_TIME_SEL */</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG4_TILT_WAIT_TIME_POS   6</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG4_TILT_WAIT_TIME_MASK (0x03&lt;&lt;BIT_APEX_CONFIG4_TILT_WAIT_TIME_POS)</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;{</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;        ICM426XX_APEX_CONFIG4_TILT_WAIT_TIME_0  = (0  &lt;&lt; BIT_APEX_CONFIG4_TILT_WAIT_TIME_POS),</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;        ICM426XX_APEX_CONFIG4_TILT_WAIT_TIME_2S = (1  &lt;&lt; BIT_APEX_CONFIG4_TILT_WAIT_TIME_POS),</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;        ICM426XX_APEX_CONFIG4_TILT_WAIT_TIME_4S = (2  &lt;&lt; BIT_APEX_CONFIG4_TILT_WAIT_TIME_POS),</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;        ICM426XX_APEX_CONFIG4_TILT_WAIT_TIME_6S = (3  &lt;&lt; BIT_APEX_CONFIG4_TILT_WAIT_TIME_POS)</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;} ICM426XX_APEX_CONFIG4_TILT_WAIT_TIME_t;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment">/* R2W_SLEEP_TIME_OUT */</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_POS   3</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_MASK (0x07&lt;&lt;BIT_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_POS)</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;{</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;        ICM426XX_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_1_28S  = (0  &lt;&lt; BIT_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_POS),</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;        ICM426XX_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_2_56S  = (1  &lt;&lt; BIT_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_POS),</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;        ICM426XX_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_3_84S  = (2  &lt;&lt; BIT_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_POS),</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;        ICM426XX_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_5_12S  = (3  &lt;&lt; BIT_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_POS),</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;        ICM426XX_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_6_4S   = (4  &lt;&lt; BIT_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_POS),</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;        ICM426XX_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_7_68S  = (5  &lt;&lt; BIT_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_POS),</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;        ICM426XX_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_8_96S  = (6  &lt;&lt; BIT_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_POS),</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;        ICM426XX_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_10_24S = (7  &lt;&lt; BIT_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_POS)</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;} ICM426XX_APEX_CONFIG4_R2W_SLEEP_TIME_OUT_t;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment"> * MPUREG_APEX_CONFIG5_B4</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment"> * Register Name: APEX_CONFIG5</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">/* R2W_MOUNTING_MATRIX */</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG5_R2W_MOUNTING_MATRIX_POS   0</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG5_R2W_MOUNTING_MATRIX_MASK (0x07&lt;&lt;BIT_APEX_CONFIG5_R2W_MOUNTING_MATRIX_POS)</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;{</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;        ICM426XX_APEX_CONFIG5_R2W_MOUNTING_MATRIX_0 = (0  &lt;&lt; BIT_APEX_CONFIG5_R2W_MOUNTING_MATRIX_POS),</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;        ICM426XX_APEX_CONFIG5_R2W_MOUNTING_MATRIX_1 = (1  &lt;&lt; BIT_APEX_CONFIG5_R2W_MOUNTING_MATRIX_POS),</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;        ICM426XX_APEX_CONFIG5_R2W_MOUNTING_MATRIX_2 = (2  &lt;&lt; BIT_APEX_CONFIG5_R2W_MOUNTING_MATRIX_POS),</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;        ICM426XX_APEX_CONFIG5_R2W_MOUNTING_MATRIX_3 = (3  &lt;&lt; BIT_APEX_CONFIG5_R2W_MOUNTING_MATRIX_POS),</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;        ICM426XX_APEX_CONFIG5_R2W_MOUNTING_MATRIX_4 = (4  &lt;&lt; BIT_APEX_CONFIG5_R2W_MOUNTING_MATRIX_POS),</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;        ICM426XX_APEX_CONFIG5_R2W_MOUNTING_MATRIX_5 = (5  &lt;&lt; BIT_APEX_CONFIG5_R2W_MOUNTING_MATRIX_POS),</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;        ICM426XX_APEX_CONFIG5_R2W_MOUNTING_MATRIX_6 = (6  &lt;&lt; BIT_APEX_CONFIG5_R2W_MOUNTING_MATRIX_POS),</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;        ICM426XX_APEX_CONFIG5_R2W_MOUNTING_MATRIX_7 = (7  &lt;&lt; BIT_APEX_CONFIG5_R2W_MOUNTING_MATRIX_POS)</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;} ICM426XX_APEX_CONFIG5_R2W_MOUNTING_MATRIX_t;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment"> * MPUREG_APEX_CONFIG6_B4</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment"> * Register Name: APEX_CONFIG6</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">/* R2W_SLEEP_GEST_DELAY */</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_POS   0</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_MASK (0x07&lt;&lt;BIT_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_POS)</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;{</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;        ICM426XX_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_0_32S  = (0  &lt;&lt; BIT_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_POS),</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;        ICM426XX_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_0_64S  = (1  &lt;&lt; BIT_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_POS),</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;        ICM426XX_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_0_96S  = (2  &lt;&lt; BIT_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_POS),</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;        ICM426XX_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_1_28S  = (3  &lt;&lt; BIT_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_POS),</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;        ICM426XX_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_1_6S   = (4  &lt;&lt; BIT_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_POS),</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;        ICM426XX_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_1_92S  = (5  &lt;&lt; BIT_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_POS),</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;        ICM426XX_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_2_24S  = (6  &lt;&lt; BIT_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_POS),</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;        ICM426XX_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_2_56S  = (7  &lt;&lt; BIT_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_POS)</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;} ICM426XX_APEX_CONFIG6_R2W_SLEEP_GEST_DELAY_t;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment"> * MPUREG_APEX_CONFIG7_B4</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment"> * Register Name: APEX_CONFIG7</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">/* TAP_MIN_JERK_THR */</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG7_TAP_MIN_JERK_THR_POS        2</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG7_TAP_MIN_JERK_THR_MASK   (0x3F &lt;&lt; BIT_APEX_CONFIG7_TAP_MIN_JERK_THR_POS)</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define ICM426XX_APEX_CONFIG7_TAP_MIN_JERK_THR_281MG_DEFAULT    0x11</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">/* TAP_MAX_PEAK_TOL */</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG7_TAP_MAX_PEAK_TOL_POS      0</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG7_TAP_MAX_PEAK_TOL_MASK   0x3</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;{</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;        ICM426XX_APEX_CONFIG7_TAP_MAX_PEAK_TOL_12 = 0x0,</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;        ICM426XX_APEX_CONFIG7_TAP_MAX_PEAK_TOL_25 = 0x1,</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;        ICM426XX_APEX_CONFIG7_TAP_MAX_PEAK_TOL_37 = 0x2,</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;        ICM426XX_APEX_CONFIG7_TAP_MAX_PEAK_TOL_50 = 0x3</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;} ICM426XX_APEX_CONFIG7_TAP_MAX_PEAK_TOL_t;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment"> * MPUREG_APEX_CONFIG8_B4</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment"> * Register Name: APEX_CONFIG8</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">*/</span> </div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">/* TAP_TMAX */</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG8_TAP_TMAX_POS       5</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG8_TAP_TMAX_MASK   (0x03 &lt;&lt; BIT_APEX_CONFIG8_TAP_TMAX_POS)</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;{</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TMAX_250MS = (0 &lt;&lt; BIT_APEX_CONFIG8_TAP_TMAX_POS),</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TMAX_375MS = (1 &lt;&lt; BIT_APEX_CONFIG8_TAP_TMAX_POS),</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TMAX_500MS = (2 &lt;&lt; BIT_APEX_CONFIG8_TAP_TMAX_POS),</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TMAX_625MS = (3 &lt;&lt; BIT_APEX_CONFIG8_TAP_TMAX_POS)</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;} ICM426XX_APEX_CONFIG8_TAP_TMAX_t;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">/* TAP_TAVG */</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG8_TAP_TAVG_POS       3</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG8_TAP_TAVG_MASK   (0x03 &lt;&lt; BIT_APEX_CONFIG8_TAP_TAVG_POS)</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;{</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TAVG_1SAMPLE = (0 &lt;&lt; BIT_APEX_CONFIG8_TAP_TAVG_POS),</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TAVG_2SAMPLE = (1 &lt;&lt; BIT_APEX_CONFIG8_TAP_TAVG_POS),</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TAVG_4SAMPLE = (2 &lt;&lt; BIT_APEX_CONFIG8_TAP_TAVG_POS),</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TAVG_8SAMPLE = (3 &lt;&lt; BIT_APEX_CONFIG8_TAP_TAVG_POS)</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;} ICM426XX_APEX_CONFIG8_TAP_TAVG_t;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">/* TAP_TMIN */</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG8_TAP_TMIN_POS       0</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG8_TAP_TMIN_MASK   0x07</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;{</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TMIN_125MS = 0x0,</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TMIN_140MS = 0x1,</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TMIN_156MS = 0x2,</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TMIN_171MS = 0x3,</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TMIN_187MS = 0x4,</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TMIN_203MS = 0x5,</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TMIN_218MS = 0x6,</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;        ICM426XX_APEX_CONFIG8_TAP_TMIN_234MS = 0x7</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;} ICM426XX_APEX_CONFIG8_TAP_TMIN_t;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment"> * MPUREG_APEX_CONFIG9_B4</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="comment"> * Register Name: APEX_CONFIG9</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG9_SENSITIVITY_MODE_POS       0</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define BIT_APEX_CONFIG9_SENSITIVITY_MODE_MASK   0x01</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;{</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;        ICM426XX_APEX_CONFIG9_SENSITIVITY_MODE_NORMAL   = 0x00,</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;        ICM426XX_APEX_CONFIG9_SENSITIVITY_MODE_RESERVED = 0x01</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;} ICM426XX_APEX_CONFIG9_SENSITIVITY_MODE_t;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment"> * MPUREG_INT_SOURCE6_B4</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment"> * Register Name: INT_SOURCE6</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define BIT_INT_STEP_DET_INT_EN_POS      5</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define BIT_INT_STEP_CNT_OVFL_INT_EN_POS 4</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define BIT_INT_TILT_DET_INT_EN_POS      3</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define BIT_INT_WAKE_DET_INT_EN_POS      2</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define BIT_INT_SLEEP_DET_INT_EN_POS     1</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define BIT_INT_TAP_DET_INT_EN_POS       0</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE6_STEP_DET_INT1_EN      0x20</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE6_STEP_CNT_OVFL_INT1_EN 0x10</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE6_TILT_DET_INT1_EN      0x8</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE6_WAKE_DET_INT1_EN      0x4</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE6_SLEEP_DET_INT1_EN     0x2</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE6_TAP_DET_INT1_EN       0x1</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment"> * MPUREG_INT_SOURCE7_B4</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment"> * Register Name: INT_SOURCE7</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE7_STEP_DET_INT2_EN      0x20</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE7_STEP_CNT_OVFL_INT2_EN 0x10</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE7_TILT_DET_INT2_EN      0x8</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE7_WAKE_DET_INT2_EN      0x4</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE7_SLEEP_DET_INT2_EN     0x2</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE7_TAP_DET_INT2_EN       0x1</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment"> * MPUREG_INT_SOURCE8_B4</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment"> * Register Name: INT_SOURCE8</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define BIT_INT_OIS1_DRDY_IBI_EN_POS  6</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define BIT_INT_UI_FSYNC_IBI_EN_POS   5</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define BIT_INT_PLL_RDY_IBI_EN_POS    4</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define BIT_INT_UI_DRDY_IBI_EN_POS    3</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define BIT_INT_FIFO_THS_IBI_EN_POS   2</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define BIT_INT_FIFO_FULL_IBI_EN_POS  1</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define BIT_INT_UI_AGC_RDY_IBI_EN_POS 0</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE8_OIS1_DRDY_IBI_EN  0x40</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE8_UI_FSYNC_IBI_EN   0x20</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE8_PLL_RDY_IBI_EN    0x10</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE8_UI_DRDY_IBI_EN    0x08</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE8_FIFO_THS_IBI_EN   0x04</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE8_FIFO_FULL_IBI_EN  0x02</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE8_UI_AGC_RDY_IBI_EN 0x01</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment"> * MPUREG_INT_SOURCE9_B4</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment"> * Register Name: INT_SOURCE9</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define BIT_INT_SMD_IBI_EN_POS                 4</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define BIT_INT_WOM_Z_IBI_EN_POS               3</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define BIT_INT_WOM_Y_IBI_EN_POS               2</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define BIT_INT_WOM_X_IBI_EN_POS               1</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE9_SMD_IBI_EN             0x10</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE9_WOM_Z_IBI_EN           0x08</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE9_WOM_Y_IBI_EN           0x04</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE9_WOM_X_IBI_EN           0x02</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment"> * MPUREG_INT_SOURCE10_B4</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment"> * Register Name: INT_SOURCE10</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define BIT_INT_STEP_DET_IBI_EN_POS      5</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define BIT_INT_STEP_CNT_OVFL_IBI_EN_POS 4</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define BIT_INT_TILT_DET_IBI_EN_POS      3</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define BIT_INT_WAKE_DET_IBI_EN_POS      2</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define BIT_INT_SLEEP_DET_IBI_EN_POS     1</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define BIT_INT_TAP_DET_IBI_EN_POS       0</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE10_STEP_DET_IBI_EN      0x20</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE10_STEP_CNT_OVFL_IBI_EN 0x10</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE10_TILT_DET_IBI_EN      0x08</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE10_WAKE_DET_IBI_EN      0x04</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE10_SLEEP_DET_IBI_EN     0x02</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define BIT_INT_SOURCE10_TAP_DET_IBI_EN       0x01</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment"> * MPUREG_OFFSET_USER_0_B4</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment"> * Register Name: OFFSET_USER0</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160; </div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">/* GYRO_X_OFFUSER */</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define BIT_GYRO_X_OFFUSER_POS_LO        0</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define BIT_GYRO_X_OFFUSER_MASK_LO   (0xFF &lt;&lt; BIT_GYRO_X_OFFUSER_POS_LO)</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment"> * MPUREG_OFFSET_USER_1_B4</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment"> * Register Name: OFFSET_USER1</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160; </div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define BIT_GYRO_X_OFFUSER_POS_HI        0</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define BIT_GYRO_X_OFFUSER_MASK_HI   (0x0F &lt;&lt; BIT_GYRO_X_OFFUSER_POS_HI)</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment">/* GYRO_Y_OFFUSER */</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define BIT_GYRO_Y_OFFUSER_POS_HI        4</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define BIT_GYRO_Y_OFFUSER_MASK_HI   (0x0F &lt;&lt; BIT_GYRO_Y_OFFUSER_POS_HI)</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment"> * MPUREG_OFFSET_USER_2_B4</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment"> * Register Name: OFFSET_USER2</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define BIT_GYRO_Y_OFFUSER_POS_LO        0</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define BIT_GYRO_Y_OFFUSER_MASK_LO   (0xFF &lt;&lt; BIT_GYRO_Y_OFFUSER_POS_LO)</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment"> * MPUREG_OFFSET_USER_3_B4</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="comment"> * Register Name: OFFSET_USER3</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160; </div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">/* GYRO_Z_OFFUSER */</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define BIT_GYRO_Z_OFFUSER_POS_LO        0</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define BIT_GYRO_Z_OFFUSER_MASK_LO   (0xFF &lt;&lt; BIT_GYRO_Z_OFFUSER_POS_LO)</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment"> * MPUREG_OFFSET_USER_4_B4</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment"> * Register Name: OFFSET_USER4</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define BIT_GYRO_Z_OFFUSER_POS_HI        0</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define BIT_GYRO_Z_OFFUSER_MASK_HI   (0x0F &lt;&lt; BIT_GYRO_Z_OFFUSER_POS_HI)</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">/* ACCEL_X_OFFUSER */</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define BIT_ACCEL_X_OFFUSER_POS_HI        4</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define BIT_ACCEL_X_OFFUSER_MASK_HI   (0x0F &lt;&lt; BIT_ACCEL_X_OFFUSER_POS_HI)</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="comment"> * MPUREG_OFFSET_USER_5_B4</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment"> * Register Name: OFFSET_USER5</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160; </div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define BIT_ACCEL_X_OFFUSER_POS_LO        0</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define BIT_ACCEL_X_OFFUSER_MASK_LO   (0xFF &lt;&lt; BIT_ACCEL_X_OFFUSER_POS_LO)</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment"> * MPUREG_OFFSET_USER_6_B4</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment"> * Register Name: OFFSET_USER_6</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160; </div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment">/* ACCEL_Y_OFFUSER */</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define BIT_ACCEL_Y_OFFUSER_POS_LO       0</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define BIT_ACCEL_Y_OFFUSER_MASK_LO   (0xFF &lt;&lt; BIT_ACCEL_Y_OFFUSER_POS_LO)</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment"> * MPUREG_OFFSET_USER_7_B4</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment"> * Register Name: OFFSET_USER_7</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define BIT_ACCEL_Y_OFFUSER_POS_HI        0</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define BIT_ACCEL_Y_OFFUSER_MASK_HI   (0x0F &lt;&lt; BIT_ACCEL_Y_OFFUSER_POS_HI)</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">/* ACCEL_Z_OFFUSER */</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define BIT_ACCEL_Z_OFFUSER_POS_HI        4</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define BIT_ACCEL_Z_OFFUSER_MASK_HI   (0x0F &lt;&lt; BIT_ACCEL_Z_OFFUSER_POS_HI)</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment"> * MPUREG_OFFSET_USER_8_B4</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment"> * Register Name: OFFSET_USER_8</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">/* ACCEL_Z_OFFUSER_L */</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define BIT_ACCEL_Z_OFFUSER_POS_LO        0</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define BIT_ACCEL_Z_OFFUSER_MASK_LO   (0xFF &lt;&lt; BIT_ACCEL_Z_OFFUSER_POS_LO)</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;}</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #ifndef _INV_ICM426XX_DEFS_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160ad9164868996a91917fcc4dea83f0a5cd"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160ad9164868996a91917fcc4dea83f0a5cd">ICM426XX_GYRO_CONFIG0_ODR_4_KHZ</a></div><div class="ttdoc">4 KHz (250 us) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:729</div></div>
<div class="ttc" id="a00013_html_a1f43fc74cc4cfeb7483171707a00e369a1ec71d2e82e410dcdf5a93e25d2c90b7"><div class="ttname"><a href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369a1ec71d2e82e410dcdf5a93e25d2c90b7">ICM426XX_OIS2_CONFIG2_ACCEL_FS_SEL_2g</a></div><div class="ttdoc">2g </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1572</div></div>
<div class="ttc" id="a00013_html_a16425bc8ad48d573fd2f26926e18d97fad273ddc13198a477fea1ae088590c76a"><div class="ttname"><a href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fad273ddc13198a477fea1ae088590c76a">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_500dps</a></div><div class="ttdoc">500 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1461</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389a11ebb1cbe4d80c4e3048f784d53870a5"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389a11ebb1cbe4d80c4e3048f784d53870a5">ICM426XX_ACCEL_CONFIG0_ODR_2_KHZ</a></div><div class="ttdoc">2 KHz (500 us) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:781</div></div>
<div class="ttc" id="a00013_html_a277b8d453b048a068e7fd399d7db912aadf9caae701d1340dd23c23ceefde01ad"><div class="ttname"><a href="a00013.html#a277b8d453b048a068e7fd399d7db912aadf9caae701d1340dd23c23ceefde01ad">ICM426XX_OIS1_CONFIG1_DEC_1</a></div><div class="ttdoc">OTP_OIS_clock / 1. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1415</div></div>
<div class="ttc" id="a00013_html_ae4ea3427b2a1eaeb6d9e3089f4aa419fa589dd2c83c9a3df63b8a5df5f474352d"><div class="ttname"><a href="a00013.html#ae4ea3427b2a1eaeb6d9e3089f4aa419fa589dd2c83c9a3df63b8a5df5f474352d">ICM426XX_APEX_CONFIG0_DMP_ODR_25Hz</a></div><div class="ttdoc">25Hz (40ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:984</div></div>
<div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160a667fb8d6bc0f9273a7a7e5e85100f4b6"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a667fb8d6bc0f9273a7a7e5e85100f4b6">ICM426XX_GYRO_CONFIG0_ODR_16_KHZ</a></div><div class="ttdoc">16 KHz (62.5 us) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:731</div></div>
<div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160a69a12bbe8f6208a38827776f2c4485dd"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a69a12bbe8f6208a38827776f2c4485dd">ICM426XX_GYRO_CONFIG0_ODR_100_HZ</a></div><div class="ttdoc">100 Hz (10 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:725</div></div>
<div class="ttc" id="a00013_html_a93ac727b251c5c4cf04eca959b29e6c4a83d959db6d84f9419e0aad25cc41bda0"><div class="ttname"><a href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4a83d959db6d84f9419e0aad25cc41bda0">ICM426XX_OIS1_CONFIG2_ACCEL_FS_SEL_16g</a></div><div class="ttdoc">16g </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1478</div></div>
<div class="ttc" id="a00013_html_ac805c493580f455e6f10a8ba61e5f55d"><div class="ttname"><a href="a00013.html#ac805c493580f455e6f10a8ba61e5f55d">ICM426XX_GYRO_CONFIG0_FS_SEL_t</a></div><div class="ttdeci">ICM426XX_GYRO_CONFIG0_FS_SEL_t</div><div class="ttdoc">Gyroscope FSR selection. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:690</div></div>
<div class="ttc" id="a00013_html_a277b8d453b048a068e7fd399d7db912aae1f9082ab1f8b7ed915525a4bae5e1f9"><div class="ttname"><a href="a00013.html#a277b8d453b048a068e7fd399d7db912aae1f9082ab1f8b7ed915525a4bae5e1f9">ICM426XX_OIS1_CONFIG1_DEC_2</a></div><div class="ttdoc">OTP_OIS_clock / 2. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1416</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389a81562a980b9fe649bf02746a33ab6f64"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389a81562a980b9fe649bf02746a33ab6f64">ICM426XX_ACCEL_CONFIG0_ODR_32_KHZ</a></div><div class="ttdoc">32 KHz (31.25 us) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:785</div></div>
<div class="ttc" id="a00001_html"><div class="ttname"><a href="a00001.html">fifo_header_t</a></div><div class="ttdoc">Describe the content of the FIFO header. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:238</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389ac116624328c2d43ac0211f6f2918fc2b"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389ac116624328c2d43ac0211f6f2918fc2b">ICM426XX_ACCEL_CONFIG0_ODR_100_HZ</a></div><div class="ttdoc">100 Hz (10 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:778</div></div>
<div class="ttc" id="a00013_html_a277b8d453b048a068e7fd399d7db912a"><div class="ttname"><a href="a00013.html#a277b8d453b048a068e7fd399d7db912a">ICM426XX_OIS1_CONFIG1_DEC_t</a></div><div class="ttdeci">ICM426XX_OIS1_CONFIG1_DEC_t</div><div class="ttdoc">OIS1 rate selection (base clock fixed by OTP divided by decimator value) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1413</div></div>
<div class="ttc" id="a00013_html_a277b8d453b048a068e7fd399d7db912aa310aa4cefe46a2418c3424e28b8ad6dc"><div class="ttname"><a href="a00013.html#a277b8d453b048a068e7fd399d7db912aa310aa4cefe46a2418c3424e28b8ad6dc">ICM426XX_OIS1_CONFIG1_DEC_16</a></div><div class="ttdoc">OTP_OIS_clock / 16. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1419</div></div>
<div class="ttc" id="a00013_html_aec7111713b32d4f44eef64ac3b6c5aa4af683b698deec52164541f21931f69b3a"><div class="ttname"><a href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4af683b698deec52164541f21931f69b3a">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_125dps</a></div><div class="ttdoc">125 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1556</div></div>
<div class="ttc" id="a00013_html_a1f43fc74cc4cfeb7483171707a00e369acfce286d39afac5862ddc990bb119c46"><div class="ttname"><a href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369acfce286d39afac5862ddc990bb119c46">ICM426XX_OIS2_CONFIG2_ACCEL_FS_SEL_4g</a></div><div class="ttdoc">4g </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1573</div></div>
<div class="ttc" id="a00013_html_a16425bc8ad48d573fd2f26926e18d97fa55cad19848c34955ee5d44f016c0ef77"><div class="ttname"><a href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa55cad19848c34955ee5d44f016c0ef77">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_250dps</a></div><div class="ttdoc">250 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1460</div></div>
<div class="ttc" id="a00013_html_a93ac727b251c5c4cf04eca959b29e6c4"><div class="ttname"><a href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4">ICM426XX_OIS1_CONFIG2_ACCEL_FS_SEL_t</a></div><div class="ttdeci">ICM426XX_OIS1_CONFIG2_ACCEL_FS_SEL_t</div><div class="ttdoc">OIS1 accelerometer FSR selection. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1472</div></div>
<div class="ttc" id="a00013_html_ac805c493580f455e6f10a8ba61e5f55da1d2c7664fa5345b0b7a17c9439a460c3"><div class="ttname"><a href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da1d2c7664fa5345b0b7a17c9439a460c3">ICM426XX_GYRO_CONFIG0_FS_SEL_2000dps</a></div><div class="ttdoc">2000dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:709</div></div>
<div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160a9068970c46641bdd8ab75dec70f71cba"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a9068970c46641bdd8ab75dec70f71cba">ICM426XX_GYRO_CONFIG0_ODR_12_5_HZ</a></div><div class="ttdoc">12.5 Hz (80 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:722</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389a40d1d7f51db2aa856aaf3960e652eb0d"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389a40d1d7f51db2aa856aaf3960e652eb0d">ICM426XX_ACCEL_CONFIG0_ODR_12_5_HZ</a></div><div class="ttdoc">12.5 Hz (80 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:775</div></div>
<div class="ttc" id="a00013_html_a277b8d453b048a068e7fd399d7db912aadb929446c9a7f0b8d7d0548777fc2786"><div class="ttname"><a href="a00013.html#a277b8d453b048a068e7fd399d7db912aadb929446c9a7f0b8d7d0548777fc2786">ICM426XX_OIS1_CONFIG1_DEC_8</a></div><div class="ttdoc">OTP_OIS_clock / 8. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1418</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389a00b6caff0b45555a2432ac826b931a7e"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389a00b6caff0b45555a2432ac826b931a7e">ICM426XX_ACCEL_CONFIG0_ODR_1_KHZ</a></div><div class="ttdoc">1 KHz (1 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:780</div></div>
<div class="ttc" id="a00013_html_ae4ea3427b2a1eaeb6d9e3089f4aa419f"><div class="ttname"><a href="a00013.html#ae4ea3427b2a1eaeb6d9e3089f4aa419f">ICM426XX_APEX_CONFIG0_DMP_ODR_t</a></div><div class="ttdeci">ICM426XX_APEX_CONFIG0_DMP_ODR_t</div><div class="ttdoc">DMP ODR selection. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:982</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389adde9d4c4c8925b09a8339d5c1421e884"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389adde9d4c4c8925b09a8339d5c1421e884">ICM426XX_ACCEL_CONFIG0_ODR_3_125_HZ</a></div><div class="ttdoc">3.125 Hz (320 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:773</div></div>
<div class="ttc" id="a00013_html_a16425bc8ad48d573fd2f26926e18d97fa0ea3e67f9a3defc9ca7c2dd58b98059f"><div class="ttname"><a href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa0ea3e67f9a3defc9ca7c2dd58b98059f">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_31dps</a></div><div class="ttdoc">31.25 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1457</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389a1f7011a95b0527232bb7b652dfe11287"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389a1f7011a95b0527232bb7b652dfe11287">ICM426XX_ACCEL_CONFIG0_ODR_1_5625_HZ</a></div><div class="ttdoc">1.5625 Hz (640 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:772</div></div>
<div class="ttc" id="a00013_html_a16425bc8ad48d573fd2f26926e18d97fa75b6de073efa391cd6a968677d586e4e"><div class="ttname"><a href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa75b6de073efa391cd6a968677d586e4e">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_62dps</a></div><div class="ttdoc">62.5 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1458</div></div>
<div class="ttc" id="a00013_html_a16425bc8ad48d573fd2f26926e18d97f"><div class="ttname"><a href="a00013.html#a16425bc8ad48d573fd2f26926e18d97f">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_t</a></div><div class="ttdeci">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_t</div><div class="ttdoc">OIS1 gyroscope FSR selection. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1454</div></div>
<div class="ttc" id="a00013_html_aec7111713b32d4f44eef64ac3b6c5aa4a3cead3a23c858bcc23f7e5fb59249669"><div class="ttname"><a href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a3cead3a23c858bcc23f7e5fb59249669">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_500dps</a></div><div class="ttdoc">500 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1558</div></div>
<div class="ttc" id="a00013_html_aec7111713b32d4f44eef64ac3b6c5aa4a54a4c87a4450ce7cb57b4af43a2da352"><div class="ttname"><a href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a54a4c87a4450ce7cb57b4af43a2da352">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_16dps</a></div><div class="ttdoc">15.625 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1553</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389abd11ce7fa0e6940331913c3176af8c0c"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389abd11ce7fa0e6940331913c3176af8c0c">ICM426XX_ACCEL_CONFIG0_ODR_25_HZ</a></div><div class="ttdoc">25 Hz (40 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:776</div></div>
<div class="ttc" id="a00013_html_a93ac727b251c5c4cf04eca959b29e6c4a6d6f4cf5cee47d3ea7624867e3e1bc6b"><div class="ttname"><a href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4a6d6f4cf5cee47d3ea7624867e3e1bc6b">ICM426XX_OIS1_CONFIG2_ACCEL_FS_SEL_8g</a></div><div class="ttdoc">8g </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1477</div></div>
<div class="ttc" id="a00013_html_a1f43fc74cc4cfeb7483171707a00e369acd49404eff8e79cf54865bdc093f19c0"><div class="ttname"><a href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369acd49404eff8e79cf54865bdc093f19c0">ICM426XX_OIS2_CONFIG2_ACCEL_FS_SEL_16g</a></div><div class="ttdoc">16g </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1575</div></div>
<div class="ttc" id="a00013_html_ae4ea3427b2a1eaeb6d9e3089f4aa419fa4ba14a9e0b34fed728992a3cd67a7cef"><div class="ttname"><a href="a00013.html#ae4ea3427b2a1eaeb6d9e3089f4aa419fa4ba14a9e0b34fed728992a3cd67a7cef">ICM426XX_APEX_CONFIG0_DMP_ODR_RESERVED</a></div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:986</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389a3d5ca4d5e02b6e5c9adddc57d818df55"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389a3d5ca4d5e02b6e5c9adddc57d818df55">ICM426XX_ACCEL_CONFIG0_ODR_50_HZ</a></div><div class="ttdoc">50 Hz (20 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:777</div></div>
<div class="ttc" id="a00013_html_ac805c493580f455e6f10a8ba61e5f55da41de5ddfc30fa071f85681688c621a8f"><div class="ttname"><a href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da41de5ddfc30fa071f85681688c621a8f">ICM426XX_GYRO_CONFIG0_FS_SEL_16dps</a></div><div class="ttdoc">16dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:702</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389a1569a2c9b99e9985cdd3de40a05d9b5b"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389a1569a2c9b99e9985cdd3de40a05d9b5b">ICM426XX_ACCEL_CONFIG0_ODR_8_KHZ</a></div><div class="ttdoc">8 KHz (125 us) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:783</div></div>
<div class="ttc" id="a00013_html_ac805c493580f455e6f10a8ba61e5f55da77cd4e2ada7cebc41cd00d81f6c7ed9e"><div class="ttname"><a href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da77cd4e2ada7cebc41cd00d81f6c7ed9e">ICM426XX_GYRO_CONFIG0_FS_SEL_62dps</a></div><div class="ttdoc">62dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:704</div></div>
<div class="ttc" id="a00013_html_ac805c493580f455e6f10a8ba61e5f55dae6e60186983973a39546533bb9ae677b"><div class="ttname"><a href="a00013.html#ac805c493580f455e6f10a8ba61e5f55dae6e60186983973a39546533bb9ae677b">ICM426XX_GYRO_CONFIG0_FS_SEL_1000dps</a></div><div class="ttdoc">1000dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:708</div></div>
<div class="ttc" id="a00013_html_a16425bc8ad48d573fd2f26926e18d97faf59a5f17b83c90149cb526cd084a443c"><div class="ttname"><a href="a00013.html#a16425bc8ad48d573fd2f26926e18d97faf59a5f17b83c90149cb526cd084a443c">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_16dps</a></div><div class="ttdoc">15.625 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1456</div></div>
<div class="ttc" id="a00013_html_ac805c493580f455e6f10a8ba61e5f55daeb8b09a0eb244edc04cec20fbd74cdea"><div class="ttname"><a href="a00013.html#ac805c493580f455e6f10a8ba61e5f55daeb8b09a0eb244edc04cec20fbd74cdea">ICM426XX_GYRO_CONFIG0_FS_SEL_31dps</a></div><div class="ttdoc">31dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:703</div></div>
<div class="ttc" id="a00013_html_aec7111713b32d4f44eef64ac3b6c5aa4a81df54cccce4fc5e8d6bbfccf62d0a96"><div class="ttname"><a href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a81df54cccce4fc5e8d6bbfccf62d0a96">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_250dps</a></div><div class="ttdoc">250 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1557</div></div>
<div class="ttc" id="a00013_html_ac805c493580f455e6f10a8ba61e5f55da2e91ba7ab71662ce75a27da16cfc9f30"><div class="ttname"><a href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da2e91ba7ab71662ce75a27da16cfc9f30">ICM426XX_GYRO_CONFIG0_FS_SEL_500dps</a></div><div class="ttdoc">500dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:707</div></div>
<div class="ttc" id="a00013_html_a93ac727b251c5c4cf04eca959b29e6c4ab3526d68c74c21c8877847cb72751a08"><div class="ttname"><a href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4ab3526d68c74c21c8877847cb72751a08">ICM426XX_OIS1_CONFIG2_ACCEL_FS_SEL_2g</a></div><div class="ttdoc">2g </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1475</div></div>
<div class="ttc" id="a00013_html_ac58f3cef940c437531d47f6ca1cd7c62a2a2fef1b1b22f8a9ffcb3db1f36d2525"><div class="ttname"><a href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a2a2fef1b1b22f8a9ffcb3db1f36d2525">ICM426XX_OIS2_CONFIG1_DEC_16</a></div><div class="ttdoc">OTP_OIS_clock / 16. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1516</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389">ICM426XX_ACCEL_CONFIG0_ODR_t</a></div><div class="ttdeci">ICM426XX_ACCEL_CONFIG0_ODR_t</div><div class="ttdoc">Accelerometer ODR selection. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:769</div></div>
<div class="ttc" id="a00013_html_ac58f3cef940c437531d47f6ca1cd7c62a6652605601f7c3c3c772c3f853b0ff79"><div class="ttname"><a href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a6652605601f7c3c3c772c3f853b0ff79">ICM426XX_OIS2_CONFIG1_DEC_1</a></div><div class="ttdoc">OTP_OIS_clock / 1. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1512</div></div>
<div class="ttc" id="a00013_html_a277b8d453b048a068e7fd399d7db912aa8eab279d5a31c59c5d1e9be26d90affd"><div class="ttname"><a href="a00013.html#a277b8d453b048a068e7fd399d7db912aa8eab279d5a31c59c5d1e9be26d90affd">ICM426XX_OIS1_CONFIG1_DEC_4</a></div><div class="ttdoc">OTP_OIS_clock / 4. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1417</div></div>
<div class="ttc" id="a00013_html_aec7111713b32d4f44eef64ac3b6c5aa4ab9301bd17e7b187bb789dd28fc469923"><div class="ttname"><a href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4ab9301bd17e7b187bb789dd28fc469923">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_62dps</a></div><div class="ttdoc">62.5 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1555</div></div>
<div class="ttc" id="a00013_html_a16425bc8ad48d573fd2f26926e18d97facf1ca4a22694bc7a250d0208d84d9f09"><div class="ttname"><a href="a00013.html#a16425bc8ad48d573fd2f26926e18d97facf1ca4a22694bc7a250d0208d84d9f09">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_1000dps</a></div><div class="ttdoc">1000 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1462</div></div>
<div class="ttc" id="a00013_html_ac58f3cef940c437531d47f6ca1cd7c62a343ba2f7ed7ff4ccdb072fe11882f376"><div class="ttname"><a href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a343ba2f7ed7ff4ccdb072fe11882f376">ICM426XX_OIS2_CONFIG1_DEC_8</a></div><div class="ttdoc">OTP_OIS_clock / 8. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1515</div></div>
<div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160aaa9b63d1cb3dfa6ea11b377f8a4505c9"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160aaa9b63d1cb3dfa6ea11b377f8a4505c9">ICM426XX_GYRO_CONFIG0_ODR_200_HZ</a></div><div class="ttdoc">200 Hz (5 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:726</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389afbd07540414ce4000e506d2aa8e27b75"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389afbd07540414ce4000e506d2aa8e27b75">ICM426XX_ACCEL_CONFIG0_ODR_16_KHZ</a></div><div class="ttdoc">16 KHz (62.5 us) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:784</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389a7cbe32b61d9aed59d8e29b1fa12f9e7a"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389a7cbe32b61d9aed59d8e29b1fa12f9e7a">ICM426XX_ACCEL_CONFIG0_ODR_6_25_HZ</a></div><div class="ttdoc">6.25 Hz (160 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:774</div></div>
<div class="ttc" id="a00013_html_aa23422dd3583c08313399146dd1c8b14a61811018ea9a2033e32c51aa5cb7209a"><div class="ttname"><a href="a00013.html#aa23422dd3583c08313399146dd1c8b14a61811018ea9a2033e32c51aa5cb7209a">ICM426XX_ACCEL_CONFIG0_FS_SEL_8g</a></div><div class="ttdoc">8g </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:758</div></div>
<div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160a783a0c63315582a886c43dc3ece56f67"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a783a0c63315582a886c43dc3ece56f67">ICM426XX_GYRO_CONFIG0_ODR_1_KHZ</a></div><div class="ttdoc">1 KHz (1 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:727</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389af9c5165ae73abdc39cc8498ce7535a36"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389af9c5165ae73abdc39cc8498ce7535a36">ICM426XX_ACCEL_CONFIG0_ODR_4_KHZ</a></div><div class="ttdoc">4 KHz (250 us) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:782</div></div>
<div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160a3039c8a7a30d91476d80bf23e09e7bfd"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a3039c8a7a30d91476d80bf23e09e7bfd">ICM426XX_GYRO_CONFIG0_ODR_25_HZ</a></div><div class="ttdoc">25 Hz (40 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:723</div></div>
<div class="ttc" id="a00013_html_aec7111713b32d4f44eef64ac3b6c5aa4a281cbfd0db7aa242cbbaa103986f25ac"><div class="ttname"><a href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a281cbfd0db7aa242cbbaa103986f25ac">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_31dps</a></div><div class="ttdoc">31.25 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1554</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389a47af4a972460c2dcb9c654841737ee5f"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389a47af4a972460c2dcb9c654841737ee5f">ICM426XX_ACCEL_CONFIG0_ODR_200_HZ</a></div><div class="ttdoc">200 Hz (5 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:779</div></div>
<div class="ttc" id="a00013_html_aa23422dd3583c08313399146dd1c8b14aeedc4e96afb0dad56123ae89e437a149"><div class="ttname"><a href="a00013.html#aa23422dd3583c08313399146dd1c8b14aeedc4e96afb0dad56123ae89e437a149">ICM426XX_ACCEL_CONFIG0_FS_SEL_4g</a></div><div class="ttdoc">4g </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:757</div></div>
<div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160aaa5b14d8652b2267a2b9a0cdcbc69d1b"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160aaa5b14d8652b2267a2b9a0cdcbc69d1b">ICM426XX_GYRO_CONFIG0_ODR_500_HZ</a></div><div class="ttdoc">500 Hz (2 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:721</div></div>
<div class="ttc" id="a00013_html_a277b8d453b048a068e7fd399d7db912aa5365e1bb32552ab033ce9bc4587e8cd6"><div class="ttname"><a href="a00013.html#a277b8d453b048a068e7fd399d7db912aa5365e1bb32552ab033ce9bc4587e8cd6">ICM426XX_OIS1_CONFIG1_DEC_32</a></div><div class="ttdoc">OTP_OIS_clock / 32. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1420</div></div>
<div class="ttc" id="a00013_html_a16425bc8ad48d573fd2f26926e18d97fa5a6595af710c9cb6ef2f26b50e8274c5"><div class="ttname"><a href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa5a6595af710c9cb6ef2f26b50e8274c5">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_2000dps</a></div><div class="ttdoc">2000 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1463</div></div>
<div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160a82256ab775c53c5910891f2c4c1134ba"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a82256ab775c53c5910891f2c4c1134ba">ICM426XX_GYRO_CONFIG0_ODR_2_KHZ</a></div><div class="ttdoc">2 KHz (500 us) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:728</div></div>
<div class="ttc" id="a00013_html_ab3219f63f67db7061e8643fa3fed0995"><div class="ttname"><a href="a00013.html#ab3219f63f67db7061e8643fa3fed0995">BIT_APEX_DATA4_TAP_NUM_POS</a></div><div class="ttdeci">#define BIT_APEX_DATA4_TAP_NUM_POS</div><div class="ttdoc">TAP status flags: non-zero value - tap detected bit0 - positive or negative edge bit1 and 2 - axis de...</div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:441</div></div>
<div class="ttc" id="a00013_html_a1f43fc74cc4cfeb7483171707a00e369a20402d71bed9cfd10e2f16cab73e19f3"><div class="ttname"><a href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369a20402d71bed9cfd10e2f16cab73e19f3">ICM426XX_OIS2_CONFIG2_ACCEL_FS_SEL_8g</a></div><div class="ttdoc">8g </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1574</div></div>
<div class="ttc" id="a00013_html_aa23422dd3583c08313399146dd1c8b14a439c40b74ed874472093ff291c659cd8"><div class="ttname"><a href="a00013.html#aa23422dd3583c08313399146dd1c8b14a439c40b74ed874472093ff291c659cd8">ICM426XX_ACCEL_CONFIG0_FS_SEL_2g</a></div><div class="ttdoc">2g </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:756</div></div>
<div class="ttc" id="a00013_html_a1f43fc74cc4cfeb7483171707a00e369"><div class="ttname"><a href="a00013.html#a1f43fc74cc4cfeb7483171707a00e369">ICM426XX_OIS2_CONFIG2_ACCEL_FS_SEL_t</a></div><div class="ttdeci">ICM426XX_OIS2_CONFIG2_ACCEL_FS_SEL_t</div><div class="ttdoc">OIS2 accelerometer FSR selection. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1569</div></div>
<div class="ttc" id="a00013_html_a93ac727b251c5c4cf04eca959b29e6c4a65439abf505c993c37158ed4da9b450b"><div class="ttname"><a href="a00013.html#a93ac727b251c5c4cf04eca959b29e6c4a65439abf505c993c37158ed4da9b450b">ICM426XX_OIS1_CONFIG2_ACCEL_FS_SEL_4g</a></div><div class="ttdoc">4g </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1476</div></div>
<div class="ttc" id="a00013_html_ae4ea3427b2a1eaeb6d9e3089f4aa419fa3c74a6f757595a99696ac12cc87f9672"><div class="ttname"><a href="a00013.html#ae4ea3427b2a1eaeb6d9e3089f4aa419fa3c74a6f757595a99696ac12cc87f9672">ICM426XX_APEX_CONFIG0_DMP_ODR_50Hz</a></div><div class="ttdoc">50Hz (20ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:985</div></div>
<div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160a78792574713144135a11ddaa78229713"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a78792574713144135a11ddaa78229713">ICM426XX_GYRO_CONFIG0_ODR_32_KHZ</a></div><div class="ttdoc">32 KHz (31.25 us) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:732</div></div>
<div class="ttc" id="a00013_html_aa23422dd3583c08313399146dd1c8b14"><div class="ttname"><a href="a00013.html#aa23422dd3583c08313399146dd1c8b14">ICM426XX_ACCEL_CONFIG0_FS_SEL_t</a></div><div class="ttdeci">ICM426XX_ACCEL_CONFIG0_FS_SEL_t</div><div class="ttdoc">Accelerometer FSR selection. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:746</div></div>
<div class="ttc" id="a00013_html_aa23422dd3583c08313399146dd1c8b14a1f8815c4cffe8a803b4361567d7d5a16"><div class="ttname"><a href="a00013.html#aa23422dd3583c08313399146dd1c8b14a1f8815c4cffe8a803b4361567d7d5a16">ICM426XX_ACCEL_CONFIG0_FS_SEL_16g</a></div><div class="ttdoc">16g </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:759</div></div>
<div class="ttc" id="a00013_html_ac805c493580f455e6f10a8ba61e5f55daca73378c926640f4ed2469cad4f8cd54"><div class="ttname"><a href="a00013.html#ac805c493580f455e6f10a8ba61e5f55daca73378c926640f4ed2469cad4f8cd54">ICM426XX_GYRO_CONFIG0_FS_SEL_250dps</a></div><div class="ttdoc">250dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:706</div></div>
<div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160">ICM426XX_GYRO_CONFIG0_ODR_t</a></div><div class="ttdeci">ICM426XX_GYRO_CONFIG0_ODR_t</div><div class="ttdoc">Gyroscope ODR selection. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:719</div></div>
<div class="ttc" id="a00013_html_ac58f3cef940c437531d47f6ca1cd7c62"><div class="ttname"><a href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62">ICM426XX_OIS2_CONFIG1_DEC_t</a></div><div class="ttdeci">ICM426XX_OIS2_CONFIG1_DEC_t</div><div class="ttdoc">OIS2 rate selection (base clock fixed by OTP divided by decimator value) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1510</div></div>
<div class="ttc" id="a00013_html_aec7111713b32d4f44eef64ac3b6c5aa4a84d063d9a2f8441bbd61d4f029c62858"><div class="ttname"><a href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a84d063d9a2f8441bbd61d4f029c62858">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_2000dps</a></div><div class="ttdoc">2000 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1560</div></div>
<div class="ttc" id="a00013_html_ac805c493580f455e6f10a8ba61e5f55da22bec902b1866cf364360884999a4fde"><div class="ttname"><a href="a00013.html#ac805c493580f455e6f10a8ba61e5f55da22bec902b1866cf364360884999a4fde">ICM426XX_GYRO_CONFIG0_FS_SEL_125dps</a></div><div class="ttdoc">125dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:705</div></div>
<div class="ttc" id="a00013_html_ac58f3cef940c437531d47f6ca1cd7c62a6428a66588e969dbeffa01bfee717f14"><div class="ttname"><a href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a6428a66588e969dbeffa01bfee717f14">ICM426XX_OIS2_CONFIG1_DEC_32</a></div><div class="ttdoc">OTP_OIS_clock / 32. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1517</div></div>
<div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160a4a1132e8fc331bfcb3d512fe3a0a9e33"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160a4a1132e8fc331bfcb3d512fe3a0a9e33">ICM426XX_GYRO_CONFIG0_ODR_50_HZ</a></div><div class="ttdoc">50 Hz (20 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:724</div></div>
<div class="ttc" id="a00013_html_ac58f3cef940c437531d47f6ca1cd7c62a59d7ce2d093fbfdbd7490c9e227455ca"><div class="ttname"><a href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a59d7ce2d093fbfdbd7490c9e227455ca">ICM426XX_OIS2_CONFIG1_DEC_2</a></div><div class="ttdoc">OTP_OIS_clock / 2. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1513</div></div>
<div class="ttc" id="a00013_html_a16425bc8ad48d573fd2f26926e18d97fa5e8aca3e34f74a7f921a192c1a623ac5"><div class="ttname"><a href="a00013.html#a16425bc8ad48d573fd2f26926e18d97fa5e8aca3e34f74a7f921a192c1a623ac5">ICM426XX_OIS1_CONFIG2_GYRO_FS_SEL_125dps</a></div><div class="ttdoc">125 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1459</div></div>
<div class="ttc" id="a00013_html_a8f268b8e990be372f3af15cefc0c5160ab6f40ec52853a1a492d215936ea77d9e"><div class="ttname"><a href="a00013.html#a8f268b8e990be372f3af15cefc0c5160ab6f40ec52853a1a492d215936ea77d9e">ICM426XX_GYRO_CONFIG0_ODR_8_KHZ</a></div><div class="ttdoc">8 KHz (125 us) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:730</div></div>
<div class="ttc" id="a00013_html_af492cc679c7cf3297e5451c5f1861389a841e4b1b68dead962707e3fdae602d53"><div class="ttname"><a href="a00013.html#af492cc679c7cf3297e5451c5f1861389a841e4b1b68dead962707e3fdae602d53">ICM426XX_ACCEL_CONFIG0_ODR_500_HZ</a></div><div class="ttdoc">500 Hz (2 ms) </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:771</div></div>
<div class="ttc" id="a00013_html_aec7111713b32d4f44eef64ac3b6c5aa4a15de63447287daab8cf93ca1172bb824"><div class="ttname"><a href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4a15de63447287daab8cf93ca1172bb824">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_1000dps</a></div><div class="ttdoc">1000 dps </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1559</div></div>
<div class="ttc" id="a00013_html_aec7111713b32d4f44eef64ac3b6c5aa4"><div class="ttname"><a href="a00013.html#aec7111713b32d4f44eef64ac3b6c5aa4">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_t</a></div><div class="ttdeci">ICM426XX_OIS2_CONFIG2_GYRO_FS_SEL_t</div><div class="ttdoc">OIS2 gyroscope FSR selection. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1551</div></div>
<div class="ttc" id="a00013_html_ac58f3cef940c437531d47f6ca1cd7c62a144e8a7a02b90ddb18bb9b17a6cbe0de"><div class="ttname"><a href="a00013.html#ac58f3cef940c437531d47f6ca1cd7c62a144e8a7a02b90ddb18bb9b17a6cbe0de">ICM426XX_OIS2_CONFIG1_DEC_4</a></div><div class="ttdoc">OTP_OIS_clock / 4. </div><div class="ttdef"><b>Definition:</b> Icm426xxDefs.h:1514</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_08d237fc27d4ecd563f71c5d52f2fecc.html">sources</a></li><li class="navelem"><a class="el" href="dir_ef25789fe4b728ccaa73692fc4fb6893.html">drivers</a></li><li class="navelem"><a class="el" href="dir_f8076f1330c410adf3485790555ce281.html">Invn</a></li><li class="navelem"><a class="el" href="dir_ed18b2e7d1f4dc2621a31eb1bf070193.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_d20d35fbf4f118ae0ee9caf7725a5192.html">Icm426xx</a></li><li class="navelem"><a class="el" href="a00013.html">Icm426xxDefs.h</a></li>
    <li class="footer">Generated on Mon Nov 25 2019 03:33:21 for eMD ICM426xx Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
