<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=9" />
    <meta name="generator" content="AmbiqMicro" />
    <title>Apollo510 CLKGEN</title>
    <link href="../resources/tabs.css" rel="stylesheet" type="text/css" />
    <link href="../resources/bootstrap.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="../resources/jquery.js"></script>
    <script type="text/javascript" src="../resources/dynsections.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css" />
    <link href="../resources/customdoxygen.css" rel="stylesheet" type="text/css" />
</head>

<body>
    <div id="top">
        <!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
                <tbody>
                    <tr style="height: 56px;">
                        <td id="projectlogo">
                            <img alt="Logo" src="../resources/am_logo.png" />
                        </td>
                        <td style="padding-left: 0.5em;">
                            <div id="projectname">Apollo510  Register Documentation &#160;<span id="projectnumber">release_sdk5p0p0-5f68a8286b</span></div>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
        <!-- end header part -->
        <div id="navrow1" class="tabs">
            <ul class="tablist">
                <li class="current"><a href="../index.html"><span>Main&#160;Page</span></a>
                </li>
        </div>
        </li>
        </ul>
    </div>
    </div>
    <!-- top -->
    <!-- window showing the filter options -->
    <div class="header">
        <div class="headertitle">
            <div class="title">CLKGEN - Clock Generator</div>
        </div>
    </div>
    <!--header-->
    <body>
        <br>
        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 class="panel-title"> CLKGEN Register Index</h3>
            </div>
            <div class="panel-body">
                <table>
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000000C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#OCTRL" target="_self">OCTRL - Oscillator Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000010:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CLKOUT" target="_self">CLKOUT - CLKOUT Frequency Select</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000020:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#HFADJ" target="_self">HFADJ - HFRC Adjustment</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000030:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CLOCKENSTAT" target="_self">CLOCKENSTAT - Clock Enable Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000034:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CLOCKEN2STAT" target="_self">CLOCKEN2STAT - Clock Enable Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000038:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CLOCKEN3STAT" target="_self">CLOCKEN3STAT - Clock Enable Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000044:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#MISC" target="_self">MISC - Misc Control and Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000048:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#HF2ADJ0" target="_self">HF2ADJ0 - HF2ADJ Control 0</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000004C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#HF2ADJ1" target="_self">HF2ADJ1 - HF2ADJ Control 1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000050:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#HF2ADJ2" target="_self">HF2ADJ2 - HF2ADJ Control 2</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000054:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#HF2VAL" target="_self">HF2VAL - HF2ADJ readback</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000078:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#LFRCCTRL" target="_self">LFRCCTRL - LFRC control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000084:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DISPCLKCTRL" target="_self">DISPCLKCTRL - Control for selection and enablement of the DPHY PLL and related clocks</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000088:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CLKGENSPARES" target="_self">CLKGENSPARES - CLK GEN Spare Registers for Future ECO</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000008C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#HFRCIDLECOUNTERS" target="_self">HFRCIDLECOUNTERS - Defines Number of consecutive idle cycles for HFRC, HFRC2 clock enable, power down signals deassertion</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000110:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#MSPIIOCLKCTRL" target="_self">MSPIIOCLKCTRL - Control for selection and enablement of the MSPI clocks</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000120:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CLKCTRL" target="_self">CLKCTRL - Control for selection and enablement of the GFX and MCU clocks</a>
                        </td>
                    </tr>

                </table>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="OCTRL" class="panel-title">OCTRL - Oscillator Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000400C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register includes controls for autocalibration in addition to the RTC oscillator controls.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">OSEL
                                <br>0x0</td>

                            <td align="center" colspan="7">RSVD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>OSEL</td>
                            <td>RW</td>
                            <td>Selects the RTC oscillator (1=LFRC, 0=XT)This selection bit and clocking the RTC with the external crystal (XT) are inoperable in silicon revisions A and B0.<br><br>
                                 XT_512Hz             = 0x0 - RTC uses the XT 512Hz<br>
                             LFRC_DIV2            = 0x1 - RTC uses the LFRC  / 2</td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CLKOUT" class="panel-title">CLKOUT - CLKOUT Frequency Select</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004010</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register enables the CLKOUT to the GPIOs, and selects the clock source to that.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">CKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">CKSEL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>CKEN</td>
                            <td>RW</td>
                            <td>Enable the CLKOUT signal<br><br>
                                 DIS                  = 0x0 - Disable CLKOUT<br>
                             EN                   = 0x1 - Enable CLKOUT</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:0</td>
                            <td>CKSEL</td>
                            <td>RW</td>
                            <td>Select the clock signal that will be observed on CLKOUT. For the Apollo510 family, the clock frequencies being observed are LFRC=900Hz, XT=32KHz, HFRC=48MHz, HFRC2=250MHz.<br><br>
                                 LFRC_NOMINAL         = 0x0 - LFRC clock source selection.<br>
                             XT_DIV2              = 0x1 - XT / 2 clock source selection<br>
                             XT_DIV4              = 0x2 - XT / 4 clock source selection<br>
                             XT_DIV8              = 0x3 - XT / 8 clock source selection<br>
                             XT_DIV16             = 0x4 - XT / 16 clock source selection<br>
                             XT_DIV32             = 0x5 - XT / 32 clock source selection<br>
                             RTC_1Hz              = 0x10 - 1 Hz as selected in RTC<br>
                             XT_DIV2M             = 0x16 - XT / 2^21 clock source selection<br>
                             XT                   = 0x17 - XT clock source selection<br>
                             CG_100Hz             = 0x18 - 100 Hz as selected in CLKGEN<br>
                             LFRC_DIV2            = 0x23 - LFRC / 2 clock source selection<br>
                             LFRC_DIV32           = 0x24 - LFRC / 32 clock source selection<br>
                             LFRC_DIV512          = 0x25 - LFRC / 512 clock source selection<br>
                             LFRC_DIV32K          = 0x26 - LFRC / 32768 clock source selection<br>
                             XT_DIV256            = 0x27 - XT / 256 clock source selection<br>
                             XT_DIV8K             = 0x28 - XT / 8192 clock source selection<br>
                             XT_DIV64K            = 0x29 - XT / 2^16 clock source selection<br>
                             ULFRC_DIV16          = 0x2A - Uncal LFRC / 16 clock source selection<br>
                             ULFRC_DIV128         = 0x2B - Uncal LFRC / 128 clock source selection<br>
                             ULFRC_DIV1K          = 0x2C - Uncal LFRC / 1024 clock source selection<br>
                             ULFRC_DIV4K          = 0x2D - Uncal LFRC / 4096 clock source selection<br>
                             ULFRC_DIV1M          = 0x2E - Uncal LFRC / 2^20 clock source selection<br>
                             LFRC_DIV1M           = 0x31 - LFRC / 2^20 clock source selection<br>
                             XTNE                 = 0x35 - XT (not autoenabled)<br>
                             XTNE_DIV16           = 0x36 - XT / 16 (not autoenabled)<br>
                             LFRCNE_DIV32         = 0x37 - LFRC / 32 (not autoenabled)<br>
                             LFRCNE               = 0x39 - LFRC (not autoenabled) - Default for undefined values<br>
                             HFRC2_DIV64          = 0x3A - HFRC2 / 64 clock source selection<br>
                             HFRC2_DIV32          = 0x3B - HFRC2 / 32 clock source selection<br>
                             HFRC2_DIV16          = 0x3C - HFRC2 / 16 clock source selection<br>
                             HFRC2_DIV8           = 0x3D - HFRC2 / 8 clock source selection<br>
                             HFRC2_DIV2           = 0x3E - HFRC2 / 2 clock source selection<br>
                             HFRC2                = 0x3F - HFRC2 clock source selection</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="HFADJ" class="panel-title">HFADJ - HFRC Adjustment</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004020</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls the HFRC adjustment. The HFRC clock can change with temperature and process corners, and this register controls the HFRC adjustment logic which reduces the fluctuations to the clock.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">HFADJMAXDELTA
                                <br>0x0</td>

                            <td align="center" colspan="3">HFADJGAIN
                                <br>0x1</td>

                            <td align="center" colspan="1">HFWARMUP
                                <br>0x0</td>

                            <td align="center" colspan="12">HFXTADJ
                                <br>0x5b8</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">HFADJCK
                                <br>0x0</td>

                            <td align="center" colspan="1">HFADJEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28:24</td>
                            <td>HFADJMAXDELTA</td>
                            <td>RW</td>
                            <td>Maximum delta for HF Adjustments. 0=Disabled, 1-31=maximum delta step<br><br>
                                 DISABLED             = 0x0 - Maximum Delta function is disabled<br>
                             ENABLED              = 0x1 - Maximum Delta function is enabled</td>
                        </tr>

                        <tr>
                            <td>23:21</td>
                            <td>HFADJGAIN</td>
                            <td>RW</td>
                            <td>Gain control for HFRC adjustment<br><br>
                                 Gain_of_1            = 0x0 - HF Adjust with Gain of 1<br>
                             Gain_of_1_in_2       = 0x1 - HF Adjust with Gain of 0.5<br>
                             Gain_of_1_in_4       = 0x2 - HF Adjust with Gain of 0.25<br>
                             Gain_of_1_in_8       = 0x3 - HF Adjust with Gain of 0.125<br>
                             Gain_of_1_in_16      = 0x4 - HF Adjust with Gain of 0.0625<br>
                             Gain_of_1_in_32      = 0x5 - HF Adjust with Gain of 0.03125</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>HFWARMUP</td>
                            <td>RW</td>
                            <td>XT warmup period for HFRC adjustment<br><br>
                                 1SEC                 = 0x0 - Autoadjust XT warmup period = 1-2 seconds<br>
                             2SEC                 = 0x1 - Autoadjust XT warmup period = 2-4 seconds</td>
                        </tr>

                        <tr>
                            <td>19:8</td>
                            <td>HFXTADJ</td>
                            <td>RW</td>
                            <td>Target HFRC adjustment value.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:4</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>HFADJCK</td>
                            <td>RW</td>
                            <td>Repeat period for HFRC adjustment<br><br>
                                 4SEC                 = 0x0 - Autoadjust repeat period = 4 seconds<br>
                             16SEC                = 0x1 - Autoadjust repeat period = 16 seconds<br>
                             32SEC                = 0x2 - Autoadjust repeat period = 32 seconds<br>
                             64SEC                = 0x3 - Autoadjust repeat period = 64 seconds<br>
                             128SEC               = 0x4 - Autoadjust repeat period = 128 seconds<br>
                             256SEC               = 0x5 - Autoadjust repeat period = 256 seconds<br>
                             512SEC               = 0x6 - Autoadjust repeat period = 512 seconds<br>
                             1024SEC              = 0x7 - Autoadjust repeat period = 1024 seconds</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>HFADJEN</td>
                            <td>RW</td>
                            <td>HFRC adjustment control<br><br>
                                 DIS                  = 0x0 - Disable the HFRC adjustment<br>
                             EN                   = 0x1 - Enable the HFRC adjustment</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CLOCKENSTAT" class="panel-title">CLOCKENSTAT - Clock Enable Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004030</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register provides the enable status to all the peripheral clocks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">HFRC2CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">HFRCCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALCLKOUTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">OSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">HFADJEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PHFRCCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PXTALCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">HFRC2READY
                                <br>0x0</td>

                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>HFRC2CLKEN</td>
                            <td>RO</td>
                            <td>HFRC2 oscillator clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>HFRCCLKEN</td>
                            <td>RO</td>
                            <td>HFRC oscillator clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>XTALCLKOUTEN</td>
                            <td>RO</td>
                            <td>XTAL output clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>OSEL</td>
                            <td>RO</td>
                            <td>RTC uses XT or LFRC<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>HFADJEN</td>
                            <td>RO</td>
                            <td>HFADJ circuit is enabled<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PHFRCCLKEN</td>
                            <td>RO</td>
                            <td>At least one peripheral clock relying on HFRC is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PXTALCLKEN</td>
                            <td>RO</td>
                            <td>At least one peripheral clock relying on XTAL is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>HFRC2READY</td>
                            <td>RO</td>
                            <td>HFRC2 clock is ready (goes high approx 5us after HFRC2 is powered up)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:0</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CLOCKEN2STAT" class="panel-title">CLOCKEN2STAT - Clock Enable Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004034</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This is a continuation of the clock enable status.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">IOM0CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">GFXCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">DSPPDMCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">DSPI2S1REFCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">DSPI2S1CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">DSPI2S0REFCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">DSPI2S0CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">DPHYPLLCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">DISPCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDADCCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBUSBCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBSDIO1CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBSDIO0CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBMSPI3CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBMSPI2CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBMSPI1CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBMSPI0CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBIOSCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBHCPCCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBHCPBCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBHCPACLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBGFXCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBDISPPHYCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBDISPCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBCRYPTOCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBAUDCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBAPBCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBAOLCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBAOHCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBACTIVITYCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">TRACECLKEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>IOM0CLKEN</td>
                            <td>RO</td>
                            <td>IOM 0 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>GFXCLKEN</td>
                            <td>RO</td>
                            <td>GFX core clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>DSPPDMCLKEN</td>
                            <td>RO</td>
                            <td>DSP PDM clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>DSPI2S1REFCLKEN</td>
                            <td>RO</td>
                            <td>DSP I2S1 reference clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>DSPI2S1CLKEN</td>
                            <td>RO</td>
                            <td>DSP I2S1 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>DSPI2S0REFCLKEN</td>
                            <td>RO</td>
                            <td>DISP I2S0 reference clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>DSPI2S0CLKEN</td>
                            <td>RO</td>
                            <td>DISP I2S0 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>DPHYPLLCLKEN</td>
                            <td>RO</td>
                            <td>DPHY PLL clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>DISPCLKEN</td>
                            <td>RO</td>
                            <td>DISP clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>AUDADCCLKEN</td>
                            <td>RO</td>
                            <td>AUD ADC clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>APBUSBCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the USB power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>APBSDIO1CLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the SDIO1 power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>APBSDIO0CLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the SDOI0 power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>APBMSPI3CLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the MSPI3 power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>APBMSPI2CLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the MSPI2 power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>APBMSPI1CLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the MSPI1 power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>APBMSPI0CLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the MSPI0 power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>APBIOSCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the IOS power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>APBHCPCCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the HCP C power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>APBHCPBCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the HCP B power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>APBHCPACLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the HCP A power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>APBGFXCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the GFX power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>APBDISPPHYCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the DISP PHY power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>APBDISPCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the DISP power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>APBCRYPTOCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the Crypto power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>APBAUDCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the AUD power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>APBAPBCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the APB power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>APBAOLCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the AOL power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>APBAOHCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the AOH power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>APBACTIVITYCLKEN</td>
                            <td>RO</td>
                            <td>APB clock is on in the Activity power domain<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>ADCCLKEN</td>
                            <td>RO</td>
                            <td>ADC clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>TRACECLKEN</td>
                            <td>RO</td>
                            <td>Trace clock is on<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CLOCKEN3STAT" class="panel-title">CLOCKEN3STAT - Clock Enable Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004038</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This is a continuation of the clock enable status.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="8">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALENABLED
                                <br>0x0</td>

                            <td align="center" colspan="1">WDTCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">USBREFCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">UART3CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">UART2CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">UART1CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">UART0CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">RTCCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">RSTGENPOSCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">RSTGENCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">OTPXTLCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">MSPI3CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">MSPI2CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">MSPI1CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">MSPI0CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">IOM7CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">IOM6CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">IOM5CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">IOM4CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">IOM3CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">IOM2CLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">IOM1CLKEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:24</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>XTALENABLED</td>
                            <td>RO</td>
                            <td>XTAL oscillator enable<br><br>
                                 XTAL_disabled        = 0x0 - XTAL is disabled<br>
                             XTAL_enabled         = 0x1 - XTAL is enabled</td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>WDTCLKEN</td>
                            <td>RO</td>
                            <td>WDT clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>USBREFCLKEN</td>
                            <td>RO</td>
                            <td>USB reference clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>UART3CLKEN</td>
                            <td>RO</td>
                            <td>UART 3 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>UART2CLKEN</td>
                            <td>RO</td>
                            <td>UART 2 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>UART1CLKEN</td>
                            <td>RO</td>
                            <td>UART 1 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>UART0CLKEN</td>
                            <td>RO</td>
                            <td>UART 0 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>SDIO1CLKEN</td>
                            <td>RO</td>
                            <td>SDIO 1 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>SDIO0CLKEN</td>
                            <td>RO</td>
                            <td>SDIO 0 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>RTCCLKEN</td>
                            <td>RO</td>
                            <td>Real Time Clock clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>RSTGENPOSCLKEN</td>
                            <td>RO</td>
                            <td>Reset generator POR clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>RSTGENCLKEN</td>
                            <td>RO</td>
                            <td>Reset generator POR clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>OTPXTLCLKEN</td>
                            <td>RO</td>
                            <td>OTP XTL clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>MSPI3CLKEN</td>
                            <td>RO</td>
                            <td>MSPI 3 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>MSPI2CLKEN</td>
                            <td>RO</td>
                            <td>MSPI 2 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>MSPI1CLKEN</td>
                            <td>RO</td>
                            <td>MSPI 1 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>MSPI0CLKEN</td>
                            <td>RO</td>
                            <td>MSPI 0 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>IOM7CLKEN</td>
                            <td>RO</td>
                            <td>IOM 7 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>IOM6CLKEN</td>
                            <td>RO</td>
                            <td>IOM 6 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>IOM5CLKEN</td>
                            <td>RO</td>
                            <td>IOM 5 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>IOM4CLKEN</td>
                            <td>RO</td>
                            <td>IOM 4 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>IOM3CLKEN</td>
                            <td>RO</td>
                            <td>IOM 3 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>IOM2CLKEN</td>
                            <td>RO</td>
                            <td>IOM 2 clock is on<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>IOM1CLKEN</td>
                            <td>RO</td>
                            <td>IOM 1 clock is on<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="MISC" class="panel-title">MISC - Misc Control and Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004044</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls a 'safe' mode for burst, which disables the clock when burst transition is happening. It also includes a register to force the HFRC during deep sleep. It is mainly used for debug and testing.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD26
                                <br>0x2</td>

                            <td align="center" colspan="1">CLKGENMISCSPARE
                                <br>0x0</td>

                            <td align="center" colspan="1">HFRC96TRUNKGATE
                                <br>0x0</td>

                            <td align="center" colspan="1">HFRCFUNCCLKGATEEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ETMTRACECLKCLKGATEEN
                                <br>0x0</td>

                            <td align="center" colspan="1">APBDMACPUCLKCLKGATEEN
                                <br>0x0</td>

                            <td align="center" colspan="1">GFXAXICLKCLKGATEEN
                                <br>0x0</td>

                            <td align="center" colspan="1">GFXCLKCLKGATEEN
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD18
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRONCLKENUSBREFCLK
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRONCLKENI2S1REFCLK
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRONCLKENI2S0REFCLK
                                <br>0x0</td>

                            <td align="center" colspan="1">AXIXACLKENOVRRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRONCLKENI2S1
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRONCLKENI2S0
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRONCLKENCRYPTO
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRONCLKENSDIO
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRONCLKENUSB
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRONCLKENGFX
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRONCLKENDISPPHY
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRONCLKENDISP
                                <br>0x0</td>

                            <td align="center" colspan="1">FRCHFRC2
                                <br>0x0</td>

                            <td align="center" colspan="3">RESERVED
                                <br>0x0</td>

                            <td align="center" colspan="1">FRCBURSTOFF
                                <br>0x0</td>

                            <td align="center" colspan="1">FRCHFRC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:28</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:26</td>
                            <td>RSVD26</td>
                            <td>RW</td>
                            <td>RESERVED - this field should not be modified<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>CLKGENMISCSPARE</td>
                            <td>RW</td>
                            <td>Spare/Unused Chicken Bit<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>HFRC96TRUNKGATE</td>
                            <td>RW</td>
                            <td>DO NOT USE. HFRC96_TRUNK_GATE. Setting this bit when BIT23=0, will kill HFRC root clock.<br><br>
                                 DIS                  = 0x0 - Disable HFRC96_TRUNK_GATE<br>
                             EN                   = 0x1 - DO NOT USE. HFRC96_TRUNK_GATE. Setting this bit when BIT23=0, will kill HFRC root clock.</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>HFRCFUNCCLKGATEEN</td>
                            <td>RW</td>
                            <td>Chicken bit to enable clock gating on HFRC_FUNC_CLK<br><br>
                                 DIS                  = 0x0 - Disable clock gate<br>
                             EN                   = 0x1 - Enable clock gate</td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>ETMTRACECLKCLKGATEEN</td>
                            <td>RW</td>
                            <td>Chicken bit to enable clock gating on ETM TRACE CLK<br><br>
                                 DIS                  = 0x0 - Disable clock gate<br>
                             EN                   = 0x1 - Enable clock gate</td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>APBDMACPUCLKCLKGATEEN</td>
                            <td>RW</td>
                            <td>Clock gate enable for APB DMA clock<br><br>
                                 FORCEON              = 0x0 - APB DMA clock is forced ON<br>
                             NOFORCE              = 0x1 - APB DMA clock is controlled by APB DMA CPU logic</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>GFXAXICLKCLKGATEEN</td>
                            <td>RW</td>
                            <td>Clock gate enable for GFX AXI clock<br><br>
                                 FORCEON              = 0x0 - GFX AXI clock is forced ON<br>
                             NOFORCE              = 0x1 - GFX AXI clock is controlled by GFX logic</td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>GFXCLKCLKGATEEN</td>
                            <td>RW</td>
                            <td>Clock gate enable for GFX clock<br><br>
                                 FORCEON              = 0x0 - GFX clock is forced ON<br>
                             NOFORCE              = 0x1 - GFX clock is controlled by GFX logic</td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>RSVD18</td>
                            <td>RW</td>
                            <td>RESERVED - this field should not be modified<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PWRONCLKENUSBREFCLK</td>
                            <td>RW</td>
                            <td>Chicken bit to disable Rev B clock enable during reset<br><br>
                                 USBREFCLKENRST       = 0x0 - Enable USB REF Clock to run during reset<br>
                             DEFEATURE            = 0x1 - Chicken bit to revert to rev A</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PWRONCLKENI2S1REFCLK</td>
                            <td>RW</td>
                            <td>Chicken bit to disable Rev B clock enable during reset<br><br>
                                 I2S1REFCLKENRST      = 0x0 - Enable I2S instance 1  Clock to run during reset<br>
                             DEFEATURE            = 0x1 - Chicken bit to revert to rev A</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>PWRONCLKENI2S0REFCLK</td>
                            <td>RW</td>
                            <td>Chicken bit to disable Rev B clock enable during reset<br><br>
                                 I2S0REFCLKENRST      = 0x0 - Enable I2S instance 0  Clock to run during reset<br>
                             DEFEATURE            = 0x1 - Chicken bit to revert to rev A</td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>AXIXACLKENOVRRIDE</td>
                            <td>RW</td>
                            <td>Chicken bit to disable Rev B added clock gating<br><br>
                                 DEFEATURE_DISABLED   = 0x0 - Fine grain clock gating enabled<br>
                             DEFEATURE            = 0x1 - AXI Clock enabled when core is not in Sleep mode</td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>PWRONCLKENI2S1</td>
                            <td>RW</td>
                            <td>Chicken bit to disable Rev B clock enable during reset<br><br>
                                 I2S1CLKENRST         = 0x0 - Enable I2S instance 1 engine Clock to run during reset<br>
                             DEFEATURE            = 0x1 - Chicken bit to revert to rev A</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PWRONCLKENI2S0</td>
                            <td>RW</td>
                            <td>Chicken bit to disable Rev B clock enable during reset<br><br>
                                 I2S0CLKENRST         = 0x0 - Enable I2S instance 0 engine Clock to run during reset<br>
                             DEFEATURE            = 0x1 - Chicken bit to revert to rev A</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>PWRONCLKENCRYPTO</td>
                            <td>RW</td>
                            <td>Chicken bit to disable Rev B clock enable during reset<br><br>
                                 CRYPTOCLKENRST       = 0x0 - Enable Cryto engine Clock to run during reset<br>
                             DEFEATURE            = 0x1 - Chicken bit to revert to rev A</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PWRONCLKENSDIO</td>
                            <td>RW</td>
                            <td>Chicken bit to disable Rev B clock enable during reset<br><br>
                                 SDIOCLKENRST         = 0x0 - Enable SDIO  Clock to run during reset<br>
                             DEFEATURE            = 0x1 - Chicken bit to revert to rev A</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PWRONCLKENUSB</td>
                            <td>RW</td>
                            <td>Chicken bit to disable Rev B clock enable during reset<br><br>
                                 USBCLKENRST          = 0x0 - Enable USB Clock to run during reset<br>
                             DEFEATURE            = 0x1 - Chicken bit to revert to rev A</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PWRONCLKENGFX</td>
                            <td>RW</td>
                            <td>Chicken bit to disable Rev B clock enable during reset<br><br>
                                 GFXCLKENRST          = 0x0 - Enable GFX Clock to run during reset<br>
                             DEFEATURE            = 0x1 - Chicken bit to revert to rev A</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>PWRONCLKENDISPPHY</td>
                            <td>RW</td>
                            <td>Chicken bit to disable Rev B clock enable during reset<br><br>
                                 DISPPHYCLKENRST      = 0x0 - Enable Display Phy Clock to run during reset<br>
                             DEFEATURE            = 0x1 - Chicken bit to revert to rev A</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>PWRONCLKENDISP</td>
                            <td>RW</td>
                            <td>Chicken bit to disable Rev B clock enable during reset<br><br>
                                 DISPCLKENRST         = 0x0 - Enable Display Clock to run during reset<br>
                             DEFEATURE            = 0x1 - Chicken bit to revert to rev A</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>FRCHFRC2</td>
                            <td>RW</td>
                            <td>Force HFRC2 On.When changing a module's clock source to HFRC2, this bit must be set before changing the MUX select to HFRC2 and then cleared after setting the MUX select to HFRC2.<br><br>
                                 NOFRC                = 0x0 - Do not force HFRC2 on; stops in deep sleep mode.<br>
                             FRC                  = 0x1 - Force HFRC2 on; runs in deep sleep mode.</td>
                        </tr>

                        <tr>
                            <td>4:2</td>
                            <td>RESERVED</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>FRCBURSTOFF</td>
                            <td>RW</td>
                            <td>Force fclk, hclk, fclk_wic and fclk_pmu to be turned off during burst transition.<br><br>
                                 BURSTCLKON           = 0x0 - fclk, hclk and fclk_wic are turned on during the burst transition<br>
                             BURSTCLKOFF          = 0x1 - fclk, hclk and fclk are turned off during burst transition</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>FRCHFRC</td>
                            <td>RW</td>
                            <td>Force HFRC On .<br><br>
                                 NOFRC                = 0x0 - HFRC stops in deep sleep mode<br>
                             FRC                  = 0x1 - HFRC runs in deep sleep mode</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="HF2ADJ0" class="panel-title">HF2ADJ0 - HF2ADJ Control 0</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004048</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls hf2adj enable, fast_start enable, fast_start_delay setting and counter input offset.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">RESERVED
                                <br>0x0</td>

                            <td align="center" colspan="1">XTHSMUXSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">HF2ADJXTHSMUXSEL
                                <br>0x0</td>

                            <td align="center" colspan="14">HF2ADJCNTINOFFSET
                                <br>0x0</td>

                            <td align="center" colspan="13">HF2ADJFASTSTRDLY
                                <br>0xfff</td>

                            <td align="center" colspan="1">HF2ADJFASTSTREN
                                <br>0x1</td>

                            <td align="center" colspan="1">HF2ADJEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>RESERVED</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>XTHSMUXSEL</td>
                            <td>RW</td>
                            <td>Clock select for the high speed XTAL/EXTREF mux<br><br>
                                 XTHS                 = 0x0 - Select the high speed XTAL<br>
                             EXTREF               = 0x1 - Select external reference.</td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>HF2ADJXTHSMUXSEL</td>
                            <td>RW</td>
                            <td>Clock select for HF2ADJ: 0=XTHS 1=EXTREF<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28:15</td>
                            <td>HF2ADJCNTINOFFSET</td>
                            <td>RW</td>
                            <td>Counter input offset<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:2</td>
                            <td>HF2ADJFASTSTRDLY</td>
                            <td>RW</td>
                            <td>Fast_start_delay value setting<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>HF2ADJFASTSTREN</td>
                            <td>RW</td>
                            <td>Fast_start_delay control<br><br>
                                 DIS                  = 0x0 - Fast_start_delay disable<br>
                             EN                   = 0x1 - Fast_start_delay enable</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>HF2ADJEN</td>
                            <td>RW</td>
                            <td>HF2ADJ control<br><br>
                                 DIS                  = 0x0 - HF2ADJ disable<br>
                             EN                   = 0x1 - HF2ADJ enable</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="HF2ADJ1" class="panel-title">HF2ADJ1 - HF2ADJ Control 1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000404C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls hf2adj trimming enable and trimming offset.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="18">RESERVED
                                <br>0x0</td>

                            <td align="center" colspan="11">HF2ADJTRIMOFFSET
                                <br>0x0</td>

                            <td align="center" colspan="3">HF2ADJTRIMEN
                                <br>0x7</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:14</td>
                            <td>RESERVED</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:3</td>
                            <td>HF2ADJTRIMOFFSET</td>
                            <td>RW</td>
                            <td>HF2ADJ trimming offset. (signed number)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2:0</td>
                            <td>HF2ADJTRIMEN</td>
                            <td>RW</td>
                            <td>HF2ADJ output selection<br><br>
                                 TRIM_EN0             = 0x0 - 0<br>
                             TRIM_EN1             = 0x1 - HF2ADJTRIMOUT<br>
                             TRIM_EN2             = 0x2 - HF2ADJTRIMOFFSET<br>
                             TRIM_EN3             = 0x3 - HF2ADJTRIMOUT + HF2ADJTRIMOFFSET<br>
                             TRIM_EN4             = 0x4 - HF2TUNE<br>
                             TRIM_EN5             = 0x5 - HF2ADJTRIMOUT + HF2TUNE<br>
                             TRIM_EN6             = 0x6 - HF2ADJTRIMOFFSET + HF2TUNE<br>
                             TRIM_EN7             = 0x7 - HF2ADJTRIMOUT + HF2ADJTRIMOFFSET + HF2TUNE</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="HF2ADJ2" class="panel-title">HF2ADJ2 - HF2ADJ Control 2</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004050</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls xtal32m divider ratio and HF2ADJ ration setting.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">RESERVED
                                <br>0x0</td>

                            <td align="center" colspan="29">HF2ADJRATIO
                                <br>0x624dd</td>

                            <td align="center" colspan="2">HF2ADJXTALDIVRATIO
                                <br>0x2</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>RESERVED</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30:2</td>
                            <td>HF2ADJRATIO</td>
                            <td>RW</td>
                            <td>HF2ADJ ratio setting.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>HF2ADJXTALDIVRATIO</td>
                            <td>RW</td>
                            <td>XTAL32MHz divider ratio for HF2ADJ.<br><br>
                                 XTAL32M              = 0x0 - XTAL32MHz<br>
                             XTAL32M_DIV2         = 0x1 - XTAL32MHz / 2<br>
                             XTAL32M_DIV4         = 0x2 - XTAL32MHz / 4<br>
                             XTAL32M_DIV8         = 0x3 - XTAL32MHz / 8</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="HF2VAL" class="panel-title">HF2VAL - HF2ADJ readback</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004054</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register provides the read back of the HF2TUNE</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="21">RESERVED
                                <br>0x0</td>

                            <td align="center" colspan="11">HF2ADJTRIMOUT
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:11</td>
                            <td>RESERVED</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:0</td>
                            <td>HF2ADJTRIMOUT</td>
                            <td>RO</td>
                            <td>HF2ADJ trimming output<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="LFRCCTRL" class="panel-title">LFRCCTRL - LFRC control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004078</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>LFRC control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RESERVED
                                <br>0x0</td>

                            <td align="center" colspan="1">LFRCPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">LFRCOUT
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RESERVED</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>LFRCPWD</td>
                            <td>RW</td>
                            <td>Power down LFRC<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>LFRCOUT</td>
                            <td>RW</td>
                            <td>Disable LFRC output<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DISPCLKCTRL" class="panel-title">DISPCLKCTRL - Control for selection and enablement of the DPHY PLL and related clocks</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004084</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Provides ability to select the PLL reference clock, and derivative of the display clock</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="20">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DBICLKDIV2EN
                                <br>0x0</td>

                            <td align="center" colspan="2">DBICLKSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">DCCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="3">DISPCLKSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PLLCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="4">PLLCLKSEL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>DBICLKDIV2EN</td>
                            <td>RW</td>
                            <td>Enable for DBI CLK divider, 0x1: DBICLK/2, 0x0: bypass<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:9</td>
                            <td>DBICLKSEL</td>
                            <td>RW</td>
                            <td>selection for DBI_CLK<br><br>
                                 DBIB_CLK             = 0x0 - DBIB_CLK from Display Controller<br>
                             FORMAT_CLK           = 0x1 - format_clk from Display Controller<br>
                             PLL_CLK              = 0x2 - pll_clk from DPHY</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>DCCLKEN</td>
                            <td>RW</td>
                            <td>Enable for the PLL clock through clkgen<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:5</td>
                            <td>DISPCLKSEL</td>
                            <td>RW</td>
                            <td>Selection for PLL reference clock.<br><br>
                                 OFF                  = 0x0 - Static value of 0 selected for DPHY clock input<br>
                             HFRC12               = 0x1 - 12MHz sourced from the HFRC<br>
                             HFRC24               = 0x2 - 24MHz sourced from the HFRC<br>
                             HFRC48               = 0x3 - 48MHz sourced from the HFRC<br>
                             HFRC96               = 0x4 - 96MHz sourced from the HFRC<br>
                             HFRC192              = 0x5 - 192MHz sourced from the HFRC<br>
                             DPHYPLL              = 0x6 - DPHY PLL</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PLLCLKEN</td>
                            <td>RW</td>
                            <td>Enable for the PLL clock through clkgen<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:0</td>
                            <td>PLLCLKSEL</td>
                            <td>RW</td>
                            <td>Selection for PLL reference clock.<br><br>
                                 OFF                  = 0x0 - Static value of 0 selected for DPHY clock input<br>
                             HFRC_24MHz           = 0x1 - 24MHz sourced from the HFRC<br>
                             HFRC_12MHz           = 0x2 - 12MHz sourced from the HFRC<br>
                             XTAL_HS              = 0x3 - High Frequency XTAL input<br>
                             XTAL_HS_div2         = 0x4 - High Frequency XTAL input divide by 2<br>
                             EXTREFCLK            = 0x5 - External reference clock input<br>
                             EXTREFCLK_div2       = 0x6 - External reference clock input divide by 2<br>
                             HFRC_48MHz           = 0x7 - 48MHz sourced from the HFRC<br>
                             HFRC_96MHz           = 0x8 - 96MHz sourced from the HFRC<br>
                             HFRC_192MHz          = 0x9 - 192MHz sourced from the HFRC</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CLKGENSPARES" class="panel-title">CLKGENSPARES - CLK GEN Spare Registers for Future ECO</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004088</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>CLKGEN Spare Regs</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">CLKGENSPARES
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>CLKGENSPARES</td>
                            <td>RW</td>
                            <td>Placeholer spare registes that can be used as needed for future use<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="HFRCIDLECOUNTERS" class="panel-title">HFRCIDLECOUNTERS - Defines Number of consecutive idle cycles for HFRC, HFRC2 clock enable, power down signals deassertion</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4000408C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Provides SW controlled # idle cycles before powering down HFRC, HFRC2., core clock enable(s)</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">UPDATEENABLE
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">HFRC2CLKREQDELAY
                                <br>0x4</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">HFRC2PWRDOWNDELAY
                                <br>0x5</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">HFRCCLKREQDELAY
                                <br>0x4</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">HFRCPWRDOWNDELAY
                                <br>0x5</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>UPDATEENABLE</td>
                            <td>RW</td>
                            <td>usage : Clear UPDATEENABLE or 1'b0; Update other bits fields of this register. Set this register to 1'b1 for HW to update.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:24</td>
                            <td>HFRC2CLKREQDELAY</td>
                            <td>RW</td>
                            <td>Enable for the PLL clock through clkgen<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:16</td>
                            <td>HFRC2PWRDOWNDELAY</td>
                            <td>RW</td>
                            <td>Idle counter for HFRC2 POWER DOWN DELAY<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:8</td>
                            <td>HFRCCLKREQDELAY</td>
                            <td>RW</td>
                            <td>Idle counter for HFRC CLK REQ DELAY<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:0</td>
                            <td>HFRCPWRDOWNDELAY</td>
                            <td>RW</td>
                            <td>Idle counter for HFRC POWER DOWN DELAY<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="MSPIIOCLKCTRL" class="panel-title">MSPIIOCLKCTRL - Control for selection and enablement of the MSPI clocks</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004110</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Provides ability to select the MSPI clock, and derivative of the MSPI clock</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="12">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">MSPI3IOCLKSEL
                                <br>0xa</td>

                            <td align="center" colspan="1">MSPI3IOCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="4">MSPI2IOCLKSEL
                                <br>0x8</td>

                            <td align="center" colspan="1">MSPI2IOCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="4">MSPI1IOCLKSEL
                                <br>0x8</td>

                            <td align="center" colspan="1">MSPI1IOCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="4">MSPI0IOCLKSEL
                                <br>0xa</td>

                            <td align="center" colspan="1">MSPI0IOCLKEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:20</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:16</td>
                            <td>MSPI3IOCLKSEL</td>
                            <td>RW</td>
                            <td>selection for MSPI3 io clock<br><br>
                                 HFRC_96MHz           = 0x7 - 96MHz sourced from the HFRC<br>
                             HFRC_192MHz          = 0x8 - 192MHz sourced from the HFRC<br>
                             HFRC2_125MHz         = 0x9 - 125MHz sourced from the HFRC2<br>
                             HFRC2_250MHz         = 0xA - 250MHz sourced from the HFRC2</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>MSPI3IOCLKEN</td>
                            <td>RW</td>
                            <td>Enable for the MSPI3 io clock through clkgen<br><br>
                                 DIS                  = 0x0 - Disable io clock<br>
                             EN                   = 0x1 - Enable io clock</td>
                        </tr>

                        <tr>
                            <td>14:11</td>
                            <td>MSPI2IOCLKSEL</td>
                            <td>RW</td>
                            <td>selection for MSPI2 io clock<br><br>
                                 HFRC_96MHz           = 0x7 - 96MHz sourced from the HFRC<br>
                             HFRC_192MHz          = 0x8 - 192MHz sourced from the HFRC</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>MSPI2IOCLKEN</td>
                            <td>RW</td>
                            <td>Enable for the MSPI2 io clock through clkgen<br><br>
                                 DIS                  = 0x0 - Disable io clock<br>
                             EN                   = 0x1 - Enable io clock</td>
                        </tr>

                        <tr>
                            <td>9:6</td>
                            <td>MSPI1IOCLKSEL</td>
                            <td>RW</td>
                            <td>selection for MSPI1 io clock<br><br>
                                 HFRC_96MHz           = 0x7 - 96MHz sourced from the HFRC<br>
                             HFRC_192MHz          = 0x8 - 192MHz sourced from the HFRC</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>MSPI1IOCLKEN</td>
                            <td>RW</td>
                            <td>Enable for the MSPI1 io clock through clkgen<br><br>
                                 DIS                  = 0x0 - Disable io clock<br>
                             EN                   = 0x1 - Enable io clock</td>
                        </tr>

                        <tr>
                            <td>4:1</td>
                            <td>MSPI0IOCLKSEL</td>
                            <td>RW</td>
                            <td>selection for MSPI0 io clock<br><br>
                                 HFRC_96MHz           = 0x7 - 96MHz sourced from the HFRC<br>
                             HFRC_192MHz          = 0x8 - 192MHz sourced from the HFRC<br>
                             HFRC2_125MHz         = 0x9 - 125MHz sourced from the HFRC2<br>
                             HFRC2_250MHz         = 0xA - 250MHz sourced from the HFRC2</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>MSPI0IOCLKEN</td>
                            <td>RW</td>
                            <td>Enable for the MSPI0 io clock through clkgen<br><br>
                                 DIS                  = 0x0 - Disable io clock<br>
                             EN                   = 0x1 - Enable io clock</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CLKCTRL" class="panel-title">CLKCTRL - Control for selection and enablement of the GFX and MCU clocks</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40004120</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Provides ability to select and enable/force the GFX and MCU clocks</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="23">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DISPCTRLCLKEN
                                <br>0x1</td>

                            <td align="center" colspan="1">MCUCLKFORCEON
                                <br>0x0</td>

                            <td align="center" colspan="1">IWICCLKFORCEON
                                <br>0x0</td>

                            <td align="center" colspan="1">DBGCLKFORCEON
                                <br>0x0</td>

                            <td align="center" colspan="1">PMUCLKFORCEON
                                <br>0x0</td>

                            <td align="center" colspan="1">STCLKFORCEON
                                <br>0x0</td>

                            <td align="center" colspan="2">GFXCORECLKSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">GFXCORECLKEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>DISPCTRLCLKEN</td>
                            <td>RW</td>
                            <td>Enable the 96MHz display controller clock<br><br>
                                 DISABLE              = 0x0 - Display controller clock disabled<br>
                             ENABLE               = 0x1 - Display controller clock enabled</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>MCUCLKFORCEON</td>
                            <td>RW</td>
                            <td>Force the MCU clock to be always on (unused)<br><br>
                                 OFF                  = 0x0 - Normal operation<br>
                             ON                   = 0x1 - Force MCU clock on</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>IWICCLKFORCEON</td>
                            <td>RW</td>
                            <td>Force the IWIC clock to be always on (unused)<br><br>
                                 OFF                  = 0x0 - Normal operaration<br>
                             ON                   = 0x1 - Force IWIC clock on</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>DBGCLKFORCEON</td>
                            <td>RW</td>
                            <td>Force the DBG clock to be always on (unused)<br><br>
                                 OFF                  = 0x0 - Normal operaration<br>
                             ON                   = 0x1 - Force DBG clock on</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PMUCLKFORCEON</td>
                            <td>RW</td>
                            <td>Force the PMU clock to be always on (unused)<br><br>
                                 OFF                  = 0x0 - Normal operaration<br>
                             ON                   = 0x1 - Force PMU clock on</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>STCLKFORCEON</td>
                            <td>RW</td>
                            <td>Force the ST clock to be always on<br><br>
                                 OFF                  = 0x0 - Normal operaration<br>
                             ON                   = 0x1 - Force ST clock on</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>GFXCORECLKSEL</td>
                            <td>RW</td>
                            <td>selection for GFX CORE clock<br><br>
                                 HFRC_96MHz           = 0x0 - 96MHz sourced from the HFRC<br>
                             HFRC_192MHz          = 0x1 - 192MHz sourced from the HFRC<br>
                             HFRC2_125MHz         = 0x2 - 125MHz sourced from the HFRC2<br>
                             HFRC2_250MHz         = 0x3 - 250MHz sourced from the HFRC2</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GFXCORECLKEN</td>
                            <td>RW</td>
                            <td>Enable for the GFX CORE clock through clkgen<br><br>
                                 DIS                  = 0x0 - Disable GFX clock<br>
                             EN                   = 0x1 - Enable GFX clock</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

    </body>

    <hr size="1">
    <body>
        <div id="footer" align="right">
            <small>
                AmbiqSuite Register Documentation&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="../resources/ambiqmicro_logo.png" alt="Ambiq Micro"/></a>&nbsp&nbsp Copyright &copy; 2025&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>

