# Digital Stopwatch â€“ Verilog & Verilator Simulation

This project implements a digital stopwatch using verilog and simulated using Verilator with both verilog testbench and c++ control program. 

The stopwatch supports **reset, start, stop (pause), resume**, and **readout of minutes and seconds**.

---

