vhdl xil_defaultlib  \
"../../../bd/tdp11/ip/tdp11_alu_bus_0_0/sim/tdp11_alu_bus_0_0.vhd" \
"../../../bd/tdp11/ip/tdp11_alu_bus_1_0/sim/tdp11_alu_bus_1_0.vhd" \
"../../../bd/tdp11/ip/tdp11_main_bus_0_1/sim/tdp11_main_bus_0_1.vhd" \
"../../../bd/tdp11/ip/tdp11_alu_0_0/sim/tdp11_alu_0_0.vhd" \
"../../../bd/tdp11/ip/tdp11_address_bus_0_0/sim/tdp11_address_bus_0_0.vhd" \
"../../../bd/tdp11/ip/tdp11_we_registers_0_1/sim/tdp11_we_registers_0_1.vhd" \
"../../../bd/tdp11/ip/tdp11_pc_0_0/sim/tdp11_pc_0_0.vhd" \
"../../../bd/tdp11/ip/tdp11_control_0_0/sim/tdp11_control_0_0.vhd" \
"../../../bd/tdp11/ip/tdp11_sp_0_0/sim/tdp11_sp_0_0.vhd" \
"../../../bd/tdp11/ip/tdp11_reg_0_0/sim/tdp11_reg_0_0.vhd" \
"../../../bd/tdp11/ip/tdp11_reg_0_1/sim/tdp11_reg_0_1.vhd" \
"../../../bd/tdp11/ip/tdp11_reg_0_2/sim/tdp11_reg_0_2.vhd" \
"../../../bd/tdp11/ip/tdp11_reg_0_3/sim/tdp11_reg_0_3.vhd" \
"../../../bd/tdp11/ip/tdp11_reg_0_4/sim/tdp11_reg_0_4.vhd" \
"../../../bd/tdp11/ip/tdp11_reg_0_5/sim/tdp11_reg_0_5.vhd" \
"../../../bd/tdp11/ip/tdp11_reg_0_6/sim/tdp11_reg_0_6.vhd" \
"../../../bd/tdp11/ip/tdp11_reg_0_7/sim/tdp11_reg_0_7.vhd" \
"../../../bd/tdp11/ip/tdp11_memory_0_0/sim/tdp11_memory_0_0.vhd" \
"../../../bd/tdp11/sim/tdp11.vhd" \

nosort
