

================================================================
== Vivado HLS Report for 'SubArray2D'
================================================================
* Date:           Wed Dec  5 18:34:18 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.712|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  66305|    1|  66305|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    0|  66304|  3 ~ 259 |          -|          -| 0 ~ 256 |    no    |
        | + Loop 1.1  |    0|    256|         2|          1|          1| 0 ~ 256 |    yes   |
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     180|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      66|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      60|
|Register         |        -|      -|     127|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     127|     306|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------------+---------+-------+---+----+
    |           Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------+------------------------+---------+-------+---+----+
    |SIFT2_Core_mux_63VhK_U756    |SIFT2_Core_mux_63VhK    |        0|      0|  0|  33|
    |SIFT2_Core_mux_63VhK_x_U755  |SIFT2_Core_mux_63VhK_x  |        0|      0|  0|  33|
    +-----------------------------+------------------------+---------+-------+---+----+
    |Total                        |                        |        0|      0|  0|  66|
    +-----------------------------+------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_21_fu_274_p2           |     +    |      0|  0|  38|          31|           1|
    |j_7_fu_311_p2            |     +    |      0|  0|  38|          31|           1|
    |tmp_337_fu_321_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_s_872_fu_390_p2   |     -    |      0|  0|  39|          32|          32|
    |tmp_818_fu_306_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_269_p2          |   icmp   |      0|  0|  18|          32|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 180|         179|         119|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_243                |   9|          2|   31|         62|
    |j_reg_254                |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  60|         12|   64|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_21_reg_427             |  31|   0|   31|          0|
    |i_reg_243                |  31|   0|   31|          0|
    |j_reg_254                |  31|   0|   31|          0|
    |tmp_336_cast_reg_432     |  10|   0|   18|          8|
    |tmp_337_cast_reg_446     |  18|   0|   64|         46|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 127|   0|  181|         54|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     SubArray2D    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     SubArray2D    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     SubArray2D    | return value |
|ap_done                | out |    1| ap_ctrl_hs |     SubArray2D    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     SubArray2D    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     SubArray2D    | return value |
|ap_return_0            | out |   32| ap_ctrl_hs |     SubArray2D    | return value |
|ap_return_1            | out |   32| ap_ctrl_hs |     SubArray2D    | return value |
|src0_1_val_V_address0  | out |   16|  ap_memory |    src0_1_val_V   |     array    |
|src0_1_val_V_ce0       | out |    1|  ap_memory |    src0_1_val_V   |     array    |
|src0_1_val_V_q0        |  in |   26|  ap_memory |    src0_1_val_V   |     array    |
|src0_2_val_V_address0  | out |   16|  ap_memory |    src0_2_val_V   |     array    |
|src0_2_val_V_ce0       | out |    1|  ap_memory |    src0_2_val_V   |     array    |
|src0_2_val_V_q0        |  in |   26|  ap_memory |    src0_2_val_V   |     array    |
|src0_3_val_V_address0  | out |   16|  ap_memory |    src0_3_val_V   |     array    |
|src0_3_val_V_ce0       | out |    1|  ap_memory |    src0_3_val_V   |     array    |
|src0_3_val_V_q0        |  in |   26|  ap_memory |    src0_3_val_V   |     array    |
|src0_4_val_V_address0  | out |   16|  ap_memory |    src0_4_val_V   |     array    |
|src0_4_val_V_ce0       | out |    1|  ap_memory |    src0_4_val_V   |     array    |
|src0_4_val_V_q0        |  in |   26|  ap_memory |    src0_4_val_V   |     array    |
|src0_5_val_V_address0  | out |   16|  ap_memory |    src0_5_val_V   |     array    |
|src0_5_val_V_ce0       | out |    1|  ap_memory |    src0_5_val_V   |     array    |
|src0_5_val_V_q0        |  in |   26|  ap_memory |    src0_5_val_V   |     array    |
|src0_val_V_offset      |  in |    3|   ap_none  | src0_val_V_offset |    scalar    |
|src0_rows_read         |  in |   32|   ap_none  |   src0_rows_read  |    scalar    |
|src0_cols_read         |  in |   32|   ap_none  |   src0_cols_read  |    scalar    |
|src1_0_val_V_address0  | out |   16|  ap_memory |    src1_0_val_V   |     array    |
|src1_0_val_V_ce0       | out |    1|  ap_memory |    src1_0_val_V   |     array    |
|src1_0_val_V_q0        |  in |   32|  ap_memory |    src1_0_val_V   |     array    |
|src1_val_V_offset      |  in |    3|   ap_none  | src1_val_V_offset |    scalar    |
|dst_0_val_V_address0   | out |   16|  ap_memory |    dst_0_val_V    |     array    |
|dst_0_val_V_ce0        | out |    1|  ap_memory |    dst_0_val_V    |     array    |
|dst_0_val_V_we0        | out |    1|  ap_memory |    dst_0_val_V    |     array    |
|dst_0_val_V_d0         | out |   32|  ap_memory |    dst_0_val_V    |     array    |
|dst_1_val_V_address0   | out |   16|  ap_memory |    dst_1_val_V    |     array    |
|dst_1_val_V_ce0        | out |    1|  ap_memory |    dst_1_val_V    |     array    |
|dst_1_val_V_we0        | out |    1|  ap_memory |    dst_1_val_V    |     array    |
|dst_1_val_V_d0         | out |   32|  ap_memory |    dst_1_val_V    |     array    |
|dst_2_val_V_address0   | out |   16|  ap_memory |    dst_2_val_V    |     array    |
|dst_2_val_V_ce0        | out |    1|  ap_memory |    dst_2_val_V    |     array    |
|dst_2_val_V_we0        | out |    1|  ap_memory |    dst_2_val_V    |     array    |
|dst_2_val_V_d0         | out |   32|  ap_memory |    dst_2_val_V    |     array    |
|dst_3_val_V_address0   | out |   16|  ap_memory |    dst_3_val_V    |     array    |
|dst_3_val_V_ce0        | out |    1|  ap_memory |    dst_3_val_V    |     array    |
|dst_3_val_V_we0        | out |    1|  ap_memory |    dst_3_val_V    |     array    |
|dst_3_val_V_d0         | out |   32|  ap_memory |    dst_3_val_V    |     array    |
|dst_4_val_V_address0   | out |   16|  ap_memory |    dst_4_val_V    |     array    |
|dst_4_val_V_ce0        | out |    1|  ap_memory |    dst_4_val_V    |     array    |
|dst_4_val_V_we0        | out |    1|  ap_memory |    dst_4_val_V    |     array    |
|dst_4_val_V_d0         | out |   32|  ap_memory |    dst_4_val_V    |     array    |
+-----------------------+-----+-----+------------+-------------------+--------------+

