

================================================================
== Vitis HLS Report for 'operator_div'
================================================================
* Date:           Tue Feb  8 15:34:17 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 33 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 33 
28 --> 29 
29 --> 30 31 
30 --> 31 
31 --> 32 33 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 34 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%num_res_assign_load6_loc = alloca i64 1"   --->   Operation 35 'alloca' 'num_res_assign_load6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%c_num_load12_loc = alloca i64 1"   --->   Operation 36 'alloca' 'c_num_load12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%c_num_load_218_loc = alloca i64 1"   --->   Operation 37 'alloca' 'c_num_load_218_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%num_res_assign_load9_loc = alloca i64 1"   --->   Operation 38 'alloca' 'num_res_assign_load9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%c_num_load15_loc = alloca i64 1"   --->   Operation 39 'alloca' 'c_num_load15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c_num_load_221_loc = alloca i64 1"   --->   Operation 40 'alloca' 'c_num_load_221_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 41 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%den_norm_170_loc = alloca i64 1"   --->   Operation 42 'alloca' 'den_norm_170_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%den_norm_271_loc = alloca i64 1"   --->   Operation 43 'alloca' 'den_norm_271_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%den_norm_2_019_loc = alloca i64 1"   --->   Operation 44 'alloca' 'den_norm_2_019_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%den_norm_1_020_loc = alloca i64 1"   --->   Operation 45 'alloca' 'den_norm_1_020_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %p_read_3, i32 0" [../src/ban.cpp:61]   --->   Operation 46 'fcmp' 'tmp_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_2 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14"   --->   Operation 47 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %p_read_3" [../src/ban.cpp:61]   --->   Operation 48 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 49 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [../src/ban.cpp:61]   --->   Operation 50 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.84ns)   --->   "%icmp_ln61 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:61]   --->   Operation 51 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.05ns)   --->   "%icmp_ln61_7 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 52 'icmp' 'icmp_ln61_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_7, i1 %icmp_ln61" [../src/ban.cpp:61]   --->   Operation 53 'or' 'or_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %p_read_3, i32 0" [../src/ban.cpp:61]   --->   Operation 54 'fcmp' 'tmp_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_30" [../src/ban.cpp:61]   --->   Operation 55 'and' 'and_ln61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.52ns)   --->   "%br_ln61 = br i1 %and_ln61, void %.critedge, void %_ZNK3BaneqEf.12.exit" [../src/ban.cpp:61]   --->   Operation 56 'br' 'br_ln61' <Predicate = true> <Delay = 0.52>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_2, i32 32, i32 63" [../src/ban.cpp:212]   --->   Operation 57 'partselect' 'trunc_ln' <Predicate = (!and_ln61)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%normalizer = bitcast i32 %trunc_ln" [../src/ban.cpp:212]   --->   Operation 58 'bitcast' 'normalizer' <Predicate = (!and_ln61)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.51ns)   --->   "%call_ln212 = call void @operator/_Pipeline_VITIS_LOOP_215_1, i128 %p_read_2, i32 %normalizer, i32 %den_norm_1_020_loc, i32 %den_norm_2_019_loc, i32 %den_norm_271_loc, i32 %den_norm_170_loc" [../src/ban.cpp:212]   --->   Operation 59 'call' 'call_ln212' <Predicate = (!and_ln61)> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln272 = trunc i128 %p_read_2" [../src/ban.cpp:272]   --->   Operation 60 'trunc' 'trunc_ln272' <Predicate = (!and_ln61)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln212 = call void @operator/_Pipeline_VITIS_LOOP_215_1, i128 %p_read_2, i32 %normalizer, i32 %den_norm_1_020_loc, i32 %den_norm_2_019_loc, i32 %den_norm_271_loc, i32 %den_norm_170_loc" [../src/ban.cpp:212]   --->   Operation 61 'call' 'call_ln212' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.95>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%den_norm_1_020_loc_load = load i32 %den_norm_1_020_loc"   --->   Operation 62 'load' 'den_norm_1_020_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%den_norm_2_019_loc_load = load i32 %den_norm_2_019_loc"   --->   Operation 63 'load' 'den_norm_2_019_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (0.95ns)   --->   "%call_ret3 = call i96 @_mul, i32 0, i32 %den_norm_1_020_loc_load, i32 %den_norm_2_019_loc_load, i32 %p_read_3, i32 0, i32 0, i32 <undef>, i32 <undef>, i32 <undef>" [../src/ban.cpp:218]   --->   Operation 64 'call' 'call_ret3' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 65 [1/2] (0.44ns)   --->   "%call_ret3 = call i96 @_mul, i32 0, i32 %den_norm_1_020_loc_load, i32 %den_norm_2_019_loc_load, i32 %p_read_3, i32 0, i32 0, i32 <undef>, i32 <undef>, i32 <undef>" [../src/ban.cpp:218]   --->   Operation 65 'call' 'call_ret3' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%eps_0 = extractvalue i96 %call_ret3" [../src/ban.cpp:218]   --->   Operation 66 'extractvalue' 'eps_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%eps_1 = extractvalue i96 %call_ret3" [../src/ban.cpp:218]   --->   Operation 67 'extractvalue' 'eps_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%eps_2 = extractvalue i96 %call_ret3" [../src/ban.cpp:218]   --->   Operation 68 'extractvalue' 'eps_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [4/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_0, i32 %p_read_3" [../src/ban.cpp:222]   --->   Operation 69 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [4/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %eps_1, i32 0" [../src/ban.cpp:222]   --->   Operation 70 'fadd' 'tmp_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [4/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %eps_2, i32 0" [../src/ban.cpp:222]   --->   Operation 71 'fadd' 'tmp_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 72 [3/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_0, i32 %p_read_3" [../src/ban.cpp:222]   --->   Operation 72 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [3/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %eps_1, i32 0" [../src/ban.cpp:222]   --->   Operation 73 'fadd' 'tmp_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [3/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %eps_2, i32 0" [../src/ban.cpp:222]   --->   Operation 74 'fadd' 'tmp_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 75 [2/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_0, i32 %p_read_3" [../src/ban.cpp:222]   --->   Operation 75 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [2/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %eps_1, i32 0" [../src/ban.cpp:222]   --->   Operation 76 'fadd' 'tmp_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [2/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %eps_2, i32 0" [../src/ban.cpp:222]   --->   Operation 77 'fadd' 'tmp_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%den_norm_271_loc_load = load i32 %den_norm_271_loc"   --->   Operation 78 'load' 'den_norm_271_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%den_norm_170_loc_load = load i32 %den_norm_170_loc"   --->   Operation 79 'load' 'den_norm_170_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_0, i32 %p_read_3" [../src/ban.cpp:222]   --->   Operation 80 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %eps_1, i32 0" [../src/ban.cpp:222]   --->   Operation 81 'fadd' 'tmp_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %eps_2, i32 0" [../src/ban.cpp:222]   --->   Operation 82 'fadd' 'tmp_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [2/2] (0.95ns)   --->   "%call_ret4 = call i96 @_mul, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_170_loc_load, i32 %den_norm_271_loc_load, i32 <undef>, i32 <undef>, i32 <undef>" [../src/ban.cpp:228]   --->   Operation 83 'call' 'call_ret4' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 84 [1/2] (0.44ns)   --->   "%call_ret4 = call i96 @_mul, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_170_loc_load, i32 %den_norm_271_loc_load, i32 <undef>, i32 <undef>, i32 <undef>" [../src/ban.cpp:228]   --->   Operation 84 'call' 'call_ret4' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%eps_tmp_0 = extractvalue i96 %call_ret4" [../src/ban.cpp:228]   --->   Operation 85 'extractvalue' 'eps_tmp_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%eps_tmp_1 = extractvalue i96 %call_ret4" [../src/ban.cpp:228]   --->   Operation 86 'extractvalue' 'eps_tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%eps_tmp_2 = extractvalue i96 %call_ret4" [../src/ban.cpp:228]   --->   Operation 87 'extractvalue' 'eps_tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [4/4] (6.43ns)   --->   "%tmp_33 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 88 'fadd' 'tmp_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [4/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_31, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 89 'fadd' 'tmp_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [4/4] (6.43ns)   --->   "%tmp_35 = fadd i32 %tmp_32, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 90 'fadd' 'tmp_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [2/2] (0.95ns)   --->   "%call_ret = call i96 @_mul, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_170_loc_load, i32 %den_norm_271_loc_load, i32 %eps_0, i32 %eps_1, i32 %eps_2" [../src/ban.cpp:235]   --->   Operation 91 'call' 'call_ret' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 92 [3/4] (6.43ns)   --->   "%tmp_33 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 92 'fadd' 'tmp_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [3/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_31, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 93 'fadd' 'tmp_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [3/4] (6.43ns)   --->   "%tmp_35 = fadd i32 %tmp_32, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 94 'fadd' 'tmp_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/2] (0.44ns)   --->   "%call_ret = call i96 @_mul, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_170_loc_load, i32 %den_norm_271_loc_load, i32 %eps_0, i32 %eps_1, i32 %eps_2" [../src/ban.cpp:235]   --->   Operation 95 'call' 'call_ret' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%eps_0_2 = extractvalue i96 %call_ret" [../src/ban.cpp:235]   --->   Operation 96 'extractvalue' 'eps_0_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%eps_1_2 = extractvalue i96 %call_ret" [../src/ban.cpp:235]   --->   Operation 97 'extractvalue' 'eps_1_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%eps_2_2 = extractvalue i96 %call_ret" [../src/ban.cpp:235]   --->   Operation 98 'extractvalue' 'eps_2_2' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 99 [2/4] (6.43ns)   --->   "%tmp_33 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 99 'fadd' 'tmp_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [2/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_31, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 100 'fadd' 'tmp_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [2/4] (6.43ns)   --->   "%tmp_35 = fadd i32 %tmp_32, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 101 'fadd' 'tmp_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 102 [1/4] (6.43ns)   --->   "%tmp_33 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 102 'fadd' 'tmp_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_31, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 103 'fadd' 'tmp_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/4] (6.43ns)   --->   "%tmp_35 = fadd i32 %tmp_32, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 104 'fadd' 'tmp_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 105 [4/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_33, i32 %eps_0_2" [../src/ban.cpp:238]   --->   Operation 105 'fadd' 'tmp_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [4/4] (6.43ns)   --->   "%tmp_37 = fadd i32 %tmp_34, i32 %eps_1_2" [../src/ban.cpp:238]   --->   Operation 106 'fadd' 'tmp_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [4/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_35, i32 %eps_2_2" [../src/ban.cpp:238]   --->   Operation 107 'fadd' 'tmp_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 108 [3/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_33, i32 %eps_0_2" [../src/ban.cpp:238]   --->   Operation 108 'fadd' 'tmp_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [3/4] (6.43ns)   --->   "%tmp_37 = fadd i32 %tmp_34, i32 %eps_1_2" [../src/ban.cpp:238]   --->   Operation 109 'fadd' 'tmp_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [3/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_35, i32 %eps_2_2" [../src/ban.cpp:238]   --->   Operation 110 'fadd' 'tmp_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 111 [2/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_33, i32 %eps_0_2" [../src/ban.cpp:238]   --->   Operation 111 'fadd' 'tmp_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [2/4] (6.43ns)   --->   "%tmp_37 = fadd i32 %tmp_34, i32 %eps_1_2" [../src/ban.cpp:238]   --->   Operation 112 'fadd' 'tmp_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [2/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_35, i32 %eps_2_2" [../src/ban.cpp:238]   --->   Operation 113 'fadd' 'tmp_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 114 [1/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %tmp_33, i32 %eps_0_2" [../src/ban.cpp:238]   --->   Operation 114 'fadd' 'tmp_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/4] (6.43ns)   --->   "%tmp_37 = fadd i32 %tmp_34, i32 %eps_1_2" [../src/ban.cpp:238]   --->   Operation 115 'fadd' 'tmp_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_35, i32 %eps_2_2" [../src/ban.cpp:238]   --->   Operation 116 'fadd' 'tmp_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 117 [9/9] (7.05ns)   --->   "%tmp_45 = fdiv i32 %tmp_36, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 117 'fdiv' 'tmp_45' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [9/9] (7.05ns)   --->   "%tmp_46 = fdiv i32 %tmp_37, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 118 'fdiv' 'tmp_46' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [9/9] (7.05ns)   --->   "%tmp_47 = fdiv i32 %tmp_38, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 119 'fdiv' 'tmp_47' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 120 [8/9] (7.05ns)   --->   "%tmp_45 = fdiv i32 %tmp_36, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 120 'fdiv' 'tmp_45' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [8/9] (7.05ns)   --->   "%tmp_46 = fdiv i32 %tmp_37, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 121 'fdiv' 'tmp_46' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [8/9] (7.05ns)   --->   "%tmp_47 = fdiv i32 %tmp_38, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 122 'fdiv' 'tmp_47' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 123 [7/9] (7.05ns)   --->   "%tmp_45 = fdiv i32 %tmp_36, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 123 'fdiv' 'tmp_45' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [7/9] (7.05ns)   --->   "%tmp_46 = fdiv i32 %tmp_37, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 124 'fdiv' 'tmp_46' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [7/9] (7.05ns)   --->   "%tmp_47 = fdiv i32 %tmp_38, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 125 'fdiv' 'tmp_47' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 126 [6/9] (7.05ns)   --->   "%tmp_45 = fdiv i32 %tmp_36, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 126 'fdiv' 'tmp_45' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 127 [6/9] (7.05ns)   --->   "%tmp_46 = fdiv i32 %tmp_37, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 127 'fdiv' 'tmp_46' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 128 [6/9] (7.05ns)   --->   "%tmp_47 = fdiv i32 %tmp_38, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 128 'fdiv' 'tmp_47' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 129 [5/9] (7.05ns)   --->   "%tmp_45 = fdiv i32 %tmp_36, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 129 'fdiv' 'tmp_45' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [5/9] (7.05ns)   --->   "%tmp_46 = fdiv i32 %tmp_37, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 130 'fdiv' 'tmp_46' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [5/9] (7.05ns)   --->   "%tmp_47 = fdiv i32 %tmp_38, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 131 'fdiv' 'tmp_47' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 132 [4/9] (7.05ns)   --->   "%tmp_45 = fdiv i32 %tmp_36, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 132 'fdiv' 'tmp_45' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 133 [4/9] (7.05ns)   --->   "%tmp_46 = fdiv i32 %tmp_37, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 133 'fdiv' 'tmp_46' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [4/9] (7.05ns)   --->   "%tmp_47 = fdiv i32 %tmp_38, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 134 'fdiv' 'tmp_47' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.05>
ST_23 : Operation 135 [3/9] (7.05ns)   --->   "%tmp_45 = fdiv i32 %tmp_36, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 135 'fdiv' 'tmp_45' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 136 [3/9] (7.05ns)   --->   "%tmp_46 = fdiv i32 %tmp_37, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 136 'fdiv' 'tmp_46' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [3/9] (7.05ns)   --->   "%tmp_47 = fdiv i32 %tmp_38, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 137 'fdiv' 'tmp_47' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.05>
ST_24 : Operation 138 [2/9] (7.05ns)   --->   "%tmp_45 = fdiv i32 %tmp_36, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 138 'fdiv' 'tmp_45' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 139 [2/9] (7.05ns)   --->   "%tmp_46 = fdiv i32 %tmp_37, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 139 'fdiv' 'tmp_46' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 140 [2/9] (7.05ns)   --->   "%tmp_47 = fdiv i32 %tmp_38, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 140 'fdiv' 'tmp_47' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.05>
ST_25 : Operation 141 [1/9] (7.05ns)   --->   "%tmp_45 = fdiv i32 %tmp_36, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 141 'fdiv' 'tmp_45' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 142 [1/9] (7.05ns)   --->   "%tmp_46 = fdiv i32 %tmp_37, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 142 'fdiv' 'tmp_46' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 143 [1/9] (7.05ns)   --->   "%tmp_47 = fdiv i32 %tmp_38, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 143 'fdiv' 'tmp_47' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.78>
ST_26 : Operation 144 [2/2] (2.78ns)   --->   "%tmp_43 = fcmp_oeq  i32 %tmp_45, i32 0" [../src/ban.cpp:77]   --->   Operation 144 'fcmp' 'tmp_43' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.59>
ST_27 : Operation 145 [1/1] (1.01ns)   --->   "%c_p_2 = sub i32 0, i32 %trunc_ln272" [../src/ban.cpp:272]   --->   Operation 145 'sub' 'c_p_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %tmp_45" [../src/ban.cpp:77]   --->   Operation 146 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 147 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 148 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 149 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_42, i8 255" [../src/ban.cpp:77]   --->   Operation 149 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 150 [1/1] (1.05ns)   --->   "%icmp_ln77_3 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 150 'icmp' 'icmp_ln77_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_3, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 151 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 152 [1/2] (2.78ns)   --->   "%tmp_43 = fcmp_oeq  i32 %tmp_45, i32 0" [../src/ban.cpp:77]   --->   Operation 152 'fcmp' 'tmp_43' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 153 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_43" [../src/ban.cpp:77]   --->   Operation 153 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 154 [1/1] (0.52ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZNK3BaneqEf.12.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 154 'br' 'br_ln77' <Predicate = true> <Delay = 0.52>
ST_27 : Operation 155 [2/2] (0.00ns)   --->   "%call_ln255 = call void @operator/_Pipeline_VITIS_LOOP_84_1, i32 %tmp_45, i32 %tmp_46, i32 %tmp_47, i32 %idx_tmp_loc" [../src/ban.cpp:255]   --->   Operation 155 'call' 'call_ln255' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.44>
ST_28 : Operation 156 [1/2] (0.44ns)   --->   "%call_ln255 = call void @operator/_Pipeline_VITIS_LOOP_84_1, i32 %tmp_45, i32 %tmp_46, i32 %tmp_47, i32 %idx_tmp_loc" [../src/ban.cpp:255]   --->   Operation 156 'call' 'call_ln255' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.41>
ST_29 : Operation 157 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 157 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 158 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 158 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 159 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 159 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 160 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 160 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_29 : Operation 161 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 161 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 162 [2/2] (0.42ns)   --->   "%call_ln255 = call void @operator/_Pipeline_VITIS_LOOP_92_2, i32 %tmp_47, i32 %tmp_46, i32 %tmp_45, i2 %empty, i2 %xor_ln92, i32 %c_num_load_221_loc, i32 %c_num_load15_loc, i32 %num_res_assign_load9_loc" [../src/ban.cpp:255]   --->   Operation 162 'call' 'call_ln255' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.44>
ST_30 : Operation 163 [1/2] (0.44ns)   --->   "%call_ln255 = call void @operator/_Pipeline_VITIS_LOOP_92_2, i32 %tmp_47, i32 %tmp_46, i32 %tmp_45, i2 %empty, i2 %xor_ln92, i32 %c_num_load_221_loc, i32 %c_num_load15_loc, i32 %num_res_assign_load9_loc" [../src/ban.cpp:255]   --->   Operation 163 'call' 'call_ln255' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 2.29>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%c_num_load = load i32 %c_num_load_221_loc"   --->   Operation 164 'load' 'c_num_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 165 [1/1] (0.00ns)   --->   "%c_num_load_6 = load i32 %c_num_load15_loc"   --->   Operation 165 'load' 'c_num_load_6' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 166 [1/1] (0.00ns)   --->   "%num_res_assign_load = load i32 %num_res_assign_load9_loc"   --->   Operation 166 'load' 'num_res_assign_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 167 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 168 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 168 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %base" [../src/ban.cpp:100]   --->   Operation 169 'zext' 'zext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln100 = sub i32 4294967293, i32 %trunc_ln272" [../src/ban.cpp:100]   --->   Operation 170 'sub' 'sub_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 171 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp_48 = add i32 %sub_ln100, i32 %zext_ln100" [../src/ban.cpp:100]   --->   Operation 171 'add' 'tmp_48' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 172 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 172 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 173 [1/1] (0.52ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZNK3BaneqEf.12.exit" [../src/ban.cpp:104]   --->   Operation 173 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.52>
ST_31 : Operation 174 [1/1] (0.00ns)   --->   "%c_num_load_219 = phi i32 %tmp_47, void %.preheader.preheader, i32 %c_num_load, void %.lr.ph7.i"   --->   Operation 174 'phi' 'c_num_load_219' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 175 [1/1] (0.00ns)   --->   "%c_num_load13 = phi i32 %tmp_46, void %.preheader.preheader, i32 %c_num_load_6, void %.lr.ph7.i"   --->   Operation 175 'phi' 'c_num_load13' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 176 [1/1] (0.00ns)   --->   "%num_res_assign_load7 = phi i32 %tmp_45, void %.preheader.preheader, i32 %num_res_assign_load, void %.lr.ph7.i"   --->   Operation 176 'phi' 'num_res_assign_load7' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%base_0_lcssa_i68 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 177 'phi' 'base_0_lcssa_i68' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i68" [../src/ban.cpp:104]   --->   Operation 178 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 179 [1/1] (0.44ns)   --->   "%icmp_ln104_3 = icmp_ne  i2 %base_0_lcssa_i68, i2 3" [../src/ban.cpp:104]   --->   Operation 179 'icmp' 'icmp_ln104_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 180 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 180 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 181 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_3, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 181 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 182 [2/2] (0.42ns)   --->   "%call_ln255 = call void @operator/_Pipeline_VITIS_LOOP_104_3, i32 %c_num_load_219, i32 %c_num_load13, i32 %num_res_assign_load7, i2 %base_0_lcssa_i68, i3 %select_ln104, i32 %c_num_load_218_loc, i32 %c_num_load12_loc, i32 %num_res_assign_load6_loc" [../src/ban.cpp:255]   --->   Operation 182 'call' 'call_ln255' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.13>
ST_32 : Operation 183 [1/2] (1.13ns)   --->   "%call_ln255 = call void @operator/_Pipeline_VITIS_LOOP_104_3, i32 %c_num_load_219, i32 %c_num_load13, i32 %num_res_assign_load7, i2 %base_0_lcssa_i68, i3 %select_ln104, i32 %c_num_load_218_loc, i32 %c_num_load12_loc, i32 %num_res_assign_load6_loc" [../src/ban.cpp:255]   --->   Operation 183 'call' 'call_ln255' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.52>
ST_33 : Operation 184 [1/1] (0.00ns)   --->   "%empty_32 = phi i32 0, void %.preheader.preheader, i32 %tmp_48, void %.lr.ph7.i"   --->   Operation 184 'phi' 'empty_32' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 185 [1/1] (0.00ns)   --->   "%c_num_load_7 = load i32 %c_num_load_218_loc"   --->   Operation 185 'load' 'c_num_load_7' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 186 [1/1] (0.00ns)   --->   "%c_num_load_8 = load i32 %c_num_load12_loc"   --->   Operation 186 'load' 'c_num_load_8' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 187 [1/1] (0.00ns)   --->   "%num_res_assign_load_2 = load i32 %num_res_assign_load6_loc"   --->   Operation 187 'load' 'num_res_assign_load_2' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 188 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.12.exit"   --->   Operation 188 'br' 'br_ln0' <Predicate = (!and_ln61 & and_ln77 & !icmp_ln104) | (!and_ln61 & and_ln77 & !icmp_ln92)> <Delay = 0.52>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 %num_res_assign_load_2, void %.lr.ph.i, i32 0, void, i32 %tmp_45, void %.critedge, i32 %num_res_assign_load, void %.lr.ph7.i"   --->   Operation 189 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %c_num_load_8, void %.lr.ph.i, i32 0, void, i32 %tmp_46, void %.critedge, i32 %c_num_load_6, void %.lr.ph7.i"   --->   Operation 190 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 191 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 %c_num_load_7, void %.lr.ph.i, i32 0, void, i32 %tmp_47, void %.critedge, i32 %c_num_load, void %.lr.ph7.i"   --->   Operation 191 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 192 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 %empty_32, void %.lr.ph.i, i32 0, void, i32 %c_p_2, void %.critedge, i32 %tmp_48, void %.lr.ph7.i"   --->   Operation 192 'phi' 'agg_result_01_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 193 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_0" [../src/ban.cpp:279]   --->   Operation 193 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban.cpp:279]   --->   Operation 194 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 195 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban.cpp:279]   --->   Operation 195 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 196 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban.cpp:279]   --->   Operation 196 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "%ret_ln279 = ret i128 %mrv_3" [../src/ban.cpp:279]   --->   Operation 197 'ret' 'ret_ln279' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('this.num[0]') on port 'p_read' [4]  (0 ns)
	'fcmp' operation ('tmp_30', ../src/ban.cpp:61) [22]  (2.78 ns)

 <State 2>: 4.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_30', ../src/ban.cpp:61) [22]  (2.78 ns)
	'and' operation ('and_ln61', ../src/ban.cpp:61) [23]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('num_res_assign_load') ('num_res_assign_load_2') [103]  (0.525 ns)
	blocking operation 0.993 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0.952ns
The critical path consists of the following:
	'load' operation ('den_norm_1_020_loc_load') on local variable 'den_norm_1_020_loc' [29]  (0 ns)
	'call' operation ('call_ret3', ../src/ban.cpp:218) to '_mul' [35]  (0.952 ns)

 <State 5>: 6.89ns
The critical path consists of the following:
	'call' operation ('call_ret3', ../src/ban.cpp:218) to '_mul' [35]  (0.449 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:222) [39]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [39]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [39]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [39]  (6.44 ns)

 <State 9>: 6.89ns
The critical path consists of the following:
	'call' operation ('call_ret4', ../src/ban.cpp:228) to '_mul' [42]  (0.449 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:231) [46]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [46]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [46]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [46]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [53]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [53]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [53]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [53]  (6.44 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [56]  (7.06 ns)

 <State 18>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [56]  (7.06 ns)

 <State 19>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [56]  (7.06 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [56]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [56]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [56]  (7.06 ns)

 <State 23>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [56]  (7.06 ns)

 <State 24>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [56]  (7.06 ns)

 <State 25>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [56]  (7.06 ns)

 <State 26>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_43', ../src/ban.cpp:77) [65]  (2.78 ns)

 <State 27>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_43', ../src/ban.cpp:77) [65]  (2.78 ns)
	'and' operation ('and_ln77', ../src/ban.cpp:77) [66]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('num_res_assign_load') ('num_res_assign_load_2') [103]  (0.525 ns)

 <State 28>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/_Pipeline_VITIS_LOOP_84_1' [69]  (0.446 ns)

 <State 29>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [70]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [72]  (0.991 ns)
	multiplexor before 'phi' operation ('c.num[2]') with incoming values : ('tmp', ../src/ban.cpp:255) ('c_num_load') [88]  (0.427 ns)

 <State 30>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/_Pipeline_VITIS_LOOP_92_2' [76]  (0.446 ns)

 <State 31>: 2.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [80]  (0 ns)
	'add' operation ('base', ../src/ban.cpp:97) [81]  (0.144 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [85]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [92]  (0.525 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [92]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [95]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [96]  (0.208 ns)
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/_Pipeline_VITIS_LOOP_104_3' [97]  (0.427 ns)

 <State 32>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/_Pipeline_VITIS_LOOP_104_3' [97]  (1.13 ns)

 <State 33>: 0.525ns
The critical path consists of the following:
	'load' operation ('num_res_assign_load_2') on local variable 'num_res_assign_load6_loc' [100]  (0 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('num_res_assign_load') ('num_res_assign_load_2') [103]  (0.525 ns)
	'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('num_res_assign_load') ('num_res_assign_load_2') [103]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
