
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_6144:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817fe000; valaddr_reg:x3; val_offset:18432*0 + 3*-1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18432*0 + 3*0*FLEN/8, x4, x1, x2)

inst_6145:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817ff000; valaddr_reg:x3; val_offset:18435*0 + 3*0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18435*0 + 3*1*FLEN/8, x4, x1, x2)

inst_6146:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817ff800; valaddr_reg:x3; val_offset:18438*0 + 3*1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18438*0 + 3*2*FLEN/8, x4, x1, x2)

inst_6147:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817ffc00; valaddr_reg:x3; val_offset:18441*0 + 3*2*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18441*0 + 3*3*FLEN/8, x4, x1, x2)

inst_6148:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817ffe00; valaddr_reg:x3; val_offset:18444*0 + 3*3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18444*0 + 3*4*FLEN/8, x4, x1, x2)

inst_6149:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817fff00; valaddr_reg:x3; val_offset:18447*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18447*0 + 3*5*FLEN/8, x4, x1, x2)

inst_6150:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817fff80; valaddr_reg:x3; val_offset:18450*0 + 3*5*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18450*0 + 3*6*FLEN/8, x4, x1, x2)

inst_6151:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817fffc0; valaddr_reg:x3; val_offset:18453*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18453*0 + 3*7*FLEN/8, x4, x1, x2)

inst_6152:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817fffe0; valaddr_reg:x3; val_offset:18456*0 + 3*7*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18456*0 + 3*8*FLEN/8, x4, x1, x2)

inst_6153:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817ffff0; valaddr_reg:x3; val_offset:18459*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18459*0 + 3*9*FLEN/8, x4, x1, x2)

inst_6154:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817ffff8; valaddr_reg:x3; val_offset:18462*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18462*0 + 3*10*FLEN/8, x4, x1, x2)

inst_6155:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817ffffc; valaddr_reg:x3; val_offset:18465*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18465*0 + 3*11*FLEN/8, x4, x1, x2)

inst_6156:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817ffffe; valaddr_reg:x3; val_offset:18468*0 + 3*11*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18468*0 + 3*12*FLEN/8, x4, x1, x2)

inst_6157:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x043ad3 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x02 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e043ad3; op2val:0x80000000;
op3val:0x817fffff; valaddr_reg:x3; val_offset:18471*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18471*0 + 3*13*FLEN/8, x4, x1, x2)

inst_6158:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:18474*0 + 3*13*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18474*0 + 3*14*FLEN/8, x4, x1, x2)

inst_6159:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:18477*0 + 3*14*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18477*0 + 3*15*FLEN/8, x4, x1, x2)

inst_6160:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:18480*0 + 3*15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18480*0 + 3*16*FLEN/8, x4, x1, x2)

inst_6161:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:18483*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18483*0 + 3*17*FLEN/8, x4, x1, x2)

inst_6162:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:18486*0 + 3*17*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18486*0 + 3*18*FLEN/8, x4, x1, x2)

inst_6163:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:18489*0 + 3*18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18489*0 + 3*19*FLEN/8, x4, x1, x2)

inst_6164:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:18492*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18492*0 + 3*20*FLEN/8, x4, x1, x2)

inst_6165:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:18495*0 + 3*20*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18495*0 + 3*21*FLEN/8, x4, x1, x2)

inst_6166:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:18498*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18498*0 + 3*22*FLEN/8, x4, x1, x2)

inst_6167:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:18501*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18501*0 + 3*23*FLEN/8, x4, x1, x2)

inst_6168:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:18504*0 + 3*23*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18504*0 + 3*24*FLEN/8, x4, x1, x2)

inst_6169:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:18507*0 + 3*24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18507*0 + 3*25*FLEN/8, x4, x1, x2)

inst_6170:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:18510*0 + 3*25*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18510*0 + 3*26*FLEN/8, x4, x1, x2)

inst_6171:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:18513*0 + 3*26*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18513*0 + 3*27*FLEN/8, x4, x1, x2)

inst_6172:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:18516*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18516*0 + 3*28*FLEN/8, x4, x1, x2)

inst_6173:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:18519*0 + 3*28*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18519*0 + 3*29*FLEN/8, x4, x1, x2)

inst_6174:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88800000; valaddr_reg:x3; val_offset:18522*0 + 3*29*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18522*0 + 3*30*FLEN/8, x4, x1, x2)

inst_6175:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88800001; valaddr_reg:x3; val_offset:18525*0 + 3*30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18525*0 + 3*31*FLEN/8, x4, x1, x2)

inst_6176:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88800003; valaddr_reg:x3; val_offset:18528*0 + 3*31*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18528*0 + 3*32*FLEN/8, x4, x1, x2)

inst_6177:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88800007; valaddr_reg:x3; val_offset:18531*0 + 3*32*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18531*0 + 3*33*FLEN/8, x4, x1, x2)

inst_6178:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x8880000f; valaddr_reg:x3; val_offset:18534*0 + 3*33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18534*0 + 3*34*FLEN/8, x4, x1, x2)

inst_6179:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x8880001f; valaddr_reg:x3; val_offset:18537*0 + 3*34*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18537*0 + 3*35*FLEN/8, x4, x1, x2)

inst_6180:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x8880003f; valaddr_reg:x3; val_offset:18540*0 + 3*35*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18540*0 + 3*36*FLEN/8, x4, x1, x2)

inst_6181:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x8880007f; valaddr_reg:x3; val_offset:18543*0 + 3*36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18543*0 + 3*37*FLEN/8, x4, x1, x2)

inst_6182:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x888000ff; valaddr_reg:x3; val_offset:18546*0 + 3*37*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18546*0 + 3*38*FLEN/8, x4, x1, x2)

inst_6183:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x888001ff; valaddr_reg:x3; val_offset:18549*0 + 3*38*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18549*0 + 3*39*FLEN/8, x4, x1, x2)

inst_6184:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x888003ff; valaddr_reg:x3; val_offset:18552*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18552*0 + 3*40*FLEN/8, x4, x1, x2)

inst_6185:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x888007ff; valaddr_reg:x3; val_offset:18555*0 + 3*40*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18555*0 + 3*41*FLEN/8, x4, x1, x2)

inst_6186:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88800fff; valaddr_reg:x3; val_offset:18558*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18558*0 + 3*42*FLEN/8, x4, x1, x2)

inst_6187:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88801fff; valaddr_reg:x3; val_offset:18561*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18561*0 + 3*43*FLEN/8, x4, x1, x2)

inst_6188:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88803fff; valaddr_reg:x3; val_offset:18564*0 + 3*43*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18564*0 + 3*44*FLEN/8, x4, x1, x2)

inst_6189:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88807fff; valaddr_reg:x3; val_offset:18567*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18567*0 + 3*45*FLEN/8, x4, x1, x2)

inst_6190:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x8880ffff; valaddr_reg:x3; val_offset:18570*0 + 3*45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18570*0 + 3*46*FLEN/8, x4, x1, x2)

inst_6191:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x8881ffff; valaddr_reg:x3; val_offset:18573*0 + 3*46*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18573*0 + 3*47*FLEN/8, x4, x1, x2)

inst_6192:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x8883ffff; valaddr_reg:x3; val_offset:18576*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18576*0 + 3*48*FLEN/8, x4, x1, x2)

inst_6193:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x8887ffff; valaddr_reg:x3; val_offset:18579*0 + 3*48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18579*0 + 3*49*FLEN/8, x4, x1, x2)

inst_6194:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x888fffff; valaddr_reg:x3; val_offset:18582*0 + 3*49*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18582*0 + 3*50*FLEN/8, x4, x1, x2)

inst_6195:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x889fffff; valaddr_reg:x3; val_offset:18585*0 + 3*50*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18585*0 + 3*51*FLEN/8, x4, x1, x2)

inst_6196:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88bfffff; valaddr_reg:x3; val_offset:18588*0 + 3*51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18588*0 + 3*52*FLEN/8, x4, x1, x2)

inst_6197:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88c00000; valaddr_reg:x3; val_offset:18591*0 + 3*52*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18591*0 + 3*53*FLEN/8, x4, x1, x2)

inst_6198:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88e00000; valaddr_reg:x3; val_offset:18594*0 + 3*53*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18594*0 + 3*54*FLEN/8, x4, x1, x2)

inst_6199:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88f00000; valaddr_reg:x3; val_offset:18597*0 + 3*54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18597*0 + 3*55*FLEN/8, x4, x1, x2)

inst_6200:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88f80000; valaddr_reg:x3; val_offset:18600*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18600*0 + 3*56*FLEN/8, x4, x1, x2)

inst_6201:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88fc0000; valaddr_reg:x3; val_offset:18603*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18603*0 + 3*57*FLEN/8, x4, x1, x2)

inst_6202:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88fe0000; valaddr_reg:x3; val_offset:18606*0 + 3*57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18606*0 + 3*58*FLEN/8, x4, x1, x2)

inst_6203:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88ff0000; valaddr_reg:x3; val_offset:18609*0 + 3*58*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18609*0 + 3*59*FLEN/8, x4, x1, x2)

inst_6204:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88ff8000; valaddr_reg:x3; val_offset:18612*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18612*0 + 3*60*FLEN/8, x4, x1, x2)

inst_6205:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88ffc000; valaddr_reg:x3; val_offset:18615*0 + 3*60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18615*0 + 3*61*FLEN/8, x4, x1, x2)

inst_6206:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88ffe000; valaddr_reg:x3; val_offset:18618*0 + 3*61*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18618*0 + 3*62*FLEN/8, x4, x1, x2)

inst_6207:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88fff000; valaddr_reg:x3; val_offset:18621*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18621*0 + 3*63*FLEN/8, x4, x1, x2)

inst_6208:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88fff800; valaddr_reg:x3; val_offset:18624*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18624*0 + 3*64*FLEN/8, x4, x1, x2)

inst_6209:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88fffc00; valaddr_reg:x3; val_offset:18627*0 + 3*64*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18627*0 + 3*65*FLEN/8, x4, x1, x2)

inst_6210:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88fffe00; valaddr_reg:x3; val_offset:18630*0 + 3*65*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18630*0 + 3*66*FLEN/8, x4, x1, x2)

inst_6211:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88ffff00; valaddr_reg:x3; val_offset:18633*0 + 3*66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18633*0 + 3*67*FLEN/8, x4, x1, x2)

inst_6212:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88ffff80; valaddr_reg:x3; val_offset:18636*0 + 3*67*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18636*0 + 3*68*FLEN/8, x4, x1, x2)

inst_6213:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88ffffc0; valaddr_reg:x3; val_offset:18639*0 + 3*68*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18639*0 + 3*69*FLEN/8, x4, x1, x2)

inst_6214:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88ffffe0; valaddr_reg:x3; val_offset:18642*0 + 3*69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18642*0 + 3*70*FLEN/8, x4, x1, x2)

inst_6215:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88fffff0; valaddr_reg:x3; val_offset:18645*0 + 3*70*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18645*0 + 3*71*FLEN/8, x4, x1, x2)

inst_6216:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88fffff8; valaddr_reg:x3; val_offset:18648*0 + 3*71*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18648*0 + 3*72*FLEN/8, x4, x1, x2)

inst_6217:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88fffffc; valaddr_reg:x3; val_offset:18651*0 + 3*72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18651*0 + 3*73*FLEN/8, x4, x1, x2)

inst_6218:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88fffffe; valaddr_reg:x3; val_offset:18654*0 + 3*73*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18654*0 + 3*74*FLEN/8, x4, x1, x2)

inst_6219:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x04c022 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e04c022; op2val:0x80000000;
op3val:0x88ffffff; valaddr_reg:x3; val_offset:18657*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18657*0 + 3*75*FLEN/8, x4, x1, x2)

inst_6220:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:18660*0 + 3*75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18660*0 + 3*76*FLEN/8, x4, x1, x2)

inst_6221:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:18663*0 + 3*76*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18663*0 + 3*77*FLEN/8, x4, x1, x2)

inst_6222:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:18666*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18666*0 + 3*78*FLEN/8, x4, x1, x2)

inst_6223:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:18669*0 + 3*78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18669*0 + 3*79*FLEN/8, x4, x1, x2)

inst_6224:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:18672*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18672*0 + 3*80*FLEN/8, x4, x1, x2)

inst_6225:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:18675*0 + 3*80*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18675*0 + 3*81*FLEN/8, x4, x1, x2)

inst_6226:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:18678*0 + 3*81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18678*0 + 3*82*FLEN/8, x4, x1, x2)

inst_6227:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:18681*0 + 3*82*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18681*0 + 3*83*FLEN/8, x4, x1, x2)

inst_6228:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:18684*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18684*0 + 3*84*FLEN/8, x4, x1, x2)

inst_6229:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:18687*0 + 3*84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18687*0 + 3*85*FLEN/8, x4, x1, x2)

inst_6230:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:18690*0 + 3*85*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18690*0 + 3*86*FLEN/8, x4, x1, x2)

inst_6231:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:18693*0 + 3*86*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18693*0 + 3*87*FLEN/8, x4, x1, x2)

inst_6232:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:18696*0 + 3*87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18696*0 + 3*88*FLEN/8, x4, x1, x2)

inst_6233:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:18699*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18699*0 + 3*89*FLEN/8, x4, x1, x2)

inst_6234:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:18702*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18702*0 + 3*90*FLEN/8, x4, x1, x2)

inst_6235:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:18705*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18705*0 + 3*91*FLEN/8, x4, x1, x2)

inst_6236:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x2000000; valaddr_reg:x3; val_offset:18708*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18708*0 + 3*92*FLEN/8, x4, x1, x2)

inst_6237:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x2000001; valaddr_reg:x3; val_offset:18711*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18711*0 + 3*93*FLEN/8, x4, x1, x2)

inst_6238:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x2000003; valaddr_reg:x3; val_offset:18714*0 + 3*93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18714*0 + 3*94*FLEN/8, x4, x1, x2)

inst_6239:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x2000007; valaddr_reg:x3; val_offset:18717*0 + 3*94*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18717*0 + 3*95*FLEN/8, x4, x1, x2)

inst_6240:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x200000f; valaddr_reg:x3; val_offset:18720*0 + 3*95*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18720*0 + 3*96*FLEN/8, x4, x1, x2)

inst_6241:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x200001f; valaddr_reg:x3; val_offset:18723*0 + 3*96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18723*0 + 3*97*FLEN/8, x4, x1, x2)

inst_6242:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x200003f; valaddr_reg:x3; val_offset:18726*0 + 3*97*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18726*0 + 3*98*FLEN/8, x4, x1, x2)

inst_6243:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x200007f; valaddr_reg:x3; val_offset:18729*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18729*0 + 3*99*FLEN/8, x4, x1, x2)

inst_6244:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x20000ff; valaddr_reg:x3; val_offset:18732*0 + 3*99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18732*0 + 3*100*FLEN/8, x4, x1, x2)

inst_6245:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x20001ff; valaddr_reg:x3; val_offset:18735*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18735*0 + 3*101*FLEN/8, x4, x1, x2)

inst_6246:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x20003ff; valaddr_reg:x3; val_offset:18738*0 + 3*101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18738*0 + 3*102*FLEN/8, x4, x1, x2)

inst_6247:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x20007ff; valaddr_reg:x3; val_offset:18741*0 + 3*102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18741*0 + 3*103*FLEN/8, x4, x1, x2)

inst_6248:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x2000fff; valaddr_reg:x3; val_offset:18744*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18744*0 + 3*104*FLEN/8, x4, x1, x2)

inst_6249:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x2001fff; valaddr_reg:x3; val_offset:18747*0 + 3*104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18747*0 + 3*105*FLEN/8, x4, x1, x2)

inst_6250:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x2003fff; valaddr_reg:x3; val_offset:18750*0 + 3*105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18750*0 + 3*106*FLEN/8, x4, x1, x2)

inst_6251:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x2007fff; valaddr_reg:x3; val_offset:18753*0 + 3*106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18753*0 + 3*107*FLEN/8, x4, x1, x2)

inst_6252:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x200ffff; valaddr_reg:x3; val_offset:18756*0 + 3*107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18756*0 + 3*108*FLEN/8, x4, x1, x2)

inst_6253:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x201ffff; valaddr_reg:x3; val_offset:18759*0 + 3*108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18759*0 + 3*109*FLEN/8, x4, x1, x2)

inst_6254:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x203ffff; valaddr_reg:x3; val_offset:18762*0 + 3*109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18762*0 + 3*110*FLEN/8, x4, x1, x2)

inst_6255:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x207ffff; valaddr_reg:x3; val_offset:18765*0 + 3*110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18765*0 + 3*111*FLEN/8, x4, x1, x2)

inst_6256:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x20fffff; valaddr_reg:x3; val_offset:18768*0 + 3*111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18768*0 + 3*112*FLEN/8, x4, x1, x2)

inst_6257:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x21fffff; valaddr_reg:x3; val_offset:18771*0 + 3*112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18771*0 + 3*113*FLEN/8, x4, x1, x2)

inst_6258:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x23fffff; valaddr_reg:x3; val_offset:18774*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18774*0 + 3*114*FLEN/8, x4, x1, x2)

inst_6259:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x2400000; valaddr_reg:x3; val_offset:18777*0 + 3*114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18777*0 + 3*115*FLEN/8, x4, x1, x2)

inst_6260:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x2600000; valaddr_reg:x3; val_offset:18780*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18780*0 + 3*116*FLEN/8, x4, x1, x2)

inst_6261:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x2700000; valaddr_reg:x3; val_offset:18783*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18783*0 + 3*117*FLEN/8, x4, x1, x2)

inst_6262:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x2780000; valaddr_reg:x3; val_offset:18786*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18786*0 + 3*118*FLEN/8, x4, x1, x2)

inst_6263:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27c0000; valaddr_reg:x3; val_offset:18789*0 + 3*118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18789*0 + 3*119*FLEN/8, x4, x1, x2)

inst_6264:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27e0000; valaddr_reg:x3; val_offset:18792*0 + 3*119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18792*0 + 3*120*FLEN/8, x4, x1, x2)

inst_6265:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27f0000; valaddr_reg:x3; val_offset:18795*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18795*0 + 3*121*FLEN/8, x4, x1, x2)

inst_6266:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27f8000; valaddr_reg:x3; val_offset:18798*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18798*0 + 3*122*FLEN/8, x4, x1, x2)

inst_6267:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27fc000; valaddr_reg:x3; val_offset:18801*0 + 3*122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18801*0 + 3*123*FLEN/8, x4, x1, x2)

inst_6268:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27fe000; valaddr_reg:x3; val_offset:18804*0 + 3*123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18804*0 + 3*124*FLEN/8, x4, x1, x2)

inst_6269:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27ff000; valaddr_reg:x3; val_offset:18807*0 + 3*124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18807*0 + 3*125*FLEN/8, x4, x1, x2)

inst_6270:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27ff800; valaddr_reg:x3; val_offset:18810*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18810*0 + 3*126*FLEN/8, x4, x1, x2)

inst_6271:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27ffc00; valaddr_reg:x3; val_offset:18813*0 + 3*126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18813*0 + 3*127*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_6272:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27ffe00; valaddr_reg:x3; val_offset:18816*0 + 3*127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18816*0 + 3*128*FLEN/8, x4, x1, x2)

inst_6273:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27fff00; valaddr_reg:x3; val_offset:18819*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18819*0 + 3*129*FLEN/8, x4, x1, x2)

inst_6274:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27fff80; valaddr_reg:x3; val_offset:18822*0 + 3*129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18822*0 + 3*130*FLEN/8, x4, x1, x2)

inst_6275:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27fffc0; valaddr_reg:x3; val_offset:18825*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18825*0 + 3*131*FLEN/8, x4, x1, x2)

inst_6276:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27fffe0; valaddr_reg:x3; val_offset:18828*0 + 3*131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18828*0 + 3*132*FLEN/8, x4, x1, x2)

inst_6277:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27ffff0; valaddr_reg:x3; val_offset:18831*0 + 3*132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18831*0 + 3*133*FLEN/8, x4, x1, x2)

inst_6278:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27ffff8; valaddr_reg:x3; val_offset:18834*0 + 3*133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18834*0 + 3*134*FLEN/8, x4, x1, x2)

inst_6279:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27ffffc; valaddr_reg:x3; val_offset:18837*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18837*0 + 3*135*FLEN/8, x4, x1, x2)

inst_6280:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27ffffe; valaddr_reg:x3; val_offset:18840*0 + 3*135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18840*0 + 3*136*FLEN/8, x4, x1, x2)

inst_6281:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x07613f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e07613f; op2val:0x0;
op3val:0x27fffff; valaddr_reg:x3; val_offset:18843*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18843*0 + 3*137*FLEN/8, x4, x1, x2)

inst_6282:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:18846*0 + 3*137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18846*0 + 3*138*FLEN/8, x4, x1, x2)

inst_6283:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:18849*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18849*0 + 3*139*FLEN/8, x4, x1, x2)

inst_6284:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:18852*0 + 3*139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18852*0 + 3*140*FLEN/8, x4, x1, x2)

inst_6285:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:18855*0 + 3*140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18855*0 + 3*141*FLEN/8, x4, x1, x2)

inst_6286:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:18858*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18858*0 + 3*142*FLEN/8, x4, x1, x2)

inst_6287:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:18861*0 + 3*142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18861*0 + 3*143*FLEN/8, x4, x1, x2)

inst_6288:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:18864*0 + 3*143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18864*0 + 3*144*FLEN/8, x4, x1, x2)

inst_6289:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:18867*0 + 3*144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18867*0 + 3*145*FLEN/8, x4, x1, x2)

inst_6290:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:18870*0 + 3*145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18870*0 + 3*146*FLEN/8, x4, x1, x2)

inst_6291:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:18873*0 + 3*146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18873*0 + 3*147*FLEN/8, x4, x1, x2)

inst_6292:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:18876*0 + 3*147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18876*0 + 3*148*FLEN/8, x4, x1, x2)

inst_6293:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:18879*0 + 3*148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18879*0 + 3*149*FLEN/8, x4, x1, x2)

inst_6294:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:18882*0 + 3*149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18882*0 + 3*150*FLEN/8, x4, x1, x2)

inst_6295:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:18885*0 + 3*150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18885*0 + 3*151*FLEN/8, x4, x1, x2)

inst_6296:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:18888*0 + 3*151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18888*0 + 3*152*FLEN/8, x4, x1, x2)

inst_6297:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:18891*0 + 3*152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18891*0 + 3*153*FLEN/8, x4, x1, x2)

inst_6298:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82800000; valaddr_reg:x3; val_offset:18894*0 + 3*153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18894*0 + 3*154*FLEN/8, x4, x1, x2)

inst_6299:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82800001; valaddr_reg:x3; val_offset:18897*0 + 3*154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18897*0 + 3*155*FLEN/8, x4, x1, x2)

inst_6300:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82800003; valaddr_reg:x3; val_offset:18900*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18900*0 + 3*156*FLEN/8, x4, x1, x2)

inst_6301:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82800007; valaddr_reg:x3; val_offset:18903*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18903*0 + 3*157*FLEN/8, x4, x1, x2)

inst_6302:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x8280000f; valaddr_reg:x3; val_offset:18906*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18906*0 + 3*158*FLEN/8, x4, x1, x2)

inst_6303:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x8280001f; valaddr_reg:x3; val_offset:18909*0 + 3*158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18909*0 + 3*159*FLEN/8, x4, x1, x2)

inst_6304:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x8280003f; valaddr_reg:x3; val_offset:18912*0 + 3*159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18912*0 + 3*160*FLEN/8, x4, x1, x2)

inst_6305:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x8280007f; valaddr_reg:x3; val_offset:18915*0 + 3*160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18915*0 + 3*161*FLEN/8, x4, x1, x2)

inst_6306:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x828000ff; valaddr_reg:x3; val_offset:18918*0 + 3*161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18918*0 + 3*162*FLEN/8, x4, x1, x2)

inst_6307:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x828001ff; valaddr_reg:x3; val_offset:18921*0 + 3*162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18921*0 + 3*163*FLEN/8, x4, x1, x2)

inst_6308:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x828003ff; valaddr_reg:x3; val_offset:18924*0 + 3*163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18924*0 + 3*164*FLEN/8, x4, x1, x2)

inst_6309:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x828007ff; valaddr_reg:x3; val_offset:18927*0 + 3*164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18927*0 + 3*165*FLEN/8, x4, x1, x2)

inst_6310:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82800fff; valaddr_reg:x3; val_offset:18930*0 + 3*165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18930*0 + 3*166*FLEN/8, x4, x1, x2)

inst_6311:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82801fff; valaddr_reg:x3; val_offset:18933*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18933*0 + 3*167*FLEN/8, x4, x1, x2)

inst_6312:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82803fff; valaddr_reg:x3; val_offset:18936*0 + 3*167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18936*0 + 3*168*FLEN/8, x4, x1, x2)

inst_6313:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82807fff; valaddr_reg:x3; val_offset:18939*0 + 3*168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18939*0 + 3*169*FLEN/8, x4, x1, x2)

inst_6314:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x8280ffff; valaddr_reg:x3; val_offset:18942*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18942*0 + 3*170*FLEN/8, x4, x1, x2)

inst_6315:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x8281ffff; valaddr_reg:x3; val_offset:18945*0 + 3*170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18945*0 + 3*171*FLEN/8, x4, x1, x2)

inst_6316:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x8283ffff; valaddr_reg:x3; val_offset:18948*0 + 3*171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18948*0 + 3*172*FLEN/8, x4, x1, x2)

inst_6317:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x8287ffff; valaddr_reg:x3; val_offset:18951*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18951*0 + 3*173*FLEN/8, x4, x1, x2)

inst_6318:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x828fffff; valaddr_reg:x3; val_offset:18954*0 + 3*173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18954*0 + 3*174*FLEN/8, x4, x1, x2)

inst_6319:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x829fffff; valaddr_reg:x3; val_offset:18957*0 + 3*174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18957*0 + 3*175*FLEN/8, x4, x1, x2)

inst_6320:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82bfffff; valaddr_reg:x3; val_offset:18960*0 + 3*175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18960*0 + 3*176*FLEN/8, x4, x1, x2)

inst_6321:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82c00000; valaddr_reg:x3; val_offset:18963*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18963*0 + 3*177*FLEN/8, x4, x1, x2)

inst_6322:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82e00000; valaddr_reg:x3; val_offset:18966*0 + 3*177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18966*0 + 3*178*FLEN/8, x4, x1, x2)

inst_6323:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82f00000; valaddr_reg:x3; val_offset:18969*0 + 3*178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18969*0 + 3*179*FLEN/8, x4, x1, x2)

inst_6324:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82f80000; valaddr_reg:x3; val_offset:18972*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18972*0 + 3*180*FLEN/8, x4, x1, x2)

inst_6325:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82fc0000; valaddr_reg:x3; val_offset:18975*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18975*0 + 3*181*FLEN/8, x4, x1, x2)

inst_6326:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82fe0000; valaddr_reg:x3; val_offset:18978*0 + 3*181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18978*0 + 3*182*FLEN/8, x4, x1, x2)

inst_6327:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82ff0000; valaddr_reg:x3; val_offset:18981*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18981*0 + 3*183*FLEN/8, x4, x1, x2)

inst_6328:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82ff8000; valaddr_reg:x3; val_offset:18984*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18984*0 + 3*184*FLEN/8, x4, x1, x2)

inst_6329:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82ffc000; valaddr_reg:x3; val_offset:18987*0 + 3*184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18987*0 + 3*185*FLEN/8, x4, x1, x2)

inst_6330:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82ffe000; valaddr_reg:x3; val_offset:18990*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18990*0 + 3*186*FLEN/8, x4, x1, x2)

inst_6331:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82fff000; valaddr_reg:x3; val_offset:18993*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18993*0 + 3*187*FLEN/8, x4, x1, x2)

inst_6332:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82fff800; valaddr_reg:x3; val_offset:18996*0 + 3*187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18996*0 + 3*188*FLEN/8, x4, x1, x2)

inst_6333:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82fffc00; valaddr_reg:x3; val_offset:18999*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 18999*0 + 3*189*FLEN/8, x4, x1, x2)

inst_6334:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82fffe00; valaddr_reg:x3; val_offset:19002*0 + 3*189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19002*0 + 3*190*FLEN/8, x4, x1, x2)

inst_6335:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82ffff00; valaddr_reg:x3; val_offset:19005*0 + 3*190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19005*0 + 3*191*FLEN/8, x4, x1, x2)

inst_6336:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82ffff80; valaddr_reg:x3; val_offset:19008*0 + 3*191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19008*0 + 3*192*FLEN/8, x4, x1, x2)

inst_6337:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82ffffc0; valaddr_reg:x3; val_offset:19011*0 + 3*192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19011*0 + 3*193*FLEN/8, x4, x1, x2)

inst_6338:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82ffffe0; valaddr_reg:x3; val_offset:19014*0 + 3*193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19014*0 + 3*194*FLEN/8, x4, x1, x2)

inst_6339:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82fffff0; valaddr_reg:x3; val_offset:19017*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19017*0 + 3*195*FLEN/8, x4, x1, x2)

inst_6340:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82fffff8; valaddr_reg:x3; val_offset:19020*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19020*0 + 3*196*FLEN/8, x4, x1, x2)

inst_6341:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82fffffc; valaddr_reg:x3; val_offset:19023*0 + 3*196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19023*0 + 3*197*FLEN/8, x4, x1, x2)

inst_6342:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82fffffe; valaddr_reg:x3; val_offset:19026*0 + 3*197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19026*0 + 3*198*FLEN/8, x4, x1, x2)

inst_6343:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x086146 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x05 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e086146; op2val:0x80000000;
op3val:0x82ffffff; valaddr_reg:x3; val_offset:19029*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19029*0 + 3*199*FLEN/8, x4, x1, x2)

inst_6344:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:19032*0 + 3*199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19032*0 + 3*200*FLEN/8, x4, x1, x2)

inst_6345:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:19035*0 + 3*200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19035*0 + 3*201*FLEN/8, x4, x1, x2)

inst_6346:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:19038*0 + 3*201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19038*0 + 3*202*FLEN/8, x4, x1, x2)

inst_6347:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:19041*0 + 3*202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19041*0 + 3*203*FLEN/8, x4, x1, x2)

inst_6348:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:19044*0 + 3*203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19044*0 + 3*204*FLEN/8, x4, x1, x2)

inst_6349:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:19047*0 + 3*204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19047*0 + 3*205*FLEN/8, x4, x1, x2)

inst_6350:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:19050*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19050*0 + 3*206*FLEN/8, x4, x1, x2)

inst_6351:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:19053*0 + 3*206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19053*0 + 3*207*FLEN/8, x4, x1, x2)

inst_6352:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:19056*0 + 3*207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19056*0 + 3*208*FLEN/8, x4, x1, x2)

inst_6353:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:19059*0 + 3*208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19059*0 + 3*209*FLEN/8, x4, x1, x2)

inst_6354:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:19062*0 + 3*209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19062*0 + 3*210*FLEN/8, x4, x1, x2)

inst_6355:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:19065*0 + 3*210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19065*0 + 3*211*FLEN/8, x4, x1, x2)

inst_6356:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:19068*0 + 3*211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19068*0 + 3*212*FLEN/8, x4, x1, x2)

inst_6357:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:19071*0 + 3*212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19071*0 + 3*213*FLEN/8, x4, x1, x2)

inst_6358:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:19074*0 + 3*213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19074*0 + 3*214*FLEN/8, x4, x1, x2)

inst_6359:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:19077*0 + 3*214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19077*0 + 3*215*FLEN/8, x4, x1, x2)

inst_6360:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5000000; valaddr_reg:x3; val_offset:19080*0 + 3*215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19080*0 + 3*216*FLEN/8, x4, x1, x2)

inst_6361:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5000001; valaddr_reg:x3; val_offset:19083*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19083*0 + 3*217*FLEN/8, x4, x1, x2)

inst_6362:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5000003; valaddr_reg:x3; val_offset:19086*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19086*0 + 3*218*FLEN/8, x4, x1, x2)

inst_6363:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5000007; valaddr_reg:x3; val_offset:19089*0 + 3*218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19089*0 + 3*219*FLEN/8, x4, x1, x2)

inst_6364:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x500000f; valaddr_reg:x3; val_offset:19092*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19092*0 + 3*220*FLEN/8, x4, x1, x2)

inst_6365:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x500001f; valaddr_reg:x3; val_offset:19095*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19095*0 + 3*221*FLEN/8, x4, x1, x2)

inst_6366:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x500003f; valaddr_reg:x3; val_offset:19098*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19098*0 + 3*222*FLEN/8, x4, x1, x2)

inst_6367:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x500007f; valaddr_reg:x3; val_offset:19101*0 + 3*222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19101*0 + 3*223*FLEN/8, x4, x1, x2)

inst_6368:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x50000ff; valaddr_reg:x3; val_offset:19104*0 + 3*223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19104*0 + 3*224*FLEN/8, x4, x1, x2)

inst_6369:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x50001ff; valaddr_reg:x3; val_offset:19107*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19107*0 + 3*225*FLEN/8, x4, x1, x2)

inst_6370:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x50003ff; valaddr_reg:x3; val_offset:19110*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19110*0 + 3*226*FLEN/8, x4, x1, x2)

inst_6371:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x50007ff; valaddr_reg:x3; val_offset:19113*0 + 3*226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19113*0 + 3*227*FLEN/8, x4, x1, x2)

inst_6372:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5000fff; valaddr_reg:x3; val_offset:19116*0 + 3*227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19116*0 + 3*228*FLEN/8, x4, x1, x2)

inst_6373:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5001fff; valaddr_reg:x3; val_offset:19119*0 + 3*228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19119*0 + 3*229*FLEN/8, x4, x1, x2)

inst_6374:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5003fff; valaddr_reg:x3; val_offset:19122*0 + 3*229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19122*0 + 3*230*FLEN/8, x4, x1, x2)

inst_6375:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5007fff; valaddr_reg:x3; val_offset:19125*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19125*0 + 3*231*FLEN/8, x4, x1, x2)

inst_6376:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x500ffff; valaddr_reg:x3; val_offset:19128*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19128*0 + 3*232*FLEN/8, x4, x1, x2)

inst_6377:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x501ffff; valaddr_reg:x3; val_offset:19131*0 + 3*232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19131*0 + 3*233*FLEN/8, x4, x1, x2)

inst_6378:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x503ffff; valaddr_reg:x3; val_offset:19134*0 + 3*233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19134*0 + 3*234*FLEN/8, x4, x1, x2)

inst_6379:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x507ffff; valaddr_reg:x3; val_offset:19137*0 + 3*234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19137*0 + 3*235*FLEN/8, x4, x1, x2)

inst_6380:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x50fffff; valaddr_reg:x3; val_offset:19140*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19140*0 + 3*236*FLEN/8, x4, x1, x2)

inst_6381:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x51fffff; valaddr_reg:x3; val_offset:19143*0 + 3*236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19143*0 + 3*237*FLEN/8, x4, x1, x2)

inst_6382:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x53fffff; valaddr_reg:x3; val_offset:19146*0 + 3*237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19146*0 + 3*238*FLEN/8, x4, x1, x2)

inst_6383:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5400000; valaddr_reg:x3; val_offset:19149*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19149*0 + 3*239*FLEN/8, x4, x1, x2)

inst_6384:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5600000; valaddr_reg:x3; val_offset:19152*0 + 3*239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19152*0 + 3*240*FLEN/8, x4, x1, x2)

inst_6385:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5700000; valaddr_reg:x3; val_offset:19155*0 + 3*240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19155*0 + 3*241*FLEN/8, x4, x1, x2)

inst_6386:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x5780000; valaddr_reg:x3; val_offset:19158*0 + 3*241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19158*0 + 3*242*FLEN/8, x4, x1, x2)

inst_6387:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57c0000; valaddr_reg:x3; val_offset:19161*0 + 3*242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19161*0 + 3*243*FLEN/8, x4, x1, x2)

inst_6388:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57e0000; valaddr_reg:x3; val_offset:19164*0 + 3*243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19164*0 + 3*244*FLEN/8, x4, x1, x2)

inst_6389:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57f0000; valaddr_reg:x3; val_offset:19167*0 + 3*244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19167*0 + 3*245*FLEN/8, x4, x1, x2)

inst_6390:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57f8000; valaddr_reg:x3; val_offset:19170*0 + 3*245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19170*0 + 3*246*FLEN/8, x4, x1, x2)

inst_6391:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57fc000; valaddr_reg:x3; val_offset:19173*0 + 3*246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19173*0 + 3*247*FLEN/8, x4, x1, x2)

inst_6392:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57fe000; valaddr_reg:x3; val_offset:19176*0 + 3*247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19176*0 + 3*248*FLEN/8, x4, x1, x2)

inst_6393:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57ff000; valaddr_reg:x3; val_offset:19179*0 + 3*248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19179*0 + 3*249*FLEN/8, x4, x1, x2)

inst_6394:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57ff800; valaddr_reg:x3; val_offset:19182*0 + 3*249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19182*0 + 3*250*FLEN/8, x4, x1, x2)

inst_6395:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57ffc00; valaddr_reg:x3; val_offset:19185*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19185*0 + 3*251*FLEN/8, x4, x1, x2)

inst_6396:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57ffe00; valaddr_reg:x3; val_offset:19188*0 + 3*251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19188*0 + 3*252*FLEN/8, x4, x1, x2)

inst_6397:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57fff00; valaddr_reg:x3; val_offset:19191*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19191*0 + 3*253*FLEN/8, x4, x1, x2)

inst_6398:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57fff80; valaddr_reg:x3; val_offset:19194*0 + 3*253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19194*0 + 3*254*FLEN/8, x4, x1, x2)

inst_6399:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57fffc0; valaddr_reg:x3; val_offset:19197*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19197*0 + 3*255*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_6400:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57fffe0; valaddr_reg:x3; val_offset:19200*0 + 3*256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19200*0 + 3*256*FLEN/8, x4, x1, x2)

inst_6401:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57ffff0; valaddr_reg:x3; val_offset:19203*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19203*0 + 3*257*FLEN/8, x4, x1, x2)

inst_6402:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57ffff8; valaddr_reg:x3; val_offset:19206*0 + 3*258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19206*0 + 3*258*FLEN/8, x4, x1, x2)

inst_6403:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57ffffc; valaddr_reg:x3; val_offset:19209*0 + 3*259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19209*0 + 3*259*FLEN/8, x4, x1, x2)

inst_6404:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57ffffe; valaddr_reg:x3; val_offset:19212*0 + 3*260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19212*0 + 3*260*FLEN/8, x4, x1, x2)

inst_6405:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x08d2ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e08d2ab; op2val:0x0;
op3val:0x57fffff; valaddr_reg:x3; val_offset:19215*0 + 3*261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19215*0 + 3*261*FLEN/8, x4, x1, x2)

inst_6406:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:19218*0 + 3*262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19218*0 + 3*262*FLEN/8, x4, x1, x2)

inst_6407:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:19221*0 + 3*263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19221*0 + 3*263*FLEN/8, x4, x1, x2)

inst_6408:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:19224*0 + 3*264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19224*0 + 3*264*FLEN/8, x4, x1, x2)

inst_6409:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:19227*0 + 3*265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19227*0 + 3*265*FLEN/8, x4, x1, x2)

inst_6410:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:19230*0 + 3*266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19230*0 + 3*266*FLEN/8, x4, x1, x2)

inst_6411:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:19233*0 + 3*267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19233*0 + 3*267*FLEN/8, x4, x1, x2)

inst_6412:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:19236*0 + 3*268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19236*0 + 3*268*FLEN/8, x4, x1, x2)

inst_6413:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:19239*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19239*0 + 3*269*FLEN/8, x4, x1, x2)

inst_6414:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:19242*0 + 3*270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19242*0 + 3*270*FLEN/8, x4, x1, x2)

inst_6415:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:19245*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19245*0 + 3*271*FLEN/8, x4, x1, x2)

inst_6416:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:19248*0 + 3*272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19248*0 + 3*272*FLEN/8, x4, x1, x2)

inst_6417:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:19251*0 + 3*273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19251*0 + 3*273*FLEN/8, x4, x1, x2)

inst_6418:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:19254*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19254*0 + 3*274*FLEN/8, x4, x1, x2)

inst_6419:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:19257*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19257*0 + 3*275*FLEN/8, x4, x1, x2)

inst_6420:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:19260*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19260*0 + 3*276*FLEN/8, x4, x1, x2)

inst_6421:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:19263*0 + 3*277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19263*0 + 3*277*FLEN/8, x4, x1, x2)

inst_6422:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d000000; valaddr_reg:x3; val_offset:19266*0 + 3*278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19266*0 + 3*278*FLEN/8, x4, x1, x2)

inst_6423:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d000001; valaddr_reg:x3; val_offset:19269*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19269*0 + 3*279*FLEN/8, x4, x1, x2)

inst_6424:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d000003; valaddr_reg:x3; val_offset:19272*0 + 3*280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19272*0 + 3*280*FLEN/8, x4, x1, x2)

inst_6425:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d000007; valaddr_reg:x3; val_offset:19275*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19275*0 + 3*281*FLEN/8, x4, x1, x2)

inst_6426:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d00000f; valaddr_reg:x3; val_offset:19278*0 + 3*282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19278*0 + 3*282*FLEN/8, x4, x1, x2)

inst_6427:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d00001f; valaddr_reg:x3; val_offset:19281*0 + 3*283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19281*0 + 3*283*FLEN/8, x4, x1, x2)

inst_6428:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d00003f; valaddr_reg:x3; val_offset:19284*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19284*0 + 3*284*FLEN/8, x4, x1, x2)

inst_6429:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d00007f; valaddr_reg:x3; val_offset:19287*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19287*0 + 3*285*FLEN/8, x4, x1, x2)

inst_6430:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d0000ff; valaddr_reg:x3; val_offset:19290*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19290*0 + 3*286*FLEN/8, x4, x1, x2)

inst_6431:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d0001ff; valaddr_reg:x3; val_offset:19293*0 + 3*287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19293*0 + 3*287*FLEN/8, x4, x1, x2)

inst_6432:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d0003ff; valaddr_reg:x3; val_offset:19296*0 + 3*288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19296*0 + 3*288*FLEN/8, x4, x1, x2)

inst_6433:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d0007ff; valaddr_reg:x3; val_offset:19299*0 + 3*289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19299*0 + 3*289*FLEN/8, x4, x1, x2)

inst_6434:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d000fff; valaddr_reg:x3; val_offset:19302*0 + 3*290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19302*0 + 3*290*FLEN/8, x4, x1, x2)

inst_6435:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d001fff; valaddr_reg:x3; val_offset:19305*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19305*0 + 3*291*FLEN/8, x4, x1, x2)

inst_6436:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d003fff; valaddr_reg:x3; val_offset:19308*0 + 3*292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19308*0 + 3*292*FLEN/8, x4, x1, x2)

inst_6437:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d007fff; valaddr_reg:x3; val_offset:19311*0 + 3*293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19311*0 + 3*293*FLEN/8, x4, x1, x2)

inst_6438:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d00ffff; valaddr_reg:x3; val_offset:19314*0 + 3*294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19314*0 + 3*294*FLEN/8, x4, x1, x2)

inst_6439:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d01ffff; valaddr_reg:x3; val_offset:19317*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19317*0 + 3*295*FLEN/8, x4, x1, x2)

inst_6440:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d03ffff; valaddr_reg:x3; val_offset:19320*0 + 3*296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19320*0 + 3*296*FLEN/8, x4, x1, x2)

inst_6441:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d07ffff; valaddr_reg:x3; val_offset:19323*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19323*0 + 3*297*FLEN/8, x4, x1, x2)

inst_6442:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d0fffff; valaddr_reg:x3; val_offset:19326*0 + 3*298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19326*0 + 3*298*FLEN/8, x4, x1, x2)

inst_6443:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d1fffff; valaddr_reg:x3; val_offset:19329*0 + 3*299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19329*0 + 3*299*FLEN/8, x4, x1, x2)

inst_6444:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d3fffff; valaddr_reg:x3; val_offset:19332*0 + 3*300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19332*0 + 3*300*FLEN/8, x4, x1, x2)

inst_6445:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d400000; valaddr_reg:x3; val_offset:19335*0 + 3*301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19335*0 + 3*301*FLEN/8, x4, x1, x2)

inst_6446:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d600000; valaddr_reg:x3; val_offset:19338*0 + 3*302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19338*0 + 3*302*FLEN/8, x4, x1, x2)

inst_6447:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d700000; valaddr_reg:x3; val_offset:19341*0 + 3*303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19341*0 + 3*303*FLEN/8, x4, x1, x2)

inst_6448:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d780000; valaddr_reg:x3; val_offset:19344*0 + 3*304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19344*0 + 3*304*FLEN/8, x4, x1, x2)

inst_6449:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7c0000; valaddr_reg:x3; val_offset:19347*0 + 3*305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19347*0 + 3*305*FLEN/8, x4, x1, x2)

inst_6450:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7e0000; valaddr_reg:x3; val_offset:19350*0 + 3*306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19350*0 + 3*306*FLEN/8, x4, x1, x2)

inst_6451:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7f0000; valaddr_reg:x3; val_offset:19353*0 + 3*307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19353*0 + 3*307*FLEN/8, x4, x1, x2)

inst_6452:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7f8000; valaddr_reg:x3; val_offset:19356*0 + 3*308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19356*0 + 3*308*FLEN/8, x4, x1, x2)

inst_6453:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7fc000; valaddr_reg:x3; val_offset:19359*0 + 3*309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19359*0 + 3*309*FLEN/8, x4, x1, x2)

inst_6454:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7fe000; valaddr_reg:x3; val_offset:19362*0 + 3*310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19362*0 + 3*310*FLEN/8, x4, x1, x2)

inst_6455:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7ff000; valaddr_reg:x3; val_offset:19365*0 + 3*311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19365*0 + 3*311*FLEN/8, x4, x1, x2)

inst_6456:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7ff800; valaddr_reg:x3; val_offset:19368*0 + 3*312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19368*0 + 3*312*FLEN/8, x4, x1, x2)

inst_6457:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7ffc00; valaddr_reg:x3; val_offset:19371*0 + 3*313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19371*0 + 3*313*FLEN/8, x4, x1, x2)

inst_6458:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7ffe00; valaddr_reg:x3; val_offset:19374*0 + 3*314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19374*0 + 3*314*FLEN/8, x4, x1, x2)

inst_6459:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7fff00; valaddr_reg:x3; val_offset:19377*0 + 3*315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19377*0 + 3*315*FLEN/8, x4, x1, x2)

inst_6460:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7fff80; valaddr_reg:x3; val_offset:19380*0 + 3*316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19380*0 + 3*316*FLEN/8, x4, x1, x2)

inst_6461:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7fffc0; valaddr_reg:x3; val_offset:19383*0 + 3*317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19383*0 + 3*317*FLEN/8, x4, x1, x2)

inst_6462:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7fffe0; valaddr_reg:x3; val_offset:19386*0 + 3*318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19386*0 + 3*318*FLEN/8, x4, x1, x2)

inst_6463:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7ffff0; valaddr_reg:x3; val_offset:19389*0 + 3*319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19389*0 + 3*319*FLEN/8, x4, x1, x2)

inst_6464:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7ffff8; valaddr_reg:x3; val_offset:19392*0 + 3*320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19392*0 + 3*320*FLEN/8, x4, x1, x2)

inst_6465:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7ffffc; valaddr_reg:x3; val_offset:19395*0 + 3*321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19395*0 + 3*321*FLEN/8, x4, x1, x2)

inst_6466:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7ffffe; valaddr_reg:x3; val_offset:19398*0 + 3*322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19398*0 + 3*322*FLEN/8, x4, x1, x2)

inst_6467:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x09e831 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e09e831; op2val:0x80000000;
op3val:0x8d7fffff; valaddr_reg:x3; val_offset:19401*0 + 3*323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19401*0 + 3*323*FLEN/8, x4, x1, x2)

inst_6468:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33800000; valaddr_reg:x3; val_offset:19404*0 + 3*324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19404*0 + 3*324*FLEN/8, x4, x1, x2)

inst_6469:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33800001; valaddr_reg:x3; val_offset:19407*0 + 3*325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19407*0 + 3*325*FLEN/8, x4, x1, x2)

inst_6470:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33800003; valaddr_reg:x3; val_offset:19410*0 + 3*326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19410*0 + 3*326*FLEN/8, x4, x1, x2)

inst_6471:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33800007; valaddr_reg:x3; val_offset:19413*0 + 3*327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19413*0 + 3*327*FLEN/8, x4, x1, x2)

inst_6472:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3380000f; valaddr_reg:x3; val_offset:19416*0 + 3*328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19416*0 + 3*328*FLEN/8, x4, x1, x2)

inst_6473:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3380001f; valaddr_reg:x3; val_offset:19419*0 + 3*329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19419*0 + 3*329*FLEN/8, x4, x1, x2)

inst_6474:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3380003f; valaddr_reg:x3; val_offset:19422*0 + 3*330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19422*0 + 3*330*FLEN/8, x4, x1, x2)

inst_6475:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3380007f; valaddr_reg:x3; val_offset:19425*0 + 3*331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19425*0 + 3*331*FLEN/8, x4, x1, x2)

inst_6476:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x338000ff; valaddr_reg:x3; val_offset:19428*0 + 3*332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19428*0 + 3*332*FLEN/8, x4, x1, x2)

inst_6477:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x338001ff; valaddr_reg:x3; val_offset:19431*0 + 3*333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19431*0 + 3*333*FLEN/8, x4, x1, x2)

inst_6478:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x338003ff; valaddr_reg:x3; val_offset:19434*0 + 3*334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19434*0 + 3*334*FLEN/8, x4, x1, x2)

inst_6479:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x338007ff; valaddr_reg:x3; val_offset:19437*0 + 3*335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19437*0 + 3*335*FLEN/8, x4, x1, x2)

inst_6480:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33800fff; valaddr_reg:x3; val_offset:19440*0 + 3*336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19440*0 + 3*336*FLEN/8, x4, x1, x2)

inst_6481:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33801fff; valaddr_reg:x3; val_offset:19443*0 + 3*337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19443*0 + 3*337*FLEN/8, x4, x1, x2)

inst_6482:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33803fff; valaddr_reg:x3; val_offset:19446*0 + 3*338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19446*0 + 3*338*FLEN/8, x4, x1, x2)

inst_6483:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33807fff; valaddr_reg:x3; val_offset:19449*0 + 3*339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19449*0 + 3*339*FLEN/8, x4, x1, x2)

inst_6484:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3380ffff; valaddr_reg:x3; val_offset:19452*0 + 3*340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19452*0 + 3*340*FLEN/8, x4, x1, x2)

inst_6485:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3381ffff; valaddr_reg:x3; val_offset:19455*0 + 3*341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19455*0 + 3*341*FLEN/8, x4, x1, x2)

inst_6486:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3383ffff; valaddr_reg:x3; val_offset:19458*0 + 3*342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19458*0 + 3*342*FLEN/8, x4, x1, x2)

inst_6487:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3387ffff; valaddr_reg:x3; val_offset:19461*0 + 3*343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19461*0 + 3*343*FLEN/8, x4, x1, x2)

inst_6488:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x338fffff; valaddr_reg:x3; val_offset:19464*0 + 3*344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19464*0 + 3*344*FLEN/8, x4, x1, x2)

inst_6489:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x339fffff; valaddr_reg:x3; val_offset:19467*0 + 3*345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19467*0 + 3*345*FLEN/8, x4, x1, x2)

inst_6490:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33bfffff; valaddr_reg:x3; val_offset:19470*0 + 3*346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19470*0 + 3*346*FLEN/8, x4, x1, x2)

inst_6491:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33c00000; valaddr_reg:x3; val_offset:19473*0 + 3*347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19473*0 + 3*347*FLEN/8, x4, x1, x2)

inst_6492:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33e00000; valaddr_reg:x3; val_offset:19476*0 + 3*348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19476*0 + 3*348*FLEN/8, x4, x1, x2)

inst_6493:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33f00000; valaddr_reg:x3; val_offset:19479*0 + 3*349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19479*0 + 3*349*FLEN/8, x4, x1, x2)

inst_6494:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33f80000; valaddr_reg:x3; val_offset:19482*0 + 3*350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19482*0 + 3*350*FLEN/8, x4, x1, x2)

inst_6495:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33fc0000; valaddr_reg:x3; val_offset:19485*0 + 3*351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19485*0 + 3*351*FLEN/8, x4, x1, x2)

inst_6496:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33fe0000; valaddr_reg:x3; val_offset:19488*0 + 3*352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19488*0 + 3*352*FLEN/8, x4, x1, x2)

inst_6497:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33ff0000; valaddr_reg:x3; val_offset:19491*0 + 3*353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19491*0 + 3*353*FLEN/8, x4, x1, x2)

inst_6498:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33ff8000; valaddr_reg:x3; val_offset:19494*0 + 3*354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19494*0 + 3*354*FLEN/8, x4, x1, x2)

inst_6499:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33ffc000; valaddr_reg:x3; val_offset:19497*0 + 3*355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19497*0 + 3*355*FLEN/8, x4, x1, x2)

inst_6500:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33ffe000; valaddr_reg:x3; val_offset:19500*0 + 3*356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19500*0 + 3*356*FLEN/8, x4, x1, x2)

inst_6501:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33fff000; valaddr_reg:x3; val_offset:19503*0 + 3*357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19503*0 + 3*357*FLEN/8, x4, x1, x2)

inst_6502:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33fff800; valaddr_reg:x3; val_offset:19506*0 + 3*358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19506*0 + 3*358*FLEN/8, x4, x1, x2)

inst_6503:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33fffc00; valaddr_reg:x3; val_offset:19509*0 + 3*359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19509*0 + 3*359*FLEN/8, x4, x1, x2)

inst_6504:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33fffe00; valaddr_reg:x3; val_offset:19512*0 + 3*360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19512*0 + 3*360*FLEN/8, x4, x1, x2)

inst_6505:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33ffff00; valaddr_reg:x3; val_offset:19515*0 + 3*361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19515*0 + 3*361*FLEN/8, x4, x1, x2)

inst_6506:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33ffff80; valaddr_reg:x3; val_offset:19518*0 + 3*362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19518*0 + 3*362*FLEN/8, x4, x1, x2)

inst_6507:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33ffffc0; valaddr_reg:x3; val_offset:19521*0 + 3*363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19521*0 + 3*363*FLEN/8, x4, x1, x2)

inst_6508:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33ffffe0; valaddr_reg:x3; val_offset:19524*0 + 3*364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19524*0 + 3*364*FLEN/8, x4, x1, x2)

inst_6509:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33fffff0; valaddr_reg:x3; val_offset:19527*0 + 3*365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19527*0 + 3*365*FLEN/8, x4, x1, x2)

inst_6510:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33fffff8; valaddr_reg:x3; val_offset:19530*0 + 3*366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19530*0 + 3*366*FLEN/8, x4, x1, x2)

inst_6511:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33fffffc; valaddr_reg:x3; val_offset:19533*0 + 3*367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19533*0 + 3*367*FLEN/8, x4, x1, x2)

inst_6512:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33fffffe; valaddr_reg:x3; val_offset:19536*0 + 3*368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19536*0 + 3*368*FLEN/8, x4, x1, x2)

inst_6513:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x67 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x33ffffff; valaddr_reg:x3; val_offset:19539*0 + 3*369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19539*0 + 3*369*FLEN/8, x4, x1, x2)

inst_6514:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3f800001; valaddr_reg:x3; val_offset:19542*0 + 3*370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19542*0 + 3*370*FLEN/8, x4, x1, x2)

inst_6515:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3f800003; valaddr_reg:x3; val_offset:19545*0 + 3*371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19545*0 + 3*371*FLEN/8, x4, x1, x2)

inst_6516:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3f800007; valaddr_reg:x3; val_offset:19548*0 + 3*372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19548*0 + 3*372*FLEN/8, x4, x1, x2)

inst_6517:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3f999999; valaddr_reg:x3; val_offset:19551*0 + 3*373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19551*0 + 3*373*FLEN/8, x4, x1, x2)

inst_6518:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:19554*0 + 3*374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19554*0 + 3*374*FLEN/8, x4, x1, x2)

inst_6519:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:19557*0 + 3*375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19557*0 + 3*375*FLEN/8, x4, x1, x2)

inst_6520:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:19560*0 + 3*376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19560*0 + 3*376*FLEN/8, x4, x1, x2)

inst_6521:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:19563*0 + 3*377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19563*0 + 3*377*FLEN/8, x4, x1, x2)

inst_6522:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:19566*0 + 3*378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19566*0 + 3*378*FLEN/8, x4, x1, x2)

inst_6523:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:19569*0 + 3*379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19569*0 + 3*379*FLEN/8, x4, x1, x2)

inst_6524:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:19572*0 + 3*380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19572*0 + 3*380*FLEN/8, x4, x1, x2)

inst_6525:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:19575*0 + 3*381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19575*0 + 3*381*FLEN/8, x4, x1, x2)

inst_6526:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:19578*0 + 3*382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19578*0 + 3*382*FLEN/8, x4, x1, x2)

inst_6527:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:19581*0 + 3*383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19581*0 + 3*383*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_6528:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:19584*0 + 3*384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19584*0 + 3*384*FLEN/8, x4, x1, x2)

inst_6529:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0ad793 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x6c0254 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0ad793; op2val:0xec0254;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:19587*0 + 3*385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19587*0 + 3*385*FLEN/8, x4, x1, x2)

inst_6530:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a800000; valaddr_reg:x3; val_offset:19590*0 + 3*386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19590*0 + 3*386*FLEN/8, x4, x1, x2)

inst_6531:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a800001; valaddr_reg:x3; val_offset:19593*0 + 3*387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19593*0 + 3*387*FLEN/8, x4, x1, x2)

inst_6532:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a800003; valaddr_reg:x3; val_offset:19596*0 + 3*388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19596*0 + 3*388*FLEN/8, x4, x1, x2)

inst_6533:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a800007; valaddr_reg:x3; val_offset:19599*0 + 3*389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19599*0 + 3*389*FLEN/8, x4, x1, x2)

inst_6534:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a80000f; valaddr_reg:x3; val_offset:19602*0 + 3*390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19602*0 + 3*390*FLEN/8, x4, x1, x2)

inst_6535:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a80001f; valaddr_reg:x3; val_offset:19605*0 + 3*391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19605*0 + 3*391*FLEN/8, x4, x1, x2)

inst_6536:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a80003f; valaddr_reg:x3; val_offset:19608*0 + 3*392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19608*0 + 3*392*FLEN/8, x4, x1, x2)

inst_6537:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a80007f; valaddr_reg:x3; val_offset:19611*0 + 3*393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19611*0 + 3*393*FLEN/8, x4, x1, x2)

inst_6538:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a8000ff; valaddr_reg:x3; val_offset:19614*0 + 3*394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19614*0 + 3*394*FLEN/8, x4, x1, x2)

inst_6539:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a8001ff; valaddr_reg:x3; val_offset:19617*0 + 3*395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19617*0 + 3*395*FLEN/8, x4, x1, x2)

inst_6540:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a8003ff; valaddr_reg:x3; val_offset:19620*0 + 3*396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19620*0 + 3*396*FLEN/8, x4, x1, x2)

inst_6541:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a8007ff; valaddr_reg:x3; val_offset:19623*0 + 3*397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19623*0 + 3*397*FLEN/8, x4, x1, x2)

inst_6542:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a800fff; valaddr_reg:x3; val_offset:19626*0 + 3*398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19626*0 + 3*398*FLEN/8, x4, x1, x2)

inst_6543:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a801fff; valaddr_reg:x3; val_offset:19629*0 + 3*399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19629*0 + 3*399*FLEN/8, x4, x1, x2)

inst_6544:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a803fff; valaddr_reg:x3; val_offset:19632*0 + 3*400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19632*0 + 3*400*FLEN/8, x4, x1, x2)

inst_6545:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a807fff; valaddr_reg:x3; val_offset:19635*0 + 3*401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19635*0 + 3*401*FLEN/8, x4, x1, x2)

inst_6546:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a80ffff; valaddr_reg:x3; val_offset:19638*0 + 3*402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19638*0 + 3*402*FLEN/8, x4, x1, x2)

inst_6547:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a81ffff; valaddr_reg:x3; val_offset:19641*0 + 3*403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19641*0 + 3*403*FLEN/8, x4, x1, x2)

inst_6548:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a83ffff; valaddr_reg:x3; val_offset:19644*0 + 3*404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19644*0 + 3*404*FLEN/8, x4, x1, x2)

inst_6549:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a87ffff; valaddr_reg:x3; val_offset:19647*0 + 3*405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19647*0 + 3*405*FLEN/8, x4, x1, x2)

inst_6550:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a8fffff; valaddr_reg:x3; val_offset:19650*0 + 3*406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19650*0 + 3*406*FLEN/8, x4, x1, x2)

inst_6551:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3a9fffff; valaddr_reg:x3; val_offset:19653*0 + 3*407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19653*0 + 3*407*FLEN/8, x4, x1, x2)

inst_6552:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3abfffff; valaddr_reg:x3; val_offset:19656*0 + 3*408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19656*0 + 3*408*FLEN/8, x4, x1, x2)

inst_6553:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3ac00000; valaddr_reg:x3; val_offset:19659*0 + 3*409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19659*0 + 3*409*FLEN/8, x4, x1, x2)

inst_6554:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3ae00000; valaddr_reg:x3; val_offset:19662*0 + 3*410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19662*0 + 3*410*FLEN/8, x4, x1, x2)

inst_6555:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3af00000; valaddr_reg:x3; val_offset:19665*0 + 3*411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19665*0 + 3*411*FLEN/8, x4, x1, x2)

inst_6556:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3af80000; valaddr_reg:x3; val_offset:19668*0 + 3*412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19668*0 + 3*412*FLEN/8, x4, x1, x2)

inst_6557:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3afc0000; valaddr_reg:x3; val_offset:19671*0 + 3*413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19671*0 + 3*413*FLEN/8, x4, x1, x2)

inst_6558:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3afe0000; valaddr_reg:x3; val_offset:19674*0 + 3*414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19674*0 + 3*414*FLEN/8, x4, x1, x2)

inst_6559:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3aff0000; valaddr_reg:x3; val_offset:19677*0 + 3*415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19677*0 + 3*415*FLEN/8, x4, x1, x2)

inst_6560:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3aff8000; valaddr_reg:x3; val_offset:19680*0 + 3*416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19680*0 + 3*416*FLEN/8, x4, x1, x2)

inst_6561:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3affc000; valaddr_reg:x3; val_offset:19683*0 + 3*417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19683*0 + 3*417*FLEN/8, x4, x1, x2)

inst_6562:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3affe000; valaddr_reg:x3; val_offset:19686*0 + 3*418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19686*0 + 3*418*FLEN/8, x4, x1, x2)

inst_6563:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3afff000; valaddr_reg:x3; val_offset:19689*0 + 3*419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19689*0 + 3*419*FLEN/8, x4, x1, x2)

inst_6564:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3afff800; valaddr_reg:x3; val_offset:19692*0 + 3*420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19692*0 + 3*420*FLEN/8, x4, x1, x2)

inst_6565:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3afffc00; valaddr_reg:x3; val_offset:19695*0 + 3*421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19695*0 + 3*421*FLEN/8, x4, x1, x2)

inst_6566:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3afffe00; valaddr_reg:x3; val_offset:19698*0 + 3*422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19698*0 + 3*422*FLEN/8, x4, x1, x2)

inst_6567:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3affff00; valaddr_reg:x3; val_offset:19701*0 + 3*423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19701*0 + 3*423*FLEN/8, x4, x1, x2)

inst_6568:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3affff80; valaddr_reg:x3; val_offset:19704*0 + 3*424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19704*0 + 3*424*FLEN/8, x4, x1, x2)

inst_6569:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3affffc0; valaddr_reg:x3; val_offset:19707*0 + 3*425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19707*0 + 3*425*FLEN/8, x4, x1, x2)

inst_6570:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3affffe0; valaddr_reg:x3; val_offset:19710*0 + 3*426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19710*0 + 3*426*FLEN/8, x4, x1, x2)

inst_6571:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3afffff0; valaddr_reg:x3; val_offset:19713*0 + 3*427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19713*0 + 3*427*FLEN/8, x4, x1, x2)

inst_6572:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3afffff8; valaddr_reg:x3; val_offset:19716*0 + 3*428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19716*0 + 3*428*FLEN/8, x4, x1, x2)

inst_6573:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3afffffc; valaddr_reg:x3; val_offset:19719*0 + 3*429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19719*0 + 3*429*FLEN/8, x4, x1, x2)

inst_6574:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3afffffe; valaddr_reg:x3; val_offset:19722*0 + 3*430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19722*0 + 3*430*FLEN/8, x4, x1, x2)

inst_6575:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3affffff; valaddr_reg:x3; val_offset:19725*0 + 3*431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19725*0 + 3*431*FLEN/8, x4, x1, x2)

inst_6576:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3f800001; valaddr_reg:x3; val_offset:19728*0 + 3*432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19728*0 + 3*432*FLEN/8, x4, x1, x2)

inst_6577:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3f800003; valaddr_reg:x3; val_offset:19731*0 + 3*433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19731*0 + 3*433*FLEN/8, x4, x1, x2)

inst_6578:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3f800007; valaddr_reg:x3; val_offset:19734*0 + 3*434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19734*0 + 3*434*FLEN/8, x4, x1, x2)

inst_6579:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3f999999; valaddr_reg:x3; val_offset:19737*0 + 3*435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19737*0 + 3*435*FLEN/8, x4, x1, x2)

inst_6580:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:19740*0 + 3*436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19740*0 + 3*436*FLEN/8, x4, x1, x2)

inst_6581:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:19743*0 + 3*437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19743*0 + 3*437*FLEN/8, x4, x1, x2)

inst_6582:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:19746*0 + 3*438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19746*0 + 3*438*FLEN/8, x4, x1, x2)

inst_6583:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:19749*0 + 3*439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19749*0 + 3*439*FLEN/8, x4, x1, x2)

inst_6584:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:19752*0 + 3*440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19752*0 + 3*440*FLEN/8, x4, x1, x2)

inst_6585:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:19755*0 + 3*441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19755*0 + 3*441*FLEN/8, x4, x1, x2)

inst_6586:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:19758*0 + 3*442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19758*0 + 3*442*FLEN/8, x4, x1, x2)

inst_6587:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:19761*0 + 3*443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19761*0 + 3*443*FLEN/8, x4, x1, x2)

inst_6588:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:19764*0 + 3*444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19764*0 + 3*444*FLEN/8, x4, x1, x2)

inst_6589:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:19767*0 + 3*445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19767*0 + 3*445*FLEN/8, x4, x1, x2)

inst_6590:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:19770*0 + 3*446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19770*0 + 3*446*FLEN/8, x4, x1, x2)

inst_6591:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0dc7d6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x671e1d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0dc7d6; op2val:0xe71e1d;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:19773*0 + 3*447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19773*0 + 3*447*FLEN/8, x4, x1, x2)

inst_6592:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80000000; valaddr_reg:x3; val_offset:19776*0 + 3*448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19776*0 + 3*448*FLEN/8, x4, x1, x2)

inst_6593:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:19779*0 + 3*449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19779*0 + 3*449*FLEN/8, x4, x1, x2)

inst_6594:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:19782*0 + 3*450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19782*0 + 3*450*FLEN/8, x4, x1, x2)

inst_6595:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:19785*0 + 3*451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19785*0 + 3*451*FLEN/8, x4, x1, x2)

inst_6596:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x8000000f; valaddr_reg:x3; val_offset:19788*0 + 3*452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19788*0 + 3*452*FLEN/8, x4, x1, x2)

inst_6597:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x8000001f; valaddr_reg:x3; val_offset:19791*0 + 3*453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19791*0 + 3*453*FLEN/8, x4, x1, x2)

inst_6598:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x8000003f; valaddr_reg:x3; val_offset:19794*0 + 3*454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19794*0 + 3*454*FLEN/8, x4, x1, x2)

inst_6599:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x8000007f; valaddr_reg:x3; val_offset:19797*0 + 3*455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19797*0 + 3*455*FLEN/8, x4, x1, x2)

inst_6600:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x800000ff; valaddr_reg:x3; val_offset:19800*0 + 3*456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19800*0 + 3*456*FLEN/8, x4, x1, x2)

inst_6601:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x800001ff; valaddr_reg:x3; val_offset:19803*0 + 3*457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19803*0 + 3*457*FLEN/8, x4, x1, x2)

inst_6602:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x800003ff; valaddr_reg:x3; val_offset:19806*0 + 3*458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19806*0 + 3*458*FLEN/8, x4, x1, x2)

inst_6603:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x800007ff; valaddr_reg:x3; val_offset:19809*0 + 3*459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19809*0 + 3*459*FLEN/8, x4, x1, x2)

inst_6604:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80000fff; valaddr_reg:x3; val_offset:19812*0 + 3*460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19812*0 + 3*460*FLEN/8, x4, x1, x2)

inst_6605:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80001fff; valaddr_reg:x3; val_offset:19815*0 + 3*461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19815*0 + 3*461*FLEN/8, x4, x1, x2)

inst_6606:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80003fff; valaddr_reg:x3; val_offset:19818*0 + 3*462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19818*0 + 3*462*FLEN/8, x4, x1, x2)

inst_6607:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80007fff; valaddr_reg:x3; val_offset:19821*0 + 3*463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19821*0 + 3*463*FLEN/8, x4, x1, x2)

inst_6608:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x8000ffff; valaddr_reg:x3; val_offset:19824*0 + 3*464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19824*0 + 3*464*FLEN/8, x4, x1, x2)

inst_6609:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x8001ffff; valaddr_reg:x3; val_offset:19827*0 + 3*465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19827*0 + 3*465*FLEN/8, x4, x1, x2)

inst_6610:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x8003ffff; valaddr_reg:x3; val_offset:19830*0 + 3*466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19830*0 + 3*466*FLEN/8, x4, x1, x2)

inst_6611:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x8007ffff; valaddr_reg:x3; val_offset:19833*0 + 3*467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19833*0 + 3*467*FLEN/8, x4, x1, x2)

inst_6612:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x800fffff; valaddr_reg:x3; val_offset:19836*0 + 3*468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19836*0 + 3*468*FLEN/8, x4, x1, x2)

inst_6613:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:19839*0 + 3*469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19839*0 + 3*469*FLEN/8, x4, x1, x2)

inst_6614:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x801fffff; valaddr_reg:x3; val_offset:19842*0 + 3*470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19842*0 + 3*470*FLEN/8, x4, x1, x2)

inst_6615:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:19845*0 + 3*471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19845*0 + 3*471*FLEN/8, x4, x1, x2)

inst_6616:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:19848*0 + 3*472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19848*0 + 3*472*FLEN/8, x4, x1, x2)

inst_6617:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:19851*0 + 3*473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19851*0 + 3*473*FLEN/8, x4, x1, x2)

inst_6618:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:19854*0 + 3*474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19854*0 + 3*474*FLEN/8, x4, x1, x2)

inst_6619:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x803fffff; valaddr_reg:x3; val_offset:19857*0 + 3*475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19857*0 + 3*475*FLEN/8, x4, x1, x2)

inst_6620:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80400000; valaddr_reg:x3; val_offset:19860*0 + 3*476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19860*0 + 3*476*FLEN/8, x4, x1, x2)

inst_6621:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:19863*0 + 3*477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19863*0 + 3*477*FLEN/8, x4, x1, x2)

inst_6622:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:19866*0 + 3*478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19866*0 + 3*478*FLEN/8, x4, x1, x2)

inst_6623:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:19869*0 + 3*479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19869*0 + 3*479*FLEN/8, x4, x1, x2)

inst_6624:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80600000; valaddr_reg:x3; val_offset:19872*0 + 3*480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19872*0 + 3*480*FLEN/8, x4, x1, x2)

inst_6625:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:19875*0 + 3*481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19875*0 + 3*481*FLEN/8, x4, x1, x2)

inst_6626:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:19878*0 + 3*482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19878*0 + 3*482*FLEN/8, x4, x1, x2)

inst_6627:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80700000; valaddr_reg:x3; val_offset:19881*0 + 3*483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19881*0 + 3*483*FLEN/8, x4, x1, x2)

inst_6628:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x80780000; valaddr_reg:x3; val_offset:19884*0 + 3*484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19884*0 + 3*484*FLEN/8, x4, x1, x2)

inst_6629:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807c0000; valaddr_reg:x3; val_offset:19887*0 + 3*485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19887*0 + 3*485*FLEN/8, x4, x1, x2)

inst_6630:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807e0000; valaddr_reg:x3; val_offset:19890*0 + 3*486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19890*0 + 3*486*FLEN/8, x4, x1, x2)

inst_6631:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807f0000; valaddr_reg:x3; val_offset:19893*0 + 3*487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19893*0 + 3*487*FLEN/8, x4, x1, x2)

inst_6632:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807f8000; valaddr_reg:x3; val_offset:19896*0 + 3*488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19896*0 + 3*488*FLEN/8, x4, x1, x2)

inst_6633:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807fc000; valaddr_reg:x3; val_offset:19899*0 + 3*489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19899*0 + 3*489*FLEN/8, x4, x1, x2)

inst_6634:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807fe000; valaddr_reg:x3; val_offset:19902*0 + 3*490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19902*0 + 3*490*FLEN/8, x4, x1, x2)

inst_6635:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807ff000; valaddr_reg:x3; val_offset:19905*0 + 3*491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19905*0 + 3*491*FLEN/8, x4, x1, x2)

inst_6636:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807ff800; valaddr_reg:x3; val_offset:19908*0 + 3*492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19908*0 + 3*492*FLEN/8, x4, x1, x2)

inst_6637:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807ffc00; valaddr_reg:x3; val_offset:19911*0 + 3*493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19911*0 + 3*493*FLEN/8, x4, x1, x2)

inst_6638:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807ffe00; valaddr_reg:x3; val_offset:19914*0 + 3*494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19914*0 + 3*494*FLEN/8, x4, x1, x2)

inst_6639:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807fff00; valaddr_reg:x3; val_offset:19917*0 + 3*495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19917*0 + 3*495*FLEN/8, x4, x1, x2)

inst_6640:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807fff80; valaddr_reg:x3; val_offset:19920*0 + 3*496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19920*0 + 3*496*FLEN/8, x4, x1, x2)

inst_6641:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807fffc0; valaddr_reg:x3; val_offset:19923*0 + 3*497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19923*0 + 3*497*FLEN/8, x4, x1, x2)

inst_6642:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807fffe0; valaddr_reg:x3; val_offset:19926*0 + 3*498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19926*0 + 3*498*FLEN/8, x4, x1, x2)

inst_6643:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807ffff0; valaddr_reg:x3; val_offset:19929*0 + 3*499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19929*0 + 3*499*FLEN/8, x4, x1, x2)

inst_6644:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:19932*0 + 3*500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19932*0 + 3*500*FLEN/8, x4, x1, x2)

inst_6645:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:19935*0 + 3*501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19935*0 + 3*501*FLEN/8, x4, x1, x2)

inst_6646:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:19938*0 + 3*502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19938*0 + 3*502*FLEN/8, x4, x1, x2)

inst_6647:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x0f78e6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e0f78e6; op2val:0x80000000;
op3val:0x807fffff; valaddr_reg:x3; val_offset:19941*0 + 3*503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19941*0 + 3*503*FLEN/8, x4, x1, x2)

inst_6648:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbf800001; valaddr_reg:x3; val_offset:19944*0 + 3*504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19944*0 + 3*504*FLEN/8, x4, x1, x2)

inst_6649:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbf800003; valaddr_reg:x3; val_offset:19947*0 + 3*505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19947*0 + 3*505*FLEN/8, x4, x1, x2)

inst_6650:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbf800007; valaddr_reg:x3; val_offset:19950*0 + 3*506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19950*0 + 3*506*FLEN/8, x4, x1, x2)

inst_6651:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbf999999; valaddr_reg:x3; val_offset:19953*0 + 3*507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19953*0 + 3*507*FLEN/8, x4, x1, x2)

inst_6652:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:19956*0 + 3*508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19956*0 + 3*508*FLEN/8, x4, x1, x2)

inst_6653:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:19959*0 + 3*509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19959*0 + 3*509*FLEN/8, x4, x1, x2)

inst_6654:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:19962*0 + 3*510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19962*0 + 3*510*FLEN/8, x4, x1, x2)

inst_6655:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:19965*0 + 3*511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19965*0 + 3*511*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_6656:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:19968*0 + 3*512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19968*0 + 3*512*FLEN/8, x4, x1, x2)

inst_6657:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:19971*0 + 3*513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19971*0 + 3*513*FLEN/8, x4, x1, x2)

inst_6658:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:19974*0 + 3*514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19974*0 + 3*514*FLEN/8, x4, x1, x2)

inst_6659:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:19977*0 + 3*515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19977*0 + 3*515*FLEN/8, x4, x1, x2)

inst_6660:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:19980*0 + 3*516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19980*0 + 3*516*FLEN/8, x4, x1, x2)

inst_6661:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:19983*0 + 3*517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19983*0 + 3*517*FLEN/8, x4, x1, x2)

inst_6662:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:19986*0 + 3*518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19986*0 + 3*518*FLEN/8, x4, x1, x2)

inst_6663:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:19989*0 + 3*519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19989*0 + 3*519*FLEN/8, x4, x1, x2)

inst_6664:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca800000; valaddr_reg:x3; val_offset:19992*0 + 3*520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19992*0 + 3*520*FLEN/8, x4, x1, x2)

inst_6665:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca800001; valaddr_reg:x3; val_offset:19995*0 + 3*521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19995*0 + 3*521*FLEN/8, x4, x1, x2)

inst_6666:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca800003; valaddr_reg:x3; val_offset:19998*0 + 3*522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 19998*0 + 3*522*FLEN/8, x4, x1, x2)

inst_6667:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca800007; valaddr_reg:x3; val_offset:20001*0 + 3*523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20001*0 + 3*523*FLEN/8, x4, x1, x2)

inst_6668:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca80000f; valaddr_reg:x3; val_offset:20004*0 + 3*524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20004*0 + 3*524*FLEN/8, x4, x1, x2)

inst_6669:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca80001f; valaddr_reg:x3; val_offset:20007*0 + 3*525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20007*0 + 3*525*FLEN/8, x4, x1, x2)

inst_6670:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca80003f; valaddr_reg:x3; val_offset:20010*0 + 3*526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20010*0 + 3*526*FLEN/8, x4, x1, x2)

inst_6671:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca80007f; valaddr_reg:x3; val_offset:20013*0 + 3*527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20013*0 + 3*527*FLEN/8, x4, x1, x2)

inst_6672:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca8000ff; valaddr_reg:x3; val_offset:20016*0 + 3*528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20016*0 + 3*528*FLEN/8, x4, x1, x2)

inst_6673:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca8001ff; valaddr_reg:x3; val_offset:20019*0 + 3*529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20019*0 + 3*529*FLEN/8, x4, x1, x2)

inst_6674:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca8003ff; valaddr_reg:x3; val_offset:20022*0 + 3*530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20022*0 + 3*530*FLEN/8, x4, x1, x2)

inst_6675:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca8007ff; valaddr_reg:x3; val_offset:20025*0 + 3*531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20025*0 + 3*531*FLEN/8, x4, x1, x2)

inst_6676:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca800fff; valaddr_reg:x3; val_offset:20028*0 + 3*532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20028*0 + 3*532*FLEN/8, x4, x1, x2)

inst_6677:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca801fff; valaddr_reg:x3; val_offset:20031*0 + 3*533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20031*0 + 3*533*FLEN/8, x4, x1, x2)

inst_6678:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca803fff; valaddr_reg:x3; val_offset:20034*0 + 3*534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20034*0 + 3*534*FLEN/8, x4, x1, x2)

inst_6679:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca807fff; valaddr_reg:x3; val_offset:20037*0 + 3*535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20037*0 + 3*535*FLEN/8, x4, x1, x2)

inst_6680:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca80ffff; valaddr_reg:x3; val_offset:20040*0 + 3*536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20040*0 + 3*536*FLEN/8, x4, x1, x2)

inst_6681:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca81ffff; valaddr_reg:x3; val_offset:20043*0 + 3*537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20043*0 + 3*537*FLEN/8, x4, x1, x2)

inst_6682:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca83ffff; valaddr_reg:x3; val_offset:20046*0 + 3*538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20046*0 + 3*538*FLEN/8, x4, x1, x2)

inst_6683:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca87ffff; valaddr_reg:x3; val_offset:20049*0 + 3*539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20049*0 + 3*539*FLEN/8, x4, x1, x2)

inst_6684:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca8fffff; valaddr_reg:x3; val_offset:20052*0 + 3*540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20052*0 + 3*540*FLEN/8, x4, x1, x2)

inst_6685:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xca9fffff; valaddr_reg:x3; val_offset:20055*0 + 3*541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20055*0 + 3*541*FLEN/8, x4, x1, x2)

inst_6686:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcabfffff; valaddr_reg:x3; val_offset:20058*0 + 3*542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20058*0 + 3*542*FLEN/8, x4, x1, x2)

inst_6687:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcac00000; valaddr_reg:x3; val_offset:20061*0 + 3*543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20061*0 + 3*543*FLEN/8, x4, x1, x2)

inst_6688:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcae00000; valaddr_reg:x3; val_offset:20064*0 + 3*544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20064*0 + 3*544*FLEN/8, x4, x1, x2)

inst_6689:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcaf00000; valaddr_reg:x3; val_offset:20067*0 + 3*545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20067*0 + 3*545*FLEN/8, x4, x1, x2)

inst_6690:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcaf80000; valaddr_reg:x3; val_offset:20070*0 + 3*546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20070*0 + 3*546*FLEN/8, x4, x1, x2)

inst_6691:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcafc0000; valaddr_reg:x3; val_offset:20073*0 + 3*547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20073*0 + 3*547*FLEN/8, x4, x1, x2)

inst_6692:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcafe0000; valaddr_reg:x3; val_offset:20076*0 + 3*548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20076*0 + 3*548*FLEN/8, x4, x1, x2)

inst_6693:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcaff0000; valaddr_reg:x3; val_offset:20079*0 + 3*549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20079*0 + 3*549*FLEN/8, x4, x1, x2)

inst_6694:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcaff8000; valaddr_reg:x3; val_offset:20082*0 + 3*550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20082*0 + 3*550*FLEN/8, x4, x1, x2)

inst_6695:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcaffc000; valaddr_reg:x3; val_offset:20085*0 + 3*551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20085*0 + 3*551*FLEN/8, x4, x1, x2)

inst_6696:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcaffe000; valaddr_reg:x3; val_offset:20088*0 + 3*552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20088*0 + 3*552*FLEN/8, x4, x1, x2)

inst_6697:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcafff000; valaddr_reg:x3; val_offset:20091*0 + 3*553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20091*0 + 3*553*FLEN/8, x4, x1, x2)

inst_6698:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcafff800; valaddr_reg:x3; val_offset:20094*0 + 3*554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20094*0 + 3*554*FLEN/8, x4, x1, x2)

inst_6699:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcafffc00; valaddr_reg:x3; val_offset:20097*0 + 3*555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20097*0 + 3*555*FLEN/8, x4, x1, x2)

inst_6700:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcafffe00; valaddr_reg:x3; val_offset:20100*0 + 3*556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20100*0 + 3*556*FLEN/8, x4, x1, x2)

inst_6701:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcaffff00; valaddr_reg:x3; val_offset:20103*0 + 3*557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20103*0 + 3*557*FLEN/8, x4, x1, x2)

inst_6702:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcaffff80; valaddr_reg:x3; val_offset:20106*0 + 3*558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20106*0 + 3*558*FLEN/8, x4, x1, x2)

inst_6703:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcaffffc0; valaddr_reg:x3; val_offset:20109*0 + 3*559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20109*0 + 3*559*FLEN/8, x4, x1, x2)

inst_6704:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcaffffe0; valaddr_reg:x3; val_offset:20112*0 + 3*560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20112*0 + 3*560*FLEN/8, x4, x1, x2)

inst_6705:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcafffff0; valaddr_reg:x3; val_offset:20115*0 + 3*561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20115*0 + 3*561*FLEN/8, x4, x1, x2)

inst_6706:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcafffff8; valaddr_reg:x3; val_offset:20118*0 + 3*562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20118*0 + 3*562*FLEN/8, x4, x1, x2)

inst_6707:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcafffffc; valaddr_reg:x3; val_offset:20121*0 + 3*563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20121*0 + 3*563*FLEN/8, x4, x1, x2)

inst_6708:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcafffffe; valaddr_reg:x3; val_offset:20124*0 + 3*564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20124*0 + 3*564*FLEN/8, x4, x1, x2)

inst_6709:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1052fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x630b61 and fs3 == 1 and fe3 == 0x95 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1052fc; op2val:0x80e30b61;
op3val:0xcaffffff; valaddr_reg:x3; val_offset:20127*0 + 3*565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20127*0 + 3*565*FLEN/8, x4, x1, x2)

inst_6710:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:20130*0 + 3*566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20130*0 + 3*566*FLEN/8, x4, x1, x2)

inst_6711:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:20133*0 + 3*567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20133*0 + 3*567*FLEN/8, x4, x1, x2)

inst_6712:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:20136*0 + 3*568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20136*0 + 3*568*FLEN/8, x4, x1, x2)

inst_6713:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:20139*0 + 3*569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20139*0 + 3*569*FLEN/8, x4, x1, x2)

inst_6714:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:20142*0 + 3*570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20142*0 + 3*570*FLEN/8, x4, x1, x2)

inst_6715:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:20145*0 + 3*571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20145*0 + 3*571*FLEN/8, x4, x1, x2)

inst_6716:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:20148*0 + 3*572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20148*0 + 3*572*FLEN/8, x4, x1, x2)

inst_6717:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:20151*0 + 3*573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20151*0 + 3*573*FLEN/8, x4, x1, x2)

inst_6718:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:20154*0 + 3*574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20154*0 + 3*574*FLEN/8, x4, x1, x2)

inst_6719:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:20157*0 + 3*575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20157*0 + 3*575*FLEN/8, x4, x1, x2)

inst_6720:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:20160*0 + 3*576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20160*0 + 3*576*FLEN/8, x4, x1, x2)

inst_6721:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:20163*0 + 3*577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20163*0 + 3*577*FLEN/8, x4, x1, x2)

inst_6722:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:20166*0 + 3*578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20166*0 + 3*578*FLEN/8, x4, x1, x2)

inst_6723:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:20169*0 + 3*579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20169*0 + 3*579*FLEN/8, x4, x1, x2)

inst_6724:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:20172*0 + 3*580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20172*0 + 3*580*FLEN/8, x4, x1, x2)

inst_6725:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:20175*0 + 3*581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20175*0 + 3*581*FLEN/8, x4, x1, x2)

inst_6726:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85800000; valaddr_reg:x3; val_offset:20178*0 + 3*582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20178*0 + 3*582*FLEN/8, x4, x1, x2)

inst_6727:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85800001; valaddr_reg:x3; val_offset:20181*0 + 3*583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20181*0 + 3*583*FLEN/8, x4, x1, x2)

inst_6728:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85800003; valaddr_reg:x3; val_offset:20184*0 + 3*584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20184*0 + 3*584*FLEN/8, x4, x1, x2)

inst_6729:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85800007; valaddr_reg:x3; val_offset:20187*0 + 3*585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20187*0 + 3*585*FLEN/8, x4, x1, x2)

inst_6730:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x8580000f; valaddr_reg:x3; val_offset:20190*0 + 3*586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20190*0 + 3*586*FLEN/8, x4, x1, x2)

inst_6731:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x8580001f; valaddr_reg:x3; val_offset:20193*0 + 3*587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20193*0 + 3*587*FLEN/8, x4, x1, x2)

inst_6732:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x8580003f; valaddr_reg:x3; val_offset:20196*0 + 3*588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20196*0 + 3*588*FLEN/8, x4, x1, x2)

inst_6733:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x8580007f; valaddr_reg:x3; val_offset:20199*0 + 3*589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20199*0 + 3*589*FLEN/8, x4, x1, x2)

inst_6734:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x858000ff; valaddr_reg:x3; val_offset:20202*0 + 3*590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20202*0 + 3*590*FLEN/8, x4, x1, x2)

inst_6735:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x858001ff; valaddr_reg:x3; val_offset:20205*0 + 3*591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20205*0 + 3*591*FLEN/8, x4, x1, x2)

inst_6736:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x858003ff; valaddr_reg:x3; val_offset:20208*0 + 3*592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20208*0 + 3*592*FLEN/8, x4, x1, x2)

inst_6737:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x858007ff; valaddr_reg:x3; val_offset:20211*0 + 3*593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20211*0 + 3*593*FLEN/8, x4, x1, x2)

inst_6738:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85800fff; valaddr_reg:x3; val_offset:20214*0 + 3*594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20214*0 + 3*594*FLEN/8, x4, x1, x2)

inst_6739:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85801fff; valaddr_reg:x3; val_offset:20217*0 + 3*595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20217*0 + 3*595*FLEN/8, x4, x1, x2)

inst_6740:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85803fff; valaddr_reg:x3; val_offset:20220*0 + 3*596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20220*0 + 3*596*FLEN/8, x4, x1, x2)

inst_6741:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85807fff; valaddr_reg:x3; val_offset:20223*0 + 3*597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20223*0 + 3*597*FLEN/8, x4, x1, x2)

inst_6742:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x8580ffff; valaddr_reg:x3; val_offset:20226*0 + 3*598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20226*0 + 3*598*FLEN/8, x4, x1, x2)

inst_6743:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x8581ffff; valaddr_reg:x3; val_offset:20229*0 + 3*599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20229*0 + 3*599*FLEN/8, x4, x1, x2)

inst_6744:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x8583ffff; valaddr_reg:x3; val_offset:20232*0 + 3*600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20232*0 + 3*600*FLEN/8, x4, x1, x2)

inst_6745:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x8587ffff; valaddr_reg:x3; val_offset:20235*0 + 3*601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20235*0 + 3*601*FLEN/8, x4, x1, x2)

inst_6746:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x858fffff; valaddr_reg:x3; val_offset:20238*0 + 3*602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20238*0 + 3*602*FLEN/8, x4, x1, x2)

inst_6747:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x859fffff; valaddr_reg:x3; val_offset:20241*0 + 3*603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20241*0 + 3*603*FLEN/8, x4, x1, x2)

inst_6748:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85bfffff; valaddr_reg:x3; val_offset:20244*0 + 3*604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20244*0 + 3*604*FLEN/8, x4, x1, x2)

inst_6749:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85c00000; valaddr_reg:x3; val_offset:20247*0 + 3*605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20247*0 + 3*605*FLEN/8, x4, x1, x2)

inst_6750:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85e00000; valaddr_reg:x3; val_offset:20250*0 + 3*606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20250*0 + 3*606*FLEN/8, x4, x1, x2)

inst_6751:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85f00000; valaddr_reg:x3; val_offset:20253*0 + 3*607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20253*0 + 3*607*FLEN/8, x4, x1, x2)

inst_6752:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85f80000; valaddr_reg:x3; val_offset:20256*0 + 3*608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20256*0 + 3*608*FLEN/8, x4, x1, x2)

inst_6753:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85fc0000; valaddr_reg:x3; val_offset:20259*0 + 3*609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20259*0 + 3*609*FLEN/8, x4, x1, x2)

inst_6754:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85fe0000; valaddr_reg:x3; val_offset:20262*0 + 3*610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20262*0 + 3*610*FLEN/8, x4, x1, x2)

inst_6755:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85ff0000; valaddr_reg:x3; val_offset:20265*0 + 3*611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20265*0 + 3*611*FLEN/8, x4, x1, x2)

inst_6756:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85ff8000; valaddr_reg:x3; val_offset:20268*0 + 3*612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20268*0 + 3*612*FLEN/8, x4, x1, x2)

inst_6757:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85ffc000; valaddr_reg:x3; val_offset:20271*0 + 3*613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20271*0 + 3*613*FLEN/8, x4, x1, x2)

inst_6758:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85ffe000; valaddr_reg:x3; val_offset:20274*0 + 3*614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20274*0 + 3*614*FLEN/8, x4, x1, x2)

inst_6759:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85fff000; valaddr_reg:x3; val_offset:20277*0 + 3*615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20277*0 + 3*615*FLEN/8, x4, x1, x2)

inst_6760:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85fff800; valaddr_reg:x3; val_offset:20280*0 + 3*616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20280*0 + 3*616*FLEN/8, x4, x1, x2)

inst_6761:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85fffc00; valaddr_reg:x3; val_offset:20283*0 + 3*617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20283*0 + 3*617*FLEN/8, x4, x1, x2)

inst_6762:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85fffe00; valaddr_reg:x3; val_offset:20286*0 + 3*618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20286*0 + 3*618*FLEN/8, x4, x1, x2)

inst_6763:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85ffff00; valaddr_reg:x3; val_offset:20289*0 + 3*619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20289*0 + 3*619*FLEN/8, x4, x1, x2)

inst_6764:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85ffff80; valaddr_reg:x3; val_offset:20292*0 + 3*620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20292*0 + 3*620*FLEN/8, x4, x1, x2)

inst_6765:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85ffffc0; valaddr_reg:x3; val_offset:20295*0 + 3*621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20295*0 + 3*621*FLEN/8, x4, x1, x2)

inst_6766:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85ffffe0; valaddr_reg:x3; val_offset:20298*0 + 3*622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20298*0 + 3*622*FLEN/8, x4, x1, x2)

inst_6767:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85fffff0; valaddr_reg:x3; val_offset:20301*0 + 3*623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20301*0 + 3*623*FLEN/8, x4, x1, x2)

inst_6768:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85fffff8; valaddr_reg:x3; val_offset:20304*0 + 3*624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20304*0 + 3*624*FLEN/8, x4, x1, x2)

inst_6769:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85fffffc; valaddr_reg:x3; val_offset:20307*0 + 3*625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20307*0 + 3*625*FLEN/8, x4, x1, x2)

inst_6770:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85fffffe; valaddr_reg:x3; val_offset:20310*0 + 3*626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20310*0 + 3*626*FLEN/8, x4, x1, x2)

inst_6771:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x11cdf9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e11cdf9; op2val:0x80000000;
op3val:0x85ffffff; valaddr_reg:x3; val_offset:20313*0 + 3*627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20313*0 + 3*627*FLEN/8, x4, x1, x2)

inst_6772:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22000000; valaddr_reg:x3; val_offset:20316*0 + 3*628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20316*0 + 3*628*FLEN/8, x4, x1, x2)

inst_6773:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22000001; valaddr_reg:x3; val_offset:20319*0 + 3*629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20319*0 + 3*629*FLEN/8, x4, x1, x2)

inst_6774:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22000003; valaddr_reg:x3; val_offset:20322*0 + 3*630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20322*0 + 3*630*FLEN/8, x4, x1, x2)

inst_6775:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22000007; valaddr_reg:x3; val_offset:20325*0 + 3*631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20325*0 + 3*631*FLEN/8, x4, x1, x2)

inst_6776:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2200000f; valaddr_reg:x3; val_offset:20328*0 + 3*632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20328*0 + 3*632*FLEN/8, x4, x1, x2)

inst_6777:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2200001f; valaddr_reg:x3; val_offset:20331*0 + 3*633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20331*0 + 3*633*FLEN/8, x4, x1, x2)

inst_6778:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2200003f; valaddr_reg:x3; val_offset:20334*0 + 3*634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20334*0 + 3*634*FLEN/8, x4, x1, x2)

inst_6779:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2200007f; valaddr_reg:x3; val_offset:20337*0 + 3*635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20337*0 + 3*635*FLEN/8, x4, x1, x2)

inst_6780:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x220000ff; valaddr_reg:x3; val_offset:20340*0 + 3*636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20340*0 + 3*636*FLEN/8, x4, x1, x2)

inst_6781:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x220001ff; valaddr_reg:x3; val_offset:20343*0 + 3*637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20343*0 + 3*637*FLEN/8, x4, x1, x2)

inst_6782:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x220003ff; valaddr_reg:x3; val_offset:20346*0 + 3*638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20346*0 + 3*638*FLEN/8, x4, x1, x2)

inst_6783:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x220007ff; valaddr_reg:x3; val_offset:20349*0 + 3*639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20349*0 + 3*639*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_6784:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22000fff; valaddr_reg:x3; val_offset:20352*0 + 3*640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20352*0 + 3*640*FLEN/8, x4, x1, x2)

inst_6785:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22001fff; valaddr_reg:x3; val_offset:20355*0 + 3*641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20355*0 + 3*641*FLEN/8, x4, x1, x2)

inst_6786:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22003fff; valaddr_reg:x3; val_offset:20358*0 + 3*642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20358*0 + 3*642*FLEN/8, x4, x1, x2)

inst_6787:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22007fff; valaddr_reg:x3; val_offset:20361*0 + 3*643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20361*0 + 3*643*FLEN/8, x4, x1, x2)

inst_6788:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2200ffff; valaddr_reg:x3; val_offset:20364*0 + 3*644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20364*0 + 3*644*FLEN/8, x4, x1, x2)

inst_6789:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2201ffff; valaddr_reg:x3; val_offset:20367*0 + 3*645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20367*0 + 3*645*FLEN/8, x4, x1, x2)

inst_6790:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2203ffff; valaddr_reg:x3; val_offset:20370*0 + 3*646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20370*0 + 3*646*FLEN/8, x4, x1, x2)

inst_6791:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x2207ffff; valaddr_reg:x3; val_offset:20373*0 + 3*647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20373*0 + 3*647*FLEN/8, x4, x1, x2)

inst_6792:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x220fffff; valaddr_reg:x3; val_offset:20376*0 + 3*648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20376*0 + 3*648*FLEN/8, x4, x1, x2)

inst_6793:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x221fffff; valaddr_reg:x3; val_offset:20379*0 + 3*649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20379*0 + 3*649*FLEN/8, x4, x1, x2)

inst_6794:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x223fffff; valaddr_reg:x3; val_offset:20382*0 + 3*650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20382*0 + 3*650*FLEN/8, x4, x1, x2)

inst_6795:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22400000; valaddr_reg:x3; val_offset:20385*0 + 3*651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20385*0 + 3*651*FLEN/8, x4, x1, x2)

inst_6796:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22600000; valaddr_reg:x3; val_offset:20388*0 + 3*652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20388*0 + 3*652*FLEN/8, x4, x1, x2)

inst_6797:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22700000; valaddr_reg:x3; val_offset:20391*0 + 3*653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20391*0 + 3*653*FLEN/8, x4, x1, x2)

inst_6798:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x22780000; valaddr_reg:x3; val_offset:20394*0 + 3*654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20394*0 + 3*654*FLEN/8, x4, x1, x2)

inst_6799:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227c0000; valaddr_reg:x3; val_offset:20397*0 + 3*655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20397*0 + 3*655*FLEN/8, x4, x1, x2)

inst_6800:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227e0000; valaddr_reg:x3; val_offset:20400*0 + 3*656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20400*0 + 3*656*FLEN/8, x4, x1, x2)

inst_6801:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227f0000; valaddr_reg:x3; val_offset:20403*0 + 3*657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20403*0 + 3*657*FLEN/8, x4, x1, x2)

inst_6802:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227f8000; valaddr_reg:x3; val_offset:20406*0 + 3*658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20406*0 + 3*658*FLEN/8, x4, x1, x2)

inst_6803:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fc000; valaddr_reg:x3; val_offset:20409*0 + 3*659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20409*0 + 3*659*FLEN/8, x4, x1, x2)

inst_6804:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fe000; valaddr_reg:x3; val_offset:20412*0 + 3*660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20412*0 + 3*660*FLEN/8, x4, x1, x2)

inst_6805:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ff000; valaddr_reg:x3; val_offset:20415*0 + 3*661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20415*0 + 3*661*FLEN/8, x4, x1, x2)

inst_6806:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ff800; valaddr_reg:x3; val_offset:20418*0 + 3*662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20418*0 + 3*662*FLEN/8, x4, x1, x2)

inst_6807:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ffc00; valaddr_reg:x3; val_offset:20421*0 + 3*663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20421*0 + 3*663*FLEN/8, x4, x1, x2)

inst_6808:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ffe00; valaddr_reg:x3; val_offset:20424*0 + 3*664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20424*0 + 3*664*FLEN/8, x4, x1, x2)

inst_6809:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fff00; valaddr_reg:x3; val_offset:20427*0 + 3*665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20427*0 + 3*665*FLEN/8, x4, x1, x2)

inst_6810:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fff80; valaddr_reg:x3; val_offset:20430*0 + 3*666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20430*0 + 3*666*FLEN/8, x4, x1, x2)

inst_6811:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fffc0; valaddr_reg:x3; val_offset:20433*0 + 3*667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20433*0 + 3*667*FLEN/8, x4, x1, x2)

inst_6812:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fffe0; valaddr_reg:x3; val_offset:20436*0 + 3*668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20436*0 + 3*668*FLEN/8, x4, x1, x2)

inst_6813:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ffff0; valaddr_reg:x3; val_offset:20439*0 + 3*669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20439*0 + 3*669*FLEN/8, x4, x1, x2)

inst_6814:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ffff8; valaddr_reg:x3; val_offset:20442*0 + 3*670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20442*0 + 3*670*FLEN/8, x4, x1, x2)

inst_6815:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ffffc; valaddr_reg:x3; val_offset:20445*0 + 3*671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20445*0 + 3*671*FLEN/8, x4, x1, x2)

inst_6816:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227ffffe; valaddr_reg:x3; val_offset:20448*0 + 3*672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20448*0 + 3*672*FLEN/8, x4, x1, x2)

inst_6817:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x44 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x227fffff; valaddr_reg:x3; val_offset:20451*0 + 3*673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20451*0 + 3*673*FLEN/8, x4, x1, x2)

inst_6818:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3f800001; valaddr_reg:x3; val_offset:20454*0 + 3*674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20454*0 + 3*674*FLEN/8, x4, x1, x2)

inst_6819:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3f800003; valaddr_reg:x3; val_offset:20457*0 + 3*675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20457*0 + 3*675*FLEN/8, x4, x1, x2)

inst_6820:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3f800007; valaddr_reg:x3; val_offset:20460*0 + 3*676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20460*0 + 3*676*FLEN/8, x4, x1, x2)

inst_6821:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3f999999; valaddr_reg:x3; val_offset:20463*0 + 3*677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20463*0 + 3*677*FLEN/8, x4, x1, x2)

inst_6822:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:20466*0 + 3*678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20466*0 + 3*678*FLEN/8, x4, x1, x2)

inst_6823:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:20469*0 + 3*679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20469*0 + 3*679*FLEN/8, x4, x1, x2)

inst_6824:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:20472*0 + 3*680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20472*0 + 3*680*FLEN/8, x4, x1, x2)

inst_6825:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:20475*0 + 3*681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20475*0 + 3*681*FLEN/8, x4, x1, x2)

inst_6826:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:20478*0 + 3*682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20478*0 + 3*682*FLEN/8, x4, x1, x2)

inst_6827:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:20481*0 + 3*683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20481*0 + 3*683*FLEN/8, x4, x1, x2)

inst_6828:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:20484*0 + 3*684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20484*0 + 3*684*FLEN/8, x4, x1, x2)

inst_6829:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:20487*0 + 3*685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20487*0 + 3*685*FLEN/8, x4, x1, x2)

inst_6830:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:20490*0 + 3*686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20490*0 + 3*686*FLEN/8, x4, x1, x2)

inst_6831:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:20493*0 + 3*687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20493*0 + 3*687*FLEN/8, x4, x1, x2)

inst_6832:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:20496*0 + 3*688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20496*0 + 3*688*FLEN/8, x4, x1, x2)

inst_6833:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x193a83 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x55d9b8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e193a83; op2val:0xd5d9b8;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:20499*0 + 3*689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20499*0 + 3*689*FLEN/8, x4, x1, x2)

inst_6834:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6800000; valaddr_reg:x3; val_offset:20502*0 + 3*690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20502*0 + 3*690*FLEN/8, x4, x1, x2)

inst_6835:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6800001; valaddr_reg:x3; val_offset:20505*0 + 3*691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20505*0 + 3*691*FLEN/8, x4, x1, x2)

inst_6836:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6800003; valaddr_reg:x3; val_offset:20508*0 + 3*692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20508*0 + 3*692*FLEN/8, x4, x1, x2)

inst_6837:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6800007; valaddr_reg:x3; val_offset:20511*0 + 3*693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20511*0 + 3*693*FLEN/8, x4, x1, x2)

inst_6838:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa680000f; valaddr_reg:x3; val_offset:20514*0 + 3*694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20514*0 + 3*694*FLEN/8, x4, x1, x2)

inst_6839:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa680001f; valaddr_reg:x3; val_offset:20517*0 + 3*695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20517*0 + 3*695*FLEN/8, x4, x1, x2)

inst_6840:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa680003f; valaddr_reg:x3; val_offset:20520*0 + 3*696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20520*0 + 3*696*FLEN/8, x4, x1, x2)

inst_6841:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa680007f; valaddr_reg:x3; val_offset:20523*0 + 3*697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20523*0 + 3*697*FLEN/8, x4, x1, x2)

inst_6842:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa68000ff; valaddr_reg:x3; val_offset:20526*0 + 3*698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20526*0 + 3*698*FLEN/8, x4, x1, x2)

inst_6843:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa68001ff; valaddr_reg:x3; val_offset:20529*0 + 3*699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20529*0 + 3*699*FLEN/8, x4, x1, x2)

inst_6844:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa68003ff; valaddr_reg:x3; val_offset:20532*0 + 3*700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20532*0 + 3*700*FLEN/8, x4, x1, x2)

inst_6845:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa68007ff; valaddr_reg:x3; val_offset:20535*0 + 3*701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20535*0 + 3*701*FLEN/8, x4, x1, x2)

inst_6846:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6800fff; valaddr_reg:x3; val_offset:20538*0 + 3*702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20538*0 + 3*702*FLEN/8, x4, x1, x2)

inst_6847:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6801fff; valaddr_reg:x3; val_offset:20541*0 + 3*703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20541*0 + 3*703*FLEN/8, x4, x1, x2)

inst_6848:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6803fff; valaddr_reg:x3; val_offset:20544*0 + 3*704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20544*0 + 3*704*FLEN/8, x4, x1, x2)

inst_6849:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6807fff; valaddr_reg:x3; val_offset:20547*0 + 3*705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20547*0 + 3*705*FLEN/8, x4, x1, x2)

inst_6850:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa680ffff; valaddr_reg:x3; val_offset:20550*0 + 3*706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20550*0 + 3*706*FLEN/8, x4, x1, x2)

inst_6851:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa681ffff; valaddr_reg:x3; val_offset:20553*0 + 3*707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20553*0 + 3*707*FLEN/8, x4, x1, x2)

inst_6852:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa683ffff; valaddr_reg:x3; val_offset:20556*0 + 3*708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20556*0 + 3*708*FLEN/8, x4, x1, x2)

inst_6853:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa687ffff; valaddr_reg:x3; val_offset:20559*0 + 3*709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20559*0 + 3*709*FLEN/8, x4, x1, x2)

inst_6854:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa68fffff; valaddr_reg:x3; val_offset:20562*0 + 3*710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20562*0 + 3*710*FLEN/8, x4, x1, x2)

inst_6855:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa69fffff; valaddr_reg:x3; val_offset:20565*0 + 3*711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20565*0 + 3*711*FLEN/8, x4, x1, x2)

inst_6856:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6bfffff; valaddr_reg:x3; val_offset:20568*0 + 3*712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20568*0 + 3*712*FLEN/8, x4, x1, x2)

inst_6857:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6c00000; valaddr_reg:x3; val_offset:20571*0 + 3*713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20571*0 + 3*713*FLEN/8, x4, x1, x2)

inst_6858:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6e00000; valaddr_reg:x3; val_offset:20574*0 + 3*714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20574*0 + 3*714*FLEN/8, x4, x1, x2)

inst_6859:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6f00000; valaddr_reg:x3; val_offset:20577*0 + 3*715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20577*0 + 3*715*FLEN/8, x4, x1, x2)

inst_6860:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6f80000; valaddr_reg:x3; val_offset:20580*0 + 3*716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20580*0 + 3*716*FLEN/8, x4, x1, x2)

inst_6861:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fc0000; valaddr_reg:x3; val_offset:20583*0 + 3*717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20583*0 + 3*717*FLEN/8, x4, x1, x2)

inst_6862:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fe0000; valaddr_reg:x3; val_offset:20586*0 + 3*718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20586*0 + 3*718*FLEN/8, x4, x1, x2)

inst_6863:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ff0000; valaddr_reg:x3; val_offset:20589*0 + 3*719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20589*0 + 3*719*FLEN/8, x4, x1, x2)

inst_6864:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ff8000; valaddr_reg:x3; val_offset:20592*0 + 3*720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20592*0 + 3*720*FLEN/8, x4, x1, x2)

inst_6865:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffc000; valaddr_reg:x3; val_offset:20595*0 + 3*721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20595*0 + 3*721*FLEN/8, x4, x1, x2)

inst_6866:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffe000; valaddr_reg:x3; val_offset:20598*0 + 3*722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20598*0 + 3*722*FLEN/8, x4, x1, x2)

inst_6867:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fff000; valaddr_reg:x3; val_offset:20601*0 + 3*723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20601*0 + 3*723*FLEN/8, x4, x1, x2)

inst_6868:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fff800; valaddr_reg:x3; val_offset:20604*0 + 3*724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20604*0 + 3*724*FLEN/8, x4, x1, x2)

inst_6869:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fffc00; valaddr_reg:x3; val_offset:20607*0 + 3*725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20607*0 + 3*725*FLEN/8, x4, x1, x2)

inst_6870:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fffe00; valaddr_reg:x3; val_offset:20610*0 + 3*726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20610*0 + 3*726*FLEN/8, x4, x1, x2)

inst_6871:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffff00; valaddr_reg:x3; val_offset:20613*0 + 3*727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20613*0 + 3*727*FLEN/8, x4, x1, x2)

inst_6872:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffff80; valaddr_reg:x3; val_offset:20616*0 + 3*728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20616*0 + 3*728*FLEN/8, x4, x1, x2)

inst_6873:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffffc0; valaddr_reg:x3; val_offset:20619*0 + 3*729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20619*0 + 3*729*FLEN/8, x4, x1, x2)

inst_6874:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffffe0; valaddr_reg:x3; val_offset:20622*0 + 3*730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20622*0 + 3*730*FLEN/8, x4, x1, x2)

inst_6875:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fffff0; valaddr_reg:x3; val_offset:20625*0 + 3*731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20625*0 + 3*731*FLEN/8, x4, x1, x2)

inst_6876:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fffff8; valaddr_reg:x3; val_offset:20628*0 + 3*732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20628*0 + 3*732*FLEN/8, x4, x1, x2)

inst_6877:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fffffc; valaddr_reg:x3; val_offset:20631*0 + 3*733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20631*0 + 3*733*FLEN/8, x4, x1, x2)

inst_6878:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6fffffe; valaddr_reg:x3; val_offset:20634*0 + 3*734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20634*0 + 3*734*FLEN/8, x4, x1, x2)

inst_6879:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x4d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xa6ffffff; valaddr_reg:x3; val_offset:20637*0 + 3*735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20637*0 + 3*735*FLEN/8, x4, x1, x2)

inst_6880:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbf800001; valaddr_reg:x3; val_offset:20640*0 + 3*736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20640*0 + 3*736*FLEN/8, x4, x1, x2)

inst_6881:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbf800003; valaddr_reg:x3; val_offset:20643*0 + 3*737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20643*0 + 3*737*FLEN/8, x4, x1, x2)

inst_6882:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbf800007; valaddr_reg:x3; val_offset:20646*0 + 3*738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20646*0 + 3*738*FLEN/8, x4, x1, x2)

inst_6883:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbf999999; valaddr_reg:x3; val_offset:20649*0 + 3*739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20649*0 + 3*739*FLEN/8, x4, x1, x2)

inst_6884:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:20652*0 + 3*740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20652*0 + 3*740*FLEN/8, x4, x1, x2)

inst_6885:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:20655*0 + 3*741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20655*0 + 3*741*FLEN/8, x4, x1, x2)

inst_6886:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:20658*0 + 3*742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20658*0 + 3*742*FLEN/8, x4, x1, x2)

inst_6887:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:20661*0 + 3*743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20661*0 + 3*743*FLEN/8, x4, x1, x2)

inst_6888:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:20664*0 + 3*744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20664*0 + 3*744*FLEN/8, x4, x1, x2)

inst_6889:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:20667*0 + 3*745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20667*0 + 3*745*FLEN/8, x4, x1, x2)

inst_6890:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:20670*0 + 3*746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20670*0 + 3*746*FLEN/8, x4, x1, x2)

inst_6891:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:20673*0 + 3*747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20673*0 + 3*747*FLEN/8, x4, x1, x2)

inst_6892:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:20676*0 + 3*748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20676*0 + 3*748*FLEN/8, x4, x1, x2)

inst_6893:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:20679*0 + 3*749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20679*0 + 3*749*FLEN/8, x4, x1, x2)

inst_6894:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:20682*0 + 3*750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20682*0 + 3*750*FLEN/8, x4, x1, x2)

inst_6895:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19e9b5 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x54e64c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19e9b5; op2val:0x80d4e64c;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:20685*0 + 3*751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20685*0 + 3*751*FLEN/8, x4, x1, x2)

inst_6896:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:20688*0 + 3*752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20688*0 + 3*752*FLEN/8, x4, x1, x2)

inst_6897:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:20691*0 + 3*753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20691*0 + 3*753*FLEN/8, x4, x1, x2)

inst_6898:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:20694*0 + 3*754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20694*0 + 3*754*FLEN/8, x4, x1, x2)

inst_6899:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:20697*0 + 3*755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20697*0 + 3*755*FLEN/8, x4, x1, x2)

inst_6900:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:20700*0 + 3*756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20700*0 + 3*756*FLEN/8, x4, x1, x2)

inst_6901:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:20703*0 + 3*757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20703*0 + 3*757*FLEN/8, x4, x1, x2)

inst_6902:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:20706*0 + 3*758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20706*0 + 3*758*FLEN/8, x4, x1, x2)

inst_6903:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:20709*0 + 3*759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20709*0 + 3*759*FLEN/8, x4, x1, x2)

inst_6904:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:20712*0 + 3*760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20712*0 + 3*760*FLEN/8, x4, x1, x2)

inst_6905:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:20715*0 + 3*761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20715*0 + 3*761*FLEN/8, x4, x1, x2)

inst_6906:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:20718*0 + 3*762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20718*0 + 3*762*FLEN/8, x4, x1, x2)

inst_6907:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:20721*0 + 3*763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20721*0 + 3*763*FLEN/8, x4, x1, x2)

inst_6908:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:20724*0 + 3*764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20724*0 + 3*764*FLEN/8, x4, x1, x2)

inst_6909:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:20727*0 + 3*765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20727*0 + 3*765*FLEN/8, x4, x1, x2)

inst_6910:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:20730*0 + 3*766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20730*0 + 3*766*FLEN/8, x4, x1, x2)

inst_6911:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x19f187 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e19f187; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:20733*0 + 3*767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 20733*0 + 3*767*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172641280,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172645376,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172647424,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172648448,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172648960,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649216,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649344,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649408,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649440,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649456,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649464,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649468,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649470,32,FLEN)
NAN_BOXED(2114206419,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649471,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089984,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089985,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089987,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089991,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089999,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090015,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090047,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090111,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090239,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090495,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290091007,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290092031,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290094079,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290098175,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290106367,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290122751,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290155519,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290221055,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290352127,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290614271,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2291138559,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2292187135,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2294284287,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2294284288,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2296381440,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2297430016,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2297954304,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298216448,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298347520,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298413056,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298445824,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298462208,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298470400,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298474496,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298476544,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298477568,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478080,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478336,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478464,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478528,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478560,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478576,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478584,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478588,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478590,32,FLEN)
NAN_BOXED(2114240546,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478591,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554432,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554433,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554435,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554439,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554447,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554463,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554495,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554559,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554687,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33554943,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33555455,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33556479,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33558527,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33562623,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33570815,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33587199,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33619967,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33685503,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33816575,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(34078719,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(34603007,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(35651583,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(37748735,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(37748736,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(39845888,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(40894464,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41418752,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41680896,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41811968,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41877504,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41910272,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41926656,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41934848,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41938944,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41940992,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41942016,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41942528,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41942784,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41942912,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41942976,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943008,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943024,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943032,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943036,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943038,32,FLEN)
NAN_BOXED(2114412863,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943039,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426688,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426689,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426691,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426695,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426703,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426719,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426751,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426815,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189426943,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189427199,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189427711,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189428735,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189430783,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189434879,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189443071,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189459455,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189492223,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189557759,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189688831,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2189950975,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2190475263,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2191523839,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2193620991,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2193620992,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2195718144,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2196766720,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197291008,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197553152,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197684224,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197749760,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197782528,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197798912,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197807104,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197811200,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197813248,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197814272,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197814784,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815040,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815168,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815232,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815264,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815280,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815288,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815292,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815294,32,FLEN)
NAN_BOXED(2114478406,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2197815295,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886080,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886081,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886083,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886087,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886095,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886111,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886143,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886207,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886335,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83886591,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83887103,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83888127,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83890175,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83894271,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83902463,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83918847,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(83951615,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(84017151,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(84148223,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(84410367,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(84934655,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(85983231,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(88080383,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(88080384,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(90177536,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(91226112,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(91750400,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92012544,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92143616,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92209152,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92241920,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92258304,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92266496,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92270592,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92272640,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92273664,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92274176,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92274432,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92274560,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92274624,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92274656,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92274672,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92274680,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92274684,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92274686,32,FLEN)
NAN_BOXED(2114507435,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(92274687,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587456,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587457,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587459,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587463,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587471,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587487,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587519,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587583,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587711,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587967,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365588479,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365589503,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365591551,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365595647,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365603839,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365620223,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365652991,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365718527,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365849599,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2366111743,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2366636031,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2367684607,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2369781759,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2369781760,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2371878912,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2372927488,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373451776,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373713920,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373844992,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373910528,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373943296,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373959680,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373967872,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373971968,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373974016,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373975040,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373975552,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373975808,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373975936,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976000,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976032,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976048,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976056,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976060,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976062,32,FLEN)
NAN_BOXED(2114578481,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2373976063,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864026624,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864026625,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864026627,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864026631,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864026639,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864026655,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864026687,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864026751,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864026879,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864027135,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864027647,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864028671,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864030719,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864034815,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864043007,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864059391,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864092159,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864157695,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864288767,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(864550911,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(865075199,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(866123775,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(868220927,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(868220928,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(870318080,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(871366656,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(871890944,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872153088,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872284160,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872349696,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872382464,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872398848,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872407040,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872411136,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872413184,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872414208,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872414720,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872414976,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872415104,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872415168,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872415200,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872415216,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872415224,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872415228,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872415230,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(872415231,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2114639763,32,FLEN)
NAN_BOXED(15467092,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981467136,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981467137,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981467139,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981467143,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981467151,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981467167,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981467199,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981467263,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981467391,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981467647,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981468159,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981469183,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981471231,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981475327,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981483519,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981499903,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981532671,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981598207,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981729279,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(981991423,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(982515711,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(983564287,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(985661439,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(985661440,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(987758592,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(988807168,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989331456,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989593600,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989724672,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989790208,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989822976,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989839360,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989847552,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989851648,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989853696,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989854720,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989855232,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989855488,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989855616,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989855680,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989855712,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989855728,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989855736,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989855740,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989855742,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(989855743,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2114832342,32,FLEN)
NAN_BOXED(15146525,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483663,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483679,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483711,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483775,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483903,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147484159,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147484671,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147485695,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147487743,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147491839,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147500031,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147516415,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147549183,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147614719,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147745791,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2148007935,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2148532223,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149580799,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151677951,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151677952,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153775104,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154823680,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155347968,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155610112,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155741184,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155806720,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155839488,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155855872,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155864064,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155868160,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155870208,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155871232,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155871744,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872000,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872128,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872192,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872224,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872240,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2114943206,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872255,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397386240,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397386241,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397386243,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397386247,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397386255,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397386271,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397386303,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397386367,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397386495,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397386751,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397387263,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397388287,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397390335,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397394431,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397402623,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397419007,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397451775,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397517311,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397648383,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3397910527,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3398434815,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3399483391,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3401580543,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3401580544,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3403677696,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3404726272,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405250560,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405512704,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405643776,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405709312,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405742080,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405758464,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405766656,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405770752,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405772800,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405773824,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405774336,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405774592,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405774720,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405774784,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405774816,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405774832,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405774840,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405774844,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405774846,32,FLEN)
NAN_BOXED(2114999036,32,FLEN)
NAN_BOXED(2162363233,32,FLEN)
NAN_BOXED(3405774847,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758336,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758337,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758339,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758343,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758351,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758367,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758399,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758463,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758591,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758847,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239759359,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239760383,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239762431,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239766527,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239774719,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239791103,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239823871,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239889407,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2240020479,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2240282623,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2240806911,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2241855487,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2243952639,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2243952640,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2246049792,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2247098368,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2247622656,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2247884800,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248015872,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248081408,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248114176,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248130560,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248138752,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248142848,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248144896,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248145920,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146432,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146688,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146816,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146880,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146912,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146928,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146936,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146940,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146942,32,FLEN)
NAN_BOXED(2115096057,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146943,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425344,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425345,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425347,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425351,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425359,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425375,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425407,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425471,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425599,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570425855,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570426367,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570427391,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570429439,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570433535,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570441727,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570458111,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570490879,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570556415,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570687487,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(570949631,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(571473919,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(572522495,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(574619647,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(574619648,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(576716800,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(577765376,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578289664,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578551808,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578682880,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578748416,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578781184,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578797568,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578805760,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578809856,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578811904,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578812928,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813440,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813696,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813824,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813888,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813920,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813936,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813944,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813948,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813950,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(578813951,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2115582595,32,FLEN)
NAN_BOXED(14014904,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406464,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406465,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406467,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406471,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406479,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406495,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406527,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406591,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406719,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793406975,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793407487,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793408511,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793410559,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793414655,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793422847,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793439231,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793471999,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793537535,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793668607,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2793930751,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2794455039,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2795503615,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2797600767,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2797600768,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2799697920,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2800746496,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801270784,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801532928,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801664000,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801729536,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801762304,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801778688,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801786880,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801790976,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801793024,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801794048,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801794560,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801794816,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801794944,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795008,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795040,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795056,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795064,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795068,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795070,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(2801795071,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2115627445,32,FLEN)
NAN_BOXED(2161436236,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2115629447,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
