Timing Analyzer report for Ozy_Janus
Mon Jul 24 22:38:02 2006
Version 5.1 Build 176 10/26/2005 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'FX2_CLK'
  6. Clock Setup: 'BCLK'
  7. Clock Setup: 'CLK_24MHZ'
  8. Clock Hold: 'FX2_CLK'
  9. Clock Hold: 'BCLK'
 10. Clock Hold: 'CLK_24MHZ'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Ignored Timing Assignments
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                          ; To                                                                                                                                                     ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.333 ns                         ; FX2_flags[0]                                                                                                                  ; RX_wait[3]                                                                                                                                             ; --         ; FX2_CLK   ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 17.276 ns                        ; I2SAudioOut:I2SAO|outbit_o                                                                                                    ; CDIN                                                                                                                                                   ; CLK_24MHZ  ; --        ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 11.626 ns                        ; FX2_flags[2]                                                                                                                  ; LED[1]                                                                                                                                                 ; --         ; --        ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 4.795 ns                         ; CDOUT                                                                                                                         ; Tx_q[0]                                                                                                                                                ; --         ; CLK_24MHZ ; 0            ;
; Clock Setup: 'CLK_24MHZ'     ; 20.673 ns ; 24.58 MHz ( period = 40.690 ns ) ; N/A                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                             ; I2SAudioOut:I2SAO|local_left_sample[14]                                                                                                                ; CLK_24MHZ  ; CLK_24MHZ ; 0            ;
; Clock Setup: 'BCLK'          ; 33.425 ns ; 12.29 MHz ( period = 81.380 ns ) ; 68.82 MHz ( period = 14.530 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] ; sync_count[8]                                                                                                                                          ; BCLK       ; BCLK      ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 34.696 ns ; 24.00 MHz ( period = 41.666 ns ) ; 143.47 MHz ( period = 6.970 ns ) ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                       ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Clock Hold: 'BCLK'           ; 0.499 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; AD_state[0]                                                                                                                   ; AD_state[0]                                                                                                                                            ; BCLK       ; BCLK      ; 0            ;
; Clock Hold: 'CLK_24MHZ'      ; 0.499 ns  ; 24.58 MHz ( period = 40.690 ns ) ; N/A                              ; TX_state[3]                                                                                                                   ; TX_state[3]                                                                                                                                            ; CLK_24MHZ  ; CLK_24MHZ ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.722 ns  ; 24.00 MHz ( period = 41.666 ns ) ; N/A                              ; Rx_register[13]                                                                                                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                               ;                                                                                                                                                        ;            ;           ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                  ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting               ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C8           ;                 ;                           ;             ;
; Timing Models                                         ; Preliminary           ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                    ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                    ;                 ;                           ;             ;
; Number of paths to report                             ; 200                   ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                   ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                   ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                   ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle    ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                    ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                    ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                    ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                   ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                   ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                    ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                   ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                   ;                 ;                           ;             ;
; Clock Settings                                        ; Bclk from Janus       ;                 ; BCLK                      ;             ;
; Clock Settings                                        ; Tlv Bclk              ;                 ; CBCLK                     ;             ;
; Clock Settings                                        ; Janus 24.576MHz clock ;                 ; CLK_24MHZ                 ;             ;
; Clock Settings                                        ; Fx2 Clock             ;                 ; FX2_CLK                   ;             ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a   ; dcfifo_gd41 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe11|dffe12a ; dcfifo_gd41 ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a   ; dcfifo_ts51 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe7|dffe8a   ; dcfifo_ts51 ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                  ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name    ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on              ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; FX2_CLK         ; FX2 Clock             ; User Pin      ; 24.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK from Janus       ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_24MHZ       ; Janus 24.576MHz clock ; User Pin      ; 24.58 MHz        ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; CBCLK           ; TLV BCLK              ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; Janus 24.576MHz clock ; 1                     ; 8                   ; AUTO   ;              ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 34.696 ns                               ; 143.47 MHz ( period = 6.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.706 ns                ;
; 34.742 ns                               ; 144.43 MHz ( period = 6.924 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.660 ns                ;
; 34.764 ns                               ; 144.89 MHz ( period = 6.902 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.636 ns                ;
; 34.770 ns                               ; 145.01 MHz ( period = 6.896 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.630 ns                ;
; 34.779 ns                               ; 145.20 MHz ( period = 6.887 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.621 ns                ;
; 34.782 ns                               ; 145.26 MHz ( period = 6.884 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.620 ns                ;
; 34.828 ns                               ; 146.24 MHz ( period = 6.838 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.574 ns                ;
; 34.830 ns                               ; 146.28 MHz ( period = 6.836 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.570 ns                ;
; 34.850 ns                               ; 146.71 MHz ( period = 6.816 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.550 ns                ;
; 34.856 ns                               ; 146.84 MHz ( period = 6.810 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.544 ns                ;
; 34.865 ns                               ; 147.04 MHz ( period = 6.801 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.535 ns                ;
; 34.868 ns                               ; 147.10 MHz ( period = 6.798 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.534 ns                ;
; 34.913 ns                               ; 148.08 MHz ( period = 6.753 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 6.485 ns                ;
; 34.914 ns                               ; 148.10 MHz ( period = 6.752 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.488 ns                ;
; 34.916 ns                               ; 148.15 MHz ( period = 6.750 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.484 ns                ;
; 34.936 ns                               ; 148.59 MHz ( period = 6.730 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.464 ns                ;
; 34.942 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.458 ns                ;
; 34.951 ns                               ; 148.92 MHz ( period = 6.715 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.449 ns                ;
; 34.954 ns                               ; 148.99 MHz ( period = 6.712 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.448 ns                ;
; 34.999 ns                               ; 149.99 MHz ( period = 6.667 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 6.399 ns                ;
; 35.000 ns                               ; 150.02 MHz ( period = 6.666 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.402 ns                ;
; 35.002 ns                               ; 150.06 MHz ( period = 6.664 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.398 ns                ;
; 35.006 ns                               ; 150.15 MHz ( period = 6.660 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.396 ns                ;
; 35.010 ns                               ; 150.24 MHz ( period = 6.656 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.392 ns                ;
; 35.022 ns                               ; 150.51 MHz ( period = 6.644 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.378 ns                ;
; 35.028 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.372 ns                ;
; 35.037 ns                               ; 150.85 MHz ( period = 6.629 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.363 ns                ;
; 35.039 ns                               ; 150.90 MHz ( period = 6.627 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.363 ns                ;
; 35.040 ns                               ; 150.92 MHz ( period = 6.626 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.362 ns                ;
; 35.069 ns                               ; 151.58 MHz ( period = 6.597 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 6.335 ns                ;
; 35.083 ns                               ; 151.91 MHz ( period = 6.583 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.319 ns                ;
; 35.085 ns                               ; 151.95 MHz ( period = 6.581 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 6.313 ns                ;
; 35.086 ns                               ; 151.98 MHz ( period = 6.580 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.316 ns                ;
; 35.088 ns                               ; 152.02 MHz ( period = 6.578 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.312 ns                ;
; 35.092 ns                               ; 152.11 MHz ( period = 6.574 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.310 ns                ;
; 35.096 ns                               ; 152.21 MHz ( period = 6.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.306 ns                ;
; 35.108 ns                               ; 152.49 MHz ( period = 6.558 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.292 ns                ;
; 35.114 ns                               ; 152.63 MHz ( period = 6.552 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.286 ns                ;
; 35.123 ns                               ; 152.84 MHz ( period = 6.543 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.277 ns                ;
; 35.125 ns                               ; 152.88 MHz ( period = 6.541 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.277 ns                ;
; 35.126 ns                               ; 152.91 MHz ( period = 6.540 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.276 ns                ;
; 35.155 ns                               ; 153.59 MHz ( period = 6.511 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 6.249 ns                ;
; 35.169 ns                               ; 153.92 MHz ( period = 6.497 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.233 ns                ;
; 35.171 ns                               ; 153.96 MHz ( period = 6.495 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 6.227 ns                ;
; 35.172 ns                               ; 153.99 MHz ( period = 6.494 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.230 ns                ;
; 35.174 ns                               ; 154.04 MHz ( period = 6.492 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.226 ns                ;
; 35.176 ns                               ; 154.08 MHz ( period = 6.490 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.226 ns                ;
; 35.178 ns                               ; 154.13 MHz ( period = 6.488 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.224 ns                ;
; 35.178 ns                               ; 154.13 MHz ( period = 6.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.224 ns                ;
; 35.182 ns                               ; 154.23 MHz ( period = 6.484 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.220 ns                ;
; 35.192 ns                               ; 154.46 MHz ( period = 6.474 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.208 ns                ;
; 35.194 ns                               ; 154.51 MHz ( period = 6.472 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.206 ns                ;
; 35.200 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.200 ns                ;
; 35.209 ns                               ; 154.87 MHz ( period = 6.457 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.191 ns                ;
; 35.211 ns                               ; 154.92 MHz ( period = 6.455 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.191 ns                ;
; 35.212 ns                               ; 154.94 MHz ( period = 6.454 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.190 ns                ;
; 35.222 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.178 ns                ;
; 35.241 ns                               ; 155.64 MHz ( period = 6.425 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 6.163 ns                ;
; 35.242 ns                               ; 155.67 MHz ( period = 6.424 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.158 ns                ;
; 35.251 ns                               ; 155.88 MHz ( period = 6.415 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.151 ns                ;
; 35.255 ns                               ; 155.98 MHz ( period = 6.411 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.147 ns                ;
; 35.257 ns                               ; 156.03 MHz ( period = 6.409 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 6.141 ns                ;
; 35.258 ns                               ; 156.05 MHz ( period = 6.408 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.144 ns                ;
; 35.260 ns                               ; 156.10 MHz ( period = 6.406 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.140 ns                ;
; 35.262 ns                               ; 156.15 MHz ( period = 6.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.140 ns                ;
; 35.264 ns                               ; 156.20 MHz ( period = 6.402 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.138 ns                ;
; 35.264 ns                               ; 156.20 MHz ( period = 6.402 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.138 ns                ;
; 35.268 ns                               ; 156.30 MHz ( period = 6.398 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.134 ns                ;
; 35.278 ns                               ; 156.54 MHz ( period = 6.388 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.122 ns                ;
; 35.280 ns                               ; 156.59 MHz ( period = 6.386 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.120 ns                ;
; 35.286 ns                               ; 156.74 MHz ( period = 6.380 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.114 ns                ;
; 35.295 ns                               ; 156.96 MHz ( period = 6.371 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.105 ns                ;
; 35.297 ns                               ; 157.01 MHz ( period = 6.369 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.105 ns                ;
; 35.298 ns                               ; 157.04 MHz ( period = 6.368 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.104 ns                ;
; 35.308 ns                               ; 157.28 MHz ( period = 6.358 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.092 ns                ;
; 35.327 ns                               ; 157.75 MHz ( period = 6.339 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 6.077 ns                ;
; 35.328 ns                               ; 157.78 MHz ( period = 6.338 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.072 ns                ;
; 35.337 ns                               ; 158.00 MHz ( period = 6.329 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.065 ns                ;
; 35.341 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.061 ns                ;
; 35.343 ns                               ; 158.15 MHz ( period = 6.323 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 6.055 ns                ;
; 35.344 ns                               ; 158.18 MHz ( period = 6.322 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.058 ns                ;
; 35.346 ns                               ; 158.23 MHz ( period = 6.320 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.054 ns                ;
; 35.348 ns                               ; 158.28 MHz ( period = 6.318 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.054 ns                ;
; 35.350 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.052 ns                ;
; 35.350 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.052 ns                ;
; 35.354 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.048 ns                ;
; 35.364 ns                               ; 158.68 MHz ( period = 6.302 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.036 ns                ;
; 35.366 ns                               ; 158.73 MHz ( period = 6.300 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.034 ns                ;
; 35.372 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.028 ns                ;
; 35.381 ns                               ; 159.11 MHz ( period = 6.285 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.019 ns                ;
; 35.383 ns                               ; 159.16 MHz ( period = 6.283 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.019 ns                ;
; 35.384 ns                               ; 159.18 MHz ( period = 6.282 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.016 ns                ;
; 35.394 ns                               ; 159.44 MHz ( period = 6.272 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.006 ns                ;
; 35.397 ns                               ; 159.52 MHz ( period = 6.269 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.005 ns                ;
; 35.402 ns                               ; 159.64 MHz ( period = 6.264 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg0  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.001 ns                ;
; 35.402 ns                               ; 159.64 MHz ( period = 6.264 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg1  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.001 ns                ;
; 35.402 ns                               ; 159.64 MHz ( period = 6.264 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg2  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.001 ns                ;
; 35.402 ns                               ; 159.64 MHz ( period = 6.264 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg3  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.001 ns                ;
; 35.402 ns                               ; 159.64 MHz ( period = 6.264 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg4  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.001 ns                ;
; 35.402 ns                               ; 159.64 MHz ( period = 6.264 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg5  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.001 ns                ;
; 35.402 ns                               ; 159.64 MHz ( period = 6.264 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg6  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.001 ns                ;
; 35.402 ns                               ; 159.64 MHz ( period = 6.264 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg7  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.001 ns                ;
; 35.402 ns                               ; 159.64 MHz ( period = 6.264 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg8  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.001 ns                ;
; 35.402 ns                               ; 159.64 MHz ( period = 6.264 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg9  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.001 ns                ;
; 35.402 ns                               ; 159.64 MHz ( period = 6.264 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg10 ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.001 ns                ;
; 35.413 ns                               ; 159.92 MHz ( period = 6.253 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.404 ns                 ; 5.991 ns                ;
; 35.414 ns                               ; 159.95 MHz ( period = 6.252 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 5.986 ns                ;
; 35.418 ns                               ; 160.05 MHz ( period = 6.248 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 5.982 ns                ;
; 35.421 ns                               ; 160.13 MHz ( period = 6.245 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.981 ns                ;
; 35.423 ns                               ; 160.18 MHz ( period = 6.243 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.979 ns                ;
; 35.424 ns                               ; 160.21 MHz ( period = 6.242 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg0  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.991 ns                ;
; 35.424 ns                               ; 160.21 MHz ( period = 6.242 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg1  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.991 ns                ;
; 35.424 ns                               ; 160.21 MHz ( period = 6.242 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg2  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.991 ns                ;
; 35.424 ns                               ; 160.21 MHz ( period = 6.242 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg3  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.991 ns                ;
; 35.424 ns                               ; 160.21 MHz ( period = 6.242 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg4  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.991 ns                ;
; 35.424 ns                               ; 160.21 MHz ( period = 6.242 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg5  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.991 ns                ;
; 35.424 ns                               ; 160.21 MHz ( period = 6.242 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg6  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.991 ns                ;
; 35.424 ns                               ; 160.21 MHz ( period = 6.242 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg7  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.991 ns                ;
; 35.424 ns                               ; 160.21 MHz ( period = 6.242 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg8  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.991 ns                ;
; 35.424 ns                               ; 160.21 MHz ( period = 6.242 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg9  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.991 ns                ;
; 35.424 ns                               ; 160.21 MHz ( period = 6.242 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg10 ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.991 ns                ;
; 35.427 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.975 ns                ;
; 35.429 ns                               ; 160.33 MHz ( period = 6.237 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 5.969 ns                ;
; 35.432 ns                               ; 160.41 MHz ( period = 6.234 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 5.968 ns                ;
; 35.434 ns                               ; 160.46 MHz ( period = 6.232 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.968 ns                ;
; 35.436 ns                               ; 160.51 MHz ( period = 6.230 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.966 ns                ;
; 35.436 ns                               ; 160.51 MHz ( period = 6.230 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.966 ns                ;
; 35.440 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.962 ns                ;
; 35.440 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg0  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.416 ns                 ; 5.976 ns                ;
; 35.440 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg1  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.416 ns                 ; 5.976 ns                ;
; 35.440 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg2  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.416 ns                 ; 5.976 ns                ;
; 35.440 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg3  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.416 ns                 ; 5.976 ns                ;
; 35.440 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg4  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.416 ns                 ; 5.976 ns                ;
; 35.440 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg5  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.416 ns                 ; 5.976 ns                ;
; 35.440 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg6  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.416 ns                 ; 5.976 ns                ;
; 35.440 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg7  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.416 ns                 ; 5.976 ns                ;
; 35.440 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg8  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.416 ns                 ; 5.976 ns                ;
; 35.440 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg9  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.416 ns                 ; 5.976 ns                ;
; 35.440 ns                               ; 160.62 MHz ( period = 6.226 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg10 ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.416 ns                 ; 5.976 ns                ;
; 35.448 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg0  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.955 ns                ;
; 35.448 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg1  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.955 ns                ;
; 35.448 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg2  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.955 ns                ;
; 35.448 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg3  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.955 ns                ;
; 35.448 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg4  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.955 ns                ;
; 35.448 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg5  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.955 ns                ;
; 35.448 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg6  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.955 ns                ;
; 35.448 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg7  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.955 ns                ;
; 35.448 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg8  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.955 ns                ;
; 35.448 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg9  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.955 ns                ;
; 35.448 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg10 ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.955 ns                ;
; 35.449 ns                               ; 160.85 MHz ( period = 6.217 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 5.951 ns                ;
; 35.450 ns                               ; 160.88 MHz ( period = 6.216 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 5.950 ns                ;
; 35.450 ns                               ; 160.88 MHz ( period = 6.216 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.952 ns                ;
; 35.460 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg0  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.420 ns                 ; 5.960 ns                ;
; 35.460 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg1  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.420 ns                 ; 5.960 ns                ;
; 35.460 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg2  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.420 ns                 ; 5.960 ns                ;
; 35.460 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg3  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.420 ns                 ; 5.960 ns                ;
; 35.460 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg4  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.420 ns                 ; 5.960 ns                ;
; 35.460 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg5  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.420 ns                 ; 5.960 ns                ;
; 35.460 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg6  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.420 ns                 ; 5.960 ns                ;
; 35.460 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg7  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.420 ns                 ; 5.960 ns                ;
; 35.460 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg8  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.420 ns                 ; 5.960 ns                ;
; 35.460 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg9  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.420 ns                 ; 5.960 ns                ;
; 35.460 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg10 ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.420 ns                 ; 5.960 ns                ;
; 35.469 ns                               ; 161.37 MHz ( period = 6.197 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                         ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.933 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                        ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 5.930 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg0  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.945 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg1  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.945 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg2  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.945 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg3  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.945 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg4  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.945 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg5  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.945 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg6  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.945 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg7  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.945 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg8  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.945 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg9  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.945 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~porta_address_reg10 ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.945 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg0  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.931 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg1  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.931 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg2  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.931 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg3  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.931 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg4  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.931 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg5  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.931 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg6  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.931 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg7  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.931 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg8  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.931 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg9  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.931 ns                ;
; 35.470 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg10 ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.931 ns                ;
; 35.476 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg0  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.925 ns                ;
; 35.476 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg1  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.925 ns                ;
; 35.476 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg2  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.925 ns                ;
; 35.476 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg3  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.925 ns                ;
; 35.476 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg4  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.925 ns                ;
; 35.476 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg5  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.925 ns                ;
; 35.476 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg6  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.925 ns                ;
; 35.476 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg7  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.925 ns                ;
; 35.476 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg8  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.925 ns                ;
; 35.476 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg9  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.925 ns                ;
; 35.476 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg10 ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.925 ns                ;
; 35.477 ns                               ; 161.58 MHz ( period = 6.189 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg0 ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.419 ns                 ; 5.942 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'BCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 33.425 ns                               ; 68.82 MHz ( period = 14.530 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.530 ns                ;
; 33.425 ns                               ; 68.82 MHz ( period = 14.530 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.530 ns                ;
; 33.425 ns                               ; 68.82 MHz ( period = 14.530 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.530 ns                ;
; 33.425 ns                               ; 68.82 MHz ( period = 14.530 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.530 ns                ;
; 33.425 ns                               ; 68.82 MHz ( period = 14.530 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.530 ns                ;
; 33.425 ns                               ; 68.82 MHz ( period = 14.530 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.530 ns                ;
; 33.425 ns                               ; 68.82 MHz ( period = 14.530 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.530 ns                ;
; 33.425 ns                               ; 68.82 MHz ( period = 14.530 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.530 ns                ;
; 33.425 ns                               ; 68.82 MHz ( period = 14.530 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.530 ns                ;
; 33.638 ns                               ; 70.90 MHz ( period = 14.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.317 ns                ;
; 33.638 ns                               ; 70.90 MHz ( period = 14.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.317 ns                ;
; 33.638 ns                               ; 70.90 MHz ( period = 14.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.317 ns                ;
; 33.638 ns                               ; 70.90 MHz ( period = 14.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.317 ns                ;
; 33.638 ns                               ; 70.90 MHz ( period = 14.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.317 ns                ;
; 33.638 ns                               ; 70.90 MHz ( period = 14.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.317 ns                ;
; 33.638 ns                               ; 70.90 MHz ( period = 14.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.317 ns                ;
; 33.638 ns                               ; 70.90 MHz ( period = 14.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.317 ns                ;
; 33.638 ns                               ; 70.90 MHz ( period = 14.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.317 ns                ;
; 33.778 ns                               ; 72.34 MHz ( period = 13.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.939 ns                 ; 6.161 ns                ;
; 33.778 ns                               ; 72.34 MHz ( period = 13.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.939 ns                 ; 6.161 ns                ;
; 33.778 ns                               ; 72.34 MHz ( period = 13.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.939 ns                 ; 6.161 ns                ;
; 33.778 ns                               ; 72.34 MHz ( period = 13.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.939 ns                 ; 6.161 ns                ;
; 33.778 ns                               ; 72.34 MHz ( period = 13.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.939 ns                 ; 6.161 ns                ;
; 33.778 ns                               ; 72.34 MHz ( period = 13.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.939 ns                 ; 6.161 ns                ;
; 33.778 ns                               ; 72.34 MHz ( period = 13.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.939 ns                 ; 6.161 ns                ;
; 33.778 ns                               ; 72.34 MHz ( period = 13.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.939 ns                 ; 6.161 ns                ;
; 33.778 ns                               ; 72.34 MHz ( period = 13.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.939 ns                 ; 6.161 ns                ;
; 33.819 ns                               ; 72.77 MHz ( period = 13.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.397 ns                 ; 6.578 ns                ;
; 33.819 ns                               ; 72.77 MHz ( period = 13.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.397 ns                 ; 6.578 ns                ;
; 33.819 ns                               ; 72.77 MHz ( period = 13.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.397 ns                 ; 6.578 ns                ;
; 33.819 ns                               ; 72.77 MHz ( period = 13.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.397 ns                 ; 6.578 ns                ;
; 33.819 ns                               ; 72.77 MHz ( period = 13.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.397 ns                 ; 6.578 ns                ;
; 33.819 ns                               ; 72.77 MHz ( period = 13.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.397 ns                 ; 6.578 ns                ;
; 33.819 ns                               ; 72.77 MHz ( period = 13.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.397 ns                 ; 6.578 ns                ;
; 33.819 ns                               ; 72.77 MHz ( period = 13.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.397 ns                 ; 6.578 ns                ;
; 33.819 ns                               ; 72.77 MHz ( period = 13.742 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.397 ns                 ; 6.578 ns                ;
; 33.899 ns                               ; 73.63 MHz ( period = 13.582 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.056 ns                ;
; 33.899 ns                               ; 73.63 MHz ( period = 13.582 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.056 ns                ;
; 33.899 ns                               ; 73.63 MHz ( period = 13.582 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.056 ns                ;
; 33.899 ns                               ; 73.63 MHz ( period = 13.582 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.056 ns                ;
; 33.899 ns                               ; 73.63 MHz ( period = 13.582 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.056 ns                ;
; 33.899 ns                               ; 73.63 MHz ( period = 13.582 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.056 ns                ;
; 33.899 ns                               ; 73.63 MHz ( period = 13.582 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.056 ns                ;
; 33.899 ns                               ; 73.63 MHz ( period = 13.582 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.056 ns                ;
; 33.899 ns                               ; 73.63 MHz ( period = 13.582 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.955 ns                 ; 6.056 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 5.903 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 5.903 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 5.903 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 5.903 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 5.903 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 5.903 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 5.903 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 5.903 ns                ;
; 34.152 ns                               ; 76.48 MHz ( period = 13.076 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.055 ns                 ; 5.903 ns                ;
; 34.189 ns                               ; 76.91 MHz ( period = 13.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 6.025 ns                ;
; 34.189 ns                               ; 76.91 MHz ( period = 13.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 6.025 ns                ;
; 34.189 ns                               ; 76.91 MHz ( period = 13.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 6.025 ns                ;
; 34.189 ns                               ; 76.91 MHz ( period = 13.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 6.025 ns                ;
; 34.189 ns                               ; 76.91 MHz ( period = 13.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 6.025 ns                ;
; 34.189 ns                               ; 76.91 MHz ( period = 13.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 6.025 ns                ;
; 34.189 ns                               ; 76.91 MHz ( period = 13.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 6.025 ns                ;
; 34.189 ns                               ; 76.91 MHz ( period = 13.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 6.025 ns                ;
; 34.189 ns                               ; 76.91 MHz ( period = 13.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 6.025 ns                ;
; 34.339 ns                               ; 78.73 MHz ( period = 12.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.954 ns                 ; 5.615 ns                ;
; 34.552 ns                               ; 81.46 MHz ( period = 12.276 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.954 ns                 ; 5.402 ns                ;
; 34.552 ns                               ; 81.46 MHz ( period = 12.276 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.954 ns                 ; 5.402 ns                ;
; 34.662 ns                               ; 82.95 MHz ( period = 12.056 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.213 ns                 ; 5.551 ns                ;
; 34.691 ns                               ; 83.35 MHz ( period = 11.998 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.209 ns                 ; 5.518 ns                ;
; 34.692 ns                               ; 83.36 MHz ( period = 11.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.938 ns                 ; 5.246 ns                ;
; 34.733 ns                               ; 83.93 MHz ( period = 11.914 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.396 ns                 ; 5.663 ns                ;
; 34.765 ns                               ; 84.39 MHz ( period = 11.850 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.954 ns                 ; 5.189 ns                ;
; 34.813 ns                               ; 85.08 MHz ( period = 11.754 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.954 ns                 ; 5.141 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.213 ns                 ; 5.338 ns                ;
; 34.904 ns                               ; 86.42 MHz ( period = 11.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.209 ns                 ; 5.305 ns                ;
; 34.905 ns                               ; 86.43 MHz ( period = 11.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.938 ns                 ; 5.033 ns                ;
; 34.935 ns                               ; 86.88 MHz ( period = 11.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 5.279 ns                ;
; 34.935 ns                               ; 86.88 MHz ( period = 11.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 5.279 ns                ;
; 34.935 ns                               ; 86.88 MHz ( period = 11.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 5.279 ns                ;
; 34.935 ns                               ; 86.88 MHz ( period = 11.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 5.279 ns                ;
; 34.935 ns                               ; 86.88 MHz ( period = 11.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 5.279 ns                ;
; 34.935 ns                               ; 86.88 MHz ( period = 11.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 5.279 ns                ;
; 34.935 ns                               ; 86.88 MHz ( period = 11.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 5.279 ns                ;
; 34.935 ns                               ; 86.88 MHz ( period = 11.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 5.279 ns                ;
; 34.935 ns                               ; 86.88 MHz ( period = 11.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.214 ns                 ; 5.279 ns                ;
; 34.946 ns                               ; 87.05 MHz ( period = 11.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.228 ns                 ; 5.282 ns                ;
; 34.946 ns                               ; 87.05 MHz ( period = 11.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.396 ns                 ; 5.450 ns                ;
; 34.964 ns                               ; 87.32 MHz ( period = 11.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.246 ns                ;
; 34.964 ns                               ; 87.32 MHz ( period = 11.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.246 ns                ;
; 34.964 ns                               ; 87.32 MHz ( period = 11.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.246 ns                ;
; 34.964 ns                               ; 87.32 MHz ( period = 11.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.246 ns                ;
; 34.964 ns                               ; 87.32 MHz ( period = 11.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.246 ns                ;
; 34.964 ns                               ; 87.32 MHz ( period = 11.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.246 ns                ;
; 34.964 ns                               ; 87.32 MHz ( period = 11.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.246 ns                ;
; 34.964 ns                               ; 87.32 MHz ( period = 11.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.246 ns                ;
; 34.964 ns                               ; 87.32 MHz ( period = 11.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.246 ns                ;
; 34.985 ns                               ; 87.64 MHz ( period = 11.410 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.229 ns                 ; 5.244 ns                ;
; 34.985 ns                               ; 87.64 MHz ( period = 11.410 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.229 ns                 ; 5.244 ns                ;
; 34.985 ns                               ; 87.64 MHz ( period = 11.410 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.229 ns                 ; 5.244 ns                ;
; 34.985 ns                               ; 87.64 MHz ( period = 11.410 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.229 ns                 ; 5.244 ns                ;
; 34.985 ns                               ; 87.64 MHz ( period = 11.410 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.229 ns                 ; 5.244 ns                ;
; 34.985 ns                               ; 87.64 MHz ( period = 11.410 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.229 ns                 ; 5.244 ns                ;
; 34.985 ns                               ; 87.64 MHz ( period = 11.410 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.229 ns                 ; 5.244 ns                ;
; 34.985 ns                               ; 87.64 MHz ( period = 11.410 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.229 ns                 ; 5.244 ns                ;
; 34.985 ns                               ; 87.64 MHz ( period = 11.410 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.229 ns                 ; 5.244 ns                ;
; 34.986 ns                               ; 87.66 MHz ( period = 11.408 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 5.231 ns                ;
; 35.026 ns                               ; 88.28 MHz ( period = 11.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.954 ns                 ; 4.928 ns                ;
; 35.066 ns                               ; 88.90 MHz ( period = 11.248 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.054 ns                 ; 4.988 ns                ;
; 35.085 ns                               ; 89.21 MHz ( period = 11.210 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.882 ns                ;
; 35.085 ns                               ; 89.21 MHz ( period = 11.210 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.882 ns                ;
; 35.085 ns                               ; 89.21 MHz ( period = 11.210 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.882 ns                ;
; 35.085 ns                               ; 89.21 MHz ( period = 11.210 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.882 ns                ;
; 35.085 ns                               ; 89.21 MHz ( period = 11.210 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.882 ns                ;
; 35.085 ns                               ; 89.21 MHz ( period = 11.210 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.882 ns                ;
; 35.085 ns                               ; 89.21 MHz ( period = 11.210 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.882 ns                ;
; 35.103 ns                               ; 89.49 MHz ( period = 11.174 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.213 ns                 ; 5.110 ns                ;
; 35.155 ns                               ; 90.33 MHz ( period = 11.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.221 ns                 ; 5.066 ns                ;
; 35.159 ns                               ; 90.40 MHz ( period = 11.062 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.228 ns                 ; 5.069 ns                ;
; 35.170 ns                               ; 90.58 MHz ( period = 11.040 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.961 ns                 ; 4.791 ns                ;
; 35.171 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; Rx_control_4[7]                                                                                                                ; register[7]     ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.825 ns                 ; 5.654 ns                ;
; 35.175 ns                               ; 90.66 MHz ( period = 11.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.330 ns                 ; 5.155 ns                ;
; 35.175 ns                               ; 90.66 MHz ( period = 11.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.330 ns                 ; 5.155 ns                ;
; 35.175 ns                               ; 90.66 MHz ( period = 11.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.330 ns                 ; 5.155 ns                ;
; 35.175 ns                               ; 90.66 MHz ( period = 11.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.330 ns                 ; 5.155 ns                ;
; 35.175 ns                               ; 90.66 MHz ( period = 11.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.330 ns                 ; 5.155 ns                ;
; 35.175 ns                               ; 90.66 MHz ( period = 11.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.330 ns                 ; 5.155 ns                ;
; 35.175 ns                               ; 90.66 MHz ( period = 11.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.330 ns                 ; 5.155 ns                ;
; 35.175 ns                               ; 90.66 MHz ( period = 11.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.330 ns                 ; 5.155 ns                ;
; 35.175 ns                               ; 90.66 MHz ( period = 11.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.330 ns                 ; 5.155 ns                ;
; 35.199 ns                               ; 91.06 MHz ( period = 10.982 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 5.018 ns                ;
; 35.209 ns                               ; 91.22 MHz ( period = 10.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.962 ns                 ; 4.753 ns                ;
; 35.209 ns                               ; 91.22 MHz ( period = 10.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.962 ns                 ; 4.753 ns                ;
; 35.209 ns                               ; 91.22 MHz ( period = 10.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.962 ns                 ; 4.753 ns                ;
; 35.209 ns                               ; 91.22 MHz ( period = 10.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.962 ns                 ; 4.753 ns                ;
; 35.209 ns                               ; 91.22 MHz ( period = 10.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.962 ns                 ; 4.753 ns                ;
; 35.209 ns                               ; 91.22 MHz ( period = 10.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.962 ns                 ; 4.753 ns                ;
; 35.209 ns                               ; 91.22 MHz ( period = 10.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.962 ns                 ; 4.753 ns                ;
; 35.209 ns                               ; 91.22 MHz ( period = 10.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.962 ns                 ; 4.753 ns                ;
; 35.209 ns                               ; 91.22 MHz ( period = 10.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.962 ns                 ; 4.753 ns                ;
; 35.259 ns                               ; 92.06 MHz ( period = 10.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.218 ns                 ; 4.959 ns                ;
; 35.259 ns                               ; 92.06 MHz ( period = 10.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.218 ns                 ; 4.959 ns                ;
; 35.259 ns                               ; 92.06 MHz ( period = 10.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.218 ns                 ; 4.959 ns                ;
; 35.259 ns                               ; 92.06 MHz ( period = 10.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.218 ns                 ; 4.959 ns                ;
; 35.259 ns                               ; 92.06 MHz ( period = 10.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.218 ns                 ; 4.959 ns                ;
; 35.259 ns                               ; 92.06 MHz ( period = 10.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.218 ns                 ; 4.959 ns                ;
; 35.259 ns                               ; 92.06 MHz ( period = 10.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.218 ns                 ; 4.959 ns                ;
; 35.259 ns                               ; 92.06 MHz ( period = 10.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.218 ns                 ; 4.959 ns                ;
; 35.259 ns                               ; 92.06 MHz ( period = 10.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.218 ns                 ; 4.959 ns                ;
; 35.268 ns                               ; 92.22 MHz ( period = 10.844 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.201 ns                 ; 4.933 ns                ;
; 35.279 ns                               ; 92.40 MHz ( period = 10.822 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.054 ns                 ; 4.775 ns                ;
; 35.298 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.669 ns                ;
; 35.298 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.669 ns                ;
; 35.298 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.669 ns                ;
; 35.298 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.669 ns                ;
; 35.298 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.669 ns                ;
; 35.298 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.669 ns                ;
; 35.298 ns                               ; 92.73 MHz ( period = 10.784 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.669 ns                ;
; 35.307 ns                               ; 92.89 MHz ( period = 10.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.202 ns                 ; 4.895 ns                ;
; 35.307 ns                               ; 92.89 MHz ( period = 10.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.202 ns                 ; 4.895 ns                ;
; 35.307 ns                               ; 92.89 MHz ( period = 10.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.202 ns                 ; 4.895 ns                ;
; 35.307 ns                               ; 92.89 MHz ( period = 10.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.202 ns                 ; 4.895 ns                ;
; 35.307 ns                               ; 92.89 MHz ( period = 10.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.202 ns                 ; 4.895 ns                ;
; 35.307 ns                               ; 92.89 MHz ( period = 10.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.202 ns                 ; 4.895 ns                ;
; 35.307 ns                               ; 92.89 MHz ( period = 10.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.202 ns                 ; 4.895 ns                ;
; 35.307 ns                               ; 92.89 MHz ( period = 10.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.202 ns                 ; 4.895 ns                ;
; 35.307 ns                               ; 92.89 MHz ( period = 10.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.202 ns                 ; 4.895 ns                ;
; 35.313 ns                               ; 92.99 MHz ( period = 10.754 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; Rx_control_4[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.719 ns                 ; 4.406 ns                ;
; 35.316 ns                               ; 93.04 MHz ( period = 10.748 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.213 ns                 ; 4.897 ns                ;
; 35.325 ns                               ; 93.20 MHz ( period = 10.730 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.954 ns                 ; 4.629 ns                ;
; 35.362 ns                               ; 93.84 MHz ( period = 10.656 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; state_PWM.00010 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.953 ns                 ; 4.591 ns                ;
; 35.368 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.221 ns                 ; 4.853 ns                ;
; 35.383 ns                               ; 94.22 MHz ( period = 10.614 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.961 ns                 ; 4.578 ns                ;
; 35.386 ns                               ; 94.27 MHz ( period = 10.608 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; Left_PWM[4]     ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.769 ns                 ; 4.383 ns                ;
; 35.396 ns                               ; 94.45 MHz ( period = 10.588 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; I_PWM[4]        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.653 ns                 ; 4.257 ns                ;
; 35.428 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.222 ns                 ; 4.794 ns                ;
; 35.428 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.222 ns                 ; 4.794 ns                ;
; 35.428 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.222 ns                 ; 4.794 ns                ;
; 35.428 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.222 ns                 ; 4.794 ns                ;
; 35.428 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.222 ns                 ; 4.794 ns                ;
; 35.428 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.222 ns                 ; 4.794 ns                ;
; 35.428 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.222 ns                 ; 4.794 ns                ;
; 35.428 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.222 ns                 ; 4.794 ns                ;
; 35.428 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.222 ns                 ; 4.794 ns                ;
; 35.438 ns                               ; 95.20 MHz ( period = 10.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.951 ns                 ; 4.513 ns                ;
; 35.438 ns                               ; 95.20 MHz ( period = 10.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.951 ns                 ; 4.513 ns                ;
; 35.438 ns                               ; 95.20 MHz ( period = 10.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.951 ns                 ; 4.513 ns                ;
; 35.438 ns                               ; 95.20 MHz ( period = 10.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.951 ns                 ; 4.513 ns                ;
; 35.438 ns                               ; 95.20 MHz ( period = 10.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.951 ns                 ; 4.513 ns                ;
; 35.438 ns                               ; 95.20 MHz ( period = 10.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.951 ns                 ; 4.513 ns                ;
; 35.438 ns                               ; 95.20 MHz ( period = 10.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.951 ns                 ; 4.513 ns                ;
; 35.479 ns                               ; 95.95 MHz ( period = 10.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.409 ns                 ; 4.930 ns                ;
; 35.479 ns                               ; 95.95 MHz ( period = 10.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.409 ns                 ; 4.930 ns                ;
; 35.479 ns                               ; 95.95 MHz ( period = 10.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.409 ns                 ; 4.930 ns                ;
; 35.479 ns                               ; 95.95 MHz ( period = 10.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.409 ns                 ; 4.930 ns                ;
; 35.479 ns                               ; 95.95 MHz ( period = 10.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.409 ns                 ; 4.930 ns                ;
; 35.479 ns                               ; 95.95 MHz ( period = 10.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.409 ns                 ; 4.930 ns                ;
; 35.479 ns                               ; 95.95 MHz ( period = 10.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.409 ns                 ; 4.930 ns                ;
; 35.481 ns                               ; 95.99 MHz ( period = 10.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.201 ns                 ; 4.720 ns                ;
; 35.538 ns                               ; 97.05 MHz ( period = 10.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.954 ns                 ; 4.416 ns                ;
; 35.559 ns                               ; 97.45 MHz ( period = 10.262 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.408 ns                ;
; 35.559 ns                               ; 97.45 MHz ( period = 10.262 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.967 ns                 ; 4.408 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_24MHZ'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 20.673 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[14]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.695 ns                 ; 3.022 ns                ;
; 20.673 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[14] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.695 ns                 ; 3.022 ns                ;
; 20.673 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[12]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.695 ns                 ; 3.022 ns                ;
; 20.673 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[11]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.695 ns                 ; 3.022 ns                ;
; 20.673 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[8]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.695 ns                 ; 3.022 ns                ;
; 20.673 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[13] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.695 ns                 ; 3.022 ns                ;
; 20.673 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[4]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.695 ns                 ; 3.022 ns                ;
; 20.673 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[1]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.695 ns                 ; 3.022 ns                ;
; 20.707 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[7]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.694 ns                 ; 2.987 ns                ;
; 20.707 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[5]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.694 ns                 ; 2.987 ns                ;
; 20.707 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[6]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.694 ns                 ; 2.987 ns                ;
; 20.707 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[4]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.694 ns                 ; 2.987 ns                ;
; 20.707 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[1]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.694 ns                 ; 2.987 ns                ;
; 20.707 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[3]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.694 ns                 ; 2.987 ns                ;
; 20.707 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[9]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.694 ns                 ; 2.987 ns                ;
; 20.707 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[8]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.694 ns                 ; 2.987 ns                ;
; 20.707 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[0]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.694 ns                 ; 2.987 ns                ;
; 20.707 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[2]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.694 ns                 ; 2.987 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[15]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[10] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[11] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[15] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[13]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[10]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[6]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[2]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[7]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[3]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[12] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[5]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[0]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 20.715 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[9]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.692 ns                 ; 2.977 ns                ;
; 21.486 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.681 ns                 ; 2.195 ns                ;
; 21.885 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.001          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.677 ns                 ; 1.792 ns                ;
; 22.065 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.681 ns                 ; 1.616 ns                ;
; 22.068 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.681 ns                 ; 1.613 ns                ;
; 22.102 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.681 ns                 ; 1.579 ns                ;
; 35.728 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.699 ns                ;
; 35.800 ns                               ; 204.50 MHz ( period = 4.890 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.627 ns                ;
; 35.802 ns                               ; 204.58 MHz ( period = 4.888 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[9]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.625 ns                ;
; 35.853 ns                               ; 206.74 MHz ( period = 4.837 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.573 ns                ;
; 35.900 ns                               ; 208.77 MHz ( period = 4.790 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[0]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.527 ns                ;
; 35.984 ns                               ; 212.49 MHz ( period = 4.706 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[9]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.445 ns                ;
; 36.007 ns                               ; 213.54 MHz ( period = 4.683 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[6]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.420 ns                ;
; 36.053 ns                               ; 215.66 MHz ( period = 4.637 ns )                    ; TX_state[3]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.373 ns                ;
; 36.115 ns                               ; 218.58 MHz ( period = 4.575 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.311 ns                ;
; 36.150 ns                               ; 220.26 MHz ( period = 4.540 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[6]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.279 ns                ;
; 36.238 ns                               ; 224.62 MHz ( period = 4.452 ns )                    ; TX_state[2]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.188 ns                ;
; 36.270 ns                               ; 226.24 MHz ( period = 4.420 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[10]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.159 ns                ;
; 36.278 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[13]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.151 ns                ;
; 36.365 ns                               ; 231.21 MHz ( period = 4.325 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[0]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.064 ns                ;
; 36.382 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; TX_state[1]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.044 ns                ;
; 36.388 ns                               ; 232.45 MHz ( period = 4.302 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[12]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.041 ns                ;
; 36.467 ns                               ; 236.80 MHz ( period = 4.223 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[8]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.960 ns                ;
; 36.475 ns                               ; 237.25 MHz ( period = 4.215 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[1]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.952 ns                ;
; 36.486 ns                               ; 237.87 MHz ( period = 4.204 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[7]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.941 ns                ;
; 36.488 ns                               ; 237.98 MHz ( period = 4.202 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[7]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 3.941 ns                ;
; 36.549 ns                               ; 241.49 MHz ( period = 4.141 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[2]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.878 ns                ;
; 36.603 ns                               ; 244.68 MHz ( period = 4.087 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[5]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 3.826 ns                ;
; 36.616 ns                               ; 245.46 MHz ( period = 4.074 ns )                    ; TX_state[4]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.810 ns                ;
; 36.663 ns                               ; 248.32 MHz ( period = 4.027 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[4]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.764 ns                ;
; 36.682 ns                               ; 249.50 MHz ( period = 4.008 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.412 ns                 ; 3.730 ns                ;
; 36.720 ns                               ; 251.89 MHz ( period = 3.970 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[10]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 3.709 ns                ;
; 36.780 ns                               ; 255.75 MHz ( period = 3.910 ns )                    ; TX_state[3]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.646 ns                ;
; 36.839 ns                               ; 259.67 MHz ( period = 3.851 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[15]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 3.590 ns                ;
; 36.842 ns                               ; 259.88 MHz ( period = 3.848 ns )                    ; TX_state[0]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.584 ns                ;
; 36.869 ns                               ; 261.71 MHz ( period = 3.821 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[2]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 3.560 ns                ;
; 36.871 ns                               ; 261.85 MHz ( period = 3.819 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[4]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.555 ns                ;
; 36.882 ns                               ; 262.61 MHz ( period = 3.808 ns )                    ; TX_state[1]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.544 ns                ;
; 36.898 ns                               ; 263.71 MHz ( period = 3.792 ns )                    ; TX_state[0]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.528 ns                ;
; 36.902 ns                               ; 263.99 MHz ( period = 3.788 ns )                    ; TX_state[3]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.515 ns                ;
; 36.902 ns                               ; 263.99 MHz ( period = 3.788 ns )                    ; TX_state[3]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.515 ns                ;
; 36.902 ns                               ; 263.99 MHz ( period = 3.788 ns )                    ; TX_state[3]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.515 ns                ;
; 36.902 ns                               ; 263.99 MHz ( period = 3.788 ns )                    ; TX_state[3]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.515 ns                ;
; 36.902 ns                               ; 263.99 MHz ( period = 3.788 ns )                    ; TX_state[3]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.515 ns                ;
; 36.902 ns                               ; 263.99 MHz ( period = 3.788 ns )                    ; TX_state[3]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.515 ns                ;
; 36.907 ns                               ; 264.34 MHz ( period = 3.783 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.412 ns                 ; 3.505 ns                ;
; 36.965 ns                               ; 268.46 MHz ( period = 3.725 ns )                    ; TX_state[2]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.461 ns                ;
; 37.003 ns                               ; 271.22 MHz ( period = 3.687 ns )                    ; TX_state[3]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.422 ns                ;
; 37.032 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[1]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.394 ns                ;
; 37.039 ns                               ; 273.90 MHz ( period = 3.651 ns )                    ; TX_state[2]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.378 ns                ;
; 37.039 ns                               ; 273.90 MHz ( period = 3.651 ns )                    ; TX_state[2]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.378 ns                ;
; 37.039 ns                               ; 273.90 MHz ( period = 3.651 ns )                    ; TX_state[2]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.378 ns                ;
; 37.039 ns                               ; 273.90 MHz ( period = 3.651 ns )                    ; TX_state[2]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.378 ns                ;
; 37.039 ns                               ; 273.90 MHz ( period = 3.651 ns )                    ; TX_state[2]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.378 ns                ;
; 37.039 ns                               ; 273.90 MHz ( period = 3.651 ns )                    ; TX_state[2]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.378 ns                ;
; 37.041 ns                               ; 274.05 MHz ( period = 3.649 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[11]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 3.388 ns                ;
; 37.140 ns                               ; 281.69 MHz ( period = 3.550 ns )                    ; TX_state[2]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.285 ns                ;
; 37.147 ns                               ; 282.25 MHz ( period = 3.543 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[3]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.280 ns                ;
; 37.189 ns                               ; 285.63 MHz ( period = 3.501 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.224 ns                ;
; 37.200 ns                               ; 286.53 MHz ( period = 3.490 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[3]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.429 ns                 ; 3.229 ns                ;
; 37.213 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; TX_state[4]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.204 ns                ;
; 37.213 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; TX_state[4]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.204 ns                ;
; 37.213 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; TX_state[4]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.204 ns                ;
; 37.213 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; TX_state[4]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.204 ns                ;
; 37.213 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; TX_state[4]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.204 ns                ;
; 37.213 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; TX_state[4]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.204 ns                ;
; 37.234 ns                               ; 289.35 MHz ( period = 3.456 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[5]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.193 ns                ;
; 37.274 ns                               ; 292.74 MHz ( period = 3.416 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[11]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.152 ns                ;
; 37.277 ns                               ; 293.00 MHz ( period = 3.413 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[12]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.149 ns                ;
; 37.294 ns                               ; 294.46 MHz ( period = 3.396 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 3.182 ns                ;
; 37.314 ns                               ; 296.21 MHz ( period = 3.376 ns )                    ; TX_state[4]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.111 ns                ;
; 37.340 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 3.136 ns                ;
; 37.360 ns                               ; 300.30 MHz ( period = 3.330 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 3.182 ns                ;
; 37.376 ns                               ; 301.75 MHz ( period = 3.314 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 3.100 ns                ;
; 37.405 ns                               ; 304.41 MHz ( period = 3.285 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 3.137 ns                ;
; 37.409 ns                               ; 304.79 MHz ( period = 3.281 ns )                    ; TX_state[1]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.008 ns                ;
; 37.409 ns                               ; 304.79 MHz ( period = 3.281 ns )                    ; TX_state[1]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.008 ns                ;
; 37.409 ns                               ; 304.79 MHz ( period = 3.281 ns )                    ; TX_state[1]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.008 ns                ;
; 37.409 ns                               ; 304.79 MHz ( period = 3.281 ns )                    ; TX_state[1]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.008 ns                ;
; 37.409 ns                               ; 304.79 MHz ( period = 3.281 ns )                    ; TX_state[1]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.008 ns                ;
; 37.409 ns                               ; 304.79 MHz ( period = 3.281 ns )                    ; TX_state[1]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 3.008 ns                ;
; 37.422 ns                               ; 306.00 MHz ( period = 3.268 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.412 ns                 ; 2.990 ns                ;
; 37.422 ns                               ; 306.00 MHz ( period = 3.268 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.412 ns                 ; 2.990 ns                ;
; 37.426 ns                               ; 306.37 MHz ( period = 3.264 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.412 ns                 ; 2.986 ns                ;
; 37.430 ns                               ; 306.75 MHz ( period = 3.260 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 3.046 ns                ;
; 37.436 ns                               ; 307.31 MHz ( period = 3.254 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[8]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.990 ns                ;
; 37.442 ns                               ; 307.88 MHz ( period = 3.248 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 3.100 ns                ;
; 37.447 ns                               ; 308.36 MHz ( period = 3.243 ns )                    ; TX_state[3]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.980 ns                ;
; 37.447 ns                               ; 308.36 MHz ( period = 3.243 ns )                    ; TX_state[3]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.980 ns                ;
; 37.447 ns                               ; 308.36 MHz ( period = 3.243 ns )                    ; TX_state[3]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.980 ns                ;
; 37.447 ns                               ; 308.36 MHz ( period = 3.243 ns )                    ; TX_state[3]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.980 ns                ;
; 37.447 ns                               ; 308.36 MHz ( period = 3.243 ns )                    ; TX_state[3]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.980 ns                ;
; 37.447 ns                               ; 308.36 MHz ( period = 3.243 ns )                    ; TX_state[3]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.980 ns                ;
; 37.466 ns                               ; 310.17 MHz ( period = 3.224 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 3.010 ns                ;
; 37.484 ns                               ; 311.92 MHz ( period = 3.206 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.992 ns                ;
; 37.498 ns                               ; 313.28 MHz ( period = 3.192 ns )                    ; I_Data_in[5]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 3.044 ns                ;
; 37.500 ns                               ; 313.48 MHz ( period = 3.190 ns )                    ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 3.042 ns                ;
; 37.510 ns                               ; 314.47 MHz ( period = 3.180 ns )                    ; TX_state[1]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 2.915 ns                ;
; 37.519 ns                               ; 315.36 MHz ( period = 3.171 ns )                    ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.957 ns                ;
; 37.521 ns                               ; 315.56 MHz ( period = 3.169 ns )                    ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.955 ns                ;
; 37.530 ns                               ; 316.46 MHz ( period = 3.160 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.946 ns                ;
; 37.532 ns                               ; 316.66 MHz ( period = 3.158 ns )                    ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 3.010 ns                ;
; 37.548 ns                               ; 318.27 MHz ( period = 3.142 ns )                    ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.928 ns                ;
; 37.550 ns                               ; 318.47 MHz ( period = 3.140 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.992 ns                ;
; 37.550 ns                               ; 318.47 MHz ( period = 3.140 ns )                    ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.440 ns                 ; 2.890 ns                ;
; 37.550 ns                               ; 318.47 MHz ( period = 3.140 ns )                    ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|bit_count[2]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.440 ns                 ; 2.890 ns                ;
; 37.550 ns                               ; 318.47 MHz ( period = 3.140 ns )                    ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|bit_count[3]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.440 ns                 ; 2.890 ns                ;
; 37.562 ns                               ; 319.69 MHz ( period = 3.128 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.851 ns                ;
; 37.566 ns                               ; 320.10 MHz ( period = 3.124 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.910 ns                ;
; 37.570 ns                               ; 320.51 MHz ( period = 3.120 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.906 ns                ;
; 37.582 ns                               ; 321.75 MHz ( period = 3.108 ns )                    ; I_Data_in[2]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.960 ns                ;
; 37.584 ns                               ; 321.96 MHz ( period = 3.106 ns )                    ; TX_state[2]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.843 ns                ;
; 37.584 ns                               ; 321.96 MHz ( period = 3.106 ns )                    ; TX_state[2]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.843 ns                ;
; 37.584 ns                               ; 321.96 MHz ( period = 3.106 ns )                    ; TX_state[2]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.843 ns                ;
; 37.584 ns                               ; 321.96 MHz ( period = 3.106 ns )                    ; TX_state[2]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.843 ns                ;
; 37.584 ns                               ; 321.96 MHz ( period = 3.106 ns )                    ; TX_state[2]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.843 ns                ;
; 37.584 ns                               ; 321.96 MHz ( period = 3.106 ns )                    ; TX_state[2]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.843 ns                ;
; 37.595 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.947 ns                ;
; 37.601 ns                               ; 323.73 MHz ( period = 3.089 ns )                    ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.875 ns                ;
; 37.603 ns                               ; 323.94 MHz ( period = 3.087 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[13]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.823 ns                ;
; 37.615 ns                               ; 325.20 MHz ( period = 3.075 ns )                    ; I_Data_in[3]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.927 ns                ;
; 37.616 ns                               ; 325.31 MHz ( period = 3.074 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.860 ns                ;
; 37.620 ns                               ; 325.73 MHz ( period = 3.070 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.856 ns                ;
; 37.624 ns                               ; 326.16 MHz ( period = 3.066 ns )                    ; TX_state[0]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.793 ns                ;
; 37.624 ns                               ; 326.16 MHz ( period = 3.066 ns )                    ; TX_state[0]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.793 ns                ;
; 37.624 ns                               ; 326.16 MHz ( period = 3.066 ns )                    ; TX_state[0]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.793 ns                ;
; 37.624 ns                               ; 326.16 MHz ( period = 3.066 ns )                    ; TX_state[0]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.793 ns                ;
; 37.624 ns                               ; 326.16 MHz ( period = 3.066 ns )                    ; TX_state[0]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.793 ns                ;
; 37.624 ns                               ; 326.16 MHz ( period = 3.066 ns )                    ; TX_state[0]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.793 ns                ;
; 37.632 ns                               ; 327.01 MHz ( period = 3.058 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.910 ns                ;
; 37.636 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.906 ns                ;
; 37.637 ns                               ; 327.55 MHz ( period = 3.053 ns )                    ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.839 ns                ;
; 37.647 ns                               ; 328.62 MHz ( period = 3.043 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.412 ns                 ; 2.765 ns                ;
; 37.647 ns                               ; 328.62 MHz ( period = 3.043 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.412 ns                 ; 2.765 ns                ;
; 37.651 ns                               ; 329.06 MHz ( period = 3.039 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.412 ns                 ; 2.761 ns                ;
; 37.652 ns                               ; 329.16 MHz ( period = 3.038 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.824 ns                ;
; 37.656 ns                               ; 329.60 MHz ( period = 3.034 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.820 ns                ;
; 37.656 ns                               ; 329.60 MHz ( period = 3.034 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.820 ns                ;
; 37.671 ns                               ; 331.24 MHz ( period = 3.019 ns )                    ; TX_state[3]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.755 ns                ;
; 37.671 ns                               ; 331.24 MHz ( period = 3.019 ns )                    ; TX_state[3]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.755 ns                ;
; 37.671 ns                               ; 331.24 MHz ( period = 3.019 ns )                    ; TX_state[3]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.755 ns                ;
; 37.672 ns                               ; 331.35 MHz ( period = 3.018 ns )                    ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.870 ns                ;
; 37.672 ns                               ; 331.35 MHz ( period = 3.018 ns )                    ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.804 ns                ;
; 37.678 ns                               ; 332.01 MHz ( period = 3.012 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.440 ns                 ; 2.762 ns                ;
; 37.678 ns                               ; 332.01 MHz ( period = 3.012 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|bit_count[2]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.440 ns                 ; 2.762 ns                ;
; 37.678 ns                               ; 332.01 MHz ( period = 3.012 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|bit_count[3]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.440 ns                 ; 2.762 ns                ;
; 37.681 ns                               ; 332.34 MHz ( period = 3.009 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.861 ns                ;
; 37.684 ns                               ; 332.67 MHz ( period = 3.006 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.792 ns                ;
; 37.688 ns                               ; 333.11 MHz ( period = 3.002 ns )                    ; I_Data_in[5]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.854 ns                ;
; 37.690 ns                               ; 333.33 MHz ( period = 3.000 ns )                    ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.852 ns                ;
; 37.702 ns                               ; 334.67 MHz ( period = 2.988 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.774 ns                ;
; 37.703 ns                               ; 334.78 MHz ( period = 2.987 ns )                    ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.839 ns                ;
; 37.706 ns                               ; 335.12 MHz ( period = 2.984 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.770 ns                ;
; 37.709 ns                               ; 335.46 MHz ( period = 2.981 ns )                    ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.767 ns                ;
; 37.711 ns                               ; 335.68 MHz ( period = 2.979 ns )                    ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.765 ns                ;
; 37.713 ns                               ; 335.91 MHz ( period = 2.977 ns )                    ; TX_state[4]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.713 ns                ;
; 37.718 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.824 ns                ;
; 37.722 ns                               ; 336.93 MHz ( period = 2.968 ns )                    ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.820 ns                ;
; 37.722 ns                               ; 336.93 MHz ( period = 2.968 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.820 ns                ;
; 37.722 ns                               ; 336.93 MHz ( period = 2.968 ns )                    ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.754 ns                ;
; 37.725 ns                               ; 337.27 MHz ( period = 2.965 ns )                    ; TX_state[0]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 2.700 ns                ;
; 37.728 ns                               ; 337.61 MHz ( period = 2.962 ns )                    ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|bit_count[1]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.439 ns                 ; 2.711 ns                ;
; 37.728 ns                               ; 337.61 MHz ( period = 2.962 ns )                    ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|bit_count[0]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.439 ns                 ; 2.711 ns                ;
; 37.738 ns                               ; 338.75 MHz ( period = 2.952 ns )                    ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.738 ns                ;
; 37.738 ns                               ; 338.75 MHz ( period = 2.952 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.738 ns                ;
; 37.739 ns                               ; 338.87 MHz ( period = 2.951 ns )                    ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.803 ns                ;
; 37.742 ns                               ; 339.21 MHz ( period = 2.948 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.734 ns                ;
; 37.742 ns                               ; 339.21 MHz ( period = 2.948 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.476 ns                 ; 2.734 ns                ;
; 37.750 ns                               ; 340.14 MHz ( period = 2.940 ns )                    ; I_Data_in[4]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.542 ns                 ; 2.792 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                             ; To                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.722 ns                                ; Rx_register[13]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.699 ns                   ; 3.421 ns                 ;
; 0.733 ns                                ; Rx_register[5]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a5~portb_datain_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.718 ns                   ; 3.451 ns                 ;
; 0.739 ns                                ; Rx_register[9]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a9~portb_datain_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.707 ns                   ; 3.446 ns                 ;
; 0.777 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.779 ns                 ;
; 0.810 ns                                ; Rx_register[7]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~portb_datain_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.694 ns                   ; 3.504 ns                 ;
; 0.828 ns                                ; Rx_register[10]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.703 ns                   ; 3.531 ns                 ;
; 0.832 ns                                ; Rx_register[12]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a12~portb_datain_reg0 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.695 ns                   ; 3.527 ns                 ;
; 0.844 ns                                ; Rx_register[15]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a15~portb_datain_reg0 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.701 ns                   ; 3.545 ns                 ;
; 0.870 ns                                ; Rx_register[3]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a3~portb_datain_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.710 ns                   ; 3.580 ns                 ;
; 0.883 ns                                ; Rx_register[6]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~portb_datain_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.707 ns                   ; 3.590 ns                 ;
; 0.923 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[0]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.924 ns                                ; Rx_register[8]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~portb_datain_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.723 ns                   ; 3.647 ns                 ;
; 0.928 ns                                ; Rx_register[11]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a11~portb_datain_reg0 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.726 ns                   ; 3.654 ns                 ;
; 0.929 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[0]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.931 ns                 ;
; 0.933 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[3]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.935 ns                 ;
; 0.942 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[3]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.944 ns                 ;
; 0.949 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[7]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[6]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.951 ns                 ;
; 0.955 ns                                ; Rx_register[0]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a0~portb_datain_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.715 ns                   ; 3.670 ns                 ;
; 0.971 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[9]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 0.971 ns                 ;
; 1.009 ns                                ; Rx_register[2]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a2~portb_datain_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.719 ns                   ; 3.728 ns                 ;
; 1.025 ns                                ; Rx_register[14]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a14~portb_datain_reg0 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.715 ns                   ; 3.740 ns                 ;
; 1.045 ns                                ; Rx_register[4]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a4~portb_datain_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.721 ns                   ; 3.766 ns                 ;
; 1.066 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 1.070 ns                 ;
; 1.066 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 1.070 ns                 ;
; 1.069 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 1.073 ns                 ;
; 1.080 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 1.084 ns                 ;
; 1.081 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 1.085 ns                 ;
; 1.146 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                                         ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.148 ns                 ;
; 1.149 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.156 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                                                                                                         ; debounce:de_PTT|count[9]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.163 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[1]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1]                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                                                                                                        ; debounce:de_PTT|count[10]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; TX_wait[2]                                                                                                                       ; TX_wait[2]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                                                                                                         ; debounce:de_PTT|count[4]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                                                                                                         ; debounce:de_PTT|count[2]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[2]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                        ; debounce:de_PTT|count[11]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                    ; debounce:de_PTT|pb_history[3]                                                                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                        ; debounce:de_PTT|count[16]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                        ; debounce:de_PTT|count[13]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                         ; debounce:de_PTT|count[8]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                         ; debounce:de_PTT|count[7]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                         ; debounce:de_PTT|count[6]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.172 ns                                ; RX_wait[7]                                                                                                                       ; RX_wait[7]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; RX_wait[5]                                                                                                                       ; RX_wait[5]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_PTT|count[18]                                                                                                        ; debounce:de_PTT|count[18]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.174 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[3]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[3]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.176 ns                                ; TX_wait[4]                                                                                                                       ; TX_wait[4]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; TX_wait[6]                                                                                                                       ; TX_wait[6]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.181 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; RX_wait[3]                                                                                                                       ; RX_wait[3]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; RX_wait[0]                                                                                                                       ; RX_wait[0]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                       ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                       ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.195 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[7]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 1.196 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                       ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.200 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.203 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                        ; debounce:de_PTT|count[17]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.210 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[1]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 1.214 ns                 ;
; 1.210 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.214 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                    ; debounce:de_PTT|pb_history[1]                                                                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.215 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                                                                                                        ; debounce:de_PTT|count[12]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                                                                                                         ; debounce:de_PTT|count[3]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                                                                                                         ; debounce:de_PTT|count[1]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                                                                                                        ; debounce:de_PTT|count[15]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                                                                                                        ; debounce:de_PTT|count[14]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                                                                                                         ; debounce:de_PTT|count[5]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.221 ns                                ; TX_wait[1]                                                                                                                       ; TX_wait[1]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.223 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[0]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[0]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.225 ns                                ; RX_wait[2]                                                                                                                       ; RX_wait[2]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; RX_wait[1]                                                                                                                       ; RX_wait[1]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; TX_wait[3]                                                                                                                       ; TX_wait[3]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; TX_wait[5]                                                                                                                       ; TX_wait[5]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; TX_wait[0]                                                                                                                       ; TX_wait[0]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; TX_wait[7]                                                                                                                       ; TX_wait[7]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.228 ns                                ; RX_wait[4]                                                                                                                       ; RX_wait[4]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; RX_wait[6]                                                                                                                       ; RX_wait[6]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.231 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[4]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[3]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.233 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.237 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                       ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.237 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.240 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.242 ns                 ;
; 1.242 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.247 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.250 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.257 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.257 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.260 ns                                ; Rx_register[1]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a1~portb_datain_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.705 ns                   ; 3.965 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[9]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[9]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.313 ns                 ;
; 1.335 ns                                ; FIFO_DATA_OUTPUT_ENABLE                                                                                                          ; FIFO_DATA_OUTPUT_ENABLE                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.337 ns                 ;
; 1.353 ns                                ; FX2_SLRD~reg0                                                                                                                    ; FX2_SLRD~reg0                                                                                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.355 ns                 ;
; 1.358 ns                                ; state_FX.010                                                                                                                     ; state_FX.000                                                                                                                                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.360 ns                 ;
; 1.360 ns                                ; state_FX.010                                                                                                                     ; state_FX.011                                                                                                                                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.362 ns                 ;
; 1.371 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[5]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~portb_address_reg5 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.107 ns                   ; 1.478 ns                 ;
; 1.406 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[6]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 1.410 ns                 ;
; 1.408 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.408 ns                 ;
; 1.409 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[9]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.001 ns                  ; 1.408 ns                 ;
; 1.413 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[6]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~portb_address_reg6 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.107 ns                   ; 1.520 ns                 ;
; 1.417 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[7]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.001 ns                  ; 1.416 ns                 ;
; 1.423 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 1.427 ns                 ;
; 1.423 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[5]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 1.427 ns                 ;
; 1.426 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[6]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[6]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.003 ns                  ; 1.423 ns                 ;
; 1.435 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[7]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[6]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.433 ns                 ;
; 1.449 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.451 ns                 ;
; 1.475 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[5]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[5]                                                                  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.473 ns                 ;
; 1.483 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.485 ns                 ;
; 1.485 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.487 ns                 ;
; 1.492 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[8]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[8]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.494 ns                 ;
; 1.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[4]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.010 ns                  ; 1.489 ns                 ;
; 1.500 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[11]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[9]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.502 ns                 ;
; 1.505 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[4]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.512 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[2]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.515 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[0]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.517 ns                 ;
; 1.524 ns                                ; state_FX.000                                                                                                                     ; state_FX.010                                                                                                                                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.524 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                    ; debounce:de_PTT|pb_history[2]                                                                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.530 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.532 ns                 ;
; 1.537 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[0]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[0]                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.001 ns                  ; 1.536 ns                 ;
; 1.537 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.539 ns                 ;
; 1.539 ns                                ; state_FX.011                                                                                                                     ; state_FX.000                                                                                                                                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.541 ns                 ;
; 1.541 ns                                ; state_FX.011                                                                                                                     ; state_FX.011                                                                                                                                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.543 ns                 ;
; 1.553 ns                                ; state_FX.000                                                                                                                     ; FX2_SLRD~reg0                                                                                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.555 ns                 ;
; 1.553 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.005 ns                   ; 1.558 ns                 ;
; 1.568 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[10]                                                                         ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.001 ns                  ; 1.567 ns                 ;
; 1.570 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[5]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 1.571 ns                 ;
; 1.570 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[11]                                                                         ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.001 ns                  ; 1.569 ns                 ;
; 1.574 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[8]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.001 ns                  ; 1.573 ns                 ;
; 1.578 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[6]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[6]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.576 ns                 ;
; 1.596 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[10]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 1.604 ns                 ;
; 1.598 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 1.601 ns                 ;
; 1.599 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[3]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[3]                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 1.600 ns                 ;
; 1.600 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.602 ns                 ;
; 1.600 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.602 ns                 ;
; 1.600 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.602 ns                 ;
; 1.600 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.602 ns                 ;
; 1.600 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.602 ns                 ;
; 1.600 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.602 ns                 ;
; 1.600 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.602 ns                 ;
; 1.606 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.604 ns                 ;
; 1.609 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[4]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.624 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 1.628 ns                 ;
; 1.625 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                    ; debounce:de_PTT|clean_pb                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.627 ns                 ;
; 1.628 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[7]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[7]                                                                  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.628 ns                 ;
; 1.636 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[2]                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.010 ns                  ; 1.626 ns                 ;
; 1.637 ns                                ; debounce:de_PTT|count[9]                                                                                                         ; debounce:de_PTT|count[10]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.642 ns                                ; debounce:de_PTT|count[10]                                                                                                        ; debounce:de_PTT|count[11]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.643 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[10]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[10]                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 1.643 ns                 ;
; 1.643 ns                                ; debounce:de_PTT|count[4]                                                                                                         ; debounce:de_PTT|count[5]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; debounce:de_PTT|count[2]                                                                                                         ; debounce:de_PTT|count[3]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.647 ns                                ; debounce:de_PTT|count[11]                                                                                                        ; debounce:de_PTT|count[12]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[13]                                                                                                        ; debounce:de_PTT|count[14]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[7]                                                                                                         ; debounce:de_PTT|count[8]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[6]                                                                                                         ; debounce:de_PTT|count[7]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.651 ns                                ; RX_wait[5]                                                                                                                       ; RX_wait[6]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.655 ns                                ; TX_wait[4]                                                                                                                       ; TX_wait[5]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.656 ns                                ; TX_wait[6]                                                                                                                       ; TX_wait[7]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.661 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[4]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[4]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.663 ns                 ;
; 1.661 ns                                ; RX_wait[0]                                                                                                                       ; RX_wait[1]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.663 ns                 ;
; 1.662 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.664 ns                 ;
; 1.669 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.671 ns                 ;
; 1.669 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.671 ns                 ;
; 1.673 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.673 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                       ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.674 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.676 ns                 ;
; 1.678 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                       ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.680 ns                 ;
; 1.678 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.680 ns                 ;
; 1.681 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.683 ns                 ;
; 1.684 ns                                ; debounce:de_PTT|count[17]                                                                                                        ; debounce:de_PTT|count[18]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.686 ns                 ;
; 1.689 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[11]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[8]                                                        ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.691 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[12]                                                                                                        ; debounce:de_PTT|count[13]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[3]                                                                                                         ; debounce:de_PTT|count[4]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[1]                                                                                                         ; debounce:de_PTT|count[2]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.698 ns                                ; Tx_read_clock                                                                                                                    ; Tx_read_clock                                                                                                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[15]                                                                                                        ; debounce:de_PTT|count[16]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[14]                                                                                                        ; debounce:de_PTT|count[15]                                                                                                                              ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[5]                                                                                                         ; debounce:de_PTT|count[6]                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.701 ns                                ; TX_wait[1]                                                                                                                       ; TX_wait[2]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.701 ns                                ; TX_wait[0]                                                                                                                       ; TX_wait[1]                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                              ;                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                             ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; AD_state[0]                                                                                                                      ; AD_state[0]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[3]                                                                                                                      ; AD_state[3]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01011                                                                                                                  ; state_PWM.01011                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01101                                                                                                                  ; state_PWM.01101                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00010                                                                                                                  ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01100                                                                                                                  ; state_PWM.01100                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; LED_sync                                                                                                                         ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.500 ns                                ; I_PWM[2]                                                                                                                         ; I_Data[2]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.470 ns                   ; 0.970 ns                 ;
; 0.735 ns                                ; Q_PWM[8]                                                                                                                         ; Q_Data[8]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; Q_PWM[4]                                                                                                                         ; Q_Data[4]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.739 ns                 ;
; 0.736 ns                                ; Q_PWM[3]                                                                                                                         ; Q_Data[3]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 0.737 ns                 ;
; 0.740 ns                                ; Q_PWM[14]                                                                                                                        ; Q_Data[14]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.743 ns                 ;
; 0.746 ns                                ; Q_PWM[11]                                                                                                                        ; Q_Data[11]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.749 ns                 ;
; 0.746 ns                                ; Q_PWM[5]                                                                                                                         ; Q_Data[5]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.749 ns                 ;
; 0.746 ns                                ; Q_PWM[2]                                                                                                                         ; Q_Data[2]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.749 ns                 ;
; 0.754 ns                                ; byte_count[6]                                                                                                                    ; byte_count[6]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.758 ns                                ; state_PWM.01101                                                                                                                  ; state_PWM.00011                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; state_PWM.01101                                                                                                                  ; state_PWM.00111                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.763 ns                                ; synced_Rx_used[10]                                                                                                               ; state_PWM.00001                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.763 ns                                ; sync_count[8]                                                                                                                    ; sync_count[8]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.910 ns                                ; register[9]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 3.379 ns                   ; 4.289 ns                 ;
; 0.911 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 0.911 ns                                ; q[8]                                                                                                                             ; q[9]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 0.911 ns                                ; q[10]                                                                                                                            ; q[11]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 0.943 ns                                ; state_PWM.00000                                                                                                                  ; state_PWM.00001                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.945 ns                 ;
; 0.956 ns                                ; I_PWM[15]                                                                                                                        ; I_Data[15]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.485 ns                   ; 1.441 ns                 ;
; 1.006 ns                                ; I_PWM[8]                                                                                                                         ; I_Data[8]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.485 ns                   ; 1.491 ns                 ;
; 1.015 ns                                ; register[4]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.952 ns                   ; 3.967 ns                 ;
; 1.030 ns                                ; register[15]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 3.380 ns                   ; 4.410 ns                 ;
; 1.033 ns                                ; register[1]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.916 ns                   ; 3.949 ns                 ;
; 1.065 ns                                ; state_PWM.01010                                                                                                                  ; state_PWM.01011                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.351 ns                   ; 1.416 ns                 ;
; 1.065 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a14~porta_address_reg8 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.424 ns                   ; 1.489 ns                 ;
; 1.066 ns                                ; register[2]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.969 ns                   ; 4.035 ns                 ;
; 1.074 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a14~porta_address_reg1 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.424 ns                   ; 1.498 ns                 ;
; 1.078 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.014 ns                   ; 1.092 ns                 ;
; 1.080 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a14~porta_address_reg9 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.424 ns                   ; 1.504 ns                 ;
; 1.083 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.014 ns                   ; 1.097 ns                 ;
; 1.091 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.014 ns                   ; 1.105 ns                 ;
; 1.118 ns                                ; register[13]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a9~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 3.379 ns                   ; 4.497 ns                 ;
; 1.123 ns                                ; Q_PWM[0]                                                                                                                         ; Q_Data[0]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.355 ns                   ; 1.478 ns                 ;
; 1.124 ns                                ; Q_PWM[10]                                                                                                                        ; Q_Data[10]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.355 ns                   ; 1.479 ns                 ;
; 1.134 ns                                ; Q_PWM[1]                                                                                                                         ; Q_Data[1]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.355 ns                   ; 1.489 ns                 ;
; 1.148 ns                                ; Q_PWM[9]                                                                                                                         ; Q_Data[9]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.355 ns                   ; 1.503 ns                 ;
; 1.152 ns                                ; rx_avail[11]                                                                                                                     ; register[15]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.154 ns                 ;
; 1.156 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.014 ns                   ; 1.170 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; rx_avail[9]                                                                                                                      ; register[13]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.158 ns                                ; rx_avail[7]                                                                                                                      ; register[11]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]                                  ; sync_Rx_used[5]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.160 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[6]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[6]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[8]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[8]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.166 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[2]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[2]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; rx_avail[8]                                                                                                                      ; register[12]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; rx_avail[10]                                                                                                                     ; register[14]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.171 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[5]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[5]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.004 ns                   ; 1.175 ns                 ;
; 1.171 ns                                ; register[12]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 3.384 ns                   ; 4.555 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; byte_count[4]                                                                                                                    ; byte_count[4]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; loop_counter[6]                                                                                                                  ; loop_counter[6]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.180 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[6]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.181 ns                                ; sync_count[0]                                                                                                                    ; sync_count[0]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.181 ns                                ; byte_count[2]                                                                                                                    ; byte_count[2]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]                                  ; sync_Rx_used[7]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.685 ns                   ; 1.867 ns                 ;
; 1.183 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.185 ns                                ; state_PWM.00100                                                                                                                  ; state_PWM.00000                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; sync_count[3]                                                                                                                    ; sync_count[3]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; sync_count[1]                                                                                                                    ; sync_count[1]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[2]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; loop_counter[0]                                                                                                                  ; loop_counter[0]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; sync_count[6]                                                                                                                    ; sync_count[6]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.190 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[4]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[4]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.192 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[1]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[1]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.194 ns                                ; loop_counter[2]                                                                                                                  ; loop_counter[2]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.194 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.195 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.197 ns                                ; loop_counter[4]                                                                                                                  ; loop_counter[4]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.199 ns                 ;
; 1.199 ns                                ; AD_state[3]                                                                                                                      ; AD_state[4]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.199 ns                                ; register[6]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.969 ns                   ; 4.168 ns                 ;
; 1.200 ns                                ; register[8]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 3.383 ns                   ; 4.583 ns                 ;
; 1.201 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.203 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0]                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; q[14]                                                                                                                            ; q[15]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.208 ns                                ; q[9]                                                                                                                             ; q[10]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.211 ns                                ; q[11]                                                                                                                            ; q[12]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.212 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]                                  ; sync_Rx_used[8]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.685 ns                   ; 1.897 ns                 ;
; 1.213 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.213 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                                 ; sync_Rx_used[11]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.685 ns                   ; 1.898 ns                 ;
; 1.215 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[3]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.001 ns                  ; 1.214 ns                 ;
; 1.215 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.218 ns                                ; rx_avail[4]                                                                                                                      ; register[8]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; q[7]                                                                                                                             ; q[8]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.020 ns                  ; 1.199 ns                 ;
; 1.220 ns                                ; byte_count[3]                                                                                                                    ; byte_count[3]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; register[0]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.984 ns                   ; 4.204 ns                 ;
; 1.220 ns                                ; register[7]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.984 ns                   ; 4.204 ns                 ;
; 1.221 ns                                ; q[0]                                                                                                                             ; q[1]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.222 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.014 ns                   ; 1.236 ns                 ;
; 1.222 ns                                ; rx_avail[5]                                                                                                                      ; register[9]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.223 ns                                ; rx_avail[6]                                                                                                                      ; register[10]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.226 ns                                ; q[5]                                                                                                                             ; q[6]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.535 ns                   ; 1.761 ns                 ;
; 1.228 ns                                ; state_PWM.00001                                                                                                                  ; state_PWM.00000                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.230 ns                                ; sync_count[7]                                                                                                                    ; sync_count[7]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.234 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; sync_count[2]                                                                                                                    ; sync_count[2]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[4]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.014 ns                   ; 1.249 ns                 ;
; 1.235 ns                                ; sync_count[5]                                                                                                                    ; sync_count[5]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; sync_count[4]                                                                                                                    ; sync_count[4]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; byte_count[1]                                                                                                                    ; byte_count[1]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.237 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.237 ns                                ; q[13]                                                                                                                            ; q[14]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.356 ns                   ; 1.593 ns                 ;
; 1.238 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; byte_count[0]                                                                                                                    ; byte_count[0]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.240 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.242 ns                 ;
; 1.240 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.242 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.245 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.246 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.249 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[2]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.251 ns                 ;
; 1.249 ns                                ; state_PWM.00011                                                                                                                  ; state_PWM.00100                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.251 ns                 ;
; 1.250 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.250 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]                                  ; sync_Rx_used[9]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.685 ns                   ; 1.935 ns                 ;
; 1.251 ns                                ; loop_counter[1]                                                                                                                  ; loop_counter[1]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[10]                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; loop_counter[3]                                                                                                                  ; loop_counter[3]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.253 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]                                  ; sync_Rx_used[5]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.685 ns                   ; 1.938 ns                 ;
; 1.257 ns                                ; loop_counter[5]                                                                                                                  ; loop_counter[5]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.259 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[2]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.261 ns                 ;
; 1.259 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                                 ; sync_Rx_used[11]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.685 ns                   ; 1.944 ns                 ;
; 1.267 ns                                ; q[15]                                                                                                                            ; register[15]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.030 ns                   ; 1.297 ns                 ;
; 1.312 ns                                ; state_PWM.00011                                                                                                                  ; fifo_enable                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.078 ns                   ; 1.390 ns                 ;
; 1.331 ns                                ; I_PWM[9]                                                                                                                         ; I_Data[9]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.115 ns                   ; 1.446 ns                 ;
; 1.332 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[8]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.334 ns                 ;
; 1.332 ns                                ; I_PWM[13]                                                                                                                        ; I_Data[13]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.115 ns                   ; 1.447 ns                 ;
; 1.336 ns                                ; register[5]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.928 ns                   ; 4.264 ns                 ;
; 1.340 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[8]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.342 ns                 ;
; 1.340 ns                                ; sync_count[8]                                                                                                                    ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.340 ns                 ;
; 1.340 ns                                ; I_PWM[11]                                                                                                                        ; I_Data[11]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.119 ns                   ; 1.459 ns                 ;
; 1.340 ns                                ; I_PWM[0]                                                                                                                         ; I_Data[0]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.115 ns                   ; 1.455 ns                 ;
; 1.342 ns                                ; q[8]                                                                                                                             ; register[8]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.030 ns                   ; 1.372 ns                 ;
; 1.343 ns                                ; I_PWM[14]                                                                                                                        ; I_Data[14]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.115 ns                   ; 1.458 ns                 ;
; 1.347 ns                                ; state_PWM.00110                                                                                                                  ; state_PWM.00111                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.868 ns                   ; 2.215 ns                 ;
; 1.357 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[9]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.359 ns                 ;
; 1.358 ns                                ; I_PWM[12]                                                                                                                        ; I_Data[12]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.119 ns                   ; 1.477 ns                 ;
; 1.364 ns                                ; I_PWM[1]                                                                                                                         ; I_Data[1]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.115 ns                   ; 1.479 ns                 ;
; 1.365 ns                                ; register[10]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~portb_datain_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 3.384 ns                   ; 4.749 ns                 ;
; 1.367 ns                                ; state_PWM.00110                                                                                                                  ; Rx_control_4[3]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.914 ns                   ; 2.281 ns                 ;
; 1.367 ns                                ; state_PWM.00110                                                                                                                  ; Rx_control_4[2]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.914 ns                   ; 2.281 ns                 ;
; 1.367 ns                                ; state_PWM.00110                                                                                                                  ; Rx_control_4[1]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.914 ns                   ; 2.281 ns                 ;
; 1.367 ns                                ; state_PWM.00110                                                                                                                  ; Rx_control_4[0]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.914 ns                   ; 2.281 ns                 ;
; 1.371 ns                                ; register[14]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~portb_datain_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 3.380 ns                   ; 4.751 ns                 ;
; 1.402 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_address_reg3  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.506 ns                 ;
; 1.405 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.003 ns                  ; 1.402 ns                 ;
; 1.410 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[1]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_address_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.514 ns                 ;
; 1.422 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~portb_address_reg9  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.102 ns                   ; 1.524 ns                 ;
; 1.426 ns                                ; state_PWM.00000                                                                                                                  ; LED_sync                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.013 ns                   ; 1.439 ns                 ;
; 1.431 ns                                ; register[3]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.928 ns                   ; 4.359 ns                 ;
; 1.442 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a14~porta_address_reg7 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.424 ns                   ; 1.866 ns                 ;
; 1.445 ns                                ; I_PWM[6]                                                                                                                         ; I_Data[6]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.115 ns                   ; 1.560 ns                 ;
; 1.451 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~portb_address_reg6  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.102 ns                   ; 1.553 ns                 ;
; 1.454 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[0]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.018 ns                   ; 1.472 ns                 ;
; 1.454 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[9]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.018 ns                   ; 1.472 ns                 ;
; 1.457 ns                                ; state_PWM.01000                                                                                                                  ; state_PWM.01001                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.009 ns                   ; 1.466 ns                 ;
; 1.460 ns                                ; Q_PWM[7]                                                                                                                         ; Q_Data[7]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.355 ns                   ; 1.815 ns                 ;
; 1.466 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[1]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.018 ns                   ; 1.484 ns                 ;
; 1.467 ns                                ; state_PWM.00001                                                                                                                  ; state_PWM.00010                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.468 ns                 ;
; 1.467 ns                                ; byte_count[5]                                                                                                                    ; byte_count[5]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.469 ns                 ;
; 1.471 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[4]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a3~portb_address_reg4  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.102 ns                   ; 1.573 ns                 ;
; 1.479 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~porta_address_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.424 ns                   ; 1.903 ns                 ;
; 1.483 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[6]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[5]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.006 ns                   ; 1.489 ns                 ;
; 1.490 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.492 ns                 ;
; 1.499 ns                                ; I_PWM[10]                                                                                                                        ; I_Data[10]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.119 ns                   ; 1.618 ns                 ;
; 1.501 ns                                ; I_PWM[4]                                                                                                                         ; I_Data[4]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.115 ns                   ; 1.616 ns                 ;
; 1.502 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~porta_address_reg9  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.424 ns                   ; 1.926 ns                 ;
; 1.505 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[7]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.505 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a11~porta_address_reg9 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.440 ns                   ; 1.945 ns                 ;
; 1.505 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a14~porta_address_reg3 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.424 ns                   ; 1.929 ns                 ;
; 1.509 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[8]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.511 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                              ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_24MHZ'                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                              ; To                                                                                ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; TX_state[3]                                                                       ; TX_state[3]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.904 ns                                ; Tx_q[0]                                                                           ; Tx_data[0]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 0.909 ns                                ; Tx_q[4]                                                                           ; Tx_data[4]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.911 ns                                ; Tx_q[7]                                                                           ; Tx_data[7]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 0.915 ns                                ; Tx_q[6]                                                                           ; Tx_data[6]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.917 ns                 ;
; 0.923 ns                                ; Tx_q[2]                                                                           ; Tx_data[2]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.971 ns                                ; Tx_q[13]                                                                          ; Tx_data[13]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 0.972 ns                 ;
; 1.035 ns                                ; Tx_q[15]                                                                          ; Tx_data[15]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.036 ns                 ;
; 1.121 ns                                ; Tx_q[12]                                                                          ; Tx_data[12]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.122 ns                 ;
; 1.148 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.150 ns                 ;
; 1.156 ns                                ; I_PWM_accumulator[15]                                                             ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; Q_PWM_accumulator[15]                                                             ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.159 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Q_PWM_accumulator[9]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.162 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.164 ns                 ;
; 1.164 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Q_Data_in[13]                                                                     ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Q_Data_in[7]                                                                      ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; I_PWM_accumulator[12]                                                             ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; I_Data_in[11]                                                                     ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Q_PWM_accumulator[12]                                                             ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Q_Data_in[11]                                                                     ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; Q_Data_in[14]                                                                     ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; Tx_q[8]                                                                           ; Tx_data[8]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Q_Data_in[10]                                                                     ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.169 ns                                ; Tx_q[5]                                                                           ; Tx_data[5]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; I_Data_in[2]                                                                      ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Tx_q[5]                                                                           ; Tx_q[6]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.172 ns                                ; Tx_q[8]                                                                           ; Tx_q[9]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; I_Data_in[0]                                                                      ; I_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.178 ns                                ; Tx_q[7]                                                                           ; Tx_q[8]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.183 ns                                ; Tx_q[12]                                                                          ; Tx_q[13]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.184 ns                                ; Tx_q[9]                                                                           ; Tx_data[9]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.184 ns                                ; Tx_q[11]                                                                          ; Tx_data[11]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.185 ns                                ; Tx_q[11]                                                                          ; Tx_q[12]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.185 ns                                ; Tx_q[14]                                                                          ; Tx_q[15]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; Tx_q[9]                                                                           ; Tx_q[10]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.188 ns                                ; Tx_q[2]                                                                           ; Tx_q[3]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.190 ns                 ;
; 1.189 ns                                ; Tx_q[3]                                                                           ; Tx_data[3]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.189 ns                                ; Tx_q[13]                                                                          ; Tx_q[14]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.189 ns                                ; Tx_q[1]                                                                           ; Tx_q[2]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.190 ns                                ; Tx_q[1]                                                                           ; Tx_data[1]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.192 ns                                ; Tx_q[3]                                                                           ; Tx_q[4]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.194 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.212 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.212 ns                                ; TX_state[3]                                                                       ; TX_state[2]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.213 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.215 ns                                ; TX_state[3]                                                                       ; TX_state[4]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.217 ns                                ; I_PWM_accumulator[11]                                                             ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; Q_PWM_accumulator[11]                                                             ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; Q_Data_in[9]                                                                      ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; I_PWM_accumulator[13]                                                             ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; Q_PWM_accumulator[13]                                                             ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; I_Data_in[12]                                                                     ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Q_Data_in[12]                                                                     ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; I_Data_in[8]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_Data_in[3]                                                                      ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_PWM_accumulator[14]                                                             ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_Data_in[1]                                                                      ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_PWM_accumulator[14]                                                             ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.223 ns                                ; Tx_q[10]                                                                          ; Tx_data[10]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.223 ns                                ; Tx_q[10]                                                                          ; Tx_q[11]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.224 ns                                ; I_Data_in[6]                                                                      ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.226 ns                                ; Tx_q[4]                                                                           ; Tx_q[5]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.235 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.350 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.352 ns                 ;
; 1.409 ns                                ; Tx_q[14]                                                                          ; Tx_data[14]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.000 ns                   ; 1.409 ns                 ;
; 1.426 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.427 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.429 ns                 ;
; 1.431 ns                                ; Q_Data_in[8]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.433 ns                 ;
; 1.431 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.006 ns                   ; 1.437 ns                 ;
; 1.433 ns                                ; I_Data_in[15]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.435 ns                 ;
; 1.460 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.462 ns                 ;
; 1.461 ns                                ; Tx_q[6]                                                                           ; Tx_q[7]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.012 ns                   ; 1.473 ns                 ;
; 1.486 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; TX_state[1]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 3.621 ns                   ; 5.107 ns                 ;
; 1.509 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.511 ns                 ;
; 1.511 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.513 ns                 ;
; 1.513 ns                                ; I_Data_in[9]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.515 ns                 ;
; 1.518 ns                                ; Q_PWM_accumulator[10]                                                             ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.519 ns                                ; TX_state[4]                                                                       ; TX_state[4]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.526 ns                                ; I_PWM_accumulator[10]                                                             ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.528 ns                 ;
; 1.553 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.555 ns                 ;
; 1.583 ns                                ; Tx_q[0]                                                                           ; Tx_q[1]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; -0.008 ns                  ; 1.575 ns                 ;
; 1.635 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.637 ns                 ;
; 1.637 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.638 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.640 ns                 ;
; 1.640 ns                                ; TX_state[0]                                                                       ; TX_state[4]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.642 ns                 ;
; 1.642 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.642 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.118 ns                   ; 1.760 ns                 ;
; 1.642 ns                                ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.643 ns                                ; TX_state[0]                                                                       ; TX_state[2]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[12]                                                             ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; Q_PWM_accumulator[12]                                                             ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.644 ns                                ; Q_Data_in[14]                                                                     ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.646 ns                 ;
; 1.645 ns                                ; Q_Data_in[10]                                                                     ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.647 ns                 ;
; 1.647 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; I_Data_in[2]                                                                      ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_PWM_accumulator[9]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.651 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; Q_Data_in[13]                                                                     ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.652 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.652 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.652 ns                                ; I_Data_in[11]                                                                     ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.652 ns                                ; I_Data_in[0]                                                                      ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.652 ns                                ; Q_Data_in[11]                                                                     ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.692 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.694 ns                 ;
; 1.693 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.695 ns                 ;
; 1.696 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; TX_state[0]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 3.621 ns                   ; 5.317 ns                 ;
; 1.696 ns                                ; I_Data_in[12]                                                                     ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.696 ns                                ; Q_Data_in[12]                                                                     ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.697 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[11]                                                             ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_Data_in[8]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[11]                                                             ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_Data_in[9]                                                                      ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.698 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[14]                                                             ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[13]                                                             ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[14]                                                             ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[13]                                                             ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.699 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.701 ns                 ;
; 1.700 ns                                ; I_Data_in[3]                                                                      ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.701 ns                                ; I_Data_in[6]                                                                      ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.701 ns                                ; I_Data_in[1]                                                                      ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.701 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.701 ns                                ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.702 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.118 ns                   ; 1.820 ns                 ;
; 1.710 ns                                ; Q_Data_in[7]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.762 ns                 ;
; 1.715 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.717 ns                 ;
; 1.716 ns                                ; Q_Data_in[15]                                                                     ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.896 ns                   ; 2.612 ns                 ;
; 1.721 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.723 ns                 ;
; 1.722 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.724 ns                 ;
; 1.723 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.724 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.726 ns                 ;
; 1.728 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.728 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.118 ns                   ; 1.846 ns                 ;
; 1.728 ns                                ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.729 ns                                ; I_PWM_accumulator[12]                                                             ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.729 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.729 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.729 ns                                ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.729 ns                                ; Q_PWM_accumulator[12]                                                             ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.731 ns                                ; Q_Data_in[10]                                                                     ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.733 ns                 ;
; 1.733 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.733 ns                                ; I_Data_in[2]                                                                      ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.733 ns                                ; Q_PWM_accumulator[9]                                                              ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.733 ns                                ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.734 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.737 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.739 ns                 ;
; 1.737 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.739 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                               ;                                                                                   ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; tsu                                                                                          ;
+-------+--------------+------------+--------------+-------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                            ; To Clock  ;
+-------+--------------+------------+--------------+-------------------------------+-----------+
; N/A   ; None         ; 8.333 ns   ; FX2_flags[0] ; RX_wait[2]                    ; FX2_CLK   ;
; N/A   ; None         ; 8.333 ns   ; FX2_flags[0] ; RX_wait[4]                    ; FX2_CLK   ;
; N/A   ; None         ; 8.333 ns   ; FX2_flags[0] ; RX_wait[6]                    ; FX2_CLK   ;
; N/A   ; None         ; 8.333 ns   ; FX2_flags[0] ; RX_wait[7]                    ; FX2_CLK   ;
; N/A   ; None         ; 8.333 ns   ; FX2_flags[0] ; RX_wait[1]                    ; FX2_CLK   ;
; N/A   ; None         ; 8.333 ns   ; FX2_flags[0] ; RX_wait[5]                    ; FX2_CLK   ;
; N/A   ; None         ; 8.333 ns   ; FX2_flags[0] ; RX_wait[0]                    ; FX2_CLK   ;
; N/A   ; None         ; 8.333 ns   ; FX2_flags[0] ; RX_wait[3]                    ; FX2_CLK   ;
; N/A   ; None         ; 6.632 ns   ; LRCLK        ; AD_state[1]                   ; BCLK      ;
; N/A   ; None         ; 6.376 ns   ; FX2_flags[2] ; Tx_read_clock                 ; FX2_CLK   ;
; N/A   ; None         ; 6.307 ns   ; FX2_flags[2] ; TX_wait[2]                    ; FX2_CLK   ;
; N/A   ; None         ; 6.307 ns   ; FX2_flags[2] ; TX_wait[6]                    ; FX2_CLK   ;
; N/A   ; None         ; 6.307 ns   ; FX2_flags[2] ; TX_wait[3]                    ; FX2_CLK   ;
; N/A   ; None         ; 6.307 ns   ; FX2_flags[2] ; TX_wait[5]                    ; FX2_CLK   ;
; N/A   ; None         ; 6.307 ns   ; FX2_flags[2] ; TX_wait[4]                    ; FX2_CLK   ;
; N/A   ; None         ; 6.307 ns   ; FX2_flags[2] ; TX_wait[1]                    ; FX2_CLK   ;
; N/A   ; None         ; 6.307 ns   ; FX2_flags[2] ; TX_wait[7]                    ; FX2_CLK   ;
; N/A   ; None         ; 6.307 ns   ; FX2_flags[2] ; TX_wait[0]                    ; FX2_CLK   ;
; N/A   ; None         ; 6.286 ns   ; FX2_flags[2] ; FX2_SLWR~reg0                 ; FX2_CLK   ;
; N/A   ; None         ; 6.105 ns   ; FX2_flags[0] ; FIFO_DATA_OUTPUT_ENABLE       ; FX2_CLK   ;
; N/A   ; None         ; 5.502 ns   ; FX2_flags[2] ; state_FX.000                  ; FX2_CLK   ;
; N/A   ; None         ; 5.489 ns   ; FX2_flags[0] ; state_FX.001                  ; FX2_CLK   ;
; N/A   ; None         ; 5.471 ns   ; FX2_flags[2] ; state_FX.011                  ; FX2_CLK   ;
; N/A   ; None         ; 5.419 ns   ; FX2_FD[15]   ; Rx_register[15]               ; FX2_CLK   ;
; N/A   ; None         ; 5.364 ns   ; FX2_FD[12]   ; Rx_register[12]               ; FX2_CLK   ;
; N/A   ; None         ; 5.357 ns   ; LRCLK        ; AD_state[0]                   ; BCLK      ;
; N/A   ; None         ; 5.319 ns   ; FX2_flags[0] ; state_FX.010                  ; FX2_CLK   ;
; N/A   ; None         ; 5.296 ns   ; FX2_FD[9]    ; Rx_register[9]                ; FX2_CLK   ;
; N/A   ; None         ; 5.154 ns   ; FX2_FD[5]    ; Rx_register[5]                ; FX2_CLK   ;
; N/A   ; None         ; 5.131 ns   ; FX2_FD[11]   ; Rx_register[11]               ; FX2_CLK   ;
; N/A   ; None         ; 5.113 ns   ; FX2_FD[8]    ; Rx_register[8]                ; FX2_CLK   ;
; N/A   ; None         ; 5.004 ns   ; FX2_FD[1]    ; Rx_register[1]                ; FX2_CLK   ;
; N/A   ; None         ; 4.986 ns   ; FX2_FD[4]    ; Rx_register[4]                ; FX2_CLK   ;
; N/A   ; None         ; 4.983 ns   ; FX2_FD[2]    ; Rx_register[2]                ; FX2_CLK   ;
; N/A   ; None         ; 4.976 ns   ; FX2_FD[0]    ; Rx_register[0]                ; FX2_CLK   ;
; N/A   ; None         ; 4.975 ns   ; FX2_FD[3]    ; Rx_register[3]                ; FX2_CLK   ;
; N/A   ; None         ; 4.896 ns   ; FX2_FD[14]   ; Rx_register[14]               ; FX2_CLK   ;
; N/A   ; None         ; 4.783 ns   ; FX2_FD[7]    ; Rx_register[7]                ; FX2_CLK   ;
; N/A   ; None         ; 4.778 ns   ; FX2_FD[6]    ; Rx_register[6]                ; FX2_CLK   ;
; N/A   ; None         ; 4.759 ns   ; FX2_FD[10]   ; Rx_register[10]               ; FX2_CLK   ;
; N/A   ; None         ; 4.731 ns   ; FX2_FD[13]   ; Rx_register[13]               ; FX2_CLK   ;
; N/A   ; None         ; 4.050 ns   ; PTT          ; debounce:de_PTT|pb_history[0] ; FX2_CLK   ;
; N/A   ; None         ; 3.965 ns   ; DOUT         ; q[0]                          ; BCLK      ;
; N/A   ; None         ; -4.529 ns  ; CDOUT        ; Tx_q[0]                       ; CLK_24MHZ ;
+-------+--------------+------------+--------------+-------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To         ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 17.276 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                       ; CDIN       ; CLK_24MHZ  ;
; N/A   ; None         ; 16.696 ns  ; DFS1                                                                                                                             ; S1         ; CLK_24MHZ  ;
; N/A   ; None         ; 16.553 ns  ; DFS0                                                                                                                             ; S0         ; CLK_24MHZ  ;
; N/A   ; None         ; 14.614 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.610 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.581 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.551 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.537 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.444 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.369 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.236 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.223 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.202 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.170 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.127 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.125 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                                ; CLRCLK     ; CLK_24MHZ  ;
; N/A   ; None         ; 13.896 ns  ; I_PWM_accumulator[16]                                                                                                            ; I_PWM_out  ; CLK_24MHZ  ;
; N/A   ; None         ; 13.871 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                    ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.863 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[2]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.846 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.760 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.716 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.617 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[3]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.601 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[9]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.459 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[6]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.240 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                                ; LED[5]     ; CLK_24MHZ  ;
; N/A   ; None         ; 13.206 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]                                                ; LED[6]     ; CLK_24MHZ  ;
; N/A   ; None         ; 13.193 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[7]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.145 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[10]    ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.132 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[8]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 12.982 ns  ; Q_PWM_accumulator[16]                                                                                                            ; Q_PWM_out  ; CLK_24MHZ  ;
; N/A   ; None         ; 12.885 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[0]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 12.390 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[7]    ; FX2_FD[7]  ; FX2_CLK    ;
; N/A   ; None         ; 12.133 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[8]    ; FX2_FD[8]  ; FX2_CLK    ;
; N/A   ; None         ; 12.091 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[0]    ; FX2_FD[0]  ; FX2_CLK    ;
; N/A   ; None         ; 11.809 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[11]   ; FX2_FD[11] ; FX2_CLK    ;
; N/A   ; None         ; 11.779 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[12]   ; FX2_FD[12] ; FX2_CLK    ;
; N/A   ; None         ; 11.765 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[10]   ; FX2_FD[10] ; FX2_CLK    ;
; N/A   ; None         ; 11.758 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[5]    ; FX2_FD[5]  ; FX2_CLK    ;
; N/A   ; None         ; 11.710 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[6]    ; FX2_FD[6]  ; FX2_CLK    ;
; N/A   ; None         ; 11.595 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[3]    ; FX2_FD[3]  ; FX2_CLK    ;
; N/A   ; None         ; 11.588 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[1]    ; FX2_FD[1]  ; FX2_CLK    ;
; N/A   ; None         ; 11.571 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[4]    ; FX2_FD[4]  ; FX2_CLK    ;
; N/A   ; None         ; 11.541 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[2]    ; FX2_FD[2]  ; FX2_CLK    ;
; N/A   ; None         ; 11.002 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[9]    ; FX2_FD[9]  ; FX2_CLK    ;
; N/A   ; None         ; 10.672 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[13]   ; FX2_FD[13] ; FX2_CLK    ;
; N/A   ; None         ; 10.637 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[14]   ; FX2_FD[14] ; FX2_CLK    ;
; N/A   ; None         ; 10.629 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[15]   ; FX2_FD[15] ; FX2_CLK    ;
; N/A   ; None         ; 10.578 ns  ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[8]  ; FX2_CLK    ;
; N/A   ; None         ; 10.578 ns  ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[9]  ; FX2_CLK    ;
; N/A   ; None         ; 10.577 ns  ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[11] ; FX2_CLK    ;
; N/A   ; None         ; 10.577 ns  ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[10] ; FX2_CLK    ;
; N/A   ; None         ; 10.233 ns  ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[13] ; FX2_CLK    ;
; N/A   ; None         ; 10.233 ns  ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[14] ; FX2_CLK    ;
; N/A   ; None         ; 10.233 ns  ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[12] ; FX2_CLK    ;
; N/A   ; None         ; 10.223 ns  ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[15] ; FX2_CLK    ;
; N/A   ; None         ; 9.962 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[0]  ; FX2_CLK    ;
; N/A   ; None         ; 9.902 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_SLWR   ; FX2_CLK    ;
; N/A   ; None         ; 9.677 ns   ; LED_sync                                                                                                                         ; LED[2]     ; BCLK       ;
; N/A   ; None         ; 9.614 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[3]  ; FX2_CLK    ;
; N/A   ; None         ; 9.614 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[4]  ; FX2_CLK    ;
; N/A   ; None         ; 9.614 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[5]  ; FX2_CLK    ;
; N/A   ; None         ; 9.612 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[1]  ; FX2_CLK    ;
; N/A   ; None         ; 9.612 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[2]  ; FX2_CLK    ;
; N/A   ; None         ; 9.220 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[7]  ; FX2_CLK    ;
; N/A   ; None         ; 9.220 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[6]  ; FX2_CLK    ;
; N/A   ; None         ; 7.627 ns   ; FIFO_DATA_OUTPUT_ENABLE                                                                                                          ; FX2_PA[5]  ; FX2_CLK    ;
; N/A   ; None         ; 7.609 ns   ; FIFO_DATA_OUTPUT_ENABLE                                                                                                          ; FX2_PA[2]  ; FX2_CLK    ;
; N/A   ; None         ; 7.283 ns   ; FX2_SLRD~reg0                                                                                                                    ; FX2_SLRD   ; FX2_CLK    ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+------------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+--------------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To     ;
+-------+-------------------+-----------------+--------------+--------+
; N/A   ; None              ; 11.626 ns       ; FX2_flags[2] ; LED[1] ;
; N/A   ; None              ; 10.821 ns       ; CLK_24MHZ    ; LED[7] ;
+-------+-------------------+-----------------+--------------+--------+


+----------------------------------------------------------------------------------------------------+
; th                                                                                                 ;
+---------------+-------------+-----------+--------------+-------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                            ; To Clock  ;
+---------------+-------------+-----------+--------------+-------------------------------+-----------+
; N/A           ; None        ; 4.795 ns  ; CDOUT        ; Tx_q[0]                       ; CLK_24MHZ ;
; N/A           ; None        ; -3.699 ns ; DOUT         ; q[0]                          ; BCLK      ;
; N/A           ; None        ; -3.784 ns ; PTT          ; debounce:de_PTT|pb_history[0] ; FX2_CLK   ;
; N/A           ; None        ; -4.465 ns ; FX2_FD[13]   ; Rx_register[13]               ; FX2_CLK   ;
; N/A           ; None        ; -4.493 ns ; FX2_FD[10]   ; Rx_register[10]               ; FX2_CLK   ;
; N/A           ; None        ; -4.512 ns ; FX2_FD[6]    ; Rx_register[6]                ; FX2_CLK   ;
; N/A           ; None        ; -4.517 ns ; FX2_FD[7]    ; Rx_register[7]                ; FX2_CLK   ;
; N/A           ; None        ; -4.630 ns ; FX2_FD[14]   ; Rx_register[14]               ; FX2_CLK   ;
; N/A           ; None        ; -4.709 ns ; FX2_FD[3]    ; Rx_register[3]                ; FX2_CLK   ;
; N/A           ; None        ; -4.710 ns ; FX2_FD[0]    ; Rx_register[0]                ; FX2_CLK   ;
; N/A           ; None        ; -4.717 ns ; FX2_FD[2]    ; Rx_register[2]                ; FX2_CLK   ;
; N/A           ; None        ; -4.720 ns ; FX2_FD[4]    ; Rx_register[4]                ; FX2_CLK   ;
; N/A           ; None        ; -4.738 ns ; FX2_FD[1]    ; Rx_register[1]                ; FX2_CLK   ;
; N/A           ; None        ; -4.847 ns ; FX2_FD[8]    ; Rx_register[8]                ; FX2_CLK   ;
; N/A           ; None        ; -4.865 ns ; FX2_FD[11]   ; Rx_register[11]               ; FX2_CLK   ;
; N/A           ; None        ; -4.888 ns ; FX2_FD[5]    ; Rx_register[5]                ; FX2_CLK   ;
; N/A           ; None        ; -5.030 ns ; FX2_FD[9]    ; Rx_register[9]                ; FX2_CLK   ;
; N/A           ; None        ; -5.053 ns ; FX2_flags[0] ; state_FX.010                  ; FX2_CLK   ;
; N/A           ; None        ; -5.091 ns ; LRCLK        ; AD_state[0]                   ; BCLK      ;
; N/A           ; None        ; -5.098 ns ; FX2_FD[12]   ; Rx_register[12]               ; FX2_CLK   ;
; N/A           ; None        ; -5.153 ns ; FX2_FD[15]   ; Rx_register[15]               ; FX2_CLK   ;
; N/A           ; None        ; -5.205 ns ; FX2_flags[2] ; state_FX.011                  ; FX2_CLK   ;
; N/A           ; None        ; -5.223 ns ; FX2_flags[0] ; state_FX.001                  ; FX2_CLK   ;
; N/A           ; None        ; -5.236 ns ; FX2_flags[2] ; state_FX.000                  ; FX2_CLK   ;
; N/A           ; None        ; -5.839 ns ; FX2_flags[0] ; FIFO_DATA_OUTPUT_ENABLE       ; FX2_CLK   ;
; N/A           ; None        ; -6.020 ns ; FX2_flags[2] ; FX2_SLWR~reg0                 ; FX2_CLK   ;
; N/A           ; None        ; -6.041 ns ; FX2_flags[2] ; TX_wait[2]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.041 ns ; FX2_flags[2] ; TX_wait[6]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.041 ns ; FX2_flags[2] ; TX_wait[3]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.041 ns ; FX2_flags[2] ; TX_wait[5]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.041 ns ; FX2_flags[2] ; TX_wait[4]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.041 ns ; FX2_flags[2] ; TX_wait[1]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.041 ns ; FX2_flags[2] ; TX_wait[7]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.041 ns ; FX2_flags[2] ; TX_wait[0]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.110 ns ; FX2_flags[2] ; Tx_read_clock                 ; FX2_CLK   ;
; N/A           ; None        ; -6.366 ns ; LRCLK        ; AD_state[1]                   ; BCLK      ;
; N/A           ; None        ; -8.067 ns ; FX2_flags[0] ; RX_wait[2]                    ; FX2_CLK   ;
; N/A           ; None        ; -8.067 ns ; FX2_flags[0] ; RX_wait[4]                    ; FX2_CLK   ;
; N/A           ; None        ; -8.067 ns ; FX2_flags[0] ; RX_wait[6]                    ; FX2_CLK   ;
; N/A           ; None        ; -8.067 ns ; FX2_flags[0] ; RX_wait[7]                    ; FX2_CLK   ;
; N/A           ; None        ; -8.067 ns ; FX2_flags[0] ; RX_wait[1]                    ; FX2_CLK   ;
; N/A           ; None        ; -8.067 ns ; FX2_flags[0] ; RX_wait[5]                    ; FX2_CLK   ;
; N/A           ; None        ; -8.067 ns ; FX2_flags[0] ; RX_wait[0]                    ; FX2_CLK   ;
; N/A           ; None        ; -8.067 ns ; FX2_flags[0] ; RX_wait[3]                    ; FX2_CLK   ;
+---------------+-------------+-----------+--------------+-------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                       ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                           ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe9|dffe10a ; dcfifo_gd41 ; Node named previous_rdempty removed during synthesis ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Web Edition
    Info: Processing started: Mon Jul 24 22:38:00 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "data_flag" as buffer
    Info: Detected ripple clock "FX2_SLRD~reg0" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 34.696 ns for clock "FX2_CLK" between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]" and destination register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]"
    Info: Fmax is 143.47 MHz (period= 6.97 ns)
    Info: + Largest register to register requirement is 41.402 ns
        Info: + Setup relationship between source and destination is 41.666 ns
            Info: + Latch edge is 41.666 ns
                Info: Clock period of Destination clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 5.395 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'Tx_read_clock'
                Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.879 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'Tx_read_clock~clkctrl'
                Info: 5: + IC(0.850 ns) + CELL(0.666 ns) = 5.395 ns; Loc. = LCFF_X17_Y12_N31; Fanout = 10; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]'
                Info: Total cell delay = 2.776 ns ( 51.46 % )
                Info: Total interconnect delay = 2.619 ns ( 48.54 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 5.395 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'Tx_read_clock'
                Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.879 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'Tx_read_clock~clkctrl'
                Info: 5: + IC(0.850 ns) + CELL(0.666 ns) = 5.395 ns; Loc. = LCFF_X17_Y12_N7; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]'
                Info: Total cell delay = 2.776 ns ( 51.46 % )
                Info: Total interconnect delay = 2.619 ns ( 48.54 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.706 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N7; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]'
        Info: 2: + IC(0.472 ns) + CELL(0.646 ns) = 1.118 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~78'
        Info: 3: + IC(0.672 ns) + CELL(0.370 ns) = 2.160 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81'
        Info: 4: + IC(0.394 ns) + CELL(0.651 ns) = 3.205 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 28; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0'
        Info: 5: + IC(0.390 ns) + CELL(0.206 ns) = 3.801 ns; Loc. = LCCOMB_X18_Y12_N4; Fanout = 92; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena'
        Info: 6: + IC(0.706 ns) + CELL(0.621 ns) = 5.128 ns; Loc. = LCCOMB_X17_Y12_N8; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.214 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.300 ns; Loc. = LCCOMB_X17_Y12_N12; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 5.490 ns; Loc. = LCCOMB_X17_Y12_N14; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.576 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.662 ns; Loc. = LCCOMB_X17_Y12_N18; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.748 ns; Loc. = LCCOMB_X17_Y12_N20; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.834 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.920 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 6.006 ns; Loc. = LCCOMB_X17_Y12_N26; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 6.092 ns; Loc. = LCCOMB_X17_Y12_N28; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 6.598 ns; Loc. = LCCOMB_X17_Y12_N30; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10'
        Info: 18: + IC(0.000 ns) + CELL(0.108 ns) = 6.706 ns; Loc. = LCFF_X17_Y12_N31; Fanout = 10; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]'
        Info: Total cell delay = 4.072 ns ( 60.72 % )
        Info: Total interconnect delay = 2.634 ns ( 39.28 % )
Info: Slack time is 33.425 ns for clock "BCLK" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]" and destination register "sync_count[8]"
    Info: Fmax is 68.82 MHz (period= 14.53 ns)
    Info: + Largest memory to register requirement is 39.955 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.515 ns
            Info: + Shortest clock path from clock "BCLK" to destination register is 3.569 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(1.928 ns) + CELL(0.666 ns) = 3.569 ns; Loc. = LCFF_X19_Y6_N19; Fanout = 3; REG Node = 'sync_count[8]'
                Info: Total cell delay = 1.641 ns ( 45.98 % )
                Info: Total interconnect delay = 1.928 ns ( 54.02 % )
            Info: - Longest clock path from clock "BCLK" to source memory is 4.084 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(2.294 ns) + CELL(0.815 ns) = 4.084 ns; Loc. = M4K_X23_Y9; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]'
                Info: Total cell delay = 1.790 ns ( 43.83 % )
                Info: Total interconnect delay = 2.294 ns ( 56.17 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 6.530 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y9; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]'
        Info: 2: + IC(1.437 ns) + CELL(0.589 ns) = 2.135 ns; Loc. = LCCOMB_X18_Y6_N18; Fanout = 1; COMB Node = 'rtl~357'
        Info: 3: + IC(0.385 ns) + CELL(0.589 ns) = 3.109 ns; Loc. = LCCOMB_X18_Y6_N2; Fanout = 7; COMB Node = 'rtl~358'
        Info: 4: + IC(0.723 ns) + CELL(0.651 ns) = 4.483 ns; Loc. = LCCOMB_X19_Y6_N24; Fanout = 2; COMB Node = 'Select~5657'
        Info: 5: + IC(0.655 ns) + CELL(0.206 ns) = 5.344 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 9; COMB Node = 'sync_count[8]~262'
        Info: 6: + IC(0.331 ns) + CELL(0.855 ns) = 6.530 ns; Loc. = LCFF_X19_Y6_N19; Fanout = 3; REG Node = 'sync_count[8]'
        Info: Total cell delay = 2.999 ns ( 45.93 % )
        Info: Total interconnect delay = 3.531 ns ( 54.07 % )
Info: Slack time is 20.673 ns for clock "CLK_24MHZ" between source register "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]" and destination register "I2SAudioOut:I2SAO|local_left_sample[14]"
    Info: + Largest register to register requirement is 23.695 ns
        Info: + Setup relationship between source and destination is 20.345 ns
            Info: + Latch edge is 20.345 ns
                Info: Clock period of Destination clock "CLK_24MHZ" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 3.614 ns
            Info: + Shortest clock path from clock "CLK_24MHZ" to destination register is 11.760 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(6.505 ns) + CELL(0.970 ns) = 8.450 ns; Loc. = LCFF_X13_Y7_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(1.811 ns) + CELL(0.000 ns) = 10.261 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 11.760 ns; Loc. = LCFF_X13_Y8_N5; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|local_left_sample[14]'
                Info: Total cell delay = 2.611 ns ( 22.20 % )
                Info: Total interconnect delay = 9.149 ns ( 77.80 % )
            Info: - Longest clock path from clock "CLK_24MHZ" to source register is 8.146 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(6.505 ns) + CELL(0.666 ns) = 8.146 ns; Loc. = LCFF_X13_Y7_N23; Fanout = 19; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]'
                Info: Total cell delay = 1.641 ns ( 20.14 % )
                Info: Total interconnect delay = 6.505 ns ( 79.86 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.022 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N23; Fanout = 19; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]'
        Info: 2: + IC(0.469 ns) + CELL(0.624 ns) = 1.093 ns; Loc. = LCCOMB_X13_Y7_N0; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO|local_left_sample[15]~0'
        Info: 3: + IC(1.074 ns) + CELL(0.855 ns) = 3.022 ns; Loc. = LCFF_X13_Y8_N5; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|local_left_sample[14]'
        Info: Total cell delay = 1.479 ns ( 48.94 % )
        Info: Total interconnect delay = 1.543 ns ( 51.06 % )
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: Minimum slack time is 722 ps for clock "FX2_CLK" between source register "Rx_register[13]" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0"
    Info: + Shortest register to memory delay is 3.421 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y6_N25; Fanout = 1; REG Node = 'Rx_register[13]'
        Info: 2: + IC(3.291 ns) + CELL(0.130 ns) = 3.421 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0'
        Info: Total cell delay = 0.130 ns ( 3.80 % )
        Info: Total interconnect delay = 3.291 ns ( 96.20 % )
    Info: - Smallest register to memory requirement is 2.699 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.736 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination memory is 5.498 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 3; REG Node = 'FX2_SLRD~reg0'
                Info: 4: + IC(0.825 ns) + CELL(0.000 ns) = 3.890 ns; Loc. = CLKCTRL_G0; Fanout = 312; COMB Node = 'FX2_SLRD~reg0clkctrl'
                Info: 5: + IC(0.750 ns) + CELL(0.858 ns) = 5.498 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0'
                Info: Total cell delay = 2.968 ns ( 53.98 % )
                Info: Total interconnect delay = 2.530 ns ( 46.02 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.762 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.813 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X6_Y6_N25; Fanout = 1; REG Node = 'Rx_register[13]'
                Info: Total cell delay = 1.806 ns ( 65.39 % )
                Info: Total interconnect delay = 0.956 ns ( 34.61 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.267 ns
Info: Minimum slack time is 499 ps for clock "BCLK" between source register "AD_state[0]" and destination register "AD_state[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N5; Fanout = 33; REG Node = 'AD_state[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y8_N4; Fanout = 1; COMB Node = 'Select~5730'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y8_N5; Fanout = 33; REG Node = 'AD_state[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "BCLK" to destination register is 3.495 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(1.854 ns) + CELL(0.666 ns) = 3.495 ns; Loc. = LCFF_X24_Y8_N5; Fanout = 33; REG Node = 'AD_state[0]'
                Info: Total cell delay = 1.641 ns ( 46.95 % )
                Info: Total interconnect delay = 1.854 ns ( 53.05 % )
            Info: - Shortest clock path from clock "BCLK" to source register is 3.495 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(1.854 ns) + CELL(0.666 ns) = 3.495 ns; Loc. = LCFF_X24_Y8_N5; Fanout = 33; REG Node = 'AD_state[0]'
                Info: Total cell delay = 1.641 ns ( 46.95 % )
                Info: Total interconnect delay = 1.854 ns ( 53.05 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLK_24MHZ" between source register "TX_state[3]" and destination register "TX_state[3]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N27; Fanout = 8; REG Node = 'TX_state[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y5_N26; Fanout = 1; COMB Node = 'TX_state~115'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y5_N27; Fanout = 8; REG Node = 'TX_state[3]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK_24MHZ" to destination register is 11.765 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(6.505 ns) + CELL(0.970 ns) = 8.450 ns; Loc. = LCFF_X13_Y7_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(1.811 ns) + CELL(0.000 ns) = 10.261 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 11.765 ns; Loc. = LCFF_X21_Y5_N27; Fanout = 8; REG Node = 'TX_state[3]'
                Info: Total cell delay = 2.611 ns ( 22.19 % )
                Info: Total interconnect delay = 9.154 ns ( 77.81 % )
            Info: - Shortest clock path from clock "CLK_24MHZ" to source register is 11.765 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(6.505 ns) + CELL(0.970 ns) = 8.450 ns; Loc. = LCFF_X13_Y7_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(1.811 ns) + CELL(0.000 ns) = 10.261 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 11.765 ns; Loc. = LCFF_X21_Y5_N27; Fanout = 8; REG Node = 'TX_state[3]'
                Info: Total cell delay = 2.611 ns ( 22.19 % )
                Info: Total interconnect delay = 9.154 ns ( 77.81 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "RX_wait[2]" (data pin = "FX2_flags[0]", clock pin = "FX2_CLK") is 8.333 ns
    Info: + Longest pin to register delay is 11.149 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 3; PIN Node = 'FX2_flags[0]'
        Info: 2: + IC(6.253 ns) + CELL(0.202 ns) = 7.439 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 8; COMB Node = 'Select~5739'
        Info: 3: + IC(2.855 ns) + CELL(0.855 ns) = 11.149 ns; Loc. = LCFF_X25_Y6_N13; Fanout = 3; REG Node = 'RX_wait[2]'
        Info: Total cell delay = 2.041 ns ( 18.31 % )
        Info: Total interconnect delay = 9.108 ns ( 81.69 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "FX2_CLK" to destination register is 2.776 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'
        Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X25_Y6_N13; Fanout = 3; REG Node = 'RX_wait[2]'
        Info: Total cell delay = 1.806 ns ( 65.06 % )
        Info: Total interconnect delay = 0.970 ns ( 34.94 % )
Info: tco from clock "CLK_24MHZ" to destination pin "CDIN" through register "I2SAudioOut:I2SAO|outbit_o" is 17.276 ns
    Info: + Longest clock path from clock "CLK_24MHZ" to source register is 11.760 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
        Info: 2: + IC(6.505 ns) + CELL(0.970 ns) = 8.450 ns; Loc. = LCFF_X13_Y7_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
        Info: 3: + IC(1.811 ns) + CELL(0.000 ns) = 10.261 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
        Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 11.760 ns; Loc. = LCFF_X13_Y8_N27; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|outbit_o'
        Info: Total cell delay = 2.611 ns ( 22.20 % )
        Info: Total interconnect delay = 9.149 ns ( 77.80 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.212 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y8_N27; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|outbit_o'
        Info: 2: + IC(2.116 ns) + CELL(3.096 ns) = 5.212 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'CDIN'
        Info: Total cell delay = 3.096 ns ( 59.40 % )
        Info: Total interconnect delay = 2.116 ns ( 40.60 % )
Info: Longest tpd from source pin "FX2_flags[2]" to destination pin "LED[1]" is 11.626 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_5; Fanout = 6; PIN Node = 'FX2_flags[2]'
    Info: 2: + IC(7.355 ns) + CELL(3.276 ns) = 11.626 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED[1]'
    Info: Total cell delay = 4.271 ns ( 36.74 % )
    Info: Total interconnect delay = 7.355 ns ( 63.26 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT", clock pin = "CLK_24MHZ") is 4.795 ns
    Info: + Longest clock path from clock "CLK_24MHZ" to destination register is 11.766 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
        Info: 2: + IC(6.505 ns) + CELL(0.970 ns) = 8.450 ns; Loc. = LCFF_X13_Y7_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
        Info: 3: + IC(1.811 ns) + CELL(0.000 ns) = 10.261 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
        Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 11.766 ns; Loc. = LCFF_X22_Y5_N17; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 2.611 ns ( 22.19 % )
        Info: Total interconnect delay = 9.155 ns ( 77.81 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.277 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_117; Fanout = 1; PIN Node = 'CDOUT'
        Info: 2: + IC(5.978 ns) + CELL(0.206 ns) = 7.169 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.277 ns; Loc. = LCFF_X22_Y5_N17; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.299 ns ( 17.85 % )
        Info: Total interconnect delay = 5.978 ns ( 82.15 % )
Info: All timing requirements were met. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Mon Jul 24 22:38:02 2006
    Info: Elapsed time: 00:00:03


