vendor_name = ModelSim
source_file = 1, C:/Users/wyh/Desktop/test_all/test1/main.vhd
source_file = 1, C:/Users/wyh/Desktop/test_all/test1/db/test1.cbx.xml
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = test1
instance = comp, \output[0]~output\, output[0]~output, test1, 1
instance = comp, \output[1]~output\, output[1]~output, test1, 1
instance = comp, \output[2]~output\, output[2]~output, test1, 1
instance = comp, \output[3]~output\, output[3]~output, test1, 1
instance = comp, \output[4]~output\, output[4]~output, test1, 1
instance = comp, \output[5]~output\, output[5]~output, test1, 1
instance = comp, \output[6]~output\, output[6]~output, test1, 1
instance = comp, \output[7]~output\, output[7]~output, test1, 1
instance = comp, \input[2]~input\, input[2]~input, test1, 1
instance = comp, \input[1]~input\, input[1]~input, test1, 1
instance = comp, \input[0]~input\, input[0]~input, test1, 1
instance = comp, \Equal6~0\, Equal6~0, test1, 1
instance = comp, \Equal6~1\, Equal6~1, test1, 1
instance = comp, \Equal6~2\, Equal6~2, test1, 1
instance = comp, \Equal6~3\, Equal6~3, test1, 1
instance = comp, \Equal6~4\, Equal6~4, test1, 1
instance = comp, \output~0\, output~0, test1, 1
instance = comp, \Equal6~5\, Equal6~5, test1, 1
instance = comp, \output~1\, output~1, test1, 1
