memory[0] = 16'b1111111111111111; // NOP
memory[1] = 16'b1000000100000010; // LI r1 2
memory[2] = 16'b1000001000000011; // LI r2 3
memory[3] = 16'b1000001100000100; // LI r3 4
memory[4] = 16'b1101000101010000; // CMP r1 r2
memory[5] = 16'b1011100000000001; // BE 1
memory[6] = 16'b1100100100000000; // ADD r1 1
memory[7] = 16'b1101000101010000; // CMP r1 r2
memory[8] = 16'b1011100000000001; // BE 1
memory[9] = 16'b1100100100000000; // ADD r1 1
memory[10] = 16'b1101100101010000; // CMP r1 r3
memory[11] = 16'b1011100000000001; // BE 1
memory[12] = 16'b1110000100000000; // ADD r1 4
memory[13] = 16'b1100100011010000; // OUT r1
memory[14] = 16'b1100000011110000; // HLT
