# Verilog Projects

This repository contains my Verilog HDL design projects and testbenches created during my learning and practice.  
Each project demonstrates concepts in digital design, synthesis, and simulation.

## ðŸ”§ Tools Used
- Xilinx Vivado

## ðŸ§© Projects Included


## ðŸ“ˆ Goal
To strengthen my understanding of Verilog and digital design fundamentals, preparing for FPGA and VLSI roles.
