;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-121, 105
	JMN -800, -1
	JMP @403, 90
	JMP @403, 90
	SUB #83, 15
	SUB #83, 15
	SUB -207, <-120
	ADD -130, 1
	ADD -130, 1
	SUB #12, @200
	CMP #6, @72
	SUB #12, @200
	SUB @121, 103
	SUB @121, 103
	JMP @403, 90
	ADD <216, 50
	ADD <216, 50
	DJN 130, 9
	SLT 100, 108
	JMP @403, 90
	CMP @-127, 100
	SLT <13, 0
	CMP @-127, 100
	SUB #83, 15
	ADD 270, 60
	CMP @-127, 100
	CMP #1, <-1
	JMN -800, -1
	JMN -800, -1
	JMN -800, -1
	SLT 100, 108
	CMP -207, <-120
	CMP @-121, 105
	SUB @-127, 100
	SUB 3, @39
	ADD 130, 9
	JMP 130
	ADD 3, @31
	SUB 3, @39
	SUB 3, @39
	SPL 0, <-3
	CMP -207, <-120
	ADD 3, @31
	ADD 3, @31
	MOV -1, <-20
	MOV -7, <-20
	SUB @-121, 105
	JMN -800, -1
	ADD -130, 1
	JMP @403, 90
	SUB #83, 15
