<map id="include/triSYCL/vendor/Xilinx/acap/aie/shim_tile.hpp" name="include/triSYCL/vendor/Xilinx/acap/aie/shim_tile.hpp">
<area shape="rect" id="node1" title="Model of a shim tile between the AI array and the rest of the circuit." alt="" coords="127,5,283,61"/>
<area shape="rect" id="node2" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2device_2detail_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="127,109,283,165"/>
<area shape="rect" id="node3" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2accessor_8hpp.html" title="SYCL accessor for AIE tile device." alt="" coords="5,213,197,255"/>
<area shape="rect" id="node9" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="221,213,400,255"/>
<area shape="rect" id="node4" href="$triSYCL_2vendor_2Xilinx_2acap_2aie_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="127,303,283,344"/>
<area shape="rect" id="node5" href="$triSYCL_2vendor_2Xilinx_2acap_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="127,392,283,433"/>
<area shape="rect" id="node6" href="$triSYCL_2sycl_8hpp.html" title=" " alt="" coords="122,481,289,508"/>
<area shape="rect" id="node7" href="$CL_2sycl_8hpp.html" title="This is the main SYCL 1.2.1 interoperability header to expose triSYCL into the cl::sycl namespace." alt="" coords="54,556,191,583"/>
<area shape="rect" id="node8" href="$sycl_2sycl_8hpp.html" title="This is the SYCL extension header to expose triSYCL directly into the sycl namespace as expected by S..." alt="" coords="216,556,360,583"/>
</map>
