# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Actividad4.srcs/sources_1/new/dec7seg.vhd" \
"../../../../Actividad4.srcs/sim_1/new/dec7seg_tb.vhd" \

# Do not sort compile order
nosort
