(pcb C:\Users\mac.lian\Desktop\VGMPlayer\Hardware\VGMPlayer\VGMPlayer.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.1)-4")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  286825 -193415  -20525 -193415  -20525 -7425  286825 -7425
            286825 -193415)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 250.1)
      (clearance 250.1 (type default_smd))
      (clearance 62.5 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:CP_Axial_L18.0mm_D10.0mm_P25.00mm_Horizontal
      (place C11 63500 -19050 front 0 (PN 16uF))
      (place C27 41910 -21590 front 0 (PN 1uF))
      (place C17 160020 -149860 front 0 (PN 100uF))
      (place C28 83820 -17780 front 0 (PN 1uF))
      (place C6 113030 -12700 front 0 (PN 10uF))
      (place C12 234950 -161290 front 0 (PN 16uF))
    )
    (component Capacitor_THT:CP_Axial_L18.0mm_D10.0mm_P25.00mm_Horizontal::1
      (place C16 -19050 -68580 front 0 (PN 10uF))
      (place C18 260350 -59690 front 0 (PN 100uF))
      (place C15 26670 -48260 front 0 (PN 100uF))
      (place C7 255270 -127000 front 0 (PN 1uF))
      (place C14 198120 -67310 front 0 (PN 100uF))
      (place C5 107950 -173990 front 0 (PN 10uF))
      (place C2 118335 -91865 front 0 (PN 10uF))
    )
    (component Capacitor_THT:C_Axial_L17.0mm_D7.0mm_P20.00mm_Horizontal
      (place C21 204470 -186690 front 0 (PN 1000uF))
      (place C23 26670 -129540 front 90 (PN 1000uF))
    )
    (component Capacitor_THT:C_Axial_L17.0mm_D7.0mm_P20.00mm_Horizontal::1
      (place C22 176530 -167640 front 0 (PN 1000uF))
      (place C24 50800 -129540 front 90 (PN 1000uF))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U8 73660 -173990 front 0 (PN SN76489))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x20_P2.54mm_Vertical
      (place J3 63500 -140970 front 0 (PN Conn_01x20_Male))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x20_P2.54mm_Vertical::1
      (place J2 40640 -140970 front 0 (PN Conn_01x20_Male))
    )
    (component "Package_DIP:DIP-24_W15.24mm_Socket"
      (place U7 17780 -138430 front 0 (PN YM2612))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U1 44450 -140970 front 0 (PN STC8951))
    )
    (component "Connector_Audio:Jack_3.5mm_PJ31060-I_Horizontal"
      (place U6 212090 -156210 front 0 (PN AUDIOJACK))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical"
      (place U2 110490 -129540 front 0 (PN LD1117))
    )
    (component Capacitor_SMD:C_0805_2012Metric
      (place C1 75262.5 -97790 front 0 (PN 30pF))
      (place C4 121385 -58315 front 0 (PN 220pF))
      (place C25 114565 -58315 front 0 (PN 10nF))
      (place C19 117975 -56365 front 0 (PN 47nF))
      (place C9 82882.5 -90170 front 0 (PN 4.7nF))
      (place C13 66040 -101600 front 0 (PN 10nF))
      (place R14 121385 -60265 front 0 (PN 10))
      (place R11 117975 -62215 front 0 (PN 11k))
      (place R9 111525 -64165 front 0 (PN 10k))
      (place R5 97365 -82665 front 0 (PN 2.2k))
      (place R3 97365 -84615 front 0 (PN 2.2k))
      (place R1 121385 -62215 front 0 (PN 10k))
      (place R13 104140 -99060 front 0 (PN 10))
    )
    (component Capacitor_SMD:C_0805_2012Metric::1
      (place C3 114565 -60265 front 0 (PN 30pF))
      (place C26 117975 -58315 front 0 (PN 10nF))
      (place C20 121385 -56365 front 0 (PN 47nF))
      (place C8 114565 -56365 front 0 (PN 4.7nF))
      (place C10 69850 -96520 front 0 (PN 100nF))
      (place R6 117975 -60265 front 0 (PN 2.2k))
      (place R12 114565 -62215 front 0 (PN 11k))
      (place R10 108115 -64165 front 0 (PN 10k))
      (place R8 114935 -64165 front 0 (PN 51k))
      (place R4 100775 -82665 front 0 (PN 2.2k))
      (place R2 118345 -64165 front 0 (PN 2.2k))
      (place R7 74930 -90170 front 0 (PN 51k))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x04_P2.54mm_Vertical
      (place U5 166370 -118110 front 0 (PN OLED_128_64_I2C))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x04_P2.54mm_Vertical::1
      (place U11 212090 -24130 front 270 (PN "HC-06"))
    )
    (component "Connector_USB:USB_Mini-B_Lumberg_2486_01_Horizontal"
      (place J1 90170 -135890 front 0 (PN USB_B_Mini))
    )
    (component "Crystal:Crystal_HC49-4H_Vertical"
      (place Y1 99285 -78865 front 0 (PN 11.0592MHz))
    )
    (component "Jumper:SolderJumper-2_P1.3mm_Bridged_RoundedPad1.0x1.5mm"
      (place JP1 114300 -135890 front 180 (PN SolderJumper_2_Bridged))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket"
      (place U4 193040 -113030 front 0 (PN LM386))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket::1"
      (place U3 180340 -127000 front 0 (PN LM386))
    )
    (component "Package_SO:MSOP-8_3x3mm_P0.65mm"
      (place U10 109635 -61015 front 0 (PN LTC6903))
    )
    (component "Package_SO:MSOP-8_3x3mm_P0.65mm::1"
      (place U9 78740 -53340 front 0 (PN LTC6903))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 67310 -140970 front 270 (PN R_Network08))
    )
  )
  (library
    (image Capacitor_THT:CP_Axial_L18.0mm_D10.0mm_P25.00mm_Horizontal
      (outline (path signal 50  26450 5250  -1450 5250))
      (outline (path signal 50  26450 -5250  26450 5250))
      (outline (path signal 50  -1450 -5250  26450 -5250))
      (outline (path signal 50  -1450 5250  -1450 -5250))
      (outline (path signal 120  23560 0  21620 0))
      (outline (path signal 120  1440 0  3380 0))
      (outline (path signal 120  6980 -5120  21620 -5120))
      (outline (path signal 120  6080 -4220  6980 -5120))
      (outline (path signal 120  5180 -5120  6080 -4220))
      (outline (path signal 120  3380 -5120  5180 -5120))
      (outline (path signal 120  6980 5120  21620 5120))
      (outline (path signal 120  6080 4220  6980 5120))
      (outline (path signal 120  5180 5120  6080 4220))
      (outline (path signal 120  3380 5120  5180 5120))
      (outline (path signal 120  21620 5120  21620 -5120))
      (outline (path signal 120  3380 5120  3380 -5120))
      (outline (path signal 120  2180 3500  2180 1700))
      (outline (path signal 120  1280 2600  3080 2600))
      (outline (path signal 100  6100 900  6100 -900))
      (outline (path signal 100  5200 0  7000 0))
      (outline (path signal 100  25000 0  21500 0))
      (outline (path signal 100  0 0  3500 0))
      (outline (path signal 100  6980 -5000  21500 -5000))
      (outline (path signal 100  6080 -4100  6980 -5000))
      (outline (path signal 100  5180 -5000  6080 -4100))
      (outline (path signal 100  3500 -5000  5180 -5000))
      (outline (path signal 100  6980 5000  21500 5000))
      (outline (path signal 100  6080 4100  6980 5000))
      (outline (path signal 100  5180 5000  6080 4100))
      (outline (path signal 100  3500 5000  5180 5000))
      (outline (path signal 100  21500 5000  21500 -5000))
      (outline (path signal 100  3500 5000  3500 -5000))
      (pin Oval[A]Pad_2400x2400_um 2 25000 0)
      (pin Rect[A]Pad_2400x2400_um 1 0 0)
    )
    (image Capacitor_THT:CP_Axial_L18.0mm_D10.0mm_P25.00mm_Horizontal::1
      (outline (path signal 100  3500 5000  3500 -5000))
      (outline (path signal 100  21500 5000  21500 -5000))
      (outline (path signal 100  3500 5000  5180 5000))
      (outline (path signal 100  5180 5000  6080 4100))
      (outline (path signal 100  6080 4100  6980 5000))
      (outline (path signal 100  6980 5000  21500 5000))
      (outline (path signal 100  3500 -5000  5180 -5000))
      (outline (path signal 100  5180 -5000  6080 -4100))
      (outline (path signal 100  6080 -4100  6980 -5000))
      (outline (path signal 100  6980 -5000  21500 -5000))
      (outline (path signal 100  0 0  3500 0))
      (outline (path signal 100  25000 0  21500 0))
      (outline (path signal 100  5200 0  7000 0))
      (outline (path signal 100  6100 900  6100 -900))
      (outline (path signal 120  1280 2600  3080 2600))
      (outline (path signal 120  2180 3500  2180 1700))
      (outline (path signal 120  3380 5120  3380 -5120))
      (outline (path signal 120  21620 5120  21620 -5120))
      (outline (path signal 120  3380 5120  5180 5120))
      (outline (path signal 120  5180 5120  6080 4220))
      (outline (path signal 120  6080 4220  6980 5120))
      (outline (path signal 120  6980 5120  21620 5120))
      (outline (path signal 120  3380 -5120  5180 -5120))
      (outline (path signal 120  5180 -5120  6080 -4220))
      (outline (path signal 120  6080 -4220  6980 -5120))
      (outline (path signal 120  6980 -5120  21620 -5120))
      (outline (path signal 120  1440 0  3380 0))
      (outline (path signal 120  23560 0  21620 0))
      (outline (path signal 50  -1450 5250  -1450 -5250))
      (outline (path signal 50  -1450 -5250  26450 -5250))
      (outline (path signal 50  26450 -5250  26450 5250))
      (outline (path signal 50  26450 5250  -1450 5250))
      (pin Rect[A]Pad_2400x2400_um 1 0 0)
      (pin Oval[A]Pad_2400x2400_um 2 25000 0)
    )
    (image Capacitor_THT:C_Axial_L17.0mm_D7.0mm_P20.00mm_Horizontal
      (outline (path signal 50  21050 3750  -1050 3750))
      (outline (path signal 50  21050 -3750  21050 3750))
      (outline (path signal 50  -1050 -3750  21050 -3750))
      (outline (path signal 50  -1050 3750  -1050 -3750))
      (outline (path signal 120  18960 0  18620 0))
      (outline (path signal 120  1040 0  1380 0))
      (outline (path signal 120  18620 3620  1380 3620))
      (outline (path signal 120  18620 -3620  18620 3620))
      (outline (path signal 120  1380 -3620  18620 -3620))
      (outline (path signal 120  1380 3620  1380 -3620))
      (outline (path signal 100  20000 0  18500 0))
      (outline (path signal 100  0 0  1500 0))
      (outline (path signal 100  18500 3500  1500 3500))
      (outline (path signal 100  18500 -3500  18500 3500))
      (outline (path signal 100  1500 -3500  18500 -3500))
      (outline (path signal 100  1500 3500  1500 -3500))
      (pin Oval[A]Pad_1600x1600_um 2 20000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Axial_L17.0mm_D7.0mm_P20.00mm_Horizontal::1
      (outline (path signal 100  1500 3500  1500 -3500))
      (outline (path signal 100  1500 -3500  18500 -3500))
      (outline (path signal 100  18500 -3500  18500 3500))
      (outline (path signal 100  18500 3500  1500 3500))
      (outline (path signal 100  0 0  1500 0))
      (outline (path signal 100  20000 0  18500 0))
      (outline (path signal 120  1380 3620  1380 -3620))
      (outline (path signal 120  1380 -3620  18620 -3620))
      (outline (path signal 120  18620 -3620  18620 3620))
      (outline (path signal 120  18620 3620  1380 3620))
      (outline (path signal 120  1040 0  1380 0))
      (outline (path signal 120  18960 0  18620 0))
      (outline (path signal 50  -1050 3750  -1050 -3750))
      (outline (path signal 50  -1050 -3750  21050 -3750))
      (outline (path signal 50  21050 -3750  21050 3750))
      (outline (path signal 50  21050 3750  -1050 3750))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 20000 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x20_P2.54mm_Vertical
      (outline (path signal 50  -1800 -50000  -1800 1800))
      (outline (path signal 50  1750 -50000  -1800 -50000))
      (outline (path signal 50  1750 1800  1750 -50000))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -49590))
      (outline (path signal 120  -1330 -49590  1330 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -49530  -1270 1270))
      (outline (path signal 100  1270 -49530  -1270 -49530))
      (outline (path signal 100  1270 635  1270 -49530))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x20_P2.54mm_Vertical::1
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -49530))
      (outline (path signal 100  1270 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  -1330 -49590  1330 -49590))
      (outline (path signal 120  1330 -1270  1330 -49590))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -50000))
      (outline (path signal 50  1750 -50000  -1800 -50000))
      (outline (path signal 50  -1800 -50000  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
    )
    (image "Package_DIP:DIP-24_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  16510 -29270))
      (outline (path signal 100  16510 -29270  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  16570 -29330))
      (outline (path signal 120  16570 -29330  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  16800 -29550))
      (outline (path signal 50  16800 -29550  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "Connector_Audio:Jack_3.5mm_PJ31060-I_Horizontal"
      (outline (path signal 120  -4900 3400  -3200 3400))
      (outline (path signal 120  -3200 5300  -4900 5300))
      (outline (path signal 120  3200 -3100  3200 -3450))
      (outline (path signal 120  3200 3350  3200 -1100))
      (outline (path signal 120  -3200 5300  -3200 7200))
      (outline (path signal 120  -3200 7200  -2600 7200))
      (outline (path signal 120  -2600 7200  -2600 9200))
      (outline (path signal 120  -2600 9200  2600 9200))
      (outline (path signal 120  2600 9200  2600 7200))
      (outline (path signal 120  2600 7200  3200 7200))
      (outline (path signal 120  3200 7200  3200 5350))
      (outline (path signal 120  -3200 2550  -3200 3400))
      (outline (path signal 120  -3200 -2500  -3200 700))
      (outline (path signal 120  1300 -5000  -3200 -5000))
      (outline (path signal 120  -3200 -5000  -3200 -4400))
      (outline (path signal 100  3100 -4850  -3100 -4850))
      (outline (path signal 100  -3100 7150  -3100 -4850))
      (outline (path signal 100  3100 7150  3100 -4850))
      (outline (path signal 100  -2500 7150  -3100 7150))
      (outline (path signal 100  2500 7150  3100 7150))
      (outline (path signal 100  2500 7150  2500 9150))
      (outline (path signal 100  2500 9150  -2500 9150))
      (outline (path signal 100  -2500 9150  -2500 7150))
      (outline (path signal 50  -5400 9650  5850 9650))
      (outline (path signal 50  -5400 9650  -5400 -5600))
      (outline (path signal 50  5850 -5600  5850 9650))
      (outline (path signal 50  5850 -5600  -5400 -5600))
      (outline (path signal 120  -2100 4300  -2173.22 4123.22  -2350 4050  -2526.78 4123.22
            -2600 4300  -2526.78 4476.78  -2350 4550  -2173.22 4476.78  -2100 4300))
      (pin Rect[T]Pad_2500x1500_um 6 -3650 -3450)
      (pin Rect[T]Pad_2500x1500_um 3 -3650 1650)
      (pin Rect[T]Pad_2500x1500_um 1 -3650 4350)
      (pin Rect[T]Pad_3400x1500_um 5 3200 -4350)
      (pin Rect[T]Pad_2500x1500_um 2 3650 -2150)
      (pin Rect[T]Pad_3400x1500_um 4 3000 4350)
      (keepout "" (circle F.Cu 1500 0 -3350))
      (keepout "" (circle B.Cu 1500 0 -3350))
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical"
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  7790 3400  -2710 3400))
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric
      (outline (path signal 100  -1000 -600  -1000 600))
      (outline (path signal 100  -1000 600  1000 600))
      (outline (path signal 100  1000 600  1000 -600))
      (outline (path signal 100  1000 -600  -1000 -600))
      (outline (path signal 120  -258.578 710  258.578 710))
      (outline (path signal 120  -258.578 -710  258.578 -710))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (pin RoundRect[T]Pad_975x1400_244.678_um 1 -937.5 0)
      (pin RoundRect[T]Pad_975x1400_244.678_um 2 937.5 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric::1
      (outline (path signal 50  1680 -950  -1680 -950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 120  -258.578 -710  258.578 -710))
      (outline (path signal 120  -258.578 710  258.578 710))
      (outline (path signal 100  1000 -600  -1000 -600))
      (outline (path signal 100  1000 600  1000 -600))
      (outline (path signal 100  -1000 600  1000 600))
      (outline (path signal 100  -1000 -600  -1000 600))
      (pin RoundRect[T]Pad_975x1400_244.678_um 2 937.5 0)
      (pin RoundRect[T]Pad_975x1400_244.678_um 1 -937.5 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x04_P2.54mm_Vertical
      (outline (path signal 50  -1800 -9400  -1800 1800))
      (outline (path signal 50  1750 -9400  -1800 -9400))
      (outline (path signal 50  1750 1800  1750 -9400))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -8890  -1270 1270))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  1270 635  1270 -8890))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x04_P2.54mm_Vertical::1
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -9400))
      (outline (path signal 50  1750 -9400  -1800 -9400))
      (outline (path signal 50  -1800 -9400  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image "Connector_USB:USB_Mini-B_Lumberg_2486_01_Horizontal"
      (outline (path signal 50  2350 4200  -2350 4200))
      (outline (path signal 50  2350 3950  2350 4200))
      (outline (path signal 50  4350 -1500  5950 -1500))
      (outline (path signal 50  4350 -4200  5950 -4200))
      (outline (path signal 50  4350 -6350  4350 -4200))
      (outline (path signal 120  3910 -5910  -3910 -5910))
      (outline (path signal 100  -1600 2850  -1250 3350))
      (outline (path signal 120  -2110 3410  -2110 3840))
      (outline (path signal 120  3910 -5910  3910 -3960))
      (outline (path signal 120  3910 -1740  3910 1490))
      (outline (path signal 120  2110 3410  3190 3410))
      (outline (path signal 120  -3190 3410  -2110 3410))
      (outline (path signal 120  -3910 -1740  -3910 1490))
      (outline (path signal 120  -3910 -5910  -3910 -3960))
      (outline (path signal 100  3850 -5850  3850 3350))
      (outline (path signal 100  -3850 -5850  3850 -5850))
      (outline (path signal 100  -3850 3350  -3850 -5850))
      (outline (path signal 100  -3850 3350  3850 3350))
      (outline (path signal 50  -4350 -6350  4350 -6350))
      (outline (path signal 50  5950 3950  2350 3950))
      (outline (path signal 50  5950 -1500  5950 -4200))
      (outline (path signal 100  -1950 3350  -1600 2850))
      (outline (path signal 50  4350 1250  4350 -1500))
      (outline (path signal 50  4350 1250  5950 1250))
      (outline (path signal 50  5950 3950  5950 1250))
      (outline (path signal 50  -2350 3950  -2350 4200))
      (outline (path signal 50  -5950 3950  -2350 3950))
      (outline (path signal 50  -5950 3950  -5950 1250))
      (outline (path signal 50  -4350 1250  -5950 1250))
      (outline (path signal 50  -4350 1250  -4350 -1500))
      (outline (path signal 50  -4350 -1500  -5950 -1500))
      (outline (path signal 50  -5950 -1500  -5950 -4200))
      (outline (path signal 50  -4350 -4200  -5950 -4200))
      (outline (path signal 50  -4350 -6350  -4350 -4200))
      (pin Rect[T]Pad_500x2000_um 1 -1600 2700)
      (pin Rect[T]Pad_500x2000_um 2 -800 2700)
      (pin Rect[T]Pad_500x2000_um 3 0 2700)
      (pin Rect[T]Pad_500x2000_um 4 800 2700)
      (pin Rect[T]Pad_500x2000_um 5 1600 2700)
      (pin Rect[T]Pad_2000x1700_um 6 -4450 2600)
      (pin Rect[T]Pad_2000x1700_um 6@1 -4450 -2850)
      (pin Rect[T]Pad_2000x1700_um 6@2 4450 2600)
      (pin Rect[T]Pad_2000x1700_um 6@3 4450 -2850)
      (keepout "" (circle F.Cu 1000 -2200 0))
      (keepout "" (circle B.Cu 1000 -2200 0))
      (keepout "" (circle F.Cu 1000 2200 0))
      (keepout "" (circle B.Cu 1000 2200 0))
    )
    (image "Crystal:Crystal_HC49-4H_Vertical"
      (outline (path signal 100  -760 2325  5640 2325))
      (outline (path signal 100  -760 -2325  5640 -2325))
      (outline (path signal 100  -560 2000  5440 2000))
      (outline (path signal 100  -560 -2000  5440 -2000))
      (outline (path signal 120  -760 2525  5640 2525))
      (outline (path signal 120  -760 -2525  5640 -2525))
      (outline (path signal 50  -3600 2800  -3600 -2800))
      (outline (path signal 50  -3600 -2800  8500 -2800))
      (outline (path signal 50  8500 -2800  8500 2800))
      (outline (path signal 50  8500 2800  -3600 2800))
      (pin Round[A]Pad_1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 4880 0)
    )
    (image "Jumper:SolderJumper-2_P1.3mm_Bridged_RoundedPad1.0x1.5mm"
      (outline (path signal 120  -1400 -300  -1400 300))
      (outline (path signal 120  700 -1000  -700 -1000))
      (outline (path signal 120  1400 300  1400 -300))
      (outline (path signal 120  -700 1000  700 1000))
      (outline (path signal 50  -1650 1250  1650 1250))
      (outline (path signal 50  -1650 1250  -1650 -1250))
      (outline (path signal 50  1650 -1250  1650 1250))
      (outline (path signal 50  1650 -1250  -1650 -1250))
      (pin Cust[T]Pad_1000x500_1400x_1500_25_um 1 -650 0)
      (pin Cust[T]Pad_1000x500_1000x_1500_23_um 2 650 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image "Package_SO:MSOP-8_3x3mm_P0.65mm"
      (outline (path signal 150  -1675 1500  -2925 1500))
      (outline (path signal 150  -1675 -1675  1675 -1675))
      (outline (path signal 150  -1675 1675  1675 1675))
      (outline (path signal 150  -1675 -1675  -1675 -1425))
      (outline (path signal 150  1675 -1675  1675 -1425))
      (outline (path signal 150  1675 1675  1675 1425))
      (outline (path signal 150  -1675 1675  -1675 1500))
      (outline (path signal 50  -3200 -1850  3200 -1850))
      (outline (path signal 50  -3200 1850  3200 1850))
      (outline (path signal 50  3200 1850  3200 -1850))
      (outline (path signal 50  -3200 1850  -3200 -1850))
      (outline (path signal 150  -1500 500  -500 1500))
      (outline (path signal 150  -1500 -1500  -1500 500))
      (outline (path signal 150  1500 -1500  -1500 -1500))
      (outline (path signal 150  1500 1500  1500 -1500))
      (outline (path signal 150  -500 1500  1500 1500))
      (pin Rect[T]Pad_1450x450_um 8 2200 975)
      (pin Rect[T]Pad_1450x450_um 7 2200 325)
      (pin Rect[T]Pad_1450x450_um 6 2200 -325)
      (pin Rect[T]Pad_1450x450_um 5 2200 -975)
      (pin Rect[T]Pad_1450x450_um 4 -2200 -975)
      (pin Rect[T]Pad_1450x450_um 3 -2200 -325)
      (pin Rect[T]Pad_1450x450_um 2 -2200 325)
      (pin Rect[T]Pad_1450x450_um 1 -2200 975)
    )
    (image "Package_SO:MSOP-8_3x3mm_P0.65mm::1"
      (outline (path signal 150  -500 1500  1500 1500))
      (outline (path signal 150  1500 1500  1500 -1500))
      (outline (path signal 150  1500 -1500  -1500 -1500))
      (outline (path signal 150  -1500 -1500  -1500 500))
      (outline (path signal 150  -1500 500  -500 1500))
      (outline (path signal 50  -3200 1850  -3200 -1850))
      (outline (path signal 50  3200 1850  3200 -1850))
      (outline (path signal 50  -3200 1850  3200 1850))
      (outline (path signal 50  -3200 -1850  3200 -1850))
      (outline (path signal 150  -1675 1675  -1675 1500))
      (outline (path signal 150  1675 1675  1675 1425))
      (outline (path signal 150  1675 -1675  1675 -1425))
      (outline (path signal 150  -1675 -1675  -1675 -1425))
      (outline (path signal 150  -1675 1675  1675 1675))
      (outline (path signal 150  -1675 -1675  1675 -1675))
      (outline (path signal 150  -1675 1500  -2925 1500))
      (pin Rect[T]Pad_1450x450_um 1 -2200 975)
      (pin Rect[T]Pad_1450x450_um 2 -2200 325)
      (pin Rect[T]Pad_1450x450_um 3 -2200 -325)
      (pin Rect[T]Pad_1450x450_um 4 -2200 -975)
      (pin Rect[T]Pad_1450x450_um 5 2200 -975)
      (pin Rect[T]Pad_1450x450_um 6 2200 -325)
      (pin Rect[T]Pad_1450x450_um 7 2200 325)
      (pin Rect[T]Pad_1450x450_um 8 2200 975)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x2400_um
      (shape (path F.Cu 2400  0 0  0 0))
      (shape (path B.Cu 2400  0 0  0 0))
      (attach off)
    )
    (padstack Cust[T]Pad_1000x500_1400x_1500_25_um
      (shape (polygon F.Cu 0  -500 250  -497.592 299.009  -478.47 395.142  -440.961 485.698
            -386.505 567.197  -317.197 636.505  -235.698 690.961  -145.142 728.47
            -49.009 747.592  0 750  500 750  900 300  900 -300  500 -750
            0 -750  -49.009 -747.592  -145.142 -728.47  -235.698 -690.961
            -317.197 -636.505  -386.505 -567.197  -440.961 -485.698  -478.47 -395.142
            -497.592 -299.009  -500 -250  -500 250))
      (attach off)
    )
    (padstack Cust[T]Pad_1000x500_1000x_1500_23_um
      (shape (polygon F.Cu 0  -500 750  0 750  49.009 747.592  145.142 728.47  235.698 690.961
            317.197 636.505  386.505 567.197  440.961 485.698  478.47 395.142
            497.592 299.009  500 250  500 -250  497.592 -299.009  478.47 -395.142
            440.961 -485.698  386.505 -567.197  317.197 -636.505  235.698 -690.961
            145.142 -728.47  49.009 -747.592  0 -750  -500 -750  -500 750))
      (attach off)
    )
    (padstack RoundRect[T]Pad_975x1400_244.678_um
      (shape (polygon F.Cu 0  286.238 697.211  327.435 686.172  366.089 668.147  401.026 643.684
            431.184 613.526  455.647 578.589  473.672 539.935  484.711 498.738
            488.428 456.25  488.428 -456.25  484.711 -498.738  473.672 -539.935
            455.647 -578.589  431.184 -613.526  401.026 -643.684  366.089 -668.147
            327.435 -686.172  286.238 -697.211  243.75 -700.928  -243.75 -700.928
            -286.238 -697.211  -327.435 -686.172  -366.089 -668.147  -401.026 -643.684
            -431.184 -613.526  -455.647 -578.589  -473.672 -539.935  -484.711 -498.738
            -488.428 -456.25  -488.428 456.25  -484.711 498.738  -473.672 539.935
            -455.647 578.589  -431.184 613.526  -401.026 643.684  -366.089 668.147
            -327.435 686.172  -286.238 697.211  -243.75 700.928  243.75 700.928
            286.238 697.211))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x1700_um
      (shape (rect F.Cu -1000 -850 1000 850))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x2400_um
      (shape (rect F.Cu -1200 -1200 1200 1200))
      (shape (rect B.Cu -1200 -1200 1200 1200))
      (attach off)
    )
    (padstack Rect[T]Pad_2500x1500_um
      (shape (rect F.Cu -1250 -750 1250 750))
      (attach off)
    )
    (padstack Rect[T]Pad_3400x1500_um
      (shape (rect F.Cu -1700 -750 1700 750))
      (attach off)
    )
    (padstack Rect[T]Pad_500x2000_um
      (shape (rect F.Cu -250 -1000 250 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_1450x450_um
      (shape (rect F.Cu -725 -225 725 225))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins C16-1 C27-1 C15-1 C28-1 C14-1 C23-1 C24-1 U8-16 J3-1 U7-22 U7-23 U1-31
        U1-40 U2-2 C26-2 C25-2 C13-1 C2-1 U5-2 U11-1 JP1-2 U4-6 U3-6 U10-8 U10-7 U9-7
        U9-8 RN1-1)
    )
    (net I2C_SCK
      (pins J3-2 U1-39 U5-3 RN1-2)
    )
    (net I2C_SDA
      (pins J3-3 U1-38 U5-4 RN1-3)
    )
    (net SN_WR
      (pins U8-5 J3-4 U1-37 RN1-4)
    )
    (net P0.3
      (pins J3-5 U1-36 RN1-5)
    )
    (net P0.4
      (pins J3-6 U1-35 RN1-6)
    )
    (net P0.5
      (pins J3-7 U1-34 RN1-7)
    )
    (net P0.6
      (pins J3-8 U1-33 RN1-8)
    )
    (net P0.7
      (pins J3-9 U1-32 RN1-9)
    )
    (net "Net-(C19-Pad1)"
      (pins C19-1 R13-1)
    )
    (net GND
      (pins C16-2 C27-2 C18-2 C17-2 C15-2 C28-2 C14-2 C23-2 C24-2 U8-6 U8-8 J2-20
        U7-1 U7-19 U7-12 U1-20 U6-1 U2-1 C1-1 C3-1 C4-2 C26-1 C25-1 C10-1 C13-2 U5-1
        U11-2 J1-5 U4-4 U4-2 U3-2 U3-4 U10-1 U9-1 R14-2 R4-1 R3-1 R2-1 R1-2 R13-2)
    )
    (net "Net-(C7-Pad2)"
      (pins C7-2 R8-2 R7-2)
    )
    (net "Net-(C9-Pad1)"
      (pins C9-1 R6-1 R10-2 R7-1)
    )
    (net "Net-(C2-Pad2)"
      (pins U1-9 C2-2 R1-1)
    )
    (net SN_OUT
      (pins C7-1 U8-7 C4-1 R2-2)
    )
    (net YM_MOL
      (pins C5-1 U7-21 R3-2)
    )
    (net YM_MOR
      (pins C6-1 U7-20 R4-2)
    )
    (net "Net-(C8-Pad1)"
      (pins C8-1 R9-2 R8-1 R5-1)
    )
    (net "Net-(C5-Pad2)"
      (pins C5-2 R5-2)
    )
    (net "Net-(C8-Pad2)"
      (pins C8-2 R11-2 R9-1)
    )
    (net "Net-(C9-Pad2)"
      (pins C9-2 R12-2 R10-1)
    )
    (net "Net-(C11-Pad1)"
      (pins C11-1 R11-1)
    )
    (net "Net-(C12-Pad1)"
      (pins C12-1 R12-1)
    )
    (net "Net-(C20-Pad1)"
      (pins C20-1 R14-1)
    )
    (net "Net-(C6-Pad2)"
      (pins C6-2 R6-2)
    )
    (net IIC_SDA
      (pins U10-2 U9-2)
    )
    (net IIC_SCK
      (pins U10-3 U9-3)
    )
    (net YM_CLK_CS
      (pins U9-4)
    )
    (net "Net-(U9-Pad5)"
      (pins U9-5)
    )
    (net "Net-(U7-Pad24)"
      (pins U7-24 U9-6)
    )
    (net "Net-(U10-Pad6)"
      (pins U8-14 U10-6)
    )
    (net "Net-(U10-Pad5)"
      (pins U10-5)
    )
    (net SN_CLK_CS
      (pins U10-4)
    )
    (net "Net-(U3-Pad1)"
      (pins U3-1)
    )
    (net "Net-(C19-Pad2)"
      (pins C21-1 C19-2 U3-5)
    )
    (net "Net-(C11-Pad2)"
      (pins C11-2 U3-3)
    )
    (net "Net-(C17-Pad1)"
      (pins C17-1 U3-7)
    )
    (net "Net-(U3-Pad8)"
      (pins U3-8)
    )
    (net "Net-(U4-Pad8)"
      (pins U4-8)
    )
    (net "Net-(C18-Pad1)"
      (pins C18-1 U4-7)
    )
    (net "Net-(C12-Pad2)"
      (pins C12-2 U4-3)
    )
    (net "Net-(C20-Pad2)"
      (pins C22-1 C20-2 U4-5)
    )
    (net "Net-(U4-Pad1)"
      (pins U4-1)
    )
    (net YM_D0
      (pins J2-1 U7-2 U1-1)
    )
    (net SN_D0
      (pins U8-10 J3-20 U1-21)
    )
    (net YM_D1
      (pins J2-2 U7-3 U1-2)
    )
    (net SN_D1
      (pins U8-11 J3-19 U1-22)
    )
    (net YM_D2
      (pins J2-3 U7-4 U1-3)
    )
    (net SN_D2
      (pins U8-12 J3-18 U1-23)
    )
    (net YM_D3
      (pins J2-4 U7-5 U1-4)
    )
    (net SN_D3
      (pins U8-13 J3-17 U1-24)
    )
    (net YM_D4
      (pins J2-5 U7-6 U1-5)
    )
    (net SN_D4
      (pins U8-15 J3-16 U1-25)
    )
    (net YM_D5
      (pins J2-6 U7-7 U1-6)
    )
    (net SN_D5
      (pins U8-1 J3-15 U1-26)
    )
    (net YM_D6
      (pins J2-7 U7-8 U1-7)
    )
    (net SN_D6
      (pins U8-2 J3-14 U1-27)
    )
    (net YM_D7
      (pins J2-8 U7-9 U1-8)
    )
    (net SN_D7
      (pins U8-3 J3-13 U1-28)
    )
    (net "Net-(U1-Pad29)"
      (pins U1-29)
    )
    (net RXD
      (pins J2-10 U1-10 U11-3)
    )
    (net "Net-(U1-Pad30)"
      (pins U1-30)
    )
    (net TXD
      (pins J2-11 U1-11 U11-4)
    )
    (net YM_CS
      (pins J2-12 U7-14 U1-12)
    )
    (net YM_WR
      (pins J2-13 U7-15 U1-13)
    )
    (net YM_RD
      (pins J2-14 U7-16 U1-14)
    )
    (net YM_A0
      (pins J2-15 U7-17 U1-15)
    )
    (net YM_A1
      (pins J2-16 U7-18 U1-16)
    )
    (net YM_IC
      (pins J2-17 U7-11 U1-17)
    )
    (net "Net-(C1-Pad2)"
      (pins U1-18 C1-2 Y1-1)
    )
    (net "Net-(C3-Pad2)"
      (pins U1-19 C3-2 Y1-2)
    )
    (net IRQ
      (pins U7-13)
    )
    (net "Net-(U7-Pad10)"
      (pins U7-10)
    )
    (net "Net-(U8-Pad9)"
      (pins U8-9)
    )
    (net READY
      (pins U8-4)
    )
    (net +5V
      (pins U2-3 C10-2 J1-1 JP1-1)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6 J1-6@1 J1-6@2 J1-6@3)
    )
    (net "Net-(U6-Pad4)"
      (pins U6-4)
    )
    (net "Net-(U6-Pad5)"
      (pins U6-5)
    )
    (net "Net-(C21-Pad2)"
      (pins C21-2 U6-2)
    )
    (net "Net-(C22-Pad2)"
      (pins C22-2 U6-3)
    )
    (net "Net-(U6-Pad6)"
      (pins U6-6)
    )
    (net "Net-(J2-Pad9)"
      (pins J2-9)
    )
    (net "Net-(J2-Pad18)"
      (pins J2-18)
    )
    (net "Net-(J2-Pad19)"
      (pins J2-19)
    )
    (net "Net-(J3-Pad12)"
      (pins J3-12)
    )
    (net "Net-(J3-Pad11)"
      (pins J3-11)
    )
    (net "Net-(J3-Pad10)"
      (pins J3-10)
    )
    (class kicad_default "" +5V GND I2C_SCK I2C_SDA IIC_SCK IIC_SDA IRQ "Net-(C1-Pad2)"
      "Net-(C11-Pad1)" "Net-(C11-Pad2)" "Net-(C12-Pad1)" "Net-(C12-Pad2)"
      "Net-(C17-Pad1)" "Net-(C18-Pad1)" "Net-(C19-Pad1)" "Net-(C19-Pad2)"
      "Net-(C2-Pad2)" "Net-(C20-Pad1)" "Net-(C20-Pad2)" "Net-(C21-Pad2)" "Net-(C22-Pad2)"
      "Net-(C3-Pad2)" "Net-(C5-Pad2)" "Net-(C6-Pad2)" "Net-(C7-Pad2)" "Net-(C8-Pad1)"
      "Net-(C8-Pad2)" "Net-(C9-Pad1)" "Net-(C9-Pad2)" "Net-(J1-Pad2)" "Net-(J1-Pad3)"
      "Net-(J1-Pad4)" "Net-(J1-Pad6)" "Net-(J2-Pad18)" "Net-(J2-Pad19)" "Net-(J2-Pad9)"
      "Net-(J3-Pad10)" "Net-(J3-Pad11)" "Net-(J3-Pad12)" "Net-(U1-Pad29)"
      "Net-(U1-Pad30)" "Net-(U10-Pad5)" "Net-(U10-Pad6)" "Net-(U3-Pad1)" "Net-(U3-Pad8)"
      "Net-(U4-Pad1)" "Net-(U4-Pad8)" "Net-(U6-Pad4)" "Net-(U6-Pad5)" "Net-(U6-Pad6)"
      "Net-(U7-Pad10)" "Net-(U7-Pad24)" "Net-(U8-Pad9)" "Net-(U9-Pad5)" P0.3
      P0.4 P0.5 P0.6 P0.7 READY RXD SN_CLK_CS SN_D0 SN_D1 SN_D2 SN_D3 SN_D4
      SN_D5 SN_D6 SN_D7 SN_OUT SN_WR TXD VCC YM_A0 YM_A1 YM_CLK_CS YM_CS YM_D0
      YM_D1 YM_D2 YM_D3 YM_D4 YM_D5 YM_D6 YM_D7 YM_IC YM_MOL YM_MOR YM_RD
      YM_WR
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 250.1)
      )
    )
  )
  (wiring
  )
)
