<module name="SA3_SS0_DMSS_ECCAGGR_0_ECCAGGR_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="__ECCAGGR_CFG__REGS_aggr_revision" acronym="__ECCAGGR_CFG__REGS_aggr_revision" offset="0x0" width="32" description="Revision parameters">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x1696" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x7" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor version" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_ecc_vector" acronym="__ECCAGGR_CFG__REGS_ecc_vector" offset="0x8" width="32" description="ECC Vector Register">
		<bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="24" rwaccess="R/W1TC"/> 
		<bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_misc_status" acronym="__ECCAGGR_CFG__REGS_misc_status" offset="0xC" width="32" description="Misc Status">
		<bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x47" description="Indicates the number of RAMS serviced by the ECC aggregator" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_reserved_svbus" acronym="__ECCAGGR_CFG__REGS_reserved_svbus" offset="0x10" width="32" description="Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets.">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Serial VBUS register data" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_sec_eoi_reg" acronym="__ECCAGGR_CFG__REGS_sec_eoi_reg" offset="0x3C" width="32" description="EOI Register">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_sec_status_reg0" acronym="__ECCAGGR_CFG__REGS_sec_status_reg0" offset="0x40" width="32" description="Interrupt Status Register 0">
		<bitfield id="DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_psilcfg_cfgstrm_bridge_dmss_hsm_psilss_psilcfg_cfgstrm_bridge_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_pktdma_cfgstrm_bridge_dmss_hsm_psilss_pktdma_cfgstrm_bridge_edc_ctrl_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_psilcfg_cfgstrm_safeg_dmss_hsm_psilss_psilcfg_cfgstrm_safeg_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_pktdma_cfgstrm_safeg_dmss_hsm_psilss_pktdma_cfgstrm_safeg_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_pktdma_strm_safeg_dmss_hsm_psilss_pktdma_strm_safeg_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_saul0_psil_safeg_dmss_hsm_psilss_saul0_psil_safeg_edc_ctrl_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="MSRAM_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for msram_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="MSRAM_RAMECC0_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for msram_ramecc0_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="CBASS_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for cbass_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="CBASS_SCR_SCR_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_BUSECC_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for cbass_scr_scr_dmss_hsm_ipcss_cbass_scr_scr_edc_ctrl_busecc_dmss_hsm_ipcss_cbass_scr_scr_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="CBASS_IPCSS_VBM_DST_M2M_BRIDGE_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for cbass_ipcss_vbm_dst_m2m_bridge_dmss_hsm_ipcss_cbass_ipcss_vbm_dst_m2m_bridge_src_edc_ctrl_busecc_dmss_hsm_ipcss_cbass_ipcss_vbm_dst_m2m_bridge_src_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="SEC_PROXY_DMSS_HSM_IPCSS_SEC_PROXY_EDC_CTRL_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for sec_proxy_dmss_hsm_ipcss_sec_proxy_edc_ctrl_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="SEC_PROXY_BUFRAM_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for sec_proxy_bufram_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="SEC_PROXY_STRAM_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for sec_proxy_stram_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC_STRAM_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for ringacc_stram_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_BUSECC_1_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for ringacc_dmss_hsm_ipcss_ringacc_edc_ctrl_busecc_1_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_BUSECC_0_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for ringacc_dmss_hsm_ipcss_ringacc_edc_ctrl_busecc_0_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="MAP_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for map_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="SR_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for sr_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_INTAGGR_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_intaggr_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PKTDMA_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_pktdma_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RNGOCC_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for pktdma_rngocc_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_STS_RAMECC1_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for pktdma_sts_ramecc1_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_STS_RAMECC0_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for pktdma_sts_ramecc0_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RPCF2_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for pktdma_rpcf2_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RPCF1_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for pktdma_rpcf1_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RPCF0_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for pktdma_rpcf0_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_TPCF1_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for pktdma_tpcf1_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_TPCF0_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for pktdma_tpcf0_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_STATE_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for pktdma_state_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_CFG_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for pktdma_cfg_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ECCAGG_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_sec_status_reg1" acronym="__ECCAGGR_CFG__REGS_sec_status_reg1" offset="0x44" width="32" description="Interrupt Status Register 1">
		<bitfield id="DMSS_HSM_CFG_CBASS_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_cfg_cbass_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_CFG_CBASS_SCR_SCR_DMSS_HSM_CFG_CBASS_SCR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_cfg_cbass_scr_scr_dmss_hsm_cfg_cbass_scr_scr_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_DMSS_CFG_BRIDGE_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_cfg_cbass_dmss_cfg_p2p_bridge_dmss_cfg_bridge_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_ETL_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_cbass_etl_dmss_hsm_psilss_cbass_etl_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_ETL_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_cbass_etl_dmss_hsm_psilss_cbass_etl_scr3_scr_dmss_hsm_psilss_cbass_etl_scr3_scr_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_RESP_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_cbass_resp_dmss_hsm_psilss_cbass_resp_scr2_scr_dmss_hsm_psilss_cbass_resp_scr2_scr_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_DATA_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_cbass_data_dmss_hsm_psilss_cbass_data_scr1_scr_dmss_hsm_psilss_cbass_data_scr1_scr_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CFG_DMSS_HSM_PSILSS_CFG_EDC_CTRL_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_cfg_dmss_hsm_psilss_cfg_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_EDC_CTRL_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_psilcfg_cfgstrm_dmss_hsm_psilss_l2p_psilcfg_cfgstrm_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_intaggr_mevt_in_dmss_hsm_psilss_l2p_intaggr_mevt_in_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_intaggr_cevt_dmss_hsm_psilss_l2p_intaggr_cevt_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_intaggr_evt_dmss_hsm_psilss_l2p_intaggr_evt_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_EDC_CTRL_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_pktdma_cfgstrm_dmss_hsm_psilss_l2p_pktdma_cfgstrm_edc_ctrl_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_EDC_CTRL_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_pktdma_strm_dmss_hsm_psilss_l2p_pktdma_strm_edc_ctrl_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_saul0_psil_dmss_hsm_psilss_l2p_saul0_psil_edc_ctrl_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_sec_enable_set_reg0" acronym="__ECCAGGR_CFG__REGS_sec_enable_set_reg0" offset="0x80" width="32" description="Interrupt Enable Set Register 0">
		<bitfield id="DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_psilcfg_cfgstrm_bridge_dmss_hsm_psilss_psilcfg_cfgstrm_bridge_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_pktdma_cfgstrm_bridge_dmss_hsm_psilss_pktdma_cfgstrm_bridge_edc_ctrl_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_psilcfg_cfgstrm_safeg_dmss_hsm_psilss_psilcfg_cfgstrm_safeg_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_pktdma_cfgstrm_safeg_dmss_hsm_psilss_pktdma_cfgstrm_safeg_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_pktdma_strm_safeg_dmss_hsm_psilss_pktdma_strm_safeg_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_saul0_psil_safeg_dmss_hsm_psilss_saul0_psil_safeg_edc_ctrl_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="MSRAM_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for msram_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="MSRAM_RAMECC0_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for msram_ramecc0_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="CBASS_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for cbass_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="CBASS_SCR_SCR_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_BUSECC_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for cbass_scr_scr_dmss_hsm_ipcss_cbass_scr_scr_edc_ctrl_busecc_dmss_hsm_ipcss_cbass_scr_scr_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="CBASS_IPCSS_VBM_DST_M2M_BRIDGE_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for cbass_ipcss_vbm_dst_m2m_bridge_dmss_hsm_ipcss_cbass_ipcss_vbm_dst_m2m_bridge_src_edc_ctrl_busecc_dmss_hsm_ipcss_cbass_ipcss_vbm_dst_m2m_bridge_src_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="SEC_PROXY_DMSS_HSM_IPCSS_SEC_PROXY_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for sec_proxy_dmss_hsm_ipcss_sec_proxy_edc_ctrl_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="SEC_PROXY_BUFRAM_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for sec_proxy_bufram_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="SEC_PROXY_STRAM_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for sec_proxy_stram_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC_STRAM_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for ringacc_stram_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for ringacc_dmss_hsm_ipcss_ringacc_edc_ctrl_busecc_1_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for ringacc_dmss_hsm_ipcss_ringacc_edc_ctrl_busecc_0_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="MAP_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for map_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="SR_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for sr_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_INTAGGR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_intaggr_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PKTDMA_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_pktdma_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RNGOCC_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for pktdma_rngocc_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_STS_RAMECC1_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for pktdma_sts_ramecc1_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_STS_RAMECC0_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for pktdma_sts_ramecc0_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RPCF2_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for pktdma_rpcf2_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RPCF1_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for pktdma_rpcf1_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RPCF0_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for pktdma_rpcf0_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_TPCF1_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for pktdma_tpcf1_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_TPCF0_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for pktdma_tpcf0_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_STATE_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for pktdma_state_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_CFG_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for pktdma_cfg_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_sec_enable_set_reg1" acronym="__ECCAGGR_CFG__REGS_sec_enable_set_reg1" offset="0x84" width="32" description="Interrupt Enable Set Register 1">
		<bitfield id="DMSS_HSM_CFG_CBASS_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_cfg_cbass_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_CFG_CBASS_SCR_SCR_DMSS_HSM_CFG_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_cfg_cbass_scr_scr_dmss_hsm_cfg_cbass_scr_scr_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_DMSS_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_cfg_cbass_dmss_cfg_p2p_bridge_dmss_cfg_bridge_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_ETL_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_cbass_etl_dmss_hsm_psilss_cbass_etl_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_ETL_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_cbass_etl_dmss_hsm_psilss_cbass_etl_scr3_scr_dmss_hsm_psilss_cbass_etl_scr3_scr_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_RESP_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_cbass_resp_dmss_hsm_psilss_cbass_resp_scr2_scr_dmss_hsm_psilss_cbass_resp_scr2_scr_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_DATA_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_cbass_data_dmss_hsm_psilss_cbass_data_scr1_scr_dmss_hsm_psilss_cbass_data_scr1_scr_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CFG_DMSS_HSM_PSILSS_CFG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_cfg_dmss_hsm_psilss_cfg_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_psilcfg_cfgstrm_dmss_hsm_psilss_l2p_psilcfg_cfgstrm_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_intaggr_mevt_in_dmss_hsm_psilss_l2p_intaggr_mevt_in_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_intaggr_cevt_dmss_hsm_psilss_l2p_intaggr_cevt_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_intaggr_evt_dmss_hsm_psilss_l2p_intaggr_evt_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_pktdma_cfgstrm_dmss_hsm_psilss_l2p_pktdma_cfgstrm_edc_ctrl_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_pktdma_strm_dmss_hsm_psilss_l2p_pktdma_strm_edc_ctrl_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_saul0_psil_dmss_hsm_psilss_l2p_saul0_psil_edc_ctrl_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_sec_enable_clr_reg0" acronym="__ECCAGGR_CFG__REGS_sec_enable_clr_reg0" offset="0xC0" width="32" description="Interrupt Enable Clear Register 0">
		<bitfield id="DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_psilcfg_cfgstrm_bridge_dmss_hsm_psilss_psilcfg_cfgstrm_bridge_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_pktdma_cfgstrm_bridge_dmss_hsm_psilss_pktdma_cfgstrm_bridge_edc_ctrl_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_psilcfg_cfgstrm_safeg_dmss_hsm_psilss_psilcfg_cfgstrm_safeg_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_pktdma_cfgstrm_safeg_dmss_hsm_psilss_pktdma_cfgstrm_safeg_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_pktdma_strm_safeg_dmss_hsm_psilss_pktdma_strm_safeg_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_saul0_psil_safeg_dmss_hsm_psilss_saul0_psil_safeg_edc_ctrl_busecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="MSRAM_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for msram_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="MSRAM_RAMECC0_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for msram_ramecc0_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="CBASS_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for cbass_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="CBASS_SCR_SCR_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_BUSECC_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for cbass_scr_scr_dmss_hsm_ipcss_cbass_scr_scr_edc_ctrl_busecc_dmss_hsm_ipcss_cbass_scr_scr_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="CBASS_IPCSS_VBM_DST_M2M_BRIDGE_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for cbass_ipcss_vbm_dst_m2m_bridge_dmss_hsm_ipcss_cbass_ipcss_vbm_dst_m2m_bridge_src_edc_ctrl_busecc_dmss_hsm_ipcss_cbass_ipcss_vbm_dst_m2m_bridge_src_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="SEC_PROXY_DMSS_HSM_IPCSS_SEC_PROXY_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for sec_proxy_dmss_hsm_ipcss_sec_proxy_edc_ctrl_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="SEC_PROXY_BUFRAM_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for sec_proxy_bufram_ramecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="SEC_PROXY_STRAM_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for sec_proxy_stram_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="RINGACC_STRAM_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for ringacc_stram_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="RINGACC_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for ringacc_dmss_hsm_ipcss_ringacc_edc_ctrl_busecc_1_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="RINGACC_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for ringacc_dmss_hsm_ipcss_ringacc_edc_ctrl_busecc_0_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="MAP_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for map_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="SR_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for sr_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_INTAGGR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_intaggr_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PKTDMA_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_pktdma_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_RNGOCC_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_rngocc_ramecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_STS_RAMECC1_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_sts_ramecc1_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_STS_RAMECC0_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_sts_ramecc0_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_RPCF2_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_rpcf2_ramecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_RPCF1_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_rpcf1_ramecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_RPCF0_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_rpcf0_ramecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_TPCF1_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_tpcf1_ramecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_TPCF0_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_tpcf0_ramecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_STATE_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_state_ramecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_CFG_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_cfg_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_sec_enable_clr_reg1" acronym="__ECCAGGR_CFG__REGS_sec_enable_clr_reg1" offset="0xC4" width="32" description="Interrupt Enable Clear Register 1">
		<bitfield id="DMSS_HSM_CFG_CBASS_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_cfg_cbass_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_CFG_CBASS_SCR_SCR_DMSS_HSM_CFG_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_cfg_cbass_scr_scr_dmss_hsm_cfg_cbass_scr_scr_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_DMSS_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_cfg_cbass_dmss_cfg_p2p_bridge_dmss_cfg_bridge_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_ETL_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_cbass_etl_dmss_hsm_psilss_cbass_etl_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_ETL_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_cbass_etl_dmss_hsm_psilss_cbass_etl_scr3_scr_dmss_hsm_psilss_cbass_etl_scr3_scr_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_RESP_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_cbass_resp_dmss_hsm_psilss_cbass_resp_scr2_scr_dmss_hsm_psilss_cbass_resp_scr2_scr_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_DATA_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_cbass_data_dmss_hsm_psilss_cbass_data_scr1_scr_dmss_hsm_psilss_cbass_data_scr1_scr_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_CFG_DMSS_HSM_PSILSS_CFG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_cfg_dmss_hsm_psilss_cfg_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_psilcfg_cfgstrm_dmss_hsm_psilss_l2p_psilcfg_cfgstrm_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_intaggr_mevt_in_dmss_hsm_psilss_l2p_intaggr_mevt_in_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_intaggr_cevt_dmss_hsm_psilss_l2p_intaggr_cevt_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_intaggr_evt_dmss_hsm_psilss_l2p_intaggr_evt_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_pktdma_cfgstrm_dmss_hsm_psilss_l2p_pktdma_cfgstrm_edc_ctrl_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_pktdma_strm_dmss_hsm_psilss_l2p_pktdma_strm_edc_ctrl_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_saul0_psil_dmss_hsm_psilss_l2p_saul0_psil_edc_ctrl_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_ded_eoi_reg" acronym="__ECCAGGR_CFG__REGS_ded_eoi_reg" offset="0x13C" width="32" description="EOI Register">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_ded_status_reg0" acronym="__ECCAGGR_CFG__REGS_ded_status_reg0" offset="0x140" width="32" description="Interrupt Status Register 0">
		<bitfield id="DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_psilcfg_cfgstrm_bridge_dmss_hsm_psilss_psilcfg_cfgstrm_bridge_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_pktdma_cfgstrm_bridge_dmss_hsm_psilss_pktdma_cfgstrm_bridge_edc_ctrl_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_psilcfg_cfgstrm_safeg_dmss_hsm_psilss_psilcfg_cfgstrm_safeg_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_pktdma_cfgstrm_safeg_dmss_hsm_psilss_pktdma_cfgstrm_safeg_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_pktdma_strm_safeg_dmss_hsm_psilss_pktdma_strm_safeg_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_EDC_CTRL_BUSECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_saul0_psil_safeg_dmss_hsm_psilss_saul0_psil_safeg_edc_ctrl_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="MSRAM_BUSECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for msram_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="MSRAM_RAMECC0_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for msram_ramecc0_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="CBASS_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_BUSECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for cbass_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="CBASS_SCR_SCR_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_BUSECC_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for cbass_scr_scr_dmss_hsm_ipcss_cbass_scr_scr_edc_ctrl_busecc_dmss_hsm_ipcss_cbass_scr_scr_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="CBASS_IPCSS_VBM_DST_M2M_BRIDGE_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for cbass_ipcss_vbm_dst_m2m_bridge_dmss_hsm_ipcss_cbass_ipcss_vbm_dst_m2m_bridge_src_edc_ctrl_busecc_dmss_hsm_ipcss_cbass_ipcss_vbm_dst_m2m_bridge_src_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="SEC_PROXY_DMSS_HSM_IPCSS_SEC_PROXY_EDC_CTRL_BUSECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for sec_proxy_dmss_hsm_ipcss_sec_proxy_edc_ctrl_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="SEC_PROXY_BUFRAM_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for sec_proxy_bufram_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="SEC_PROXY_STRAM_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for sec_proxy_stram_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC_STRAM_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for ringacc_stram_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_BUSECC_1_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for ringacc_dmss_hsm_ipcss_ringacc_edc_ctrl_busecc_1_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_BUSECC_0_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for ringacc_dmss_hsm_ipcss_ringacc_edc_ctrl_busecc_0_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="MAP_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for map_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="SR_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for sr_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_INTAGGR_EDC_CTRL_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_intaggr_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PKTDMA_EDC_CTRL_BUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_pktdma_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RNGOCC_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for pktdma_rngocc_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_STS_RAMECC1_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for pktdma_sts_ramecc1_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_STS_RAMECC0_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for pktdma_sts_ramecc0_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RPCF2_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for pktdma_rpcf2_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RPCF1_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for pktdma_rpcf1_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RPCF0_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for pktdma_rpcf0_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_TPCF1_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for pktdma_tpcf1_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_TPCF0_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for pktdma_tpcf0_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_STATE_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for pktdma_state_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_CFG_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for pktdma_cfg_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ECCAGG_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_ded_status_reg1" acronym="__ECCAGGR_CFG__REGS_ded_status_reg1" offset="0x144" width="32" description="Interrupt Status Register 1">
		<bitfield id="DMSS_HSM_CFG_CBASS_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_cfg_cbass_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_CFG_CBASS_SCR_SCR_DMSS_HSM_CFG_CBASS_SCR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_cfg_cbass_scr_scr_dmss_hsm_cfg_cbass_scr_scr_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_DMSS_CFG_BRIDGE_BUSECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_cfg_cbass_dmss_cfg_p2p_bridge_dmss_cfg_bridge_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_ETL_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_cbass_etl_dmss_hsm_psilss_cbass_etl_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_ETL_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_cbass_etl_dmss_hsm_psilss_cbass_etl_scr3_scr_dmss_hsm_psilss_cbass_etl_scr3_scr_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_RESP_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_cbass_resp_dmss_hsm_psilss_cbass_resp_scr2_scr_dmss_hsm_psilss_cbass_resp_scr2_scr_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_DATA_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_cbass_data_dmss_hsm_psilss_cbass_data_scr1_scr_dmss_hsm_psilss_cbass_data_scr1_scr_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CFG_DMSS_HSM_PSILSS_CFG_EDC_CTRL_BUSECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_cfg_dmss_hsm_psilss_cfg_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_EDC_CTRL_BUSECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_psilcfg_cfgstrm_dmss_hsm_psilss_l2p_psilcfg_cfgstrm_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_BUSECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_intaggr_mevt_in_dmss_hsm_psilss_l2p_intaggr_mevt_in_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_intaggr_cevt_dmss_hsm_psilss_l2p_intaggr_cevt_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_intaggr_evt_dmss_hsm_psilss_l2p_intaggr_evt_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_EDC_CTRL_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_pktdma_cfgstrm_dmss_hsm_psilss_l2p_pktdma_cfgstrm_edc_ctrl_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_EDC_CTRL_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_pktdma_strm_dmss_hsm_psilss_l2p_pktdma_strm_edc_ctrl_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_EDC_CTRL_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for dmss_hsm_psilss_l2p_saul0_psil_dmss_hsm_psilss_l2p_saul0_psil_edc_ctrl_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_ded_enable_set_reg0" acronym="__ECCAGGR_CFG__REGS_ded_enable_set_reg0" offset="0x180" width="32" description="Interrupt Enable Set Register 0">
		<bitfield id="DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_psilcfg_cfgstrm_bridge_dmss_hsm_psilss_psilcfg_cfgstrm_bridge_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_pktdma_cfgstrm_bridge_dmss_hsm_psilss_pktdma_cfgstrm_bridge_edc_ctrl_busecc_pend" range="30" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_psilcfg_cfgstrm_safeg_dmss_hsm_psilss_psilcfg_cfgstrm_safeg_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_pktdma_cfgstrm_safeg_dmss_hsm_psilss_pktdma_cfgstrm_safeg_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_pktdma_strm_safeg_dmss_hsm_psilss_pktdma_strm_safeg_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_saul0_psil_safeg_dmss_hsm_psilss_saul0_psil_safeg_edc_ctrl_busecc_pend" range="26" rwaccess="R/W1TS"/> 
		<bitfield id="MSRAM_BUSECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for msram_busecc_pend" range="25" rwaccess="R/W1TS"/> 
		<bitfield id="MSRAM_RAMECC0_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for msram_ramecc0_pend" range="24" rwaccess="R/W1TS"/> 
		<bitfield id="CBASS_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_BUSECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for cbass_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_busecc_pend" range="23" rwaccess="R/W1TS"/> 
		<bitfield id="CBASS_SCR_SCR_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_BUSECC_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for cbass_scr_scr_dmss_hsm_ipcss_cbass_scr_scr_edc_ctrl_busecc_dmss_hsm_ipcss_cbass_scr_scr_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TS"/> 
		<bitfield id="CBASS_IPCSS_VBM_DST_M2M_BRIDGE_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for cbass_ipcss_vbm_dst_m2m_bridge_dmss_hsm_ipcss_cbass_ipcss_vbm_dst_m2m_bridge_src_edc_ctrl_busecc_dmss_hsm_ipcss_cbass_ipcss_vbm_dst_m2m_bridge_src_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TS"/> 
		<bitfield id="SEC_PROXY_DMSS_HSM_IPCSS_SEC_PROXY_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for sec_proxy_dmss_hsm_ipcss_sec_proxy_edc_ctrl_busecc_pend" range="20" rwaccess="R/W1TS"/> 
		<bitfield id="SEC_PROXY_BUFRAM_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for sec_proxy_bufram_ramecc_pend" range="19" rwaccess="R/W1TS"/> 
		<bitfield id="SEC_PROXY_STRAM_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for sec_proxy_stram_ramecc_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC_STRAM_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for ringacc_stram_ramecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_BUSECC_1_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for ringacc_dmss_hsm_ipcss_ringacc_edc_ctrl_busecc_1_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="RINGACC_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_BUSECC_0_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for ringacc_dmss_hsm_ipcss_ringacc_edc_ctrl_busecc_0_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="MAP_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for map_ramecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="SR_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for sr_ramecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_INTAGGR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_intaggr_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PKTDMA_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_pktdma_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RNGOCC_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for pktdma_rngocc_ramecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_STS_RAMECC1_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for pktdma_sts_ramecc1_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_STS_RAMECC0_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for pktdma_sts_ramecc0_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RPCF2_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for pktdma_rpcf2_ramecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RPCF1_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for pktdma_rpcf1_ramecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_RPCF0_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for pktdma_rpcf0_ramecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_TPCF1_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for pktdma_tpcf1_ramecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_TPCF0_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for pktdma_tpcf0_ramecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_STATE_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for pktdma_state_ramecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="PKTDMA_CFG_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for pktdma_cfg_ramecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_ded_enable_set_reg1" acronym="__ECCAGGR_CFG__REGS_ded_enable_set_reg1" offset="0x184" width="32" description="Interrupt Enable Set Register 1">
		<bitfield id="DMSS_HSM_CFG_CBASS_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_cfg_cbass_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_CFG_CBASS_SCR_SCR_DMSS_HSM_CFG_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_cfg_cbass_scr_scr_dmss_hsm_cfg_cbass_scr_scr_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_DMSS_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_cfg_cbass_dmss_cfg_p2p_bridge_dmss_cfg_bridge_busecc_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_ETL_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_cbass_etl_dmss_hsm_psilss_cbass_etl_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_ETL_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_cbass_etl_dmss_hsm_psilss_cbass_etl_scr3_scr_dmss_hsm_psilss_cbass_etl_scr3_scr_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_RESP_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_cbass_resp_dmss_hsm_psilss_cbass_resp_scr2_scr_dmss_hsm_psilss_cbass_resp_scr2_scr_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_DATA_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_cbass_data_dmss_hsm_psilss_cbass_data_scr1_scr_dmss_hsm_psilss_cbass_data_scr1_scr_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_CFG_DMSS_HSM_PSILSS_CFG_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_cfg_dmss_hsm_psilss_cfg_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_psilcfg_cfgstrm_dmss_hsm_psilss_l2p_psilcfg_cfgstrm_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_intaggr_mevt_in_dmss_hsm_psilss_l2p_intaggr_mevt_in_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_intaggr_cevt_dmss_hsm_psilss_l2p_intaggr_cevt_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_intaggr_evt_dmss_hsm_psilss_l2p_intaggr_evt_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_pktdma_cfgstrm_dmss_hsm_psilss_l2p_pktdma_cfgstrm_edc_ctrl_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_pktdma_strm_dmss_hsm_psilss_l2p_pktdma_strm_edc_ctrl_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for dmss_hsm_psilss_l2p_saul0_psil_dmss_hsm_psilss_l2p_saul0_psil_edc_ctrl_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_ded_enable_clr_reg0" acronym="__ECCAGGR_CFG__REGS_ded_enable_clr_reg0" offset="0x1C0" width="32" description="Interrupt Enable Clear Register 0">
		<bitfield id="DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_psilcfg_cfgstrm_bridge_dmss_hsm_psilss_psilcfg_cfgstrm_bridge_edc_ctrl_busecc_pend" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_pktdma_cfgstrm_bridge_dmss_hsm_psilss_pktdma_cfgstrm_bridge_edc_ctrl_busecc_pend" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_psilcfg_cfgstrm_safeg_dmss_hsm_psilss_psilcfg_cfgstrm_safeg_edc_ctrl_busecc_pend" range="29" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_pktdma_cfgstrm_safeg_dmss_hsm_psilss_pktdma_cfgstrm_safeg_edc_ctrl_busecc_pend" range="28" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_pktdma_strm_safeg_dmss_hsm_psilss_pktdma_strm_safeg_edc_ctrl_busecc_pend" range="27" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_saul0_psil_safeg_dmss_hsm_psilss_saul0_psil_safeg_edc_ctrl_busecc_pend" range="26" rwaccess="R/W1TC"/> 
		<bitfield id="MSRAM_BUSECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for msram_busecc_pend" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="MSRAM_RAMECC0_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for msram_ramecc0_pend" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="CBASS_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_BUSECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for cbass_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_busecc_pend" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="CBASS_SCR_SCR_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_BUSECC_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for cbass_scr_scr_dmss_hsm_ipcss_cbass_scr_scr_edc_ctrl_busecc_dmss_hsm_ipcss_cbass_scr_scr_edc_ctrl_busecc_pend" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="CBASS_IPCSS_VBM_DST_M2M_BRIDGE_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for cbass_ipcss_vbm_dst_m2m_bridge_dmss_hsm_ipcss_cbass_ipcss_vbm_dst_m2m_bridge_src_edc_ctrl_busecc_dmss_hsm_ipcss_cbass_ipcss_vbm_dst_m2m_bridge_src_edc_ctrl_busecc_pend" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="SEC_PROXY_DMSS_HSM_IPCSS_SEC_PROXY_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for sec_proxy_dmss_hsm_ipcss_sec_proxy_edc_ctrl_busecc_pend" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="SEC_PROXY_BUFRAM_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for sec_proxy_bufram_ramecc_pend" range="19" rwaccess="R/W1TC"/> 
		<bitfield id="SEC_PROXY_STRAM_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for sec_proxy_stram_ramecc_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="RINGACC_STRAM_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for ringacc_stram_ramecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="RINGACC_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_BUSECC_1_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for ringacc_dmss_hsm_ipcss_ringacc_edc_ctrl_busecc_1_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="RINGACC_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_BUSECC_0_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for ringacc_dmss_hsm_ipcss_ringacc_edc_ctrl_busecc_0_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="MAP_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for map_ramecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="SR_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for sr_ramecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_INTAGGR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_intaggr_edc_ctrl_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PKTDMA_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_pktdma_edc_ctrl_busecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_RNGOCC_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_rngocc_ramecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_STS_RAMECC1_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_sts_ramecc1_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_STS_RAMECC0_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_sts_ramecc0_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_RPCF2_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_rpcf2_ramecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_RPCF1_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_rpcf1_ramecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_RPCF0_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_rpcf0_ramecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_TPCF1_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_tpcf1_ramecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_TPCF0_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_tpcf0_ramecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_STATE_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_state_ramecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="PKTDMA_CFG_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for pktdma_cfg_ramecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_ded_enable_clr_reg1" acronym="__ECCAGGR_CFG__REGS_ded_enable_clr_reg1" offset="0x1C4" width="32" description="Interrupt Enable Clear Register 1">
		<bitfield id="DMSS_HSM_CFG_CBASS_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_cfg_cbass_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_CFG_CBASS_SCR_SCR_DMSS_HSM_CFG_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_cfg_cbass_scr_scr_dmss_hsm_cfg_cbass_scr_scr_edc_ctrl_busecc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_DMSS_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_cfg_cbass_dmss_cfg_p2p_bridge_dmss_cfg_bridge_busecc_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_ETL_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_CBASS_INT_VD2GBUSECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_cbass_etl_dmss_hsm_psilss_cbass_etl_vd2gclk_edc_ctrl_cbass_int_vd2gbusecc_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_ETL_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_cbass_etl_dmss_hsm_psilss_cbass_etl_scr3_scr_dmss_hsm_psilss_cbass_etl_scr3_scr_edc_ctrl_busecc_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_RESP_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_cbass_resp_dmss_hsm_psilss_cbass_resp_scr2_scr_dmss_hsm_psilss_cbass_resp_scr2_scr_edc_ctrl_busecc_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_CBASS_DATA_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_cbass_data_dmss_hsm_psilss_cbass_data_scr1_scr_dmss_hsm_psilss_cbass_data_scr1_scr_edc_ctrl_busecc_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_CFG_DMSS_HSM_PSILSS_CFG_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_cfg_dmss_hsm_psilss_cfg_edc_ctrl_busecc_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_psilcfg_cfgstrm_dmss_hsm_psilss_l2p_psilcfg_cfgstrm_edc_ctrl_busecc_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_intaggr_mevt_in_dmss_hsm_psilss_l2p_intaggr_mevt_in_edc_ctrl_busecc_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_intaggr_cevt_dmss_hsm_psilss_l2p_intaggr_cevt_edc_ctrl_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_intaggr_evt_dmss_hsm_psilss_l2p_intaggr_evt_edc_ctrl_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_pktdma_cfgstrm_dmss_hsm_psilss_l2p_pktdma_cfgstrm_edc_ctrl_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_pktdma_strm_dmss_hsm_psilss_l2p_pktdma_strm_edc_ctrl_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for dmss_hsm_psilss_l2p_saul0_psil_dmss_hsm_psilss_l2p_saul0_psil_edc_ctrl_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_aggr_enable_set" acronym="__ECCAGGR_CFG__REGS_aggr_enable_set" offset="0x200" width="32" description="AGGR interrupt enable set Register">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_aggr_enable_clr" acronym="__ECCAGGR_CFG__REGS_aggr_enable_clr" offset="0x204" width="32" description="AGGR interrupt enable clear Register">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_aggr_status_set" acronym="__ECCAGGR_CFG__REGS_aggr_status_set" offset="0x208" width="32" description="AGGR interrupt status set Register">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="3 - 2" rwaccess="R/WI"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="1 - 0" rwaccess="R/WI"/>
	</register>
	<register id="__ECCAGGR_CFG__REGS_aggr_status_clr" acronym="__ECCAGGR_CFG__REGS_aggr_status_clr" offset="0x20C" width="32" description="AGGR interrupt status clear Register">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="3 - 2" rwaccess="R/WD"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="1 - 0" rwaccess="R/WD"/>
	</register>
</module>