E:\FPGA\my.verilog.learn\uart_all\uart_tx_string\prj\uart_tx_string\uart_tx_top.ngc 1630071247
OK
