$date
	Thu Feb 23 17:48:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cyclic_shift_register_test_bench $end
$var wire 16 ! out [15:0] $end
$var reg 1 " clk $end
$var reg 16 # in [15:0] $end
$var reg 1 $ load $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 16 % in [15:0] $end
$var wire 1 $ load $end
$var reg 16 & out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b1011101110111011 %
x$
b1011101110111011 #
0"
bx !
$end
#2000
1$
#5000
b1011101110111011 !
b1011101110111011 &
1"
#7000
0$
#10000
0"
#15000
b1101110111011101 !
b1101110111011101 &
1"
#20000
0"
#25000
b1110111011101110 !
b1110111011101110 &
1"
#30000
0"
#35000
b111011101110111 !
b111011101110111 &
1"
#40000
0"
#45000
b1011101110111011 !
b1011101110111011 &
1"
#50000
0"
#55000
b1101110111011101 !
b1101110111011101 &
1"
#60000
0"
#65000
b1110111011101110 !
b1110111011101110 &
1"
#70000
0"
#75000
b111011101110111 !
b111011101110111 &
1"
#80000
0"
#85000
b1011101110111011 !
b1011101110111011 &
1"
#90000
0"
#95000
b1101110111011101 !
b1101110111011101 &
1"
#100000
0"
#105000
b1110111011101110 !
b1110111011101110 &
1"
#107000
