{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701531188213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701531188220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 16:33:08 2023 " "Processing started: Sat Dec 02 16:33:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701531188220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531188220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verin_complet -c verin_complet " "Command: quartus_map --read_settings_files=on --write_settings_files=off verin_complet -c verin_complet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531188220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701531188938 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1701531188938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/avalon_verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_verin/synthesis/avalon_verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_verin-rtl " "Found design unit 1: avalon_verin-rtl" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/avalon_verin.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199458 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin " "Found entity 1: avalon_verin" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/avalon_verin.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_verin/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_irq_mapper " "Found entity 1: avalon_verin_irq_mapper" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0 " "Found entity 1: avalon_verin_mm_interconnect_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avalon_verin_mm_interconnect_0_avalon_st_adapter" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_rsp_mux " "Found entity 1: avalon_verin_mm_interconnect_0_rsp_mux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199480 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_rsp_demux " "Found entity 1: avalon_verin_mm_interconnect_0_rsp_demux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_cmd_mux " "Found entity 1: avalon_verin_mm_interconnect_0_cmd_mux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_cmd_demux " "Found entity 1: avalon_verin_mm_interconnect_0_cmd_demux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_verin_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701531199490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_verin_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701531199490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_router_002_default_decode " "Found entity 1: avalon_verin_mm_interconnect_0_router_002_default_decode" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199491 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_mm_interconnect_0_router_002 " "Found entity 2: avalon_verin_mm_interconnect_0_router_002" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_verin_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701531199492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_verin_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701531199493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_router_default_decode " "Found entity 1: avalon_verin_mm_interconnect_0_router_default_decode" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199493 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_mm_interconnect_0_router " "Found entity 2: avalon_verin_mm_interconnect_0_router" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_sysid_qsys_0 " "Found entity 1: avalon_verin_sysid_qsys_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_ram " "Found entity 1: avalon_verin_ram" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_ram.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_jtag_uart_0_sim_scfifo_w " "Found entity 1: avalon_verin_jtag_uart_0_sim_scfifo_w" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199523 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_jtag_uart_0_scfifo_w " "Found entity 2: avalon_verin_jtag_uart_0_scfifo_w" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199523 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_verin_jtag_uart_0_sim_scfifo_r " "Found entity 3: avalon_verin_jtag_uart_0_sim_scfifo_r" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199523 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_verin_jtag_uart_0_scfifo_r " "Found entity 4: avalon_verin_jtag_uart_0_scfifo_r" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199523 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_verin_jtag_uart_0 " "Found entity 5: avalon_verin_jtag_uart_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu " "Found entity 1: avalon_verin_cpu" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_register_bank_a_module " "Found entity 1: avalon_verin_cpu_cpu_register_bank_a_module" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_cpu_cpu_register_bank_b_module " "Found entity 2: avalon_verin_cpu_cpu_register_bank_b_module" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_verin_cpu_cpu_nios2_oci_debug " "Found entity 3: avalon_verin_cpu_cpu_nios2_oci_debug" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_verin_cpu_cpu_nios2_oci_break " "Found entity 4: avalon_verin_cpu_cpu_nios2_oci_break" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_verin_cpu_cpu_nios2_oci_xbrk " "Found entity 5: avalon_verin_cpu_cpu_nios2_oci_xbrk" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "6 avalon_verin_cpu_cpu_nios2_oci_dbrk " "Found entity 6: avalon_verin_cpu_cpu_nios2_oci_dbrk" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "7 avalon_verin_cpu_cpu_nios2_oci_itrace " "Found entity 7: avalon_verin_cpu_cpu_nios2_oci_itrace" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "8 avalon_verin_cpu_cpu_nios2_oci_td_mode " "Found entity 8: avalon_verin_cpu_cpu_nios2_oci_td_mode" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "9 avalon_verin_cpu_cpu_nios2_oci_dtrace " "Found entity 9: avalon_verin_cpu_cpu_nios2_oci_dtrace" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "10 avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "11 avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "12 avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "13 avalon_verin_cpu_cpu_nios2_oci_fifo " "Found entity 13: avalon_verin_cpu_cpu_nios2_oci_fifo" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "14 avalon_verin_cpu_cpu_nios2_oci_pib " "Found entity 14: avalon_verin_cpu_cpu_nios2_oci_pib" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "15 avalon_verin_cpu_cpu_nios2_oci_im " "Found entity 15: avalon_verin_cpu_cpu_nios2_oci_im" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "16 avalon_verin_cpu_cpu_nios2_performance_monitors " "Found entity 16: avalon_verin_cpu_cpu_nios2_performance_monitors" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "17 avalon_verin_cpu_cpu_nios2_avalon_reg " "Found entity 17: avalon_verin_cpu_cpu_nios2_avalon_reg" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "18 avalon_verin_cpu_cpu_ociram_sp_ram_module " "Found entity 18: avalon_verin_cpu_cpu_ociram_sp_ram_module" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "19 avalon_verin_cpu_cpu_nios2_ocimem " "Found entity 19: avalon_verin_cpu_cpu_nios2_ocimem" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "20 avalon_verin_cpu_cpu_nios2_oci " "Found entity 20: avalon_verin_cpu_cpu_nios2_oci" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""} { "Info" "ISGN_ENTITY_NAME" "21 avalon_verin_cpu_cpu " "Found entity 21: avalon_verin_cpu_cpu" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_debug_slave_sysclk " "Found entity 1: avalon_verin_cpu_cpu_debug_slave_sysclk" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_debug_slave_tck " "Found entity 1: avalon_verin_cpu_cpu_debug_slave_tck" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_debug_slave_wrapper " "Found entity 1: avalon_verin_cpu_cpu_debug_slave_wrapper" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_test_bench " "Found entity 1: avalon_verin_cpu_cpu_test_bench" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/gestion_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/gestion_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_pwm-bhv " "Found design unit 1: gestion_pwm-bhv" {  } { { "output_files/gestion_pwm.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/gestion_pwm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199561 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_pwm " "Found entity 1: gestion_pwm" {  } { { "output_files/gestion_pwm.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/gestion_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/control_butee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/control_butee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_butee-bhv " "Found design unit 1: control_butee-bhv" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199563 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_butee " "Found entity 1: control_butee" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fct_mcp3201.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fct_mcp3201.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fct_mcp3201-bhv " "Found design unit 1: fct_mcp3201-bhv" {  } { { "fct_mcp3201.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/fct_mcp3201.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199567 ""} { "Info" "ISGN_ENTITY_NAME" "1 fct_mcp3201 " "Found entity 1: fct_mcp3201" {  } { { "fct_mcp3201.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/fct_mcp3201.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verin_complet.bdf 1 1 " "Found 1 design units, including 1 entities, in source file verin_complet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 verin_complet " "Found entity 1: verin_complet" {  } { { "verin_complet.bdf" "" { Schematic "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/verin_complet.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file avalon_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_test " "Found entity 1: avalon_test" {  } { { "avalon_test.bdf" "" { Schematic "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avalon_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avaloon_verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avaloon_verin-bhv " "Found design unit 1: avaloon_verin-bhv" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199572 ""} { "Info" "ISGN_ENTITY_NAME" "1 avaloon_verin " "Found entity 1: avaloon_verin" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701531199572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avaloon_verin " "Elaborating entity \"avaloon_verin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701531199641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_pwm avaloon_verin.vhd(21) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(21): object \"enable_pwm\" assigned a value but never read" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701531199642 "|avaloon_verin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "angle_barre avaloon_verin.vhd(22) " "VHDL Signal Declaration warning at avaloon_verin.vhd(22): used implicit default value for signal \"angle_barre\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701531199642 "|avaloon_verin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fd avaloon_verin.vhd(24) " "VHDL Signal Declaration warning at avaloon_verin.vhd(24): used implicit default value for signal \"fd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701531199643 "|avaloon_verin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fg avaloon_verin.vhd(24) " "VHDL Signal Declaration warning at avaloon_verin.vhd(24): used implicit default value for signal \"fg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701531199643 "|avaloon_verin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1M avaloon_verin.vhd(25) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(25): object \"clk_1M\" assigned a value but never read" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701531199643 "|avaloon_verin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_50 avaloon_verin.vhd(25) " "VHDL Signal Declaration warning at avaloon_verin.vhd(25): used implicit default value for signal \"clk_50\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701531199643 "|avaloon_verin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in avaloon_verin.vhd(25) " "VHDL Signal Declaration warning at avaloon_verin.vhd(25): used implicit default value for signal \"data_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701531199643 "|avaloon_verin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable avaloon_verin.vhd(25) " "VHDL Signal Declaration warning at avaloon_verin.vhd(25): used implicit default value for signal \"enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701531199643 "|avaloon_verin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_g avaloon_verin.vhd(25) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(25): object \"f_g\" assigned a value but never read" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701531199643 "|avaloon_verin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_d avaloon_verin.vhd(25) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(25): object \"f_d\" assigned a value but never read" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701531199643 "|avaloon_verin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out avaloon_verin.vhd(26) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(26): object \"data_out\" assigned a value but never read" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701531199643 "|avaloon_verin"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_config avaloon_verin.vhd(117) " "VHDL Process Statement warning at avaloon_verin.vhd(117): inferring latch(es) for signal or variable \"s_config\", which holds its previous value in one or more paths through the process" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701531199645 "|avaloon_verin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_config\[3\] avaloon_verin.vhd(117) " "Inferred latch for \"s_config\[3\]\" at avaloon_verin.vhd(117)" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199650 "|avaloon_verin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_config\[4\] avaloon_verin.vhd(117) " "Inferred latch for \"s_config\[4\]\" at avaloon_verin.vhd(117)" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199650 "|avaloon_verin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion_pwm gestion_pwm:bbv_inst1 " "Elaborating entity \"gestion_pwm\" for hierarchy \"gestion_pwm:bbv_inst1\"" {  } { { "avaloon_verin.vhd" "bbv_inst1" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701531199671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fct_mcp3201 fct_mcp3201:bbv_inst2 " "Elaborating entity \"fct_mcp3201\" for hierarchy \"fct_mcp3201:bbv_inst2\"" {  } { { "avaloon_verin.vhd" "bbv_inst2" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701531199673 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n fct_mcp3201.vhd(34) " "VHDL Process Statement warning at fct_mcp3201.vhd(34): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp3201.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/fct_mcp3201.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199674 "|avalon_test|avalon_verin:inst|fct_mcp3201:bbv_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Mhz fct_mcp3201.vhd(43) " "VHDL Process Statement warning at fct_mcp3201.vhd(43): signal \"clk_1Mhz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp3201.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/fct_mcp3201.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199674 "|avalon_test|avalon_verin:inst|fct_mcp3201:bbv_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n fct_mcp3201.vhd(55) " "VHDL Process Statement warning at fct_mcp3201.vhd(55): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp3201.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/fct_mcp3201.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199674 "|avalon_test|avalon_verin:inst|fct_mcp3201:bbv_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_conv fct_mcp3201.vhd(78) " "VHDL Process Statement warning at fct_mcp3201.vhd(78): signal \"start_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp3201.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/fct_mcp3201.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199674 "|avalon_test|avalon_verin:inst|fct_mcp3201:bbv_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop fct_mcp3201.vhd(84) " "VHDL Process Statement warning at fct_mcp3201.vhd(84): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp3201.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/fct_mcp3201.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199674 "|avalon_test|avalon_verin:inst|fct_mcp3201:bbv_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs fct_mcp3201.vhd(98) " "VHDL Process Statement warning at fct_mcp3201.vhd(98): signal \"cs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp3201.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/fct_mcp3201.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199674 "|avalon_test|avalon_verin:inst|fct_mcp3201:bbv_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decalage fct_mcp3201.vhd(130) " "VHDL Process Statement warning at fct_mcp3201.vhd(130): signal \"decalage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp3201.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/fct_mcp3201.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199675 "|avalon_test|avalon_verin:inst|fct_mcp3201:bbv_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_butee control_butee:bbv_inst3 " "Elaborating entity \"control_butee\" for hierarchy \"control_butee:bbv_inst3\"" {  } { { "avaloon_verin.vhd" "bbv_inst3" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701531199676 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_g control_butee.vhd(22) " "VHDL Process Statement warning at control_butee.vhd(22): signal \"butee_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199676 "|avalon_test|avalon_verin:inst|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sens control_butee.vhd(22) " "VHDL Process Statement warning at control_butee.vhd(22): signal \"sens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199676 "|avalon_test|avalon_verin:inst|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable control_butee.vhd(22) " "VHDL Process Statement warning at control_butee.vhd(22): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199677 "|avalon_test|avalon_verin:inst|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_d control_butee.vhd(25) " "VHDL Process Statement warning at control_butee.vhd(25): signal \"butee_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199677 "|avalon_test|avalon_verin:inst|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sens control_butee.vhd(25) " "VHDL Process Statement warning at control_butee.vhd(25): signal \"sens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199677 "|avalon_test|avalon_verin:inst|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable control_butee.vhd(25) " "VHDL Process Statement warning at control_butee.vhd(25): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199677 "|avalon_test|avalon_verin:inst|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm_in control_butee.vhd(29) " "VHDL Process Statement warning at control_butee.vhd(29): signal \"pwm_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701531199677 "|avalon_test|avalon_verin:inst|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fin_course_g control_butee.vhd(19) " "VHDL Process Statement warning at control_butee.vhd(19): inferring latch(es) for signal or variable \"fin_course_g\", which holds its previous value in one or more paths through the process" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701531199677 "|avalon_test|avalon_verin:inst|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fin_course_d control_butee.vhd(19) " "VHDL Process Statement warning at control_butee.vhd(19): inferring latch(es) for signal or variable \"fin_course_d\", which holds its previous value in one or more paths through the process" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701531199677 "|avalon_test|avalon_verin:inst|control_butee:bbv_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fin_course_d control_butee.vhd(19) " "Inferred latch for \"fin_course_d\" at control_butee.vhd(19)" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199677 "|avalon_test|avalon_verin:inst|control_butee:bbv_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fin_course_g control_butee.vhd(19) " "Inferred latch for \"fin_course_g\" at control_butee.vhd(19)" {  } { { "output_files/control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/control_butee.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531199677 "|avalon_test|avalon_verin:inst|control_butee:bbv_inst3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_pwm GND " "Pin \"out_pwm\" is stuck at GND" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701531200186 "|avaloon_verin|out_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs GND " "Pin \"cs\" is stuck at GND" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701531200186 "|avaloon_verin|cs"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701531200186 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701531200268 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin 19 " "Ignored 19 assignments for entity \"avalon_verin\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_cpu 149 " "Ignored 149 assignments for entity \"avalon_verin_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_cpu_cpu 179 " "Ignored 179 assignments for entity \"avalon_verin_cpu_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_irq_mapper 14 " "Ignored 14 assignments for entity \"avalon_verin_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_jtag_uart_0 24 " "Ignored 24 assignments for entity \"avalon_verin_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"avalon_verin_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"avalon_verin_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"avalon_verin_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"avalon_verin_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"avalon_verin_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"avalon_verin_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"avalon_verin_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"avalon_verin_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_ram 36 " "Ignored 36 assignments for entity \"avalon_verin_ram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"avalon_verin_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701531200643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/verin_complet.map.smsg " "Generated suppressed messages file E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/verin_complet.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531200680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701531201941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701531201941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701531201974 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701531201974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701531201974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701531201974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701531201996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 16:33:21 2023 " "Processing ended: Sat Dec 02 16:33:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701531201996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701531201996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701531201996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701531201996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701531203308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701531203315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 16:33:22 2023 " "Processing started: Sat Dec 02 16:33:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701531203315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701531203315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off verin_complet -c verin_complet " "Command: quartus_fit --read_settings_files=off --write_settings_files=off verin_complet -c verin_complet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701531203315 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701531203466 ""}
{ "Info" "0" "" "Project  = verin_complet" {  } {  } 0 0 "Project  = verin_complet" 0 0 "Fitter" 0 0 1701531203467 ""}
{ "Info" "0" "" "Revision = verin_complet" {  } {  } 0 0 "Revision = verin_complet" 0 0 "Fitter" 0 0 1701531203467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701531203523 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1701531203524 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "verin_complet EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"verin_complet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701531203530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701531203586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701531203586 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701531203727 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701531203736 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701531204059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701531204059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701531204059 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701531204059 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701531204061 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701531204061 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701531204061 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701531204061 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701531204061 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701531204061 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701531204063 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "75 75 " "No exact pin location assignment(s) for 75 pins of 75 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701531204378 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_verin/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_verin/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701531204545 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc " "Reading SDC File: 'avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701531204547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 46 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_break:the_avalon_verin_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(46): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_break:the_avalon_verin_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 46 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(46): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531204550 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 47 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(47): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 47 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(47): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[33\]\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531204550 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 48 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(48): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 48 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(48): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[0\]\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531204551 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 49 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(49): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 49 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(49): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[34\]\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531204552 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 50 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(50): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531204552 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 51 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(51): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 51 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(51): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$avalon_verin_cpu_cpu_jtag_sr*    -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$avalon_verin_cpu_cpu_jtag_sr*    -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531204553 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 52 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(52): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531204555 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 53 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(53): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701531204556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531204556 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701531204556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701531204556 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701531204558 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1701531204558 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701531204559 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701531204589 ""}  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701531204589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701531204589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_bg\[0\]~0 " "Destination node s_bg\[0\]~0" {  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701531204589 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701531204589 ""}  } { { "avaloon_verin.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/avaloon_verin.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701531204589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701531204799 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701531204800 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701531204800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701531204800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701531204801 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701531204802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701531204802 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701531204802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701531204809 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701531204810 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701531204810 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "73 unused 2.5V 38 35 0 " "Number of I/O pins in group: 73 (unused VREF, 2.5V VCCIO, 38 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701531204812 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701531204812 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701531204812 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701531204812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701531204812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701531204812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701531204812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701531204812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701531204812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701531204812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701531204812 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701531204812 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701531204812 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_50Mhz " "Node \"clk_50Mhz\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_adc " "Node \"clk_adc\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_adc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cs_out " "Node \"cs_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cs_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_in " "Node \"data_in\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_in" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[0\] " "Node \"data_out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[1\] " "Node \"data_out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[2\] " "Node \"data_out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[3\] " "Node \"data_out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[4\] " "Node \"data_out\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[5\] " "Node \"data_out\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[6\] " "Node \"data_out\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_out\[7\] " "Node \"data_out\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_out\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "raz_n " "Node \"raz_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "raz_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701531205134 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701531205134 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701531205135 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701531205137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701531205884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701531205918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701531205931 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701531207965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701531207966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701531208192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y11 X53_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22" {  } { { "loc" "" { Generic "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} { { 12 { 0 ""} 43 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701531208874 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701531208874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701531209178 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1701531209178 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701531209178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701531209183 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701531209291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701531209297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701531209443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701531209443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701531209556 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701531209897 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701531210151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/verin_complet.fit.smsg " "Generated suppressed messages file E:/MASTER2/BE_VHDL_2023_G19/Implémentation du verin/verin_complet/output_files/verin_complet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701531210205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 50 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5254 " "Peak virtual memory: 5254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701531210426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 16:33:30 2023 " "Processing ended: Sat Dec 02 16:33:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701531210426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701531210426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701531210426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701531210426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701531211488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701531211493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 16:33:31 2023 " "Processing started: Sat Dec 02 16:33:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701531211493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701531211493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off verin_complet -c verin_complet " "Command: quartus_asm --read_settings_files=off --write_settings_files=off verin_complet -c verin_complet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701531211493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701531211835 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701531212391 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701531212421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701531212566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 16:33:32 2023 " "Processing ended: Sat Dec 02 16:33:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701531212566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701531212566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701531212566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701531212566 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701531213184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701531213797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701531213802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 16:33:33 2023 " "Processing started: Sat Dec 02 16:33:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701531213802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701531213802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta verin_complet -c verin_complet " "Command: quartus_sta verin_complet -c verin_complet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701531213802 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701531213960 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214054 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin 19 " "Ignored 19 assignments for entity \"avalon_verin\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_cpu 149 " "Ignored 149 assignments for entity \"avalon_verin_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_cpu_cpu 179 " "Ignored 179 assignments for entity \"avalon_verin_cpu_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_irq_mapper 14 " "Ignored 14 assignments for entity \"avalon_verin_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_jtag_uart_0 24 " "Ignored 24 assignments for entity \"avalon_verin_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"avalon_verin_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"avalon_verin_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"avalon_verin_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"avalon_verin_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"avalon_verin_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"avalon_verin_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"avalon_verin_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"avalon_verin_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_ram 36 " "Ignored 36 assignments for entity \"avalon_verin_ram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"avalon_verin_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1701531214055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701531214381 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1701531214381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701531214435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701531214435 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_verin/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_verin/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701531214632 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc " "Reading SDC File: 'avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701531214634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 46 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_break:the_avalon_verin_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(46): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_break:the_avalon_verin_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 46 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(46): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531214636 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 47 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(47): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 47 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(47): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[33\]\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531214637 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 48 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(48): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 48 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(48): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[0\]\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531214638 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 49 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(49): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 49 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(49): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[34\]\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531214638 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 50 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(50): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531214639 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 51 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(51): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 51 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(51): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$avalon_verin_cpu_cpu_jtag_sr*    -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$avalon_verin_cpu_cpu_jtag_sr*    -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531214640 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 52 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(52): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531214641 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 53 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(53): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701531214642 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/ImplÃ©mentation du verin/verin_complet/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701531214642 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701531214645 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701531214647 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701531214647 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701531214648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701531214648 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701531214649 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701531214654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.225 " "Worst-case setup slack is 0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531214671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531214671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 clk  " "    0.225               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531214671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701531214671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531214672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531214672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 clk  " "    0.359               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531214672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701531214672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701531214681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701531214682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701531214682 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701531214682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531214695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531214695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.000 clk  " "   -3.000             -71.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531214695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701531214695 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701531214714 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701531214747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701531215084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701531215119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.311 " "Worst-case setup slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701531215138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701531215139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701531215149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701531215151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701531215151 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701531215151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.000 clk  " "   -3.000             -71.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701531215156 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701531215208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701531215268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.565 " "Worst-case setup slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 clk  " "    0.565               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701531215270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701531215278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701531215281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701531215287 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701531215287 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701531215287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.936 clk  " "   -3.000             -74.936 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701531215289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701531215289 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701531215697 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701531215699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 57 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701531215757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 16:33:35 2023 " "Processing ended: Sat Dec 02 16:33:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701531215757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701531215757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701531215757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701531215757 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 162 s " "Quartus Prime Full Compilation was successful. 0 errors, 162 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701531216447 ""}
