<stg><name>dma_master_test_Pipeline_VITIS_LOOP_120_2</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %success_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="success_index"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %t_final = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_final"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %success_index_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="success_index_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:3 %trunc_ln1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln1

]]></Node>
<StgValue><ssdm name="trunc_ln1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i31 0, i31 %success_index_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 1e+06, i32 %t_final

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i32 4294967295, i32 %success_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body157

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body157:0 %x = load i31 %success_index_1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body157:2 %icmp_ln120 = icmp_eq  i31 %x, i31 %trunc_ln1_read

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body157:5 %br_ln120 = br i1 %icmp_ln120, void %for.body157.split, void %for.end170.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="31">
<![CDATA[
for.body157.split:2 %trunc_ln122_cast = zext i31 %x

]]></Node>
<StgValue><ssdm name="trunc_ln122_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body157.split:4 %t_finals_addr = getelementptr i32 %t_finals, i64 0, i64 %trunc_ln122_cast

]]></Node>
<StgValue><ssdm name="t_finals_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="6">
<![CDATA[
for.body157.split:5 %t_final_1 = load i6 %t_finals_addr

]]></Node>
<StgValue><ssdm name="t_final_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body157:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body157:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 50, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body157:4 %add_ln120 = add i31 %x, i31 1

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="6">
<![CDATA[
for.body157.split:5 %t_final_1 = load i6 %t_finals_addr

]]></Node>
<StgValue><ssdm name="t_final_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body157.split:13 %store_ln120 = store i31 %add_ln120, i31 %success_index_1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body157.split:1 %t_final_load_1 = load i32 %t_final

]]></Node>
<StgValue><ssdm name="t_final_load_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body157.split:6 %cmp2 = fcmp_olt  i32 %t_final_1, i32 %t_final_load_1

]]></Node>
<StgValue><ssdm name="cmp2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body157.split:7 %tmp = fcmp_oeq  i32 %t_final_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end170.loopexit.exitStub:0 %success_index_load = load i32 %success_index

]]></Node>
<StgValue><ssdm name="success_index_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end170.loopexit.exitStub:1 %t_final_load = load i32 %t_final

]]></Node>
<StgValue><ssdm name="t_final_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end170.loopexit.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %t_final_out, i32 %t_final_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end170.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %success_index_out, i32 %success_index_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
for.end170.loopexit.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="30" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body157.split:6 %cmp2 = fcmp_olt  i32 %t_final_1, i32 %t_final_load_1

]]></Node>
<StgValue><ssdm name="cmp2"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body157.split:7 %tmp = fcmp_oeq  i32 %t_final_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body157.split:8 %xor_ln122 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln122"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body157.split:9 %and_ln122 = and i1 %cmp2, i1 %xor_ln122

]]></Node>
<StgValue><ssdm name="and_ln122"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body157.split:12 %t_final_2 = select i1 %and_ln122, i32 %t_final_1, i32 %t_final_load_1

]]></Node>
<StgValue><ssdm name="t_final_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body157.split:0 %success_index_load_1 = load i32 %success_index

]]></Node>
<StgValue><ssdm name="success_index_load_1"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body157.split:3 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="31">
<![CDATA[
for.body157.split:10 %zext_ln122 = zext i31 %x

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body157.split:11 %success_index_4 = select i1 %and_ln122, i32 %zext_ln122, i32 %success_index_load_1

]]></Node>
<StgValue><ssdm name="success_index_4"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body157.split:14 %store_ln120 = store i32 %t_final_2, i32 %t_final

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body157.split:15 %store_ln120 = store i32 %success_index_4, i32 %success_index

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.body157.split:16 %br_ln120 = br void %for.body157

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="63" name="trunc_ln1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln1"/></StgValue>
</port>
<port id="64" name="t_finals" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="t_finals"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="t_final_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="t_final_out"/></StgValue>
</port>
<port id="66" name="success_index_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="success_index_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="68" from="StgValue_67" to="success_index" fromId="67" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_67" to="t_final" fromId="67" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_67" to="success_index_1" fromId="67" toId="10">
</dataflow>
<dataflow id="72" from="_ssdm_op_Read.ap_auto.i31" to="trunc_ln1_read" fromId="71" toId="11">
</dataflow>
<dataflow id="73" from="trunc_ln1" to="trunc_ln1_read" fromId="63" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_74" to="store_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="76" from="success_index_1" to="store_ln0" fromId="10" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="store_ln0" fromId="77" toId="13">
</dataflow>
<dataflow id="79" from="t_final" to="store_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_80" to="store_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="82" from="success_index" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="83" from="success_index_1" to="x" fromId="10" toId="16">
</dataflow>
<dataflow id="84" from="x" to="icmp_ln120" fromId="16" toId="17">
</dataflow>
<dataflow id="85" from="trunc_ln1_read" to="icmp_ln120" fromId="11" toId="17">
</dataflow>
<dataflow id="86" from="icmp_ln120" to="br_ln120" fromId="17" toId="18">
</dataflow>
<dataflow id="87" from="x" to="trunc_ln122_cast" fromId="16" toId="19">
</dataflow>
<dataflow id="88" from="t_finals" to="t_finals_addr" fromId="64" toId="20">
</dataflow>
<dataflow id="90" from="StgValue_89" to="t_finals_addr" fromId="89" toId="20">
</dataflow>
<dataflow id="91" from="trunc_ln122_cast" to="t_finals_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="92" from="t_finals_addr" to="t_final_1" fromId="20" toId="21">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="93" toId="22">
</dataflow>
<dataflow id="95" from="StgValue_80" to="specpipeline_ln0" fromId="80" toId="22">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="22">
</dataflow>
<dataflow id="98" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="22">
</dataflow>
<dataflow id="99" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="22">
</dataflow>
<dataflow id="101" from="p_str" to="specpipeline_ln0" fromId="100" toId="22">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="102" toId="23">
</dataflow>
<dataflow id="105" from="StgValue_104" to="speclooptripcount_ln0" fromId="104" toId="23">
</dataflow>
<dataflow id="107" from="StgValue_106" to="speclooptripcount_ln0" fromId="106" toId="23">
</dataflow>
<dataflow id="109" from="StgValue_108" to="speclooptripcount_ln0" fromId="108" toId="23">
</dataflow>
<dataflow id="110" from="x" to="add_ln120" fromId="16" toId="24">
</dataflow>
<dataflow id="112" from="StgValue_111" to="add_ln120" fromId="111" toId="24">
</dataflow>
<dataflow id="113" from="t_finals_addr" to="t_final_1" fromId="20" toId="25">
</dataflow>
<dataflow id="114" from="add_ln120" to="store_ln120" fromId="24" toId="26">
</dataflow>
<dataflow id="115" from="success_index_1" to="store_ln120" fromId="10" toId="26">
</dataflow>
<dataflow id="116" from="t_final" to="t_final_load_1" fromId="9" toId="27">
</dataflow>
<dataflow id="117" from="t_final_1" to="cmp2" fromId="25" toId="28">
</dataflow>
<dataflow id="118" from="t_final_load_1" to="cmp2" fromId="27" toId="28">
</dataflow>
<dataflow id="119" from="t_final_1" to="tmp" fromId="25" toId="29">
</dataflow>
<dataflow id="121" from="StgValue_120" to="tmp" fromId="120" toId="29">
</dataflow>
<dataflow id="122" from="t_final_1" to="cmp2" fromId="25" toId="30">
</dataflow>
<dataflow id="123" from="t_final_load_1" to="cmp2" fromId="27" toId="30">
</dataflow>
<dataflow id="124" from="t_final_1" to="tmp" fromId="25" toId="31">
</dataflow>
<dataflow id="125" from="StgValue_120" to="tmp" fromId="120" toId="31">
</dataflow>
<dataflow id="126" from="tmp" to="xor_ln122" fromId="31" toId="32">
</dataflow>
<dataflow id="128" from="StgValue_127" to="xor_ln122" fromId="127" toId="32">
</dataflow>
<dataflow id="129" from="cmp2" to="and_ln122" fromId="30" toId="33">
</dataflow>
<dataflow id="130" from="xor_ln122" to="and_ln122" fromId="32" toId="33">
</dataflow>
<dataflow id="131" from="and_ln122" to="t_final_2" fromId="33" toId="34">
</dataflow>
<dataflow id="132" from="t_final_1" to="t_final_2" fromId="25" toId="34">
</dataflow>
<dataflow id="133" from="t_final_load_1" to="t_final_2" fromId="27" toId="34">
</dataflow>
<dataflow id="134" from="success_index" to="success_index_load_1" fromId="8" toId="35">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopName" to="specloopname_ln40" fromId="135" toId="36">
</dataflow>
<dataflow id="138" from="empty_10" to="specloopname_ln40" fromId="137" toId="36">
</dataflow>
<dataflow id="139" from="x" to="zext_ln122" fromId="16" toId="37">
</dataflow>
<dataflow id="140" from="and_ln122" to="success_index_4" fromId="33" toId="38">
</dataflow>
<dataflow id="141" from="zext_ln122" to="success_index_4" fromId="37" toId="38">
</dataflow>
<dataflow id="142" from="success_index_load_1" to="success_index_4" fromId="35" toId="38">
</dataflow>
<dataflow id="143" from="t_final_2" to="store_ln120" fromId="34" toId="39">
</dataflow>
<dataflow id="144" from="t_final" to="store_ln120" fromId="9" toId="39">
</dataflow>
<dataflow id="145" from="success_index_4" to="store_ln120" fromId="38" toId="40">
</dataflow>
<dataflow id="146" from="success_index" to="store_ln120" fromId="8" toId="40">
</dataflow>
<dataflow id="147" from="success_index" to="success_index_load" fromId="8" toId="42">
</dataflow>
<dataflow id="148" from="t_final" to="t_final_load" fromId="9" toId="43">
</dataflow>
<dataflow id="150" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="149" toId="44">
</dataflow>
<dataflow id="151" from="t_final_out" to="write_ln0" fromId="65" toId="44">
</dataflow>
<dataflow id="152" from="t_final_load" to="write_ln0" fromId="43" toId="44">
</dataflow>
<dataflow id="154" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="153" toId="45">
</dataflow>
<dataflow id="155" from="success_index_out" to="write_ln0" fromId="66" toId="45">
</dataflow>
<dataflow id="156" from="success_index_load" to="write_ln0" fromId="42" toId="45">
</dataflow>
<dataflow id="157" from="icmp_ln120" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="158" from="icmp_ln120" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="159" from="and_ln122" to="StgValue_6" fromId="33" toId="6">
</dataflow>
<dataflow id="160" from="icmp_ln120" to="StgValue_4" fromId="17" toId="4">
</dataflow>
</dataflows>


</stg>
