// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "04/15/2016 23:36:14"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module regFileDemo (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	LEDR,
	SW,
	KEY,
	CLOCK_50);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	reg [9:0] LEDR ;
input 	reg [9:0] SW ;
input 	reg [3:0] KEY ;
input 	reg CLOCK_50 ;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \SW[8]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \cdiv|divided_clocks[0]~0_combout ;
wire \cdiv|Add0~89_sumout ;
wire \cdiv|Add0~90 ;
wire \cdiv|Add0~85_sumout ;
wire \cdiv|Add0~86 ;
wire \cdiv|Add0~81_sumout ;
wire \cdiv|Add0~82 ;
wire \cdiv|Add0~77_sumout ;
wire \cdiv|Add0~78 ;
wire \cdiv|Add0~73_sumout ;
wire \cdiv|Add0~74 ;
wire \cdiv|Add0~69_sumout ;
wire \cdiv|Add0~70 ;
wire \cdiv|Add0~65_sumout ;
wire \cdiv|Add0~66 ;
wire \cdiv|Add0~61_sumout ;
wire \cdiv|Add0~62 ;
wire \cdiv|Add0~57_sumout ;
wire \cdiv|Add0~58 ;
wire \cdiv|Add0~53_sumout ;
wire \cdiv|Add0~54 ;
wire \cdiv|Add0~49_sumout ;
wire \cdiv|Add0~50 ;
wire \cdiv|Add0~45_sumout ;
wire \cdiv|Add0~46 ;
wire \cdiv|Add0~41_sumout ;
wire \cdiv|Add0~42 ;
wire \cdiv|Add0~37_sumout ;
wire \cdiv|Add0~38 ;
wire \cdiv|Add0~33_sumout ;
wire \cdiv|Add0~34 ;
wire \cdiv|Add0~29_sumout ;
wire \cdiv|Add0~30 ;
wire \cdiv|Add0~25_sumout ;
wire \cdiv|Add0~26 ;
wire \cdiv|Add0~21_sumout ;
wire \cdiv|Add0~22 ;
wire \cdiv|Add0~13_sumout ;
wire \cdiv|Add0~14 ;
wire \cdiv|Add0~5_sumout ;
wire \cdiv|Add0~6 ;
wire \cdiv|Add0~1_sumout ;
wire \cdiv|divided_clocks[21]~feeder_combout ;
wire \cdiv|Add0~2 ;
wire \cdiv|Add0~17_sumout ;
wire \cdiv|Add0~18 ;
wire \cdiv|Add0~9_sumout ;
wire \cdiv|clk_out~combout ;
wire \SW[9]~input_o ;
wire \KEY[0]~input_o ;
wire \state~8_combout ;
wire \state.writeUpper~0_combout ;
wire \state~7_combout ;
wire \state~9_combout ;
wire \state~2_q ;
wire \state~5_combout ;
wire \state~6_combout ;
wire \state~4_q ;
wire \adrx[2]~1_combout ;
wire \state.idle~0_combout ;
wire \adrx~0_combout ;
wire \adrx[2]~2_combout ;
wire \adrx~5_combout ;
wire \adrx~6_combout ;
wire \adrx[2]~3_combout ;
wire \adrx~4_combout ;
wire \adrx~9_combout ;
wire \adrx~10_combout ;
wire \LessThan1~0_combout ;
wire \Selector2~0_combout ;
wire \Selector39~0_combout ;
wire \state~10_combout ;
wire \state~3_q ;
wire \adrx~7_combout ;
wire \adrx~8_combout ;
wire \Add2~65_sumout ;
wire \writeData~18_combout ;
wire \writeData[24]~1_combout ;
wire \writeData[24]~2_combout ;
wire \Add2~66 ;
wire \Add2~69_sumout ;
wire \writeData~19_combout ;
wire \Add2~70 ;
wire \Add2~73_sumout ;
wire \writeData~20_combout ;
wire \Add2~74 ;
wire \Add2~77_sumout ;
wire \writeData~21_combout ;
wire \Add2~78 ;
wire \Add2~81_sumout ;
wire \writeData~22_combout ;
wire \writeData[6]~23_combout ;
wire \Add2~82 ;
wire \Add2~85_sumout ;
wire \writeData~24_combout ;
wire \Add2~86 ;
wire \Add2~89_sumout ;
wire \writeData~25_combout ;
wire \Add2~90 ;
wire \Add2~93_sumout ;
wire \writeData~26_combout ;
wire \Add2~94 ;
wire \Add2~97_sumout ;
wire \writeData~27_combout ;
wire \Add2~98 ;
wire \Add2~101_sumout ;
wire \writeData~28_combout ;
wire \Add2~102 ;
wire \Add2~105_sumout ;
wire \writeData~29_combout ;
wire \Add2~106 ;
wire \Add2~109_sumout ;
wire \writeData~30_combout ;
wire \Selector42~0_combout ;
wire \writeEn~feeder_combout ;
wire \writeEn~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[11].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[10].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ;
wire \Add2~110 ;
wire \Add2~113_sumout ;
wire \writeData~31_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[12].reg_bit|out~q ;
wire \Add2~114 ;
wire \Add2~117_sumout ;
wire \writeData~32_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[13].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ;
wire \Add2~118 ;
wire \Add2~121_sumout ;
wire \writeData~33_combout ;
wire \Add2~122 ;
wire \Add2~125_sumout ;
wire \writeData~34_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[15].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[14].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[9].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[8].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[3].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[2].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[6].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[7].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[5].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[4].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[0].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[1].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ;
wire \Add2~126 ;
wire \Add2~1_sumout ;
wire \writeData~0_combout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \writeData~3_combout ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \writeData~4_combout ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \writeData~5_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[19].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[18].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[17].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[16].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \writeData~6_combout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \writeData~7_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[20].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \writeData~8_combout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \writeData~9_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[23].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[22].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \writeData~10_combout ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \writeData~11_combout ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \writeData~12_combout ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \writeData~13_combout ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \writeData~14_combout ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \writeData~15_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[29].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[28].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[25].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[24].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ;
wire \Add2~54 ;
wire \Add2~57_sumout ;
wire \writeData~16_combout ;
wire \Add2~58 ;
wire \Add2~61_sumout ;
wire \writeData~17_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[31].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[30].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[26].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].myReg|reg_bits_gen[27].reg_bit|out~q ;
wire \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ;
wire \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ;
wire \ledDriver[0]~0_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[12].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[10].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[11].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[8].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[9].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[15].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[14].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[30].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[31].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[24].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[25].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[27].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[26].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[29].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[28].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[5].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[4].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[2].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[3].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[7].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[6].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[1].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[0].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[21].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[20].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[17].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[16].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[22].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[23].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[18].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].myReg|reg_bits_gen[19].reg_bit|out~q ;
wire \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ;
wire \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[1].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[0].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[4].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[5].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[6].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[7].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[2].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[26].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[27].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[28].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[29].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[25].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[24].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[31].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[30].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[16].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[23].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[22].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[19].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[18].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[20].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[21].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[13].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[12].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[15].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[14].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[9].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[8].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[10].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].myReg|reg_bits_gen[11].reg_bit|out~q ;
wire \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ;
wire \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[7].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[6].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[4].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[5].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[0].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[1].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[3].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[2].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[8].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[9].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[13].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[12].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[15].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[14].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[11].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[10].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[21].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[20].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[22].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[23].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[18].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[19].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[17].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[16].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[31].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[30].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[29].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[28].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[27].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[26].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[24].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].myReg|reg_bits_gen[25].reg_bit|out~q ;
wire \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ;
wire \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[10].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[11].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[9].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[8].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[14].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[13].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[12].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[0].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[1].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[2].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[3].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[5].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[4].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[7].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[6].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[21].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[20].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[19].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[18].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[23].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[22].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[17].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[16].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[27].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[26].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[30].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[31].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[29].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[28].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[24].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].myReg|reg_bits_gen[25].reg_bit|out~q ;
wire \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ;
wire \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[10].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[11].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[13].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[12].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[14].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[15].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[9].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[8].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[7].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[6].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[2].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[3].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[5].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[4].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[0].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[1].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[19].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[18].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[17].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[16].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[21].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[20].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[23].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[22].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[25].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[26].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[28].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[31].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].myReg|reg_bits_gen[30].reg_bit|out~q ;
wire \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ;
wire \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[27].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[26].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[28].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[29].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[31].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[30].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[25].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[0].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[1].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[5].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[4].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[2].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[6].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[7].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[18].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[19].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[20].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[16].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[22].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[23].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[12].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[13].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[9].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[8].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[11].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[15].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].myReg|reg_bits_gen[14].reg_bit|out~q ;
wire \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ;
wire \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[1].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[0].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[6].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[7].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[2].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[3].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[4].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[5].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[20].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[19].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[22].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[17].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[16].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[24].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[25].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[26].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[28].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[29].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[31].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[30].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[13].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[12].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~feeder_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[8].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[15].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[14].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[10].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].myReg|reg_bits_gen[11].reg_bit|out~q ;
wire \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ;
wire \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ;
wire \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ;
wire \Selector1~0_combout ;
wire \Selector0~0_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ;
wire \KEY[1]~input_o ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \QIC_SIGNALTAP_GND~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ;
wire \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ;
wire \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ;
wire \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ;
wire \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ;
wire \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ;
wire \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ;
wire \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q ;
wire \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q ;
wire \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q ;
wire \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q ;
wire \auto_signaltap_0|acq_data_in_reg[27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q ;
wire \auto_signaltap_0|acq_data_in_reg[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q ;
wire \auto_signaltap_0|acq_data_in_reg[29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~q ;
wire \auto_signaltap_0|acq_data_in_reg[35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~q ;
wire \auto_signaltap_0|acq_data_in_reg[38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~q ;
wire \auto_signaltap_0|acq_data_in_reg[41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~q ;
wire \auto_signaltap_0|acq_data_in_reg[43]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ;
wire \auto_signaltap_0|~VCC~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [31:0] writeData;
wire [9:0] ledDriver;
wire [31:0] \myRegFile|writeEnAndSel ;
wire [4:0] adrx;
wire [31:0] \cdiv|divided_clocks ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [10:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [43:0] \auto_signaltap_0|acq_data_in_reg ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg ;
wire [31:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [5:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [43:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr ;
wire [0:0] \auto_signaltap_0|acq_trigger_in_reg ;

wire [39:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus [3];

// Location: FF_X11_Y5_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 64'h0B0BF1F10F0FF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 64'h0F0F0F0FFFFF0000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(ledDriver[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(ledDriver[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(ledDriver[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(ledDriver[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(ledDriver[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(ledDriver[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(ledDriver[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(ledDriver[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(ledDriver[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(ledDriver[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N15
cyclonev_lcell_comb \cdiv|divided_clocks[0]~0 (
// Equation(s):
// \cdiv|divided_clocks[0]~0_combout  = ( !\cdiv|divided_clocks [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cdiv|divided_clocks [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cdiv|divided_clocks[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|divided_clocks[0]~0 .extended_lut = "off";
defparam \cdiv|divided_clocks[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \cdiv|divided_clocks[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N16
dffeas \cdiv|divided_clocks[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|divided_clocks[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[0] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \cdiv|Add0~89 (
// Equation(s):
// \cdiv|Add0~89_sumout  = SUM(( \cdiv|divided_clocks [1] ) + ( \cdiv|divided_clocks [0] ) + ( !VCC ))
// \cdiv|Add0~90  = CARRY(( \cdiv|divided_clocks [1] ) + ( \cdiv|divided_clocks [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cdiv|divided_clocks [0]),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~89_sumout ),
	.cout(\cdiv|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~89 .extended_lut = "off";
defparam \cdiv|Add0~89 .lut_mask = 64'h0000CCCC000000FF;
defparam \cdiv|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N32
dffeas \cdiv|divided_clocks[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[1] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N33
cyclonev_lcell_comb \cdiv|Add0~85 (
// Equation(s):
// \cdiv|Add0~85_sumout  = SUM(( \cdiv|divided_clocks [2] ) + ( GND ) + ( \cdiv|Add0~90  ))
// \cdiv|Add0~86  = CARRY(( \cdiv|divided_clocks [2] ) + ( GND ) + ( \cdiv|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~85_sumout ),
	.cout(\cdiv|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~85 .extended_lut = "off";
defparam \cdiv|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N35
dffeas \cdiv|divided_clocks[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[2] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \cdiv|Add0~81 (
// Equation(s):
// \cdiv|Add0~81_sumout  = SUM(( \cdiv|divided_clocks [3] ) + ( GND ) + ( \cdiv|Add0~86  ))
// \cdiv|Add0~82  = CARRY(( \cdiv|divided_clocks [3] ) + ( GND ) + ( \cdiv|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~81_sumout ),
	.cout(\cdiv|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~81 .extended_lut = "off";
defparam \cdiv|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N38
dffeas \cdiv|divided_clocks[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[3] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \cdiv|Add0~77 (
// Equation(s):
// \cdiv|Add0~77_sumout  = SUM(( \cdiv|divided_clocks [4] ) + ( GND ) + ( \cdiv|Add0~82  ))
// \cdiv|Add0~78  = CARRY(( \cdiv|divided_clocks [4] ) + ( GND ) + ( \cdiv|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~77_sumout ),
	.cout(\cdiv|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~77 .extended_lut = "off";
defparam \cdiv|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N41
dffeas \cdiv|divided_clocks[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[4] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \cdiv|Add0~73 (
// Equation(s):
// \cdiv|Add0~73_sumout  = SUM(( \cdiv|divided_clocks [5] ) + ( GND ) + ( \cdiv|Add0~78  ))
// \cdiv|Add0~74  = CARRY(( \cdiv|divided_clocks [5] ) + ( GND ) + ( \cdiv|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~73_sumout ),
	.cout(\cdiv|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~73 .extended_lut = "off";
defparam \cdiv|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N44
dffeas \cdiv|divided_clocks[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[5] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N45
cyclonev_lcell_comb \cdiv|Add0~69 (
// Equation(s):
// \cdiv|Add0~69_sumout  = SUM(( \cdiv|divided_clocks [6] ) + ( GND ) + ( \cdiv|Add0~74  ))
// \cdiv|Add0~70  = CARRY(( \cdiv|divided_clocks [6] ) + ( GND ) + ( \cdiv|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~69_sumout ),
	.cout(\cdiv|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~69 .extended_lut = "off";
defparam \cdiv|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N47
dffeas \cdiv|divided_clocks[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[6] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \cdiv|Add0~65 (
// Equation(s):
// \cdiv|Add0~65_sumout  = SUM(( \cdiv|divided_clocks [7] ) + ( GND ) + ( \cdiv|Add0~70  ))
// \cdiv|Add0~66  = CARRY(( \cdiv|divided_clocks [7] ) + ( GND ) + ( \cdiv|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~65_sumout ),
	.cout(\cdiv|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~65 .extended_lut = "off";
defparam \cdiv|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N50
dffeas \cdiv|divided_clocks[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[7] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N51
cyclonev_lcell_comb \cdiv|Add0~61 (
// Equation(s):
// \cdiv|Add0~61_sumout  = SUM(( \cdiv|divided_clocks [8] ) + ( GND ) + ( \cdiv|Add0~66  ))
// \cdiv|Add0~62  = CARRY(( \cdiv|divided_clocks [8] ) + ( GND ) + ( \cdiv|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~61_sumout ),
	.cout(\cdiv|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~61 .extended_lut = "off";
defparam \cdiv|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N53
dffeas \cdiv|divided_clocks[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[8] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \cdiv|Add0~57 (
// Equation(s):
// \cdiv|Add0~57_sumout  = SUM(( \cdiv|divided_clocks [9] ) + ( GND ) + ( \cdiv|Add0~62  ))
// \cdiv|Add0~58  = CARRY(( \cdiv|divided_clocks [9] ) + ( GND ) + ( \cdiv|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~57_sumout ),
	.cout(\cdiv|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~57 .extended_lut = "off";
defparam \cdiv|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N56
dffeas \cdiv|divided_clocks[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[9] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N57
cyclonev_lcell_comb \cdiv|Add0~53 (
// Equation(s):
// \cdiv|Add0~53_sumout  = SUM(( \cdiv|divided_clocks [10] ) + ( GND ) + ( \cdiv|Add0~58  ))
// \cdiv|Add0~54  = CARRY(( \cdiv|divided_clocks [10] ) + ( GND ) + ( \cdiv|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~53_sumout ),
	.cout(\cdiv|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~53 .extended_lut = "off";
defparam \cdiv|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N59
dffeas \cdiv|divided_clocks[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[10] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \cdiv|Add0~49 (
// Equation(s):
// \cdiv|Add0~49_sumout  = SUM(( \cdiv|divided_clocks [11] ) + ( GND ) + ( \cdiv|Add0~54  ))
// \cdiv|Add0~50  = CARRY(( \cdiv|divided_clocks [11] ) + ( GND ) + ( \cdiv|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~49_sumout ),
	.cout(\cdiv|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~49 .extended_lut = "off";
defparam \cdiv|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N2
dffeas \cdiv|divided_clocks[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[11] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N3
cyclonev_lcell_comb \cdiv|Add0~45 (
// Equation(s):
// \cdiv|Add0~45_sumout  = SUM(( \cdiv|divided_clocks [12] ) + ( GND ) + ( \cdiv|Add0~50  ))
// \cdiv|Add0~46  = CARRY(( \cdiv|divided_clocks [12] ) + ( GND ) + ( \cdiv|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~45_sumout ),
	.cout(\cdiv|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~45 .extended_lut = "off";
defparam \cdiv|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \cdiv|divided_clocks[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[12] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \cdiv|Add0~41 (
// Equation(s):
// \cdiv|Add0~41_sumout  = SUM(( \cdiv|divided_clocks [13] ) + ( GND ) + ( \cdiv|Add0~46  ))
// \cdiv|Add0~42  = CARRY(( \cdiv|divided_clocks [13] ) + ( GND ) + ( \cdiv|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~41_sumout ),
	.cout(\cdiv|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~41 .extended_lut = "off";
defparam \cdiv|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N8
dffeas \cdiv|divided_clocks[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[13] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N9
cyclonev_lcell_comb \cdiv|Add0~37 (
// Equation(s):
// \cdiv|Add0~37_sumout  = SUM(( \cdiv|divided_clocks [14] ) + ( GND ) + ( \cdiv|Add0~42  ))
// \cdiv|Add0~38  = CARRY(( \cdiv|divided_clocks [14] ) + ( GND ) + ( \cdiv|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~37_sumout ),
	.cout(\cdiv|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~37 .extended_lut = "off";
defparam \cdiv|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \cdiv|divided_clocks[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[14] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \cdiv|Add0~33 (
// Equation(s):
// \cdiv|Add0~33_sumout  = SUM(( \cdiv|divided_clocks [15] ) + ( GND ) + ( \cdiv|Add0~38  ))
// \cdiv|Add0~34  = CARRY(( \cdiv|divided_clocks [15] ) + ( GND ) + ( \cdiv|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~33_sumout ),
	.cout(\cdiv|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~33 .extended_lut = "off";
defparam \cdiv|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N14
dffeas \cdiv|divided_clocks[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[15] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N15
cyclonev_lcell_comb \cdiv|Add0~29 (
// Equation(s):
// \cdiv|Add0~29_sumout  = SUM(( \cdiv|divided_clocks [16] ) + ( GND ) + ( \cdiv|Add0~34  ))
// \cdiv|Add0~30  = CARRY(( \cdiv|divided_clocks [16] ) + ( GND ) + ( \cdiv|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~29_sumout ),
	.cout(\cdiv|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~29 .extended_lut = "off";
defparam \cdiv|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N17
dffeas \cdiv|divided_clocks[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[16] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \cdiv|Add0~25 (
// Equation(s):
// \cdiv|Add0~25_sumout  = SUM(( \cdiv|divided_clocks [17] ) + ( GND ) + ( \cdiv|Add0~30  ))
// \cdiv|Add0~26  = CARRY(( \cdiv|divided_clocks [17] ) + ( GND ) + ( \cdiv|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~25_sumout ),
	.cout(\cdiv|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~25 .extended_lut = "off";
defparam \cdiv|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N20
dffeas \cdiv|divided_clocks[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[17] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N21
cyclonev_lcell_comb \cdiv|Add0~21 (
// Equation(s):
// \cdiv|Add0~21_sumout  = SUM(( \cdiv|divided_clocks [18] ) + ( GND ) + ( \cdiv|Add0~26  ))
// \cdiv|Add0~22  = CARRY(( \cdiv|divided_clocks [18] ) + ( GND ) + ( \cdiv|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~21_sumout ),
	.cout(\cdiv|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~21 .extended_lut = "off";
defparam \cdiv|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \cdiv|divided_clocks[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[18] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \cdiv|Add0~13 (
// Equation(s):
// \cdiv|Add0~13_sumout  = SUM(( \cdiv|divided_clocks [19] ) + ( GND ) + ( \cdiv|Add0~22  ))
// \cdiv|Add0~14  = CARRY(( \cdiv|divided_clocks [19] ) + ( GND ) + ( \cdiv|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~13_sumout ),
	.cout(\cdiv|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~13 .extended_lut = "off";
defparam \cdiv|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N26
dffeas \cdiv|divided_clocks[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[19] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N27
cyclonev_lcell_comb \cdiv|Add0~5 (
// Equation(s):
// \cdiv|Add0~5_sumout  = SUM(( \cdiv|divided_clocks [20] ) + ( GND ) + ( \cdiv|Add0~14  ))
// \cdiv|Add0~6  = CARRY(( \cdiv|divided_clocks [20] ) + ( GND ) + ( \cdiv|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~5_sumout ),
	.cout(\cdiv|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~5 .extended_lut = "off";
defparam \cdiv|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N29
dffeas \cdiv|divided_clocks[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[20] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \cdiv|Add0~1 (
// Equation(s):
// \cdiv|Add0~1_sumout  = SUM(( \cdiv|divided_clocks [21] ) + ( GND ) + ( \cdiv|Add0~6  ))
// \cdiv|Add0~2  = CARRY(( \cdiv|divided_clocks [21] ) + ( GND ) + ( \cdiv|Add0~6  ))

	.dataa(gnd),
	.datab(!\cdiv|divided_clocks [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~1_sumout ),
	.cout(\cdiv|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~1 .extended_lut = "off";
defparam \cdiv|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \cdiv|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N51
cyclonev_lcell_comb \cdiv|divided_clocks[21]~feeder (
// Equation(s):
// \cdiv|divided_clocks[21]~feeder_combout  = \cdiv|Add0~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cdiv|divided_clocks[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|divided_clocks[21]~feeder .extended_lut = "off";
defparam \cdiv|divided_clocks[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cdiv|divided_clocks[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N53
dffeas \cdiv|divided_clocks[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\cdiv|divided_clocks[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[21] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N33
cyclonev_lcell_comb \cdiv|Add0~17 (
// Equation(s):
// \cdiv|Add0~17_sumout  = SUM(( \cdiv|divided_clocks [22] ) + ( GND ) + ( \cdiv|Add0~2  ))
// \cdiv|Add0~18  = CARRY(( \cdiv|divided_clocks [22] ) + ( GND ) + ( \cdiv|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~17_sumout ),
	.cout(\cdiv|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~17 .extended_lut = "off";
defparam \cdiv|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N35
dffeas \cdiv|divided_clocks[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[22] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \cdiv|Add0~9 (
// Equation(s):
// \cdiv|Add0~9_sumout  = SUM(( \cdiv|divided_clocks [23] ) + ( GND ) + ( \cdiv|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~9 .extended_lut = "off";
defparam \cdiv|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N37
dffeas \cdiv|divided_clocks[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[23] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N24
cyclonev_lcell_comb \cdiv|clk_out (
// Equation(s):
// \cdiv|clk_out~combout  = LCELL(( \CLOCK_50~input_o  & ( \cdiv|divided_clocks [23] ) ) # ( !\CLOCK_50~input_o  & ( \cdiv|divided_clocks [23] & ( \SW[8]~input_o  ) ) ) # ( \CLOCK_50~input_o  & ( !\cdiv|divided_clocks [23] & ( !\SW[8]~input_o  ) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(gnd),
	.datae(!\CLOCK_50~input_o ),
	.dataf(!\cdiv|divided_clocks [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cdiv|clk_out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|clk_out .extended_lut = "off";
defparam \cdiv|clk_out .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \cdiv|clk_out .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N36
cyclonev_lcell_comb \state~8 (
// Equation(s):
// \state~8_combout  = ( !adrx[4] & ( (!\state~2_q  & (!\state~3_q  & !\LessThan1~0_combout )) ) )

	.dataa(!\state~2_q ),
	.datab(!\state~3_q ),
	.datac(!\LessThan1~0_combout ),
	.datad(gnd),
	.datae(!adrx[4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~8 .extended_lut = "off";
defparam \state~8 .lut_mask = 64'h8080000080800000;
defparam \state~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N45
cyclonev_lcell_comb \state.writeUpper~0 (
// Equation(s):
// \state.writeUpper~0_combout  = ( \state~3_q  & ( \state~2_q  ) )

	.dataa(gnd),
	.datab(!\state~2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.writeUpper~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.writeUpper~0 .extended_lut = "off";
defparam \state.writeUpper~0 .lut_mask = 64'h0000000033333333;
defparam \state.writeUpper~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N9
cyclonev_lcell_comb \state~7 (
// Equation(s):
// \state~7_combout  = ( \LessThan1~0_combout  & ( (\state.writeUpper~0_combout  & !adrx[4]) ) ) # ( !\LessThan1~0_combout  & ( \state.writeUpper~0_combout  ) )

	.dataa(!\state.writeUpper~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!adrx[4]),
	.datae(gnd),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~7 .extended_lut = "off";
defparam \state~7 .lut_mask = 64'h5555555555005500;
defparam \state~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N3
cyclonev_lcell_comb \state~9 (
// Equation(s):
// \state~9_combout  = ( \state~7_combout  & ( (!\state~8_combout  & (!\SW[9]~input_o  & ((!\state~5_combout ) # (\KEY[0]~input_o )))) ) ) # ( !\state~7_combout  & ( (!\state~8_combout  & (!\SW[9]~input_o  & ((\KEY[0]~input_o ) # (\state~5_combout )))) ) )

	.dataa(!\state~5_combout ),
	.datab(!\state~8_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\state~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~9 .extended_lut = "off";
defparam \state~9 .lut_mask = 64'h4C004C008C008C00;
defparam \state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \state~2 (
	.clk(\cdiv|clk_out~combout ),
	.d(\state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state~2 .is_wysiwyg = "true";
defparam \state~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N15
cyclonev_lcell_comb \state~5 (
// Equation(s):
// \state~5_combout  = ( !\state~3_q  & ( (!\state~2_q ) # (!\state~4_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state~2_q ),
	.datad(!\state~4_q ),
	.datae(gnd),
	.dataf(!\state~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~5 .extended_lut = "off";
defparam \state~5 .lut_mask = 64'hFFF0FFF000000000;
defparam \state~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \state~6 (
// Equation(s):
// \state~6_combout  = ( adrx[4] & ( \LessThan1~0_combout  & ( (!\state~5_combout  & (!\SW[9]~input_o  & \KEY[0]~input_o )) ) ) ) # ( !adrx[4] & ( \LessThan1~0_combout  & ( (!\SW[9]~input_o  & (\KEY[0]~input_o  & (!\state~5_combout  $ 
// (\state.writeUpper~0_combout )))) ) ) ) # ( adrx[4] & ( !\LessThan1~0_combout  & ( (!\SW[9]~input_o  & (\KEY[0]~input_o  & (!\state~5_combout  $ (\state.writeUpper~0_combout )))) ) ) ) # ( !adrx[4] & ( !\LessThan1~0_combout  & ( (!\SW[9]~input_o  & 
// (\KEY[0]~input_o  & (!\state~5_combout  $ (\state.writeUpper~0_combout )))) ) ) )

	.dataa(!\state~5_combout ),
	.datab(!\state.writeUpper~0_combout ),
	.datac(!\SW[9]~input_o ),
	.datad(!\KEY[0]~input_o ),
	.datae(!adrx[4]),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~6 .extended_lut = "off";
defparam \state~6 .lut_mask = 64'h00900090009000A0;
defparam \state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N44
dffeas \state~4 (
	.clk(\cdiv|clk_out~combout ),
	.d(\state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state~4 .is_wysiwyg = "true";
defparam \state~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N12
cyclonev_lcell_comb \adrx[2]~1 (
// Equation(s):
// \adrx[2]~1_combout  = ( !\KEY[0]~input_o  & ( \state~4_q  ) )

	.dataa(!\state~4_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adrx[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adrx[2]~1 .extended_lut = "off";
defparam \adrx[2]~1 .lut_mask = 64'h5555555500000000;
defparam \adrx[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N3
cyclonev_lcell_comb \state.idle~0 (
// Equation(s):
// \state.idle~0_combout  = ( !\state~3_q  & ( (\state~2_q  & !\state~4_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state~2_q ),
	.datad(!\state~4_q ),
	.datae(gnd),
	.dataf(!\state~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.idle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.idle~0 .extended_lut = "off";
defparam \state.idle~0 .lut_mask = 64'h0F000F0000000000;
defparam \state.idle~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N15
cyclonev_lcell_comb \adrx~0 (
// Equation(s):
// \adrx~0_combout  = ( \state~3_q  & ( adrx[0] ) ) # ( !\state~3_q  & ( !adrx[0] $ (((!\state~2_q ) # (\state~4_q ))) ) )

	.dataa(!\state~4_q ),
	.datab(!adrx[0]),
	.datac(!\state~2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adrx~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adrx~0 .extended_lut = "off";
defparam \adrx~0 .lut_mask = 64'h3939393933333333;
defparam \adrx~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N33
cyclonev_lcell_comb \adrx[2]~2 (
// Equation(s):
// \adrx[2]~2_combout  = ( !\state~2_q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\state~2_q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adrx[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adrx[2]~2 .extended_lut = "off";
defparam \adrx[2]~2 .lut_mask = 64'h00000000FFFF0000;
defparam \adrx[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N45
cyclonev_lcell_comb \adrx~5 (
// Equation(s):
// \adrx~5_combout  = ( adrx[1] & ( (!adrx[0]) # ((!\state~4_q  & (\state~2_q  & !\state~3_q ))) ) ) # ( !adrx[1] & ( (adrx[0] & (((!\state~2_q ) # (\state~3_q )) # (\state~4_q ))) ) )

	.dataa(!\state~4_q ),
	.datab(!\state~2_q ),
	.datac(!adrx[0]),
	.datad(!\state~3_q ),
	.datae(!adrx[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adrx~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adrx~5 .extended_lut = "off";
defparam \adrx~5 .lut_mask = 64'h0D0FF2F00D0FF2F0;
defparam \adrx~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N36
cyclonev_lcell_comb \adrx~6 (
// Equation(s):
// \adrx~6_combout  = ( \adrx[2]~3_combout  & ( \adrx~5_combout  & ( (!\SW[9]~input_o  & (!\state~3_q  $ (\adrx[2]~1_combout ))) ) ) ) # ( !\adrx[2]~3_combout  & ( \adrx~5_combout  & ( (!\SW[9]~input_o  & (!\adrx[2]~1_combout  $ (((\state~3_q  & 
// \adrx[2]~2_combout ))))) ) ) )

	.dataa(!\state~3_q ),
	.datab(!\adrx[2]~1_combout ),
	.datac(!\adrx[2]~2_combout ),
	.datad(!\SW[9]~input_o ),
	.datae(!\adrx[2]~3_combout ),
	.dataf(!\adrx~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adrx~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adrx~6 .extended_lut = "off";
defparam \adrx~6 .lut_mask = 64'h00000000C9009900;
defparam \adrx~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N47
dffeas \adrx[1] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\adrx~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrx[1]),
	.prn(vcc));
// synopsys translate_off
defparam \adrx[1] .is_wysiwyg = "true";
defparam \adrx[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N24
cyclonev_lcell_comb \adrx[2]~3 (
// Equation(s):
// \adrx[2]~3_combout  = ( adrx[1] & ( adrx[2] & ( (adrx[4] & (\state~2_q  & (adrx[3] & adrx[0]))) ) ) )

	.dataa(!adrx[4]),
	.datab(!\state~2_q ),
	.datac(!adrx[3]),
	.datad(!adrx[0]),
	.datae(!adrx[1]),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adrx[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adrx[2]~3 .extended_lut = "off";
defparam \adrx[2]~3 .lut_mask = 64'h0000000000000001;
defparam \adrx[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N6
cyclonev_lcell_comb \adrx~4 (
// Equation(s):
// \adrx~4_combout  = ( \adrx[2]~3_combout  & ( \adrx[2]~2_combout  & ( (!\adrx~0_combout  & (!\SW[9]~input_o  & (!\adrx[2]~1_combout  $ (\state~3_q )))) ) ) ) # ( !\adrx[2]~3_combout  & ( \adrx[2]~2_combout  & ( (!\adrx~0_combout  & (!\SW[9]~input_o  & 
// (!\adrx[2]~1_combout  $ (\state~3_q )))) ) ) ) # ( \adrx[2]~3_combout  & ( !\adrx[2]~2_combout  & ( (!\adrx~0_combout  & (!\SW[9]~input_o  & (!\adrx[2]~1_combout  $ (\state~3_q )))) ) ) ) # ( !\adrx[2]~3_combout  & ( !\adrx[2]~2_combout  & ( 
// (!\adrx~0_combout  & (!\adrx[2]~1_combout  & !\SW[9]~input_o )) ) ) )

	.dataa(!\adrx~0_combout ),
	.datab(!\adrx[2]~1_combout ),
	.datac(!\state~3_q ),
	.datad(!\SW[9]~input_o ),
	.datae(!\adrx[2]~3_combout ),
	.dataf(!\adrx[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adrx~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adrx~4 .extended_lut = "off";
defparam \adrx~4 .lut_mask = 64'h8800820082008200;
defparam \adrx~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N8
dffeas \adrx[0] (
	.clk(\cdiv|clk_out~combout ),
	.d(\adrx~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrx[0]),
	.prn(vcc));
// synopsys translate_off
defparam \adrx[0] .is_wysiwyg = "true";
defparam \adrx[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N51
cyclonev_lcell_comb \adrx~9 (
// Equation(s):
// \adrx~9_combout  = ( adrx[1] & ( !adrx[3] $ (((!adrx[2]) # ((!adrx[0]) # (\state.idle~0_combout )))) ) ) # ( !adrx[1] & ( adrx[3] ) )

	.dataa(!adrx[2]),
	.datab(!adrx[3]),
	.datac(!\state.idle~0_combout ),
	.datad(!adrx[0]),
	.datae(gnd),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adrx~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adrx~9 .extended_lut = "off";
defparam \adrx~9 .lut_mask = 64'h3333333333633363;
defparam \adrx~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N54
cyclonev_lcell_comb \adrx~10 (
// Equation(s):
// \adrx~10_combout  = ( \adrx[2]~3_combout  & ( \adrx[2]~2_combout  & ( (!\SW[9]~input_o  & (\adrx~9_combout  & (!\state~3_q  $ (\adrx[2]~1_combout )))) ) ) ) # ( !\adrx[2]~3_combout  & ( \adrx[2]~2_combout  & ( (!\SW[9]~input_o  & (\adrx~9_combout  & 
// (!\state~3_q  $ (\adrx[2]~1_combout )))) ) ) ) # ( \adrx[2]~3_combout  & ( !\adrx[2]~2_combout  & ( (!\SW[9]~input_o  & (\adrx~9_combout  & (!\state~3_q  $ (\adrx[2]~1_combout )))) ) ) ) # ( !\adrx[2]~3_combout  & ( !\adrx[2]~2_combout  & ( 
// (!\adrx[2]~1_combout  & (!\SW[9]~input_o  & \adrx~9_combout )) ) ) )

	.dataa(!\state~3_q ),
	.datab(!\adrx[2]~1_combout ),
	.datac(!\SW[9]~input_o ),
	.datad(!\adrx~9_combout ),
	.datae(!\adrx[2]~3_combout ),
	.dataf(!\adrx[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adrx~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adrx~10 .extended_lut = "off";
defparam \adrx~10 .lut_mask = 64'h00C0009000900090;
defparam \adrx~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N56
dffeas \adrx[3] (
	.clk(\cdiv|clk_out~combout ),
	.d(\adrx~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrx[3]),
	.prn(vcc));
// synopsys translate_off
defparam \adrx[3] .is_wysiwyg = "true";
defparam \adrx[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N18
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( adrx[2] & ( (adrx[3] & (adrx[1] & adrx[0])) ) )

	.dataa(gnd),
	.datab(!adrx[3]),
	.datac(!adrx[1]),
	.datad(!adrx[0]),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h0000000000030003;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N51
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \state~2_q  & ( \state~4_q  & ( (!\state~3_q  & (\KEY[0]~input_o  & (!adrx[4] $ (!\LessThan1~0_combout )))) # (\state~3_q  & ((!adrx[4] & ((\LessThan1~0_combout ))) # (adrx[4] & ((!\LessThan1~0_combout ) # (\KEY[0]~input_o ))))) 
// ) ) ) # ( !\state~2_q  & ( \state~4_q  & ( (!\state~3_q  & (!adrx[4] $ (((!\LessThan1~0_combout ))))) # (\state~3_q  & ((!adrx[4] $ (!\LessThan1~0_combout )) # (\KEY[0]~input_o ))) ) ) ) # ( \state~2_q  & ( !\state~4_q  & ( (!adrx[4] & (\state~3_q  & 
// ((\LessThan1~0_combout )))) # (adrx[4] & ((!\state~3_q ) # ((!\LessThan1~0_combout ) # (\KEY[0]~input_o )))) ) ) ) # ( !\state~2_q  & ( !\state~4_q  & ( (!\state~3_q  & (!adrx[4] $ (((!\LessThan1~0_combout ))))) # (\state~3_q  & ((!adrx[4] $ 
// (!\LessThan1~0_combout )) # (\KEY[0]~input_o ))) ) ) )

	.dataa(!adrx[4]),
	.datab(!\state~3_q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\LessThan1~0_combout ),
	.datae(!\state~2_q ),
	.dataf(!\state~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h57AB556757AB152B;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \adrx[4] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrx[4]),
	.prn(vcc));
// synopsys translate_off
defparam \adrx[4] .is_wysiwyg = "true";
defparam \adrx[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N27
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( !\state~3_q  & ( (!\state~2_q  & ((\LessThan1~0_combout ) # (adrx[4]))) ) )

	.dataa(gnd),
	.datab(!adrx[4]),
	.datac(!\state~2_q ),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\state~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h30F030F000000000;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \state~10 (
// Equation(s):
// \state~10_combout  = ( \KEY[0]~input_o  & ( \state~7_combout  & ( !\SW[9]~input_o  ) ) ) # ( !\KEY[0]~input_o  & ( \state~7_combout  & ( !\SW[9]~input_o  ) ) ) # ( \KEY[0]~input_o  & ( !\state~7_combout  & ( (!\SW[9]~input_o  & \Selector39~0_combout ) ) ) 
// ) # ( !\KEY[0]~input_o  & ( !\state~7_combout  & ( (!\SW[9]~input_o  & ((!\state~5_combout ) # (\Selector39~0_combout ))) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\Selector39~0_combout ),
	.datac(!\state~5_combout ),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\state~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~10 .extended_lut = "off";
defparam \state~10 .lut_mask = 64'hA2A22222AAAAAAAA;
defparam \state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N14
dffeas \state~3 (
	.clk(\cdiv|clk_out~combout ),
	.d(\state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state~3 .is_wysiwyg = "true";
defparam \state~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N51
cyclonev_lcell_comb \adrx~7 (
// Equation(s):
// \adrx~7_combout  = ( adrx[1] & ( \state~3_q  & ( !adrx[2] $ (!adrx[0]) ) ) ) # ( !adrx[1] & ( \state~3_q  & ( adrx[2] ) ) ) # ( adrx[1] & ( !\state~3_q  & ( !adrx[2] $ (((!adrx[0]) # ((\state~2_q  & !\state~4_q )))) ) ) ) # ( !adrx[1] & ( !\state~3_q  & ( 
// adrx[2] ) ) )

	.dataa(!adrx[2]),
	.datab(!\state~2_q ),
	.datac(!adrx[0]),
	.datad(!\state~4_q ),
	.datae(!adrx[1]),
	.dataf(!\state~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adrx~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adrx~7 .extended_lut = "off";
defparam \adrx~7 .lut_mask = 64'h5555595A55555A5A;
defparam \adrx~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N39
cyclonev_lcell_comb \adrx~8 (
// Equation(s):
// \adrx~8_combout  = ( \adrx[2]~3_combout  & ( \adrx~7_combout  & ( (!\SW[9]~input_o  & (!\state~3_q  $ (\adrx[2]~1_combout ))) ) ) ) # ( !\adrx[2]~3_combout  & ( \adrx~7_combout  & ( (!\SW[9]~input_o  & (!\adrx[2]~1_combout  $ (((\state~3_q  & 
// \adrx[2]~2_combout ))))) ) ) )

	.dataa(!\state~3_q ),
	.datab(!\adrx[2]~1_combout ),
	.datac(!\SW[9]~input_o ),
	.datad(!\adrx[2]~2_combout ),
	.datae(!\adrx[2]~3_combout ),
	.dataf(!\adrx~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adrx~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adrx~8 .extended_lut = "off";
defparam \adrx~8 .lut_mask = 64'h00000000C0909090;
defparam \adrx~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N41
dffeas \adrx[2] (
	.clk(\cdiv|clk_out~combout ),
	.d(\adrx~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(adrx[2]),
	.prn(vcc));
// synopsys translate_off
defparam \adrx[2] .is_wysiwyg = "true";
defparam \adrx[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( writeData[0] ) + ( VCC ) + ( !VCC ))
// \Add2~66  = CARRY(( writeData[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!writeData[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000000000000F0F;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \writeData~18 (
// Equation(s):
// \writeData~18_combout  = ( \Add2~65_sumout  ) # ( !\Add2~65_sumout  & ( \SW[9]~input_o  ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~18 .extended_lut = "off";
defparam \writeData~18 .lut_mask = 64'h55555555FFFFFFFF;
defparam \writeData~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N51
cyclonev_lcell_comb \writeData[24]~1 (
// Equation(s):
// \writeData[24]~1_combout  = ( !\SW[9]~input_o  & ( (!adrx[4] & (!\state.writeUpper~0_combout  & \LessThan1~0_combout )) # (adrx[4] & ((!\state.writeUpper~0_combout ) # (\LessThan1~0_combout ))) ) )

	.dataa(gnd),
	.datab(!adrx[4]),
	.datac(!\state.writeUpper~0_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[24]~1 .extended_lut = "off";
defparam \writeData[24]~1 .lut_mask = 64'h30F330F300000000;
defparam \writeData[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \writeData[24]~2 (
// Equation(s):
// \writeData[24]~2_combout  = (!\state~3_q  $ (\state~2_q )) # (\SW[9]~input_o )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\state~3_q ),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[24]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[24]~2 .extended_lut = "off";
defparam \writeData[24]~2 .lut_mask = 64'hF55FF55FF55FF55F;
defparam \writeData[24]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \writeData[0] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[0]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[0] .is_wysiwyg = "true";
defparam \writeData[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N3
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[1] ) + ( \Add2~66  ))
// \Add2~70  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[1] ) + ( \Add2~66  ))

	.dataa(!\state~3_q ),
	.datab(!\state~2_q ),
	.datac(!writeData[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000F0F000008888;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \writeData~19 (
// Equation(s):
// \writeData~19_combout  = (\Add2~69_sumout ) # (\SW[9]~input_o )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\Add2~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~19 .extended_lut = "off";
defparam \writeData~19 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \writeData~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N8
dffeas \writeData[1] (
	.clk(\cdiv|clk_out~combout ),
	.d(\writeData~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(gnd),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[1]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[1] .is_wysiwyg = "true";
defparam \writeData[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[2] ) + ( \Add2~70  ))
// \Add2~74  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[2] ) + ( \Add2~70  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(!writeData[2]),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000F0F00000AA00;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \writeData~20 (
// Equation(s):
// \writeData~20_combout  = (\Add2~73_sumout ) # (\SW[9]~input_o )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\Add2~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~20 .extended_lut = "off";
defparam \writeData~20 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \writeData~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \writeData[2] (
	.clk(\cdiv|clk_out~combout ),
	.d(\writeData~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(gnd),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[2]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[2] .is_wysiwyg = "true";
defparam \writeData[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N9
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[3] ) + ( \Add2~74  ))
// \Add2~78  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[3] ) + ( \Add2~74  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(!writeData[3]),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000F0F00000AA00;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \writeData~21 (
// Equation(s):
// \writeData~21_combout  = (\Add2~77_sumout ) # (\SW[9]~input_o )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\Add2~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~21 .extended_lut = "off";
defparam \writeData~21 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \writeData~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \writeData[3] (
	.clk(\cdiv|clk_out~combout ),
	.d(\writeData~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(gnd),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[3]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[3] .is_wysiwyg = "true";
defparam \writeData[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[4] ) + ( \Add2~78  ))
// \Add2~82  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[4] ) + ( \Add2~78  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(!writeData[4]),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000F0F00000AA00;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N48
cyclonev_lcell_comb \writeData~22 (
// Equation(s):
// \writeData~22_combout  = ( \Selector39~0_combout  ) # ( !\Selector39~0_combout  & ( \Add2~81_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~22 .extended_lut = "off";
defparam \writeData~22 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \writeData~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N57
cyclonev_lcell_comb \writeData[6]~23 (
// Equation(s):
// \writeData[6]~23_combout  = ( \LessThan1~0_combout  & ( ((adrx[4] & \state.writeUpper~0_combout )) # (\SW[9]~input_o ) ) ) # ( !\LessThan1~0_combout  & ( \SW[9]~input_o  ) )

	.dataa(gnd),
	.datab(!adrx[4]),
	.datac(!\SW[9]~input_o ),
	.datad(!\state.writeUpper~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData[6]~23 .extended_lut = "off";
defparam \writeData[6]~23 .lut_mask = 64'h0F0F0F0F0F3F0F3F;
defparam \writeData[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N38
dffeas \writeData[4] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[6]~23_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[4]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[4] .is_wysiwyg = "true";
defparam \writeData[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N15
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[5] ) + ( \Add2~82  ))
// \Add2~86  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[5] ) + ( \Add2~82  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(!\state~2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[5]),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FF000000A0A0;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N6
cyclonev_lcell_comb \writeData~24 (
// Equation(s):
// \writeData~24_combout  = ( \Add2~85_sumout  ) # ( !\Add2~85_sumout  & ( \Selector39~0_combout  ) )

	.dataa(gnd),
	.datab(!\Selector39~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~24 .extended_lut = "off";
defparam \writeData~24 .lut_mask = 64'h33333333FFFFFFFF;
defparam \writeData~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N5
dffeas \writeData[5] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[6]~23_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[5]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[5] .is_wysiwyg = "true";
defparam \writeData[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[6] ) + ( \Add2~86  ))
// \Add2~90  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[6] ) + ( \Add2~86  ))

	.dataa(!\state~3_q ),
	.datab(!writeData[6]),
	.datac(gnd),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000CCCC0000AA00;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N36
cyclonev_lcell_comb \writeData~25 (
// Equation(s):
// \writeData~25_combout  = ( \Add2~89_sumout  ) # ( !\Add2~89_sumout  & ( \Selector39~0_combout  ) )

	.dataa(gnd),
	.datab(!\Selector39~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~25 .extended_lut = "off";
defparam \writeData~25 .lut_mask = 64'h33333333FFFFFFFF;
defparam \writeData~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N44
dffeas \writeData[6] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[6]~23_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[6]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[6] .is_wysiwyg = "true";
defparam \writeData[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N21
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[7] ) + ( \Add2~90  ))
// \Add2~94  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[7] ) + ( \Add2~90  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(!writeData[7]),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000F0F00000AA00;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N33
cyclonev_lcell_comb \writeData~26 (
// Equation(s):
// \writeData~26_combout  = ( \Add2~93_sumout  ) # ( !\Add2~93_sumout  & ( \Selector39~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector39~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~26 .extended_lut = "off";
defparam \writeData~26 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \writeData~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N11
dffeas \writeData[7] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[6]~23_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[7]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[7] .is_wysiwyg = "true";
defparam \writeData[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[8] ) + ( \Add2~94  ))
// \Add2~98  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[8] ) + ( \Add2~94  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(!writeData[8]),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000F0F00000AA00;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N24
cyclonev_lcell_comb \writeData~27 (
// Equation(s):
// \writeData~27_combout  = ( \Add2~97_sumout  ) # ( !\Add2~97_sumout  & ( \Selector39~0_combout  ) )

	.dataa(gnd),
	.datab(!\Selector39~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~27 .extended_lut = "off";
defparam \writeData~27 .lut_mask = 64'h33333333FFFFFFFF;
defparam \writeData~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N50
dffeas \writeData[8] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[6]~23_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[8]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[8] .is_wysiwyg = "true";
defparam \writeData[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N27
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[9] ) + ( \Add2~98  ))
// \Add2~102  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[9] ) + ( \Add2~98  ))

	.dataa(!\state~3_q ),
	.datab(!\state~2_q ),
	.datac(!writeData[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000F0F000008888;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \writeData~28 (
// Equation(s):
// \writeData~28_combout  = ( \Add2~101_sumout  ) # ( !\Add2~101_sumout  & ( \Selector39~0_combout  ) )

	.dataa(gnd),
	.datab(!\Selector39~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add2~101_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~28 .extended_lut = "off";
defparam \writeData~28 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \writeData~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \writeData[9] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[6]~23_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[9]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[9] .is_wysiwyg = "true";
defparam \writeData[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[10] ) + ( \Add2~102  ))
// \Add2~106  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[10] ) + ( \Add2~102  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(!writeData[10]),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000F0F00000AA00;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N18
cyclonev_lcell_comb \writeData~29 (
// Equation(s):
// \writeData~29_combout  = ( \Selector39~0_combout  ) # ( !\Selector39~0_combout  & ( \Add2~105_sumout  ) )

	.dataa(gnd),
	.datab(!\Add2~105_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~29 .extended_lut = "off";
defparam \writeData~29 .lut_mask = 64'h33333333FFFFFFFF;
defparam \writeData~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N56
dffeas \writeData[10] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[6]~23_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[10]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[10] .is_wysiwyg = "true";
defparam \writeData[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N33
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( writeData[11] ) + ( (!\state~3_q  & !\state~2_q ) ) + ( \Add2~106  ))
// \Add2~110  = CARRY(( writeData[11] ) + ( (!\state~3_q  & !\state~2_q ) ) + ( \Add2~106  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(!\state~2_q ),
	.datad(!writeData[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h00005F5F000000FF;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N15
cyclonev_lcell_comb \writeData~30 (
// Equation(s):
// \writeData~30_combout  = ( \Add2~109_sumout  ) # ( !\Add2~109_sumout  & ( \Selector39~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector39~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~30 .extended_lut = "off";
defparam \writeData~30 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \writeData~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \writeData[11] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[6]~23_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[11]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[11] .is_wysiwyg = "true";
defparam \writeData[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N18
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( \writeEn~q  & ( (\state~5_combout ) # (\state~7_combout ) ) )

	.dataa(gnd),
	.datab(!\state~7_combout ),
	.datac(!\state~5_combout ),
	.datad(gnd),
	.datae(!\writeEn~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h00003F3F00003F3F;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N0
cyclonev_lcell_comb \writeEn~feeder (
// Equation(s):
// \writeEn~feeder_combout  = \Selector42~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector42~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeEn~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeEn~feeder .extended_lut = "off";
defparam \writeEn~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \writeEn~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N2
dffeas writeEn(
	.clk(\cdiv|clk_out~combout ),
	.d(\writeEn~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[9]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writeEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam writeEn.is_wysiwyg = "true";
defparam writeEn.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N45
cyclonev_lcell_comb \myRegFile|writeEnAndSel[0] (
// Equation(s):
// \myRegFile|writeEnAndSel [0] = ( !adrx[1] & ( \writeEn~q  & ( (!adrx[2] & (!adrx[3] & (!adrx[0] & !adrx[4]))) ) ) )

	.dataa(!adrx[2]),
	.datab(!adrx[3]),
	.datac(!adrx[0]),
	.datad(!adrx[4]),
	.datae(!adrx[1]),
	.dataf(!\writeEn~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|writeEnAndSel [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|writeEnAndSel[0] .extended_lut = "off";
defparam \myRegFile|writeEnAndSel[0] .lut_mask = 64'h0000000080000000;
defparam \myRegFile|writeEnAndSel[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N2
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[11].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[11].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[11].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N28
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[10].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[10].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[10].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N0
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[11].reg_bit|out~q  & ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[10].reg_bit|out~q  & ( !adrx[2] ) ) ) # ( 
// !\myRegFile|regs_gen[0].myReg|reg_bits_gen[11].reg_bit|out~q  & ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[10].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[0]) # (!adrx[1]))) ) ) ) # ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[11].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[0].myReg|reg_bits_gen[10].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # (adrx[0]))) ) ) ) # ( !\myRegFile|regs_gen[0].myReg|reg_bits_gen[11].reg_bit|out~q  & ( !\myRegFile|regs_gen[0].myReg|reg_bits_gen[10].reg_bit|out~q  & ( (!adrx[2] 
// & !adrx[1]) ) ) )

	.dataa(!adrx[2]),
	.datab(gnd),
	.datac(!adrx[0]),
	.datad(!adrx[1]),
	.datae(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~0 .lut_mask = 64'hAA00AA0AAAA0AAAA;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[12] ) + ( \Add2~110  ))
// \Add2~114  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[12] ) + ( \Add2~110  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(!writeData[12]),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000FF000000AA00;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \writeData~31 (
// Equation(s):
// \writeData~31_combout  = ( \Selector39~0_combout  ) # ( !\Selector39~0_combout  & ( \Add2~113_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~31 .extended_lut = "off";
defparam \writeData~31 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \writeData~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N26
dffeas \writeData[12] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[6]~23_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[12]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[12] .is_wysiwyg = "true";
defparam \writeData[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[12].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[12].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[12].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N39
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( writeData[13] ) + ( (!\state~3_q  & !\state~2_q ) ) + ( \Add2~114  ))
// \Add2~118  = CARRY(( writeData[13] ) + ( (!\state~3_q  & !\state~2_q ) ) + ( \Add2~114  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(!\state~2_q ),
	.datad(!writeData[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h00005F5F000000FF;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N45
cyclonev_lcell_comb \writeData~32 (
// Equation(s):
// \writeData~32_combout  = ( \Add2~117_sumout  ) # ( !\Add2~117_sumout  & ( \Selector39~0_combout  ) )

	.dataa(gnd),
	.datab(!\Selector39~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~32 .extended_lut = "off";
defparam \writeData~32 .lut_mask = 64'h33333333FFFFFFFF;
defparam \writeData~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N29
dffeas \writeData[13] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[6]~23_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[13]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[13] .is_wysiwyg = "true";
defparam \writeData[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N32
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[13].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[13].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[13].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N21
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[13].reg_bit|out~q  & ( (!adrx[0] & (!adrx[1] & !\myRegFile|regs_gen[0].myReg|reg_bits_gen[12].reg_bit|out~q )) ) ) # ( 
// !\myRegFile|regs_gen[0].myReg|reg_bits_gen[13].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[0].myReg|reg_bits_gen[12].reg_bit|out~q ) # (adrx[0]))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(gnd),
	.datad(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hCC44CC4488008800;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[14] ) + ( \Add2~118  ))
// \Add2~122  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[14] ) + ( \Add2~118  ))

	.dataa(!\state~3_q ),
	.datab(!\state~2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[14]),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h0000FF0000008888;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \writeData~33 (
// Equation(s):
// \writeData~33_combout  = ( \Add2~121_sumout  ) # ( !\Add2~121_sumout  & ( \Selector39~0_combout  ) )

	.dataa(gnd),
	.datab(!\Selector39~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~33 .extended_lut = "off";
defparam \writeData~33 .lut_mask = 64'h33333333FFFFFFFF;
defparam \writeData~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N32
dffeas \writeData[14] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[6]~23_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[14]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[14] .is_wysiwyg = "true";
defparam \writeData[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N45
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[15] ) + ( \Add2~122  ))
// \Add2~126  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[15] ) + ( \Add2~122  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(!\state~2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[15]),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000FF000000A0A0;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N57
cyclonev_lcell_comb \writeData~34 (
// Equation(s):
// \writeData~34_combout  = ( \Add2~125_sumout  ) # ( !\Add2~125_sumout  & ( \Selector39~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector39~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~34 .extended_lut = "off";
defparam \writeData~34 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \writeData~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N35
dffeas \writeData[15] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[6]~23_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[15]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[15] .is_wysiwyg = "true";
defparam \writeData[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N44
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[15].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[15].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[15].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N16
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[14].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[14].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[14].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N42
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  = ( adrx[2] & ( adrx[1] & ( (!adrx[0] & ((\myRegFile|regs_gen[0].myReg|reg_bits_gen[14].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[0].myReg|reg_bits_gen[15].reg_bit|out~q )) 
// ) ) ) # ( adrx[2] & ( !adrx[1] ) )

	.dataa(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.datab(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.datac(gnd),
	.datad(!adrx[0]),
	.datae(!adrx[2]),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~1 .lut_mask = 64'h0000FFFF00003355;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[9].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[9].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[9].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N20
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[8].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[8].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[8].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N18
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[0].myReg|reg_bits_gen[8].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[0].myReg|reg_bits_gen[9].reg_bit|out~q ))))

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hC840C840C840C840;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N12
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  = ( \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & ( 
// (\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout  & adrx[3]) ) ) ) # ( !\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( 
// \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & ( adrx[3] ) ) ) # ( \myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( 
// !\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & ( (!\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & (\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout  & adrx[3])) 
// ) ) ) # ( !\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( !\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & ( (!\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & 
// adrx[3]) ) ) )

	.dataa(!\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.datab(gnd),
	.datac(!\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.datad(!adrx[3]),
	.datae(!\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.dataf(!\myRegFile|regs_gen[0].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~1 .lut_mask = 64'h00AA000A00FF000F;
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[3].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[3].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[3].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N20
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[2].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[2].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[2].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N18
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[2].reg_bit|out~q  & ( adrx[1] & ( (!adrx[2] & ((!adrx[0]) # (\myRegFile|regs_gen[0].myReg|reg_bits_gen[3].reg_bit|out~q ))) ) ) ) # ( 
// !\myRegFile|regs_gen[0].myReg|reg_bits_gen[2].reg_bit|out~q  & ( adrx[1] & ( (\myRegFile|regs_gen[0].myReg|reg_bits_gen[3].reg_bit|out~q  & (adrx[0] & !adrx[2])) ) ) ) # ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[2].reg_bit|out~q  & ( !adrx[1] & ( 
// !adrx[2] ) ) ) # ( !\myRegFile|regs_gen[0].myReg|reg_bits_gen[2].reg_bit|out~q  & ( !adrx[1] & ( !adrx[2] ) ) )

	.dataa(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.datab(!adrx[0]),
	.datac(gnd),
	.datad(!adrx[2]),
	.datae(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~0 .lut_mask = 64'hFF00FF001100DD00;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N14
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[6].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[6].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[6].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N46
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[7].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[7].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[7].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N12
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[7].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((\myRegFile|regs_gen[0].myReg|reg_bits_gen[6].reg_bit|out~q ) # (adrx[0])))) ) ) # ( 
// !\myRegFile|regs_gen[0].myReg|reg_bits_gen[7].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0] & \myRegFile|regs_gen[0].myReg|reg_bits_gen[6].reg_bit|out~q )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~1 .lut_mask = 64'h0A0E0A0E0B0F0B0F;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N10
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[5].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[5].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[5].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[4].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[4].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[4].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N15
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[0].myReg|reg_bits_gen[4].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[0].myReg|reg_bits_gen[5].reg_bit|out~q ))))

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hA820A820A820A820;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N2
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[0].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[0].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[0].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N5
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[1].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[1].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[1].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N3
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[1].reg_bit|out~q  & ( !adrx[1] & ( (!\myRegFile|regs_gen[0].myReg|reg_bits_gen[0].reg_bit|out~q  & !adrx[0]) ) ) ) # ( 
// !\myRegFile|regs_gen[0].myReg|reg_bits_gen[1].reg_bit|out~q  & ( !adrx[1] & ( (!\myRegFile|regs_gen[0].myReg|reg_bits_gen[0].reg_bit|out~q ) # (adrx[0]) ) ) )

	.dataa(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.datab(gnd),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hAFAFA0A000000000;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N24
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~0_combout  = ( \myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & ( !adrx[3] & ( (!\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ) # 
// (\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ) ) ) ) # ( !\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & ( !adrx[3] & ( 
// (!\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  & ((!\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.datac(!\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.datad(!\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.datae(!\myRegFile|regs_gen[0].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.dataf(!adrx[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~0 .lut_mask = 64'hC0CCF0FF00000000;
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[16] ) + ( \Add2~126  ))
// \Add2~2  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[16] ) + ( \Add2~126  ))

	.dataa(!\state~3_q ),
	.datab(!\state~2_q ),
	.datac(!writeData[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000F0F000008888;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \writeData~0 (
// Equation(s):
// \writeData~0_combout  = (\Add2~1_sumout ) # (\SW[9]~input_o )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~0 .extended_lut = "off";
defparam \writeData~0 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \writeData~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \writeData[16] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[16]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[16] .is_wysiwyg = "true";
defparam \writeData[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N51
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[17] ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[17] ) + ( \Add2~2  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(!\state~2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[17]),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FF000000A0A0;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \writeData~3 (
// Equation(s):
// \writeData~3_combout  = ( \Add2~5_sumout  ) # ( !\Add2~5_sumout  & ( \SW[9]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~3 .extended_lut = "off";
defparam \writeData~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \writeData~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N8
dffeas \writeData[17] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[17]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[17] .is_wysiwyg = "true";
defparam \writeData[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[18] ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[18] ) + ( \Add2~6  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(!writeData[18]),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FF000000AA00;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \writeData~4 (
// Equation(s):
// \writeData~4_combout  = ( \Add2~9_sumout  ) # ( !\Add2~9_sumout  & ( \SW[9]~input_o  ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~4 .extended_lut = "off";
defparam \writeData~4 .lut_mask = 64'h55555555FFFFFFFF;
defparam \writeData~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N2
dffeas \writeData[18] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[18]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[18] .is_wysiwyg = "true";
defparam \writeData[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N57
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[19] ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[19] ) + ( \Add2~10  ))

	.dataa(!\state~3_q ),
	.datab(gnd),
	.datac(!writeData[19]),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000F0F00000AA00;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \writeData~5 (
// Equation(s):
// \writeData~5_combout  = ( \Add2~13_sumout  ) # ( !\Add2~13_sumout  & ( \SW[9]~input_o  ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~5 .extended_lut = "off";
defparam \writeData~5 .lut_mask = 64'h55555555FFFFFFFF;
defparam \writeData~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \writeData[19] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[19]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[19] .is_wysiwyg = "true";
defparam \writeData[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N59
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[19].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[19].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[19].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N50
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[18].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[18].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[18].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N57
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[18].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[0]) # ((!adrx[1]) # (\myRegFile|regs_gen[0].myReg|reg_bits_gen[19].reg_bit|out~q )))) ) ) # ( 
// !\myRegFile|regs_gen[0].myReg|reg_bits_gen[18].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((adrx[0] & \myRegFile|regs_gen[0].myReg|reg_bits_gen[19].reg_bit|out~q )))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~0 .lut_mask = 64'hC0D0C0D0E0F0E0F0;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N52
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[17].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[17].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[17].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N47
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[16].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[16].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[16].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N45
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[0].myReg|reg_bits_gen[16].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[0].myReg|reg_bits_gen[17].reg_bit|out~q ))))

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hC840C840C840C840;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N0
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[20] ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[20] ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!\state~3_q ),
	.datac(!\state~2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[20]),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FF000000C0C0;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \writeData~6 (
// Equation(s):
// \writeData~6_combout  = ( \Add2~17_sumout  ) # ( !\Add2~17_sumout  & ( \SW[9]~input_o  ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~6 .extended_lut = "off";
defparam \writeData~6 .lut_mask = 64'h55555555FFFFFFFF;
defparam \writeData~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N14
dffeas \writeData[20] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[20]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[20] .is_wysiwyg = "true";
defparam \writeData[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N3
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( (!\state~2_q  & !\state~3_q ) ) + ( writeData[21] ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( (!\state~2_q  & !\state~3_q ) ) + ( writeData[21] ) + ( \Add2~18  ))

	.dataa(!\state~2_q ),
	.datab(!\state~3_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[21]),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FF0000008888;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \writeData~7 (
// Equation(s):
// \writeData~7_combout  = ( \SW[9]~input_o  ) # ( !\SW[9]~input_o  & ( \Add2~21_sumout  ) )

	.dataa(!\Add2~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~7 .extended_lut = "off";
defparam \writeData~7 .lut_mask = 64'h55555555FFFFFFFF;
defparam \writeData~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \writeData[21] (
	.clk(\cdiv|clk_out~combout ),
	.d(\writeData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(gnd),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[21]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[21] .is_wysiwyg = "true";
defparam \writeData[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N0
cyclonev_lcell_comb \myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out~feeder_combout  = ( writeData[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N1
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N56
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[20].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[20].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[20].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N54
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[0].myReg|reg_bits_gen[20].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out~q ))))

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hC840C840C840C840;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N6
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[22] ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[22] ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(!\state~3_q ),
	.datac(!writeData[22]),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F00000CC00;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \writeData~8 (
// Equation(s):
// \writeData~8_combout  = (\Add2~25_sumout ) # (\SW[9]~input_o )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~8 .extended_lut = "off";
defparam \writeData~8 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \writeData~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N20
dffeas \writeData[22] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[22]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[22] .is_wysiwyg = "true";
defparam \writeData[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N9
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[23] ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[23] ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(!\state~3_q ),
	.datac(!writeData[23]),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000F0F00000CC00;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N51
cyclonev_lcell_comb \writeData~9 (
// Equation(s):
// \writeData~9_combout  = (\Add2~29_sumout ) # (\SW[9]~input_o )

	.dataa(gnd),
	.datab(!\SW[9]~input_o ),
	.datac(!\Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~9 .extended_lut = "off";
defparam \writeData~9 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \writeData~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \writeData[23] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[23]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[23] .is_wysiwyg = "true";
defparam \writeData[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N49
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[23].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[23].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[23].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N44
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[22].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[22].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[22].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  = ( adrx[2] & ( (!adrx[1]) # ((!adrx[0] & ((\myRegFile|regs_gen[0].myReg|reg_bits_gen[22].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[0].myReg|reg_bits_gen[23].reg_bit|out~q 
// ))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~1 .lut_mask = 64'h00000000CDEFCDEF;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N39
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  = ( \myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  & ( (!adrx[3] & (\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  & 
// ((!\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout )))) ) ) # ( !\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  & ( 
// (!adrx[3] & ((!\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ))) ) )

	.dataa(!adrx[3]),
	.datab(!\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.datac(!\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[0].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~0 .lut_mask = 64'h8A8A8A8A008A008A;
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[24] ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[24] ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(!\state~3_q ),
	.datac(!\state~2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[24]),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FF000000C0C0;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \writeData~10 (
// Equation(s):
// \writeData~10_combout  = ( \SW[9]~input_o  ) # ( !\SW[9]~input_o  & ( \Add2~33_sumout  ) )

	.dataa(gnd),
	.datab(!\Add2~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~10 .extended_lut = "off";
defparam \writeData~10 .lut_mask = 64'h33333333FFFFFFFF;
defparam \writeData~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N26
dffeas \writeData[24] (
	.clk(\cdiv|clk_out~combout ),
	.d(\writeData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(gnd),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[24]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[24] .is_wysiwyg = "true";
defparam \writeData[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N15
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( (!\state~2_q  & !\state~3_q ) ) + ( writeData[25] ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( (!\state~2_q  & !\state~3_q ) ) + ( writeData[25] ) + ( \Add2~34  ))

	.dataa(!\state~2_q ),
	.datab(!\state~3_q ),
	.datac(!writeData[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000F0F000008888;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \writeData~11 (
// Equation(s):
// \writeData~11_combout  = (\Add2~37_sumout ) # (\SW[9]~input_o )

	.dataa(!\SW[9]~input_o ),
	.datab(!\Add2~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~11 .extended_lut = "off";
defparam \writeData~11 .lut_mask = 64'h7777777777777777;
defparam \writeData~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N20
dffeas \writeData[25] (
	.clk(\cdiv|clk_out~combout ),
	.d(\writeData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(gnd),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[25]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[25] .is_wysiwyg = "true";
defparam \writeData[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N18
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( (!\state~2_q  & !\state~3_q ) ) + ( writeData[26] ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( (!\state~2_q  & !\state~3_q ) ) + ( writeData[26] ) + ( \Add2~38  ))

	.dataa(!\state~2_q ),
	.datab(!\state~3_q ),
	.datac(!writeData[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000F0F000008888;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \writeData~12 (
// Equation(s):
// \writeData~12_combout  = (\Add2~41_sumout ) # (\SW[9]~input_o )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\Add2~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~12 .extended_lut = "off";
defparam \writeData~12 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \writeData~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N2
dffeas \writeData[26] (
	.clk(\cdiv|clk_out~combout ),
	.d(\writeData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(gnd),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[26]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[26] .is_wysiwyg = "true";
defparam \writeData[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N21
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( (!\state~2_q  & !\state~3_q ) ) + ( writeData[27] ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( (!\state~2_q  & !\state~3_q ) ) + ( writeData[27] ) + ( \Add2~42  ))

	.dataa(!\state~2_q ),
	.datab(!\state~3_q ),
	.datac(!writeData[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000F0F000008888;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \writeData~13 (
// Equation(s):
// \writeData~13_combout  = ( \Add2~45_sumout  ) # ( !\Add2~45_sumout  & ( \SW[9]~input_o  ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~13 .extended_lut = "off";
defparam \writeData~13 .lut_mask = 64'h55555555FFFFFFFF;
defparam \writeData~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \writeData[27] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[27]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[27] .is_wysiwyg = "true";
defparam \writeData[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( writeData[28] ) + ( (!\state~3_q  & !\state~2_q ) ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( writeData[28] ) + ( (!\state~3_q  & !\state~2_q ) ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(!\state~3_q ),
	.datac(!\state~2_q ),
	.datad(!writeData[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h00003F3F000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \writeData~14 (
// Equation(s):
// \writeData~14_combout  = ( \Add2~49_sumout  ) # ( !\Add2~49_sumout  & ( \SW[9]~input_o  ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~14 .extended_lut = "off";
defparam \writeData~14 .lut_mask = 64'h55555555FFFFFFFF;
defparam \writeData~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N35
dffeas \writeData[28] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(vcc),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[28]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[28] .is_wysiwyg = "true";
defparam \writeData[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N27
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( (!\state~2_q  & !\state~3_q ) ) + ( writeData[29] ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( (!\state~2_q  & !\state~3_q ) ) + ( writeData[29] ) + ( \Add2~50  ))

	.dataa(!\state~2_q ),
	.datab(!\state~3_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[29]),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FF0000008888;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \writeData~15 (
// Equation(s):
// \writeData~15_combout  = ( \SW[9]~input_o  ) # ( !\SW[9]~input_o  & ( \Add2~53_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~15 .extended_lut = "off";
defparam \writeData~15 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \writeData~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N38
dffeas \writeData[29] (
	.clk(\cdiv|clk_out~combout ),
	.d(\writeData~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(gnd),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[29]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[29] .is_wysiwyg = "true";
defparam \writeData[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N44
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[29].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[29].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[29].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N35
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[28].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[28].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[28].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N33
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[0].myReg|reg_bits_gen[28].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[0].myReg|reg_bits_gen[29].reg_bit|out~q ))))

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hA820A820A820A820;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N32
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[25].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[25].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[25].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N41
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[24].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[24].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[24].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N30
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[24].reg_bit|out~q  & ( (!adrx[1] & (adrx[0] & !\myRegFile|regs_gen[0].myReg|reg_bits_gen[25].reg_bit|out~q )) ) ) # ( 
// !\myRegFile|regs_gen[0].myReg|reg_bits_gen[24].reg_bit|out~q  & ( (!adrx[1] & ((!adrx[0]) # (!\myRegFile|regs_gen[0].myReg|reg_bits_gen[25].reg_bit|out~q ))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(gnd),
	.datad(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hAA88AA8822002200;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[30] ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( (!\state~3_q  & !\state~2_q ) ) + ( writeData[30] ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(!\state~3_q ),
	.datac(!writeData[30]),
	.datad(!\state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000F0F00000CC00;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \writeData~16 (
// Equation(s):
// \writeData~16_combout  = (\Add2~57_sumout ) # (\SW[9]~input_o )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\Add2~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~16 .extended_lut = "off";
defparam \writeData~16 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \writeData~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N32
dffeas \writeData[30] (
	.clk(\cdiv|clk_out~combout ),
	.d(\writeData~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(gnd),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[30]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[30] .is_wysiwyg = "true";
defparam \writeData[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N33
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( (!\state~2_q  & !\state~3_q ) ) + ( writeData[31] ) + ( \Add2~58  ))

	.dataa(!\state~2_q ),
	.datab(!\state~3_q ),
	.datac(!writeData[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000F0F000008888;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \writeData~17 (
// Equation(s):
// \writeData~17_combout  = (\Add2~61_sumout ) # (\SW[9]~input_o )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\Add2~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writeData~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writeData~17 .extended_lut = "off";
defparam \writeData~17 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \writeData~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N14
dffeas \writeData[31] (
	.clk(\cdiv|clk_out~combout ),
	.d(\writeData~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writeData[24]~1_combout ),
	.sload(gnd),
	.ena(\writeData[24]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeData[31]),
	.prn(vcc));
// synopsys translate_off
defparam \writeData[31] .is_wysiwyg = "true";
defparam \writeData[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N26
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[31].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[31].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[31].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N29
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[30].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[30].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[30].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N27
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[30].reg_bit|out~q  & ( adrx[1] & ( (adrx[2] & ((!adrx[0]) # (\myRegFile|regs_gen[0].myReg|reg_bits_gen[31].reg_bit|out~q ))) ) ) ) # ( 
// !\myRegFile|regs_gen[0].myReg|reg_bits_gen[30].reg_bit|out~q  & ( adrx[1] & ( (\myRegFile|regs_gen[0].myReg|reg_bits_gen[31].reg_bit|out~q  & (adrx[0] & adrx[2])) ) ) ) # ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[30].reg_bit|out~q  & ( !adrx[1] & ( 
// adrx[2] ) ) ) # ( !\myRegFile|regs_gen[0].myReg|reg_bits_gen[30].reg_bit|out~q  & ( !adrx[1] & ( adrx[2] ) ) )

	.dataa(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.datab(!adrx[0]),
	.datac(!adrx[2]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~1 .lut_mask = 64'h0F0F0F0F01010D0D;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N14
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[26].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[26].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[26].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N17
dffeas \myRegFile|regs_gen[0].myReg|reg_bits_gen[27].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[0].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[27].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[0].myReg|reg_bits_gen[27].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N12
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[26].reg_bit|out~q  & ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[27].reg_bit|out~q  & ( !adrx[2] ) ) ) # ( 
// !\myRegFile|regs_gen[0].myReg|reg_bits_gen[26].reg_bit|out~q  & ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[27].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # (adrx[0]))) ) ) ) # ( \myRegFile|regs_gen[0].myReg|reg_bits_gen[26].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[0].myReg|reg_bits_gen[27].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[0]) # (!adrx[1]))) ) ) ) # ( !\myRegFile|regs_gen[0].myReg|reg_bits_gen[26].reg_bit|out~q  & ( !\myRegFile|regs_gen[0].myReg|reg_bits_gen[27].reg_bit|out~q  & ( 
// (!adrx[2] & !adrx[1]) ) ) )

	.dataa(!adrx[2]),
	.datab(!adrx[0]),
	.datac(!adrx[1]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[0].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~0 .lut_mask = 64'hA0A0A8A8A2A2AAAA;
defparam \myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N36
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  = ( adrx[3] & ( (!\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  & (!\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  & 
// ((!\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout )))) # (\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  & 
// (((!\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~0_combout )) # (\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ))) ) )

	.dataa(!\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.datac(!\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.datad(!\myRegFile|regs_gen[0].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.datae(gnd),
	.dataf(!adrx[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~1 .lut_mask = 64'h00000000F531F531;
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  & ( (!\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & (!adrx[4] & 
// !\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~0_combout )) ) ) # ( !\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  & ( (!adrx[4] & (!\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & 
// (!\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ))) # (adrx[4] & (((!\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~0_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.datab(!adrx[4]),
	.datac(!\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_connect|comb~0 .lut_mask = 64'hB380B38080808080;
defparam \myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \ledDriver[0]~0 (
// Equation(s):
// \ledDriver[0]~0_combout  = ( \state~2_q  & ( (\SW[9]~input_o ) # (\state~4_q ) ) ) # ( !\state~2_q  & ( ((\SW[9]~input_o ) # (\state~4_q )) # (\state~3_q ) ) )

	.dataa(gnd),
	.datab(!\state~3_q ),
	.datac(!\state~4_q ),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\state~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledDriver[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledDriver[0]~0 .extended_lut = "off";
defparam \ledDriver[0]~0 .lut_mask = 64'h3FFF3FFF0FFF0FFF;
defparam \ledDriver[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \ledDriver[0] (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[0].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\ledDriver[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledDriver[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ledDriver[0] .is_wysiwyg = "true";
defparam \ledDriver[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N51
cyclonev_lcell_comb \myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~feeder_combout  = ( writeData[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N0
cyclonev_lcell_comb \myRegFile|writeEnAndSel[1] (
// Equation(s):
// \myRegFile|writeEnAndSel [1] = ( adrx[0] & ( !adrx[1] & ( (!adrx[4] & (!adrx[2] & (\writeEn~q  & !adrx[3]))) ) ) )

	.dataa(!adrx[4]),
	.datab(!adrx[2]),
	.datac(!\writeEn~q ),
	.datad(!adrx[3]),
	.datae(!adrx[0]),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|writeEnAndSel [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|writeEnAndSel[1] .extended_lut = "off";
defparam \myRegFile|writeEnAndSel[1] .lut_mask = 64'h0000080000000000;
defparam \myRegFile|writeEnAndSel[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N52
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N11
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[12].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[12].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[12].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N9
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[12].reg_bit|out~q  & ( (!adrx[1] & (adrx[0] & !\myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~q )) ) ) # ( 
// !\myRegFile|regs_gen[1].myReg|reg_bits_gen[12].reg_bit|out~q  & ( (!adrx[1] & ((!adrx[0]) # (!\myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~q ))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hA8A82020A8A82020;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N14
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[10].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[10].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[10].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[11].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[11].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[11].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N15
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[11].reg_bit|out~q  & ( adrx[1] & ( (!adrx[2] & ((adrx[0]) # (\myRegFile|regs_gen[1].myReg|reg_bits_gen[10].reg_bit|out~q ))) ) ) ) # ( 
// !\myRegFile|regs_gen[1].myReg|reg_bits_gen[11].reg_bit|out~q  & ( adrx[1] & ( (!adrx[2] & (\myRegFile|regs_gen[1].myReg|reg_bits_gen[10].reg_bit|out~q  & !adrx[0])) ) ) ) # ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[11].reg_bit|out~q  & ( !adrx[1] & ( 
// !adrx[2] ) ) ) # ( !\myRegFile|regs_gen[1].myReg|reg_bits_gen[11].reg_bit|out~q  & ( !adrx[1] & ( !adrx[2] ) ) )

	.dataa(!adrx[2]),
	.datab(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.datac(gnd),
	.datad(!adrx[0]),
	.datae(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~0 .lut_mask = 64'hAAAAAAAA220022AA;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N56
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[8].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[8].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[8].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N58
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[9].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[9].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[9].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N54
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  = ( !\myRegFile|regs_gen[1].myReg|reg_bits_gen[8].reg_bit|out~q  & ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[9].reg_bit|out~q  & ( (!adrx[1] & !adrx[0]) ) ) ) # ( 
// \myRegFile|regs_gen[1].myReg|reg_bits_gen[8].reg_bit|out~q  & ( !\myRegFile|regs_gen[1].myReg|reg_bits_gen[9].reg_bit|out~q  & ( (!adrx[1] & adrx[0]) ) ) ) # ( !\myRegFile|regs_gen[1].myReg|reg_bits_gen[8].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[1].myReg|reg_bits_gen[9].reg_bit|out~q  & ( !adrx[1] ) ) )

	.dataa(gnd),
	.datab(!adrx[1]),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hCCCC0C0CC0C00000;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N22
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[15].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[15].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[15].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N20
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[14].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[14].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[14].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N18
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[14].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0]) # (\myRegFile|regs_gen[1].myReg|reg_bits_gen[15].reg_bit|out~q )))) ) ) # ( 
// !\myRegFile|regs_gen[1].myReg|reg_bits_gen[14].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((adrx[0] & \myRegFile|regs_gen[1].myReg|reg_bits_gen[15].reg_bit|out~q )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.datae(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~1 .lut_mask = 64'h0A0B0E0F0A0B0E0F;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N3
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  = ( \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( (adrx[3] & 
// \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ) ) ) ) # ( !\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( 
// (adrx[3] & (\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout  & !\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~0_combout )) ) ) ) # ( 
// \myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & ( !\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( adrx[3] ) ) ) # ( 
// !\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & ( !\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( (adrx[3] & !\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ) ) ) )

	.dataa(!adrx[3]),
	.datab(!\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.datac(!\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.dataf(!\myRegFile|regs_gen[1].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~1 .lut_mask = 64'h5050555510101111;
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[30].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[30].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[30].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N10
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[31].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[31].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[31].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N27
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[31].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((\myRegFile|regs_gen[1].myReg|reg_bits_gen[30].reg_bit|out~q ) # (adrx[0])))) ) ) # ( 
// !\myRegFile|regs_gen[1].myReg|reg_bits_gen[31].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0] & \myRegFile|regs_gen[1].myReg|reg_bits_gen[30].reg_bit|out~q )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~1 .lut_mask = 64'h0A0E0A0E0B0F0B0F;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N7
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[24].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[24].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[24].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N47
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[25].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[25].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[25].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N45
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & (!\myRegFile|regs_gen[1].myReg|reg_bits_gen[24].reg_bit|out~q )) # (adrx[0] & ((!\myRegFile|regs_gen[1].myReg|reg_bits_gen[25].reg_bit|out~q )))))

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hA280A280A280A280;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N35
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[27].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[27].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[27].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N26
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[26].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[26].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[26].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N24
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  = ( !adrx[2] & ( (!adrx[1]) # ((!adrx[0] & ((\myRegFile|regs_gen[1].myReg|reg_bits_gen[26].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[1].myReg|reg_bits_gen[27].reg_bit|out~q 
// ))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~0 .lut_mask = 64'hABEFABEF00000000;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N52
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[29].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[29].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[29].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N44
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[28].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[28].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[28].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N42
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[1].myReg|reg_bits_gen[28].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[1].myReg|reg_bits_gen[29].reg_bit|out~q ))))

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hA820A820A820A820;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N30
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  = ( adrx[3] & ( (!\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  & (((!\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~0_combout )) # 
// (\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ))) # (\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  & (\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  & 
// ((!\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.datab(!\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.datac(!\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[1].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.datae(!adrx[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~1 .lut_mask = 64'h0000A2F30000A2F3;
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N8
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[5].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[5].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[5].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N41
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[4].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[4].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[4].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N39
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[1].myReg|reg_bits_gen[4].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[1].myReg|reg_bits_gen[5].reg_bit|out~q ))))

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hA820A820A820A820;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N32
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[2].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[2].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[2].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N35
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[3].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[3].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[3].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N30
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[2].reg_bit|out~q  & ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[3].reg_bit|out~q  & ( !adrx[2] ) ) ) # ( 
// !\myRegFile|regs_gen[1].myReg|reg_bits_gen[2].reg_bit|out~q  & ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[3].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # (adrx[0]))) ) ) ) # ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[2].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[1].myReg|reg_bits_gen[3].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # (!adrx[0]))) ) ) ) # ( !\myRegFile|regs_gen[1].myReg|reg_bits_gen[2].reg_bit|out~q  & ( !\myRegFile|regs_gen[1].myReg|reg_bits_gen[3].reg_bit|out~q  & ( (!adrx[1] & 
// !adrx[2]) ) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[2]),
	.datac(gnd),
	.datad(!adrx[0]),
	.datae(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~0 .lut_mask = 64'h8888CC8888CCCCCC;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[7].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[7].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[7].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N38
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[6].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[6].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[6].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N36
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  = ( adrx[2] & ( (!adrx[1]) # ((!adrx[0] & ((\myRegFile|regs_gen[1].myReg|reg_bits_gen[6].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[1].myReg|reg_bits_gen[7].reg_bit|out~q ))) 
// ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~1 .lut_mask = 64'h00000000ABEFABEF;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N53
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[1].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[1].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[1].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N50
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[0].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[0].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[0].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N51
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  = ( !\myRegFile|regs_gen[1].myReg|reg_bits_gen[1].reg_bit|out~q  & ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[0].reg_bit|out~q  & ( (!adrx[1] & adrx[0]) ) ) ) # ( 
// \myRegFile|regs_gen[1].myReg|reg_bits_gen[1].reg_bit|out~q  & ( !\myRegFile|regs_gen[1].myReg|reg_bits_gen[0].reg_bit|out~q  & ( (!adrx[1] & !adrx[0]) ) ) ) # ( !\myRegFile|regs_gen[1].myReg|reg_bits_gen[1].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[1].myReg|reg_bits_gen[0].reg_bit|out~q  & ( !adrx[1] ) ) )

	.dataa(!adrx[1]),
	.datab(gnd),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hAAAAA0A00A0A0000;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N24
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~0_combout  = ( \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  & ( \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & 
// \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ) ) ) ) # ( !\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  & ( \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & ( 
// !adrx[3] ) ) ) # ( \myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  & ( !\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & 
// (\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  & !\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~0_combout )) ) ) ) # ( !\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  & ( 
// !\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & !\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ) ) ) )

	.dataa(!adrx[3]),
	.datab(!\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.datac(gnd),
	.datad(!\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.datae(!\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.dataf(!\myRegFile|regs_gen[1].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~0 .lut_mask = 64'hAA002200AAAA2222;
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N35
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[21].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[21].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[21].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N50
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[20].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[20].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[20].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N48
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[1].myReg|reg_bits_gen[20].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[1].myReg|reg_bits_gen[21].reg_bit|out~q ))))

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hA820A820A820A820;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[17].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[17].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[17].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N14
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[16].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[16].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[16].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N12
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[16].reg_bit|out~q  & ( (!\myRegFile|regs_gen[1].myReg|reg_bits_gen[17].reg_bit|out~q  & (adrx[0] & !adrx[1])) ) ) # ( 
// !\myRegFile|regs_gen[1].myReg|reg_bits_gen[16].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[1].myReg|reg_bits_gen[17].reg_bit|out~q ) # (!adrx[0]))) ) )

	.dataa(gnd),
	.datab(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.datac(!adrx[0]),
	.datad(!adrx[1]),
	.datae(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hFC000C00FC000C00;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N38
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[22].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[22].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[22].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N41
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[23].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[23].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[23].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N36
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[22].reg_bit|out~q  & ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[23].reg_bit|out~q  & ( adrx[2] ) ) ) # ( 
// !\myRegFile|regs_gen[1].myReg|reg_bits_gen[22].reg_bit|out~q  & ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[23].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # (adrx[0]))) ) ) ) # ( \myRegFile|regs_gen[1].myReg|reg_bits_gen[22].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[1].myReg|reg_bits_gen[23].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # (!adrx[0]))) ) ) ) # ( !\myRegFile|regs_gen[1].myReg|reg_bits_gen[22].reg_bit|out~q  & ( !\myRegFile|regs_gen[1].myReg|reg_bits_gen[23].reg_bit|out~q  & ( (adrx[2] 
// & !adrx[1]) ) ) )

	.dataa(!adrx[2]),
	.datab(!adrx[1]),
	.datac(gnd),
	.datad(!adrx[0]),
	.datae(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~1 .lut_mask = 64'h4444554444555555;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[18].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[18].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[18].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N53
dffeas \myRegFile|regs_gen[1].myReg|reg_bits_gen[19].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[1].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[19].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[1].myReg|reg_bits_gen[19].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N51
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  = ( !adrx[2] & ( (!adrx[1]) # ((!adrx[0] & (\myRegFile|regs_gen[1].myReg|reg_bits_gen[18].reg_bit|out~q )) # (adrx[0] & ((\myRegFile|regs_gen[1].myReg|reg_bits_gen[19].reg_bit|out~q 
// )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[1].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~0 .lut_mask = 64'hAEBFAEBF00000000;
defparam \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N54
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  = ( \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  & ( \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  & ( 
// (\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  & (\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  & !adrx[3])) ) ) ) # ( 
// !\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  & ( \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  & ( (\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  & !adrx[3]) ) ) ) # 
// ( \myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  & ( !\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  & ( (\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  & !adrx[3]) ) ) ) 
// # ( !\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  & ( !\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  & ( !adrx[3] ) ) )

	.dataa(!\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.datac(!adrx[3]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.dataf(!\myRegFile|regs_gen[1].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~0 .lut_mask = 64'hF0F0505030301010;
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  & ( (!\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & (!adrx[4] & 
// !\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~0_combout )) ) ) # ( !\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  & ( (!adrx[4] & (!\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & 
// ((!\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~0_combout )))) # (adrx[4] & (((!\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~1_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.datab(!adrx[4]),
	.datac(!\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.datad(!\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_connect|comb~0 .lut_mask = 64'hB830B83088008800;
defparam \myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N31
dffeas \ledDriver[1] (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[1].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\ledDriver[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledDriver[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ledDriver[1] .is_wysiwyg = "true";
defparam \ledDriver[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N3
cyclonev_lcell_comb \myRegFile|writeEnAndSel[2] (
// Equation(s):
// \myRegFile|writeEnAndSel [2] = ( adrx[1] & ( !adrx[0] & ( (!adrx[4] & (!adrx[2] & (!adrx[3] & \writeEn~q ))) ) ) )

	.dataa(!adrx[4]),
	.datab(!adrx[2]),
	.datac(!adrx[3]),
	.datad(!\writeEn~q ),
	.datae(!adrx[1]),
	.dataf(!adrx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|writeEnAndSel [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|writeEnAndSel[2] .extended_lut = "off";
defparam \myRegFile|writeEnAndSel[2] .lut_mask = 64'h0000008000000000;
defparam \myRegFile|writeEnAndSel[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N56
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[1].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[1].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[1].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[0].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[0].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[0].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[0].reg_bit|out~q  & ( (adrx[0] & (!adrx[1] & !\myRegFile|regs_gen[2].myReg|reg_bits_gen[1].reg_bit|out~q )) ) ) # ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[0].reg_bit|out~q  & ( (!adrx[1] & ((!adrx[0]) # (!\myRegFile|regs_gen[2].myReg|reg_bits_gen[1].reg_bit|out~q ))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(gnd),
	.datad(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hCC88CC8844004400;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N59
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[4].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[4].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[4].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N44
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[5].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[5].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[5].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N57
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[5].reg_bit|out~q  & ( (!adrx[0] & (!adrx[1] & !\myRegFile|regs_gen[2].myReg|reg_bits_gen[4].reg_bit|out~q )) ) ) # ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[5].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[2].myReg|reg_bits_gen[4].reg_bit|out~q ) # (adrx[0]))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(gnd),
	.datad(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hCC44CC4488008800;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N38
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[6].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[6].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[6].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N22
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[7].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[7].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[7].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[7].reg_bit|out~q  & ( (adrx[2] & (((!adrx[1]) # (\myRegFile|regs_gen[2].myReg|reg_bits_gen[6].reg_bit|out~q )) # (adrx[0]))) ) ) # ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[7].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0] & \myRegFile|regs_gen[2].myReg|reg_bits_gen[6].reg_bit|out~q )))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~1 .lut_mask = 64'h0C0E0C0E0D0F0D0F;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out~feeder_combout  = writeData[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!writeData[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N7
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N41
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[2].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[2].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[2].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  = ( !adrx[2] & ( (!adrx[1]) # ((!adrx[0] & ((\myRegFile|regs_gen[2].myReg|reg_bits_gen[2].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out~q 
// ))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~0 .lut_mask = 64'hCDEFCDEF00000000;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~0_combout  = ( !adrx[3] & ( \myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  & ( (\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & 
// ((!\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) ) # ( !adrx[3] & ( 
// !\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  & ( (!\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ) ) ) )

	.dataa(!\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.datac(!\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.datad(gnd),
	.datae(!adrx[3]),
	.dataf(!\myRegFile|regs_gen[2].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~0 .lut_mask = 64'hF3F3000051510000;
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N50
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[26].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[26].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[26].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N53
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[27].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[27].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[27].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[26].reg_bit|out~q  & ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[27].reg_bit|out~q  & ( !adrx[2] ) ) ) # ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[26].reg_bit|out~q  & ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[27].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # (adrx[0]))) ) ) ) # ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[26].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[27].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[0]) # (!adrx[1]))) ) ) ) # ( !\myRegFile|regs_gen[2].myReg|reg_bits_gen[26].reg_bit|out~q  & ( !\myRegFile|regs_gen[2].myReg|reg_bits_gen[27].reg_bit|out~q  & ( 
// (!adrx[1] & !adrx[2]) ) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!adrx[2]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~0 .lut_mask = 64'hC0C0E0E0D0D0F0F0;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N35
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[28].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[28].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[28].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[29].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[29].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[29].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[29].reg_bit|out~q  & ( (!adrx[0] & (!adrx[1] & !\myRegFile|regs_gen[2].myReg|reg_bits_gen[28].reg_bit|out~q )) ) ) # ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[29].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[2].myReg|reg_bits_gen[28].reg_bit|out~q ) # (adrx[0]))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(gnd),
	.datad(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hCC44CC4488008800;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N32
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[25].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[25].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[25].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[24].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[24].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[24].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[24].reg_bit|out~q  & ( (adrx[0] & (!adrx[1] & !\myRegFile|regs_gen[2].myReg|reg_bits_gen[25].reg_bit|out~q )) ) ) # ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[24].reg_bit|out~q  & ( (!adrx[1] & ((!adrx[0]) # (!\myRegFile|regs_gen[2].myReg|reg_bits_gen[25].reg_bit|out~q ))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(gnd),
	.datad(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hCC88CC8844004400;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N5
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[31].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[31].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[31].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N2
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[30].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[30].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[30].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[30].reg_bit|out~q  & ( adrx[2] & ( ((!adrx[1]) # (!adrx[0])) # (\myRegFile|regs_gen[2].myReg|reg_bits_gen[31].reg_bit|out~q ) ) ) ) # ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[30].reg_bit|out~q  & ( adrx[2] & ( (!adrx[1]) # ((\myRegFile|regs_gen[2].myReg|reg_bits_gen[31].reg_bit|out~q  & adrx[0])) ) ) )

	.dataa(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.datab(!adrx[1]),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~1 .lut_mask = 64'h00000000CDCDFDFD;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  = ( \myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  & ( (adrx[3] & (\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  & 
// ((!\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout )))) ) ) # ( !\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  & ( 
// (adrx[3] & ((!\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ))) ) )

	.dataa(!\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.datab(!adrx[3]),
	.datac(!\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.datae(!\myRegFile|regs_gen[2].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~1 .lut_mask = 64'h2233020322330203;
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N26
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[16].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[16].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[16].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N27
cyclonev_lcell_comb \myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~feeder_combout  = ( writeData[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N28
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N24
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~q  & ( (!adrx[1] & (!adrx[0] & !\myRegFile|regs_gen[2].myReg|reg_bits_gen[16].reg_bit|out~q )) ) ) # ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[2].myReg|reg_bits_gen[16].reg_bit|out~q ) # (adrx[0]))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(gnd),
	.datad(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hAA22AA2288008800;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[23].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[23].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[23].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N14
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[22].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[22].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[22].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N12
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  = ( adrx[0] & ( (adrx[2] & ((!adrx[1]) # (\myRegFile|regs_gen[2].myReg|reg_bits_gen[23].reg_bit|out~q ))) ) ) # ( !adrx[0] & ( (adrx[2] & ((!adrx[1]) # 
// (\myRegFile|regs_gen[2].myReg|reg_bits_gen[22].reg_bit|out~q ))) ) )

	.dataa(!adrx[2]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~1 .lut_mask = 64'h4455445545454545;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[19].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[19].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[19].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N44
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[18].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[18].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[18].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N15
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[18].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((!adrx[0]) # (\myRegFile|regs_gen[2].myReg|reg_bits_gen[19].reg_bit|out~q )))) ) ) # ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[18].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((adrx[0] & \myRegFile|regs_gen[2].myReg|reg_bits_gen[19].reg_bit|out~q )))) ) )

	.dataa(!adrx[2]),
	.datab(!adrx[1]),
	.datac(!adrx[0]),
	.datad(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~0 .lut_mask = 64'h888A888AA8AAA8AA;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N49
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[20].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[20].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[20].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[21].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[21].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[21].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N27
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[21].reg_bit|out~q  & ( (!adrx[1] & (!adrx[0] & !\myRegFile|regs_gen[2].myReg|reg_bits_gen[20].reg_bit|out~q )) ) ) # ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[21].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[2].myReg|reg_bits_gen[20].reg_bit|out~q ) # (adrx[0]))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hA2A2A2A280808080;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N21
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  = ( \myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  & ( !adrx[3] & ( (!\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ) # 
// (\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ) ) ) ) # ( !\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  & ( !adrx[3] & ( 
// (!\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  & ((!\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ))) ) ) )

	.dataa(!\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.datac(!\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[2].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.dataf(!adrx[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~0 .lut_mask = 64'hC4C4F5F500000000;
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N58
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[13].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[13].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[13].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N59
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[12].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[12].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[12].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N57
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout  = ( !adrx[1] & ( (!adrx[0] & ((!\myRegFile|regs_gen[2].myReg|reg_bits_gen[12].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[2].myReg|reg_bits_gen[13].reg_bit|out~q )) 
// ) )

	.dataa(gnd),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hFC30FC3000000000;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[15].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[15].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[15].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N8
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[14].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[14].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[14].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N6
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[14].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0]) # (\myRegFile|regs_gen[2].myReg|reg_bits_gen[15].reg_bit|out~q )))) ) ) # ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[14].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((\myRegFile|regs_gen[2].myReg|reg_bits_gen[15].reg_bit|out~q  & adrx[0])))) ) )

	.dataa(!adrx[1]),
	.datab(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.datac(!adrx[2]),
	.datad(!adrx[0]),
	.datae(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~1 .lut_mask = 64'h0A0B0F0B0A0B0F0B;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N53
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[9].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[9].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[9].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N56
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[8].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[8].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[8].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N54
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[2].myReg|reg_bits_gen[8].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[2].myReg|reg_bits_gen[9].reg_bit|out~q ))))

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hA820A820A820A820;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N37
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[10].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[10].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[10].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N41
dffeas \myRegFile|regs_gen[2].myReg|reg_bits_gen[11].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[2].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[11].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[2].myReg|reg_bits_gen[11].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N39
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[2].myReg|reg_bits_gen[11].reg_bit|out~q  & ( (!adrx[2] & (((!adrx[1]) # (adrx[0])) # (\myRegFile|regs_gen[2].myReg|reg_bits_gen[10].reg_bit|out~q ))) ) ) # ( 
// !\myRegFile|regs_gen[2].myReg|reg_bits_gen[11].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((\myRegFile|regs_gen[2].myReg|reg_bits_gen[10].reg_bit|out~q  & !adrx[0])))) ) )

	.dataa(!adrx[2]),
	.datab(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.datac(!adrx[0]),
	.datad(!adrx[1]),
	.datae(!\myRegFile|regs_gen[2].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~0 .lut_mask = 64'hAA20AA2AAA20AA2A;
defparam \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N48
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  = ( \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & ( (adrx[3] & 
// ((!\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) ) # ( \myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & 
// ( !\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & ( (adrx[3] & ((!\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ))) ) 
// ) ) # ( !\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & ( !\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & ( (adrx[3] & ((!\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~1_combout 
// ) # (\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.datac(!adrx[3]),
	.datad(!\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.datae(!\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.dataf(!\myRegFile|regs_gen[2].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~1 .lut_mask = 64'h0F030F0300000F03;
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N27
cyclonev_lcell_comb \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout  = ( adrx[4] & ( (!\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  & !\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ) ) ) # ( 
// !adrx[4] & ( (!\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~0_combout  & !\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ) ) )

	.dataa(!\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.datac(!\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.datae(gnd),
	.dataf(!adrx[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_connect|comb~0 .lut_mask = 64'hAA00AA00C0C0C0C0;
defparam \myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N28
dffeas \ledDriver[2] (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[2].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\ledDriver[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledDriver[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ledDriver[2] .is_wysiwyg = "true";
defparam \ledDriver[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N54
cyclonev_lcell_comb \myRegFile|writeEnAndSel[3] (
// Equation(s):
// \myRegFile|writeEnAndSel [3] = ( adrx[1] & ( !adrx[2] & ( (!adrx[4] & (!adrx[3] & (\writeEn~q  & adrx[0]))) ) ) )

	.dataa(!adrx[4]),
	.datab(!adrx[3]),
	.datac(!\writeEn~q ),
	.datad(!adrx[0]),
	.datae(!adrx[1]),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|writeEnAndSel [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|writeEnAndSel[3] .extended_lut = "off";
defparam \myRegFile|writeEnAndSel[3] .lut_mask = 64'h0000000800000000;
defparam \myRegFile|writeEnAndSel[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N41
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[7].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[7].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[7].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N38
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[6].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[6].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[6].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N36
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[3].myReg|reg_bits_gen[6].reg_bit|out~q  & ( adrx[2] & ( (!adrx[0]) # ((!adrx[1]) # (\myRegFile|regs_gen[3].myReg|reg_bits_gen[7].reg_bit|out~q )) ) ) ) # ( 
// !\myRegFile|regs_gen[3].myReg|reg_bits_gen[6].reg_bit|out~q  & ( adrx[2] & ( (!adrx[1]) # ((adrx[0] & \myRegFile|regs_gen[3].myReg|reg_bits_gen[7].reg_bit|out~q )) ) ) )

	.dataa(!adrx[0]),
	.datab(gnd),
	.datac(!adrx[1]),
	.datad(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.datae(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~1 .lut_mask = 64'h00000000F0F5FAFF;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N8
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[4].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[4].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[4].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N11
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[5].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[5].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[5].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  = ( !\myRegFile|regs_gen[3].myReg|reg_bits_gen[4].reg_bit|out~q  & ( \myRegFile|regs_gen[3].myReg|reg_bits_gen[5].reg_bit|out~q  & ( (!adrx[1] & !adrx[0]) ) ) ) # ( 
// \myRegFile|regs_gen[3].myReg|reg_bits_gen[4].reg_bit|out~q  & ( !\myRegFile|regs_gen[3].myReg|reg_bits_gen[5].reg_bit|out~q  & ( (!adrx[1] & adrx[0]) ) ) ) # ( !\myRegFile|regs_gen[3].myReg|reg_bits_gen[4].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[3].myReg|reg_bits_gen[5].reg_bit|out~q  & ( !adrx[1] ) ) )

	.dataa(!adrx[1]),
	.datab(gnd),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hAAAA0A0AA0A00000;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N56
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[0].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[0].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[0].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N59
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[1].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[1].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[1].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N57
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[3].myReg|reg_bits_gen[1].reg_bit|out~q  & ( !adrx[1] & ( (!\myRegFile|regs_gen[3].myReg|reg_bits_gen[0].reg_bit|out~q  & !adrx[0]) ) ) ) # ( 
// !\myRegFile|regs_gen[3].myReg|reg_bits_gen[1].reg_bit|out~q  & ( !adrx[1] & ( (!\myRegFile|regs_gen[3].myReg|reg_bits_gen[0].reg_bit|out~q ) # (adrx[0]) ) ) )

	.dataa(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.datab(!adrx[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hBBBB888800000000;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N5
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[3].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[3].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[3].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N2
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[2].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[2].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[2].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N0
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[3].myReg|reg_bits_gen[2].reg_bit|out~q  & ( !adrx[2] & ( ((!adrx[1]) # (!adrx[0])) # (\myRegFile|regs_gen[3].myReg|reg_bits_gen[3].reg_bit|out~q ) ) ) ) # ( 
// !\myRegFile|regs_gen[3].myReg|reg_bits_gen[2].reg_bit|out~q  & ( !adrx[2] & ( (!adrx[1]) # ((\myRegFile|regs_gen[3].myReg|reg_bits_gen[3].reg_bit|out~q  & adrx[0])) ) ) )

	.dataa(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.datab(!adrx[1]),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~0 .lut_mask = 64'hCDCDFDFD00000000;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~0_combout  = ( \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & 
// ((!\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) ) # ( \myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & 
// ( !\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & ((!\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ))) ) 
// ) ) # ( !\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & ( !\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & 
// ((!\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) )

	.dataa(!\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.datab(!adrx[3]),
	.datac(!\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.dataf(!\myRegFile|regs_gen[3].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~0 .lut_mask = 64'h8C8C8C8C00008C8C;
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N29
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[8].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[8].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[8].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N53
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[9].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[9].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[9].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N27
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  = ( !\myRegFile|regs_gen[3].myReg|reg_bits_gen[8].reg_bit|out~q  & ( \myRegFile|regs_gen[3].myReg|reg_bits_gen[9].reg_bit|out~q  & ( (!adrx[1] & !adrx[0]) ) ) ) # ( 
// \myRegFile|regs_gen[3].myReg|reg_bits_gen[8].reg_bit|out~q  & ( !\myRegFile|regs_gen[3].myReg|reg_bits_gen[9].reg_bit|out~q  & ( (!adrx[1] & adrx[0]) ) ) ) # ( !\myRegFile|regs_gen[3].myReg|reg_bits_gen[8].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[3].myReg|reg_bits_gen[9].reg_bit|out~q  & ( !adrx[1] ) ) )

	.dataa(!adrx[1]),
	.datab(gnd),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hAAAA0A0AA0A00000;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N8
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[13].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[13].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[13].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N17
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[12].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[12].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[12].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N15
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[3].myReg|reg_bits_gen[12].reg_bit|out~q  & ( adrx[0] & ( (!\myRegFile|regs_gen[3].myReg|reg_bits_gen[13].reg_bit|out~q  & !adrx[1]) ) ) ) # ( 
// !\myRegFile|regs_gen[3].myReg|reg_bits_gen[12].reg_bit|out~q  & ( adrx[0] & ( (!\myRegFile|regs_gen[3].myReg|reg_bits_gen[13].reg_bit|out~q  & !adrx[1]) ) ) ) # ( !\myRegFile|regs_gen[3].myReg|reg_bits_gen[12].reg_bit|out~q  & ( !adrx[0] & ( !adrx[1] ) ) 
// )

	.dataa(gnd),
	.datab(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.datac(!adrx[1]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.dataf(!adrx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hF0F00000C0C0C0C0;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N1
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[15].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[15].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[15].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[14].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[14].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[14].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N21
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  = ( adrx[0] & ( (adrx[2] & ((!adrx[1]) # (\myRegFile|regs_gen[3].myReg|reg_bits_gen[15].reg_bit|out~q ))) ) ) # ( !adrx[0] & ( (adrx[2] & ((!adrx[1]) # 
// (\myRegFile|regs_gen[3].myReg|reg_bits_gen[14].reg_bit|out~q ))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[2]),
	.datac(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~1 .lut_mask = 64'h2233223323232323;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N20
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[11].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[11].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[11].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N26
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[10].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[10].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[10].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N18
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[3].myReg|reg_bits_gen[10].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((!adrx[0]) # (\myRegFile|regs_gen[3].myReg|reg_bits_gen[11].reg_bit|out~q )))) ) ) # ( 
// !\myRegFile|regs_gen[3].myReg|reg_bits_gen[10].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((adrx[0] & \myRegFile|regs_gen[3].myReg|reg_bits_gen[11].reg_bit|out~q )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[2]),
	.datac(!adrx[0]),
	.datad(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~0 .lut_mask = 64'h888C888CC8CCC8CC;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N57
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  = ( \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & ( 
// (\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & (adrx[3] & \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout )) ) ) ) # ( 
// !\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & ( (\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & adrx[3]) ) ) ) # ( 
// \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( !\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & ( (adrx[3] & \myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ) ) ) ) # ( 
// !\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( !\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & ( adrx[3] ) ) )

	.dataa(!\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.datab(!adrx[3]),
	.datac(!\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.dataf(!\myRegFile|regs_gen[3].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~1 .lut_mask = 64'h3333030311110101;
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N40
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[21].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[21].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[21].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N32
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[20].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[20].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[20].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[3].myReg|reg_bits_gen[20].reg_bit|out~q  & ( (!adrx[1] & (!\myRegFile|regs_gen[3].myReg|reg_bits_gen[21].reg_bit|out~q  & adrx[0])) ) ) # ( 
// !\myRegFile|regs_gen[3].myReg|reg_bits_gen[20].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[3].myReg|reg_bits_gen[21].reg_bit|out~q ) # (!adrx[0]))) ) )

	.dataa(!adrx[1]),
	.datab(gnd),
	.datac(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.datad(!adrx[0]),
	.datae(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hAAA000A0AAA000A0;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N41
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[22].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[22].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[22].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N8
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[23].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[23].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[23].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N39
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[3].myReg|reg_bits_gen[23].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((\myRegFile|regs_gen[3].myReg|reg_bits_gen[22].reg_bit|out~q ) # (adrx[0])))) ) ) # ( 
// !\myRegFile|regs_gen[3].myReg|reg_bits_gen[23].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0] & \myRegFile|regs_gen[3].myReg|reg_bits_gen[22].reg_bit|out~q )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~1 .lut_mask = 64'h0A0E0A0E0B0F0B0F;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N35
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[18].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[18].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[18].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N38
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[19].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[19].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[19].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  = ( !adrx[2] & ( (!adrx[1]) # ((!adrx[0] & (\myRegFile|regs_gen[3].myReg|reg_bits_gen[18].reg_bit|out~q )) # (adrx[0] & ((\myRegFile|regs_gen[3].myReg|reg_bits_gen[19].reg_bit|out~q 
// )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~0 .lut_mask = 64'hAEBFAEBF00000000;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[17].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[17].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[17].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N14
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[16].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[16].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[16].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[3].myReg|reg_bits_gen[16].reg_bit|out~q  & ( (adrx[0] & (!\myRegFile|regs_gen[3].myReg|reg_bits_gen[17].reg_bit|out~q  & !adrx[1])) ) ) # ( 
// !\myRegFile|regs_gen[3].myReg|reg_bits_gen[16].reg_bit|out~q  & ( (!adrx[1] & ((!adrx[0]) # (!\myRegFile|regs_gen[3].myReg|reg_bits_gen[17].reg_bit|out~q ))) ) )

	.dataa(!adrx[0]),
	.datab(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.datac(!adrx[1]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hE0E04040E0E04040;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  = ( \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & 
// ((!\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) ) # ( !\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  & ( 
// \myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & ((!\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout 
// ))) ) ) ) # ( !\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  & ( !\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & 
// ((!\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.datac(!adrx[3]),
	.datad(!\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.datae(!\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.dataf(!\myRegFile|regs_gen[3].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~0 .lut_mask = 64'hF0300000F030F030;
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N44
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[31].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[31].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[31].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[30].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[30].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[30].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N3
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  = ( adrx[1] & ( (adrx[2] & ((!adrx[0] & ((\myRegFile|regs_gen[3].myReg|reg_bits_gen[30].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[3].myReg|reg_bits_gen[31].reg_bit|out~q 
// )))) ) ) # ( !adrx[1] & ( adrx[2] ) )

	.dataa(!adrx[0]),
	.datab(!adrx[2]),
	.datac(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~1 .lut_mask = 64'h3333333301230123;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[29].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[29].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[29].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N32
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[28].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[28].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[28].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[3].myReg|reg_bits_gen[28].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[3].myReg|reg_bits_gen[29].reg_bit|out~q ))))

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hC840C840C840C840;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[27].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[27].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[27].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N2
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[26].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[26].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[26].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N0
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  = ( adrx[1] & ( (!adrx[2] & ((!adrx[0] & ((\myRegFile|regs_gen[3].myReg|reg_bits_gen[26].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[3].myReg|reg_bits_gen[27].reg_bit|out~q 
// )))) ) ) # ( !adrx[1] & ( !adrx[2] ) )

	.dataa(!adrx[0]),
	.datab(!adrx[2]),
	.datac(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~0 .lut_mask = 64'hCCCCCCCC048C048C;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N56
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[24].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[24].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[24].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N35
dffeas \myRegFile|regs_gen[3].myReg|reg_bits_gen[25].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[3].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[25].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[3].myReg|reg_bits_gen[25].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N33
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & (!\myRegFile|regs_gen[3].myReg|reg_bits_gen[24].reg_bit|out~q )) # (adrx[0] & ((!\myRegFile|regs_gen[3].myReg|reg_bits_gen[25].reg_bit|out~q )))))

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[3].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hC480C480C480C480;
defparam \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N9
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  = ( \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  & ( (adrx[3] & 
// ((!\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) ) # ( !\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  & ( 
// \myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  & ( (adrx[3] & ((!\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout 
// ))) ) ) ) # ( !\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  & ( !\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  & ( (adrx[3] & 
// ((!\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) )

	.dataa(!\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.datab(!adrx[3]),
	.datac(!\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.dataf(!\myRegFile|regs_gen[3].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~1 .lut_mask = 64'h2323000023232323;
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  & ( (!\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~0_combout  & (!adrx[4] & 
// !\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~1_combout )) ) ) # ( !\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  & ( (!adrx[4] & (!\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~0_combout  & 
// (!\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ))) # (adrx[4] & (((!\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~0_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.datab(!adrx[4]),
	.datac(!\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.datad(!\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_connect|comb~0 .lut_mask = 64'hB380B38080808080;
defparam \myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N49
dffeas \ledDriver[3] (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[3].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\ledDriver[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledDriver[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ledDriver[3] .is_wysiwyg = "true";
defparam \ledDriver[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N6
cyclonev_lcell_comb \myRegFile|writeEnAndSel[4] (
// Equation(s):
// \myRegFile|writeEnAndSel [4] = ( adrx[2] & ( !adrx[1] & ( (!adrx[4] & (!adrx[3] & (\writeEn~q  & !adrx[0]))) ) ) )

	.dataa(!adrx[4]),
	.datab(!adrx[3]),
	.datac(!\writeEn~q ),
	.datad(!adrx[0]),
	.datae(!adrx[2]),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|writeEnAndSel [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|writeEnAndSel[4] .extended_lut = "off";
defparam \myRegFile|writeEnAndSel[4] .lut_mask = 64'h0000080000000000;
defparam \myRegFile|writeEnAndSel[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N53
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[10].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[10].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[10].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N50
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[11].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[11].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[11].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N48
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[4].myReg|reg_bits_gen[11].reg_bit|out~q  & ( (!adrx[2] & (((!adrx[1]) # (adrx[0])) # (\myRegFile|regs_gen[4].myReg|reg_bits_gen[10].reg_bit|out~q ))) ) ) # ( 
// !\myRegFile|regs_gen[4].myReg|reg_bits_gen[11].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((\myRegFile|regs_gen[4].myReg|reg_bits_gen[10].reg_bit|out~q  & !adrx[0])))) ) )

	.dataa(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.datab(!adrx[0]),
	.datac(!adrx[2]),
	.datad(!adrx[1]),
	.datae(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~0 .lut_mask = 64'hF040F070F040F070;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N44
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[9].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[9].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[9].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N47
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[8].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[8].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[8].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N45
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[4].myReg|reg_bits_gen[8].reg_bit|out~q  & ( !adrx[1] & ( (!\myRegFile|regs_gen[4].myReg|reg_bits_gen[9].reg_bit|out~q  & adrx[0]) ) ) ) # ( 
// !\myRegFile|regs_gen[4].myReg|reg_bits_gen[8].reg_bit|out~q  & ( !adrx[1] & ( (!\myRegFile|regs_gen[4].myReg|reg_bits_gen[9].reg_bit|out~q ) # (!adrx[0]) ) ) )

	.dataa(gnd),
	.datab(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hFCFC0C0C00000000;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N32
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[14].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[14].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[14].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N39
cyclonev_lcell_comb \myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~feeder_combout  = ( writeData[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N41
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N30
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~q  & ( (adrx[2] & (((!adrx[1]) # (\myRegFile|regs_gen[4].myReg|reg_bits_gen[14].reg_bit|out~q )) # (adrx[0]))) ) ) # ( 
// !\myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0] & \myRegFile|regs_gen[4].myReg|reg_bits_gen[14].reg_bit|out~q )))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~1 .lut_mask = 64'h0C0E0C0E0D0F0D0F;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N37
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[13].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[13].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[13].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N35
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[12].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[12].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[12].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N33
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout  = ( adrx[0] & ( (!adrx[1] & !\myRegFile|regs_gen[4].myReg|reg_bits_gen[13].reg_bit|out~q ) ) ) # ( !adrx[0] & ( (!adrx[1] & 
// !\myRegFile|regs_gen[4].myReg|reg_bits_gen[12].reg_bit|out~q ) ) )

	.dataa(gnd),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hCC00CC00C0C0C0C0;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N3
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  = ( adrx[3] & ( (!\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & (((!\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ) # 
// (\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout )))) # (\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & (\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & 
// ((!\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.datac(!\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.datad(!\myRegFile|regs_gen[4].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.datae(!adrx[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~1 .lut_mask = 64'h0000B0BB0000B0BB;
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N56
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[0].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[0].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[0].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N26
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[1].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[1].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[1].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & (!\myRegFile|regs_gen[4].myReg|reg_bits_gen[0].reg_bit|out~q )) # (adrx[0] & ((!\myRegFile|regs_gen[4].myReg|reg_bits_gen[1].reg_bit|out~q )))))

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hC480C480C480C480;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N32
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[2].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[2].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[2].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N35
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[3].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[3].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[3].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N30
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[4].myReg|reg_bits_gen[2].reg_bit|out~q  & ( \myRegFile|regs_gen[4].myReg|reg_bits_gen[3].reg_bit|out~q  & ( !adrx[2] ) ) ) # ( 
// !\myRegFile|regs_gen[4].myReg|reg_bits_gen[2].reg_bit|out~q  & ( \myRegFile|regs_gen[4].myReg|reg_bits_gen[3].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # (adrx[0]))) ) ) ) # ( \myRegFile|regs_gen[4].myReg|reg_bits_gen[2].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[4].myReg|reg_bits_gen[3].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # (!adrx[0]))) ) ) ) # ( !\myRegFile|regs_gen[4].myReg|reg_bits_gen[2].reg_bit|out~q  & ( !\myRegFile|regs_gen[4].myReg|reg_bits_gen[3].reg_bit|out~q  & ( (!adrx[2] & 
// !adrx[1]) ) ) )

	.dataa(!adrx[2]),
	.datab(!adrx[1]),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~0 .lut_mask = 64'h8888A8A88A8AAAAA;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N16
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[5].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[5].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[5].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N29
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[4].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[4].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[4].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N27
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  = ( !adrx[1] & ( (!adrx[0] & ((!\myRegFile|regs_gen[4].myReg|reg_bits_gen[4].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[4].myReg|reg_bits_gen[5].reg_bit|out~q )) ) 
// )

	.dataa(!adrx[0]),
	.datab(gnd),
	.datac(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hFA50FA5000000000;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N23
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[7].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[7].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[7].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N20
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[6].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[6].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[6].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N18
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[4].myReg|reg_bits_gen[6].reg_bit|out~q  & ( adrx[2] & ( ((!adrx[1]) # (!adrx[0])) # (\myRegFile|regs_gen[4].myReg|reg_bits_gen[7].reg_bit|out~q ) ) ) ) # ( 
// !\myRegFile|regs_gen[4].myReg|reg_bits_gen[6].reg_bit|out~q  & ( adrx[2] & ( (!adrx[1]) # ((\myRegFile|regs_gen[4].myReg|reg_bits_gen[7].reg_bit|out~q  & adrx[0])) ) ) )

	.dataa(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.datab(!adrx[1]),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~1 .lut_mask = 64'h00000000CDCDFDFD;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N12
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~0_combout  = ( \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  & ( (!adrx[3] & 
// ((!\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ))) ) ) ) # ( \myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  & 
// ( !\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  & ( (!adrx[3] & ((!\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ))) ) 
// ) ) # ( !\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  & ( !\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  & ( (!adrx[3] & 
// ((!\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ))) ) ) )

	.dataa(!\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.datab(!adrx[3]),
	.datac(gnd),
	.datad(!\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.datae(!\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.dataf(!\myRegFile|regs_gen[4].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~0 .lut_mask = 64'hCC44CC440000CC44;
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N53
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[21].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[21].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[21].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N26
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[20].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[20].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[20].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N24
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[4].myReg|reg_bits_gen[20].reg_bit|out~q  & ( (!\myRegFile|regs_gen[4].myReg|reg_bits_gen[21].reg_bit|out~q  & (!adrx[1] & adrx[0])) ) ) # ( 
// !\myRegFile|regs_gen[4].myReg|reg_bits_gen[20].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[4].myReg|reg_bits_gen[21].reg_bit|out~q ) # (!adrx[0]))) ) )

	.dataa(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.datab(!adrx[1]),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hC8C80808C8C80808;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N8
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[19].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[19].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[19].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N28
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[18].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[18].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[18].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N6
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[4].myReg|reg_bits_gen[18].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[0]) # ((!adrx[1]) # (\myRegFile|regs_gen[4].myReg|reg_bits_gen[19].reg_bit|out~q )))) ) ) # ( 
// !\myRegFile|regs_gen[4].myReg|reg_bits_gen[18].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((adrx[0] & \myRegFile|regs_gen[4].myReg|reg_bits_gen[19].reg_bit|out~q )))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~0 .lut_mask = 64'hC0D0C0D0E0F0E0F0;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N55
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[23].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[23].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[23].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N11
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[22].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[22].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[22].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N9
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  = ( adrx[2] & ( (!adrx[1]) # ((!adrx[0] & ((\myRegFile|regs_gen[4].myReg|reg_bits_gen[22].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[4].myReg|reg_bits_gen[23].reg_bit|out~q 
// ))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~1 .lut_mask = 64'h00000000CDEFCDEF;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N47
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[17].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[17].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[17].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N44
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[16].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[16].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[16].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N42
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[4].myReg|reg_bits_gen[16].reg_bit|out~q  & ( (!\myRegFile|regs_gen[4].myReg|reg_bits_gen[17].reg_bit|out~q  & (adrx[0] & !adrx[1])) ) ) # ( 
// !\myRegFile|regs_gen[4].myReg|reg_bits_gen[16].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[4].myReg|reg_bits_gen[17].reg_bit|out~q ) # (!adrx[0]))) ) )

	.dataa(gnd),
	.datab(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.datac(!adrx[0]),
	.datad(!adrx[1]),
	.datae(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hFC000C00FC000C00;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N48
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  = ( \myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & ((!\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ) # 
// (\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) # ( !\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  & ( (!\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  & 
// (!adrx[3] & ((!\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.datac(!adrx[3]),
	.datad(!\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.datae(!\myRegFile|regs_gen[4].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~0 .lut_mask = 64'hC040F050C040F050;
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N5
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[27].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[27].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[27].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N38
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[26].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[26].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[26].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N36
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  = ( adrx[1] & ( (!adrx[2] & ((!adrx[0] & ((\myRegFile|regs_gen[4].myReg|reg_bits_gen[26].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[4].myReg|reg_bits_gen[27].reg_bit|out~q 
// )))) ) ) # ( !adrx[1] & ( !adrx[2] ) )

	.dataa(!adrx[0]),
	.datab(!adrx[2]),
	.datac(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~0 .lut_mask = 64'hCCCCCCCC048C048C;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N41
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[30].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[30].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[30].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N35
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[31].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[31].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[31].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N39
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[4].myReg|reg_bits_gen[31].reg_bit|out~q  & ( (adrx[2] & (((!adrx[1]) # (\myRegFile|regs_gen[4].myReg|reg_bits_gen[30].reg_bit|out~q )) # (adrx[0]))) ) ) # ( 
// !\myRegFile|regs_gen[4].myReg|reg_bits_gen[31].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0] & \myRegFile|regs_gen[4].myReg|reg_bits_gen[30].reg_bit|out~q )))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[2]),
	.datac(!adrx[1]),
	.datad(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~1 .lut_mask = 64'h3032303231333133;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N32
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[29].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[29].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[29].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[28].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[28].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[28].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N21
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[4].myReg|reg_bits_gen[28].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[4].myReg|reg_bits_gen[29].reg_bit|out~q ))))

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hC840C840C840C840;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N2
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[24].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[24].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[24].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N20
dffeas \myRegFile|regs_gen[4].myReg|reg_bits_gen[25].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[4].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[25].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[4].myReg|reg_bits_gen[25].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N18
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & (!\myRegFile|regs_gen[4].myReg|reg_bits_gen[24].reg_bit|out~q )) # (adrx[0] & ((!\myRegFile|regs_gen[4].myReg|reg_bits_gen[25].reg_bit|out~q )))))

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[4].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hC480C480C480C480;
defparam \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N57
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  = ( \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  & ( adrx[3] ) 
// ) ) # ( !\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  & ( (!\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  & 
// adrx[3]) ) ) ) # ( \myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  & ( !\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  & ( 
// (!\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  & adrx[3]) ) ) ) # ( !\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  & ( 
// !\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  & ( (!\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  & (!\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  & adrx[3])) ) ) )

	.dataa(!\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.datab(gnd),
	.datac(!\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.datad(!adrx[3]),
	.datae(!\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.dataf(!\myRegFile|regs_gen[4].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~1 .lut_mask = 64'h00A000AA00F000FF;
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N54
cyclonev_lcell_comb \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  & ( (!\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & (!adrx[4] & 
// !\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~0_combout )) ) ) # ( !\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  & ( (!adrx[4] & (!\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & 
// (!\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ))) # (adrx[4] & (((!\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~0_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.datab(!adrx[4]),
	.datac(!\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_connect|comb~0 .lut_mask = 64'hB380B38080808080;
defparam \myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N55
dffeas \ledDriver[4] (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[4].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\ledDriver[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledDriver[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ledDriver[4] .is_wysiwyg = "true";
defparam \ledDriver[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N57
cyclonev_lcell_comb \myRegFile|writeEnAndSel[5] (
// Equation(s):
// \myRegFile|writeEnAndSel [5] = ( adrx[2] & ( !adrx[1] & ( (!adrx[4] & (!adrx[3] & (adrx[0] & \writeEn~q ))) ) ) )

	.dataa(!adrx[4]),
	.datab(!adrx[3]),
	.datac(!adrx[0]),
	.datad(!\writeEn~q ),
	.datae(!adrx[2]),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|writeEnAndSel [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|writeEnAndSel[5] .extended_lut = "off";
defparam \myRegFile|writeEnAndSel[5] .lut_mask = 64'h0000000800000000;
defparam \myRegFile|writeEnAndSel[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N29
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[10].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[10].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[10].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N26
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[11].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[11].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[11].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N27
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[10].reg_bit|out~q  & ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[11].reg_bit|out~q  & ( !adrx[2] ) ) ) # ( 
// !\myRegFile|regs_gen[5].myReg|reg_bits_gen[10].reg_bit|out~q  & ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[11].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # (adrx[0]))) ) ) ) # ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[10].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[5].myReg|reg_bits_gen[11].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[0]) # (!adrx[1]))) ) ) ) # ( !\myRegFile|regs_gen[5].myReg|reg_bits_gen[10].reg_bit|out~q  & ( !\myRegFile|regs_gen[5].myReg|reg_bits_gen[11].reg_bit|out~q  & ( 
// (!adrx[2] & !adrx[1]) ) ) )

	.dataa(!adrx[2]),
	.datab(!adrx[0]),
	.datac(!adrx[1]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~0 .lut_mask = 64'hA0A0A8A8A2A2AAAA;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N19
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[13].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[13].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[13].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N59
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[12].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[12].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[12].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N57
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout  = ( !adrx[1] & ( (!adrx[0] & ((!\myRegFile|regs_gen[5].myReg|reg_bits_gen[12].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[5].myReg|reg_bits_gen[13].reg_bit|out~q )) 
// ) )

	.dataa(!adrx[0]),
	.datab(gnd),
	.datac(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hFA50FA5000000000;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N56
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[14].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[14].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[14].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N43
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[15].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[15].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[15].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N54
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[15].reg_bit|out~q  & ( (adrx[2] & (((!adrx[1]) # (\myRegFile|regs_gen[5].myReg|reg_bits_gen[14].reg_bit|out~q )) # (adrx[0]))) ) ) # ( 
// !\myRegFile|regs_gen[5].myReg|reg_bits_gen[15].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0] & \myRegFile|regs_gen[5].myReg|reg_bits_gen[14].reg_bit|out~q )))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~1 .lut_mask = 64'h0C0E0C0E0D0F0D0F;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N5
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[9].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[9].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[9].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N23
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[8].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[8].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[8].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N21
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[8].reg_bit|out~q  & ( !adrx[1] & ( (!\myRegFile|regs_gen[5].myReg|reg_bits_gen[9].reg_bit|out~q  & adrx[0]) ) ) ) # ( 
// !\myRegFile|regs_gen[5].myReg|reg_bits_gen[8].reg_bit|out~q  & ( !adrx[1] & ( (!\myRegFile|regs_gen[5].myReg|reg_bits_gen[9].reg_bit|out~q ) # (!adrx[0]) ) ) )

	.dataa(gnd),
	.datab(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hFCFC0C0C00000000;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N9
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  = ( \myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & ( (adrx[3] & ((!\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ) # 
// (\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) # ( !\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & ( (!\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & 
// (adrx[3] & ((!\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.datac(!\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.datad(!adrx[3]),
	.datae(!\myRegFile|regs_gen[5].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~1 .lut_mask = 64'h00A200F300A200F3;
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N47
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[7].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[7].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[7].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N44
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[6].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[6].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[6].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N42
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[6].reg_bit|out~q  & ( adrx[1] & ( (adrx[2] & ((!adrx[0]) # (\myRegFile|regs_gen[5].myReg|reg_bits_gen[7].reg_bit|out~q ))) ) ) ) # ( 
// !\myRegFile|regs_gen[5].myReg|reg_bits_gen[6].reg_bit|out~q  & ( adrx[1] & ( (adrx[0] & (\myRegFile|regs_gen[5].myReg|reg_bits_gen[7].reg_bit|out~q  & adrx[2])) ) ) ) # ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[6].reg_bit|out~q  & ( !adrx[1] & ( adrx[2] 
// ) ) ) # ( !\myRegFile|regs_gen[5].myReg|reg_bits_gen[6].reg_bit|out~q  & ( !adrx[1] & ( adrx[2] ) ) )

	.dataa(!adrx[0]),
	.datab(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.datac(!adrx[2]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~1 .lut_mask = 64'h0F0F0F0F01010B0B;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N50
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[2].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[2].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[2].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N53
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[3].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[3].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[3].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N48
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[2].reg_bit|out~q  & ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[3].reg_bit|out~q  & ( !adrx[2] ) ) ) # ( 
// !\myRegFile|regs_gen[5].myReg|reg_bits_gen[2].reg_bit|out~q  & ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[3].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # (adrx[0]))) ) ) ) # ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[2].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[5].myReg|reg_bits_gen[3].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[0]) # (!adrx[1]))) ) ) ) # ( !\myRegFile|regs_gen[5].myReg|reg_bits_gen[2].reg_bit|out~q  & ( !\myRegFile|regs_gen[5].myReg|reg_bits_gen[3].reg_bit|out~q  & ( (!adrx[2] & 
// !adrx[1]) ) ) )

	.dataa(!adrx[2]),
	.datab(gnd),
	.datac(!adrx[0]),
	.datad(!adrx[1]),
	.datae(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~0 .lut_mask = 64'hAA00AAA0AA0AAAAA;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N58
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[5].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[5].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[5].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N56
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[4].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[4].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[4].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N54
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[4].reg_bit|out~q  & ( (!\myRegFile|regs_gen[5].myReg|reg_bits_gen[5].reg_bit|out~q  & (adrx[0] & !adrx[1])) ) ) # ( 
// !\myRegFile|regs_gen[5].myReg|reg_bits_gen[4].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[5].myReg|reg_bits_gen[5].reg_bit|out~q ) # (!adrx[0]))) ) )

	.dataa(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.datab(!adrx[0]),
	.datac(!adrx[1]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hE0E02020E0E02020;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N14
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[0].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[0].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[0].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N17
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[1].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[1].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[1].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N15
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[1].reg_bit|out~q  & ( (!adrx[1] & (!\myRegFile|regs_gen[5].myReg|reg_bits_gen[0].reg_bit|out~q  & !adrx[0])) ) ) # ( 
// !\myRegFile|regs_gen[5].myReg|reg_bits_gen[1].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[5].myReg|reg_bits_gen[0].reg_bit|out~q ) # (adrx[0]))) ) )

	.dataa(!adrx[1]),
	.datab(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'h8A8A80808A8A8080;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N0
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~0_combout  = ( \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & ( !adrx[3] 
// ) ) ) # ( !\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & ( (!\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  
// & !adrx[3]) ) ) ) # ( \myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  & ( !\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & 
// !\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ) ) ) ) # ( !\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  & ( !\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & ( 
// (!\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  & (!adrx[3] & !\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~0_combout )) ) ) )

	.dataa(!\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.datab(!adrx[3]),
	.datac(gnd),
	.datad(!\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.datae(!\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.dataf(!\myRegFile|regs_gen[5].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~0 .lut_mask = 64'h8800CC008888CCCC;
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N20
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[19].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[19].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[19].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N53
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[18].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[18].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[18].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N18
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[18].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[0]) # ((!adrx[1]) # (\myRegFile|regs_gen[5].myReg|reg_bits_gen[19].reg_bit|out~q )))) ) ) # ( 
// !\myRegFile|regs_gen[5].myReg|reg_bits_gen[18].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((adrx[0] & \myRegFile|regs_gen[5].myReg|reg_bits_gen[19].reg_bit|out~q )))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~0 .lut_mask = 64'hC0D0C0D0E0F0E0F0;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[17].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[17].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[17].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N8
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[16].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[16].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[16].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N6
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[16].reg_bit|out~q  & ( (!\myRegFile|regs_gen[5].myReg|reg_bits_gen[17].reg_bit|out~q  & (adrx[0] & !adrx[1])) ) ) # ( 
// !\myRegFile|regs_gen[5].myReg|reg_bits_gen[16].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[5].myReg|reg_bits_gen[17].reg_bit|out~q ) # (!adrx[0]))) ) )

	.dataa(gnd),
	.datab(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.datac(!adrx[0]),
	.datad(!adrx[1]),
	.datae(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hFC000C00FC000C00;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N38
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[21].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[21].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[21].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N50
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[20].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[20].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[20].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N48
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[5].myReg|reg_bits_gen[20].reg_bit|out~q  & ( !adrx[1] & ( (adrx[0] & !\myRegFile|regs_gen[5].myReg|reg_bits_gen[21].reg_bit|out~q ) ) ) ) # ( 
// !\myRegFile|regs_gen[5].myReg|reg_bits_gen[20].reg_bit|out~q  & ( !adrx[1] & ( (!adrx[0]) # (!\myRegFile|regs_gen[5].myReg|reg_bits_gen[21].reg_bit|out~q ) ) ) )

	.dataa(!adrx[0]),
	.datab(gnd),
	.datac(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hFAFA505000000000;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N47
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[23].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[23].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[23].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[22].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[22].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[22].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N21
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  = ( adrx[2] & ( (!adrx[1]) # ((!adrx[0] & ((\myRegFile|regs_gen[5].myReg|reg_bits_gen[22].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[5].myReg|reg_bits_gen[23].reg_bit|out~q 
// ))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~1 .lut_mask = 64'h00000000CDEFCDEF;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N42
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  = ( \myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  & ( (\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  & (!adrx[3] & 
// ((!\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout )))) ) ) # ( !\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  & ( 
// (!adrx[3] & ((!\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ))) ) )

	.dataa(!\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.datac(!\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.datad(!adrx[3]),
	.datae(!\myRegFile|regs_gen[5].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~0 .lut_mask = 64'hBB000B00BB000B00;
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N0
cyclonev_lcell_comb \myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out~feeder_combout  = ( writeData[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N35
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[25].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[25].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[25].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N33
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & (!\myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out~q )) # (adrx[0] & ((!\myRegFile|regs_gen[5].myReg|reg_bits_gen[25].reg_bit|out~q )))))

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hC480C480C480C480;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N54
cyclonev_lcell_comb \myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out~feeder_combout  = ( writeData[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N55
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[26].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[26].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[26].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N15
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  = ( !adrx[2] & ( (!adrx[1]) # ((!adrx[0] & ((\myRegFile|regs_gen[5].myReg|reg_bits_gen[26].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out~q 
// ))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~0 .lut_mask = 64'hCDEFCDEF00000000;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N3
cyclonev_lcell_comb \myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out~feeder_combout  = ( writeData[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N32
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[28].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[28].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[28].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N30
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[5].myReg|reg_bits_gen[28].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out~q ))))

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hC840C840C840C840;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N58
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[31].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[31].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[31].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N14
dffeas \myRegFile|regs_gen[5].myReg|reg_bits_gen[30].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[5].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[30].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[5].myReg|reg_bits_gen[30].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N12
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  = ( adrx[2] & ( (!adrx[1]) # ((!adrx[0] & ((\myRegFile|regs_gen[5].myReg|reg_bits_gen[30].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[5].myReg|reg_bits_gen[31].reg_bit|out~q 
// ))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[5].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~1 .lut_mask = 64'h00000000CDEFCDEF;
defparam \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N39
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  = ( \myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  & ( (\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  & (adrx[3] & 
// ((!\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout )))) ) ) # ( !\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  & ( 
// (adrx[3] & ((!\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ))) ) )

	.dataa(!\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.datac(!\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.datad(!adrx[3]),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[5].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~1 .lut_mask = 64'h00DD00DD000D000D;
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N24
cyclonev_lcell_comb \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  & ( (!\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & (!adrx[4] & 
// !\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~0_combout )) ) ) # ( !\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  & ( (!adrx[4] & (!\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & 
// (!\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ))) # (adrx[4] & (((!\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~0_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.datab(!adrx[4]),
	.datac(!\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_connect|comb~0 .lut_mask = 64'hB380B38080808080;
defparam \myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N25
dffeas \ledDriver[5] (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[5].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\ledDriver[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledDriver[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ledDriver[5] .is_wysiwyg = "true";
defparam \ledDriver[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N48
cyclonev_lcell_comb \myRegFile|writeEnAndSel[6] (
// Equation(s):
// \myRegFile|writeEnAndSel [6] = ( adrx[1] & ( \writeEn~q  & ( (!adrx[0] & (adrx[2] & (!adrx[4] & !adrx[3]))) ) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[2]),
	.datac(!adrx[4]),
	.datad(!adrx[3]),
	.datae(!adrx[1]),
	.dataf(!\writeEn~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|writeEnAndSel [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|writeEnAndSel[6] .extended_lut = "off";
defparam \myRegFile|writeEnAndSel[6] .lut_mask = 64'h0000000000002000;
defparam \myRegFile|writeEnAndSel[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[27].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[27].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[27].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N2
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[26].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[26].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[26].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[6].myReg|reg_bits_gen[26].reg_bit|out~q  & ( adrx[0] & ( (!adrx[2] & ((!adrx[1]) # (\myRegFile|regs_gen[6].myReg|reg_bits_gen[27].reg_bit|out~q ))) ) ) ) # ( 
// !\myRegFile|regs_gen[6].myReg|reg_bits_gen[26].reg_bit|out~q  & ( adrx[0] & ( (!adrx[2] & ((!adrx[1]) # (\myRegFile|regs_gen[6].myReg|reg_bits_gen[27].reg_bit|out~q ))) ) ) ) # ( \myRegFile|regs_gen[6].myReg|reg_bits_gen[26].reg_bit|out~q  & ( !adrx[0] & 
// ( !adrx[2] ) ) ) # ( !\myRegFile|regs_gen[6].myReg|reg_bits_gen[26].reg_bit|out~q  & ( !adrx[0] & ( (!adrx[2] & !adrx[1]) ) ) )

	.dataa(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.datab(!adrx[2]),
	.datac(!adrx[1]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.dataf(!adrx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~0 .lut_mask = 64'hC0C0CCCCC4C4C4C4;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N8
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[28].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[28].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[28].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[29].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[29].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[29].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N6
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  = ( !\myRegFile|regs_gen[6].myReg|reg_bits_gen[28].reg_bit|out~q  & ( \myRegFile|regs_gen[6].myReg|reg_bits_gen[29].reg_bit|out~q  & ( (!adrx[0] & !adrx[1]) ) ) ) # ( 
// \myRegFile|regs_gen[6].myReg|reg_bits_gen[28].reg_bit|out~q  & ( !\myRegFile|regs_gen[6].myReg|reg_bits_gen[29].reg_bit|out~q  & ( (adrx[0] & !adrx[1]) ) ) ) # ( !\myRegFile|regs_gen[6].myReg|reg_bits_gen[28].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[6].myReg|reg_bits_gen[29].reg_bit|out~q  & ( !adrx[1] ) ) )

	.dataa(gnd),
	.datab(!adrx[0]),
	.datac(!adrx[1]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hF0F03030C0C00000;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N25
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[31].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[31].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[31].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N20
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[30].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[30].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[30].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N18
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  = ( adrx[2] & ( (!adrx[1]) # ((!adrx[0] & ((\myRegFile|regs_gen[6].myReg|reg_bits_gen[30].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[6].myReg|reg_bits_gen[31].reg_bit|out~q 
// ))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~1 .lut_mask = 64'h00000000ABEFABEF;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N24
cyclonev_lcell_comb \myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out~feeder_combout  = writeData[24]

	.dataa(!writeData[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out~feeder .lut_mask = 64'h5555555555555555;
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N23
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[25].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[25].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[25].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N21
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & (!\myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out~q )) # (adrx[0] & ((!\myRegFile|regs_gen[6].myReg|reg_bits_gen[25].reg_bit|out~q )))))

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hA280A280A280A280;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  = ( \myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  & ( adrx[3] & ( (!\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ) # 
// (\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ) ) ) ) # ( !\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  & ( adrx[3] & ( 
// (!\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  & ((!\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) )

	.dataa(!\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.datac(!\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[6].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.dataf(!adrx[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~1 .lut_mask = 64'h00000000A2A2F3F3;
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N32
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[0].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[0].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[0].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N35
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[1].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[1].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[1].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N33
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  = ( adrx[0] & ( (!adrx[1] & !\myRegFile|regs_gen[6].myReg|reg_bits_gen[1].reg_bit|out~q ) ) ) # ( !adrx[0] & ( (!adrx[1] & 
// !\myRegFile|regs_gen[6].myReg|reg_bits_gen[0].reg_bit|out~q ) ) )

	.dataa(!adrx[1]),
	.datab(gnd),
	.datac(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hA0A0A0A0AA00AA00;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N11
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[5].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[5].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[5].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N8
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[4].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[4].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[4].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N6
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[6].myReg|reg_bits_gen[4].reg_bit|out~q  & ( adrx[0] & ( (!\myRegFile|regs_gen[6].myReg|reg_bits_gen[5].reg_bit|out~q  & !adrx[1]) ) ) ) # ( 
// !\myRegFile|regs_gen[6].myReg|reg_bits_gen[4].reg_bit|out~q  & ( adrx[0] & ( (!\myRegFile|regs_gen[6].myReg|reg_bits_gen[5].reg_bit|out~q  & !adrx[1]) ) ) ) # ( !\myRegFile|regs_gen[6].myReg|reg_bits_gen[4].reg_bit|out~q  & ( !adrx[0] & ( !adrx[1] ) ) )

	.dataa(gnd),
	.datab(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.datac(!adrx[1]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.dataf(!adrx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hF0F00000C0C0C0C0;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N30
cyclonev_lcell_comb \myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out~feeder_combout  = writeData[3]

	.dataa(gnd),
	.datab(!writeData[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out~feeder .lut_mask = 64'h3333333333333333;
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N31
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N38
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[2].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[2].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[2].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N36
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  = ( adrx[0] & ( (!adrx[2] & ((!adrx[1]) # (\myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out~q ))) ) ) # ( !adrx[0] & ( (!adrx[2] & ((!adrx[1]) # 
// (\myRegFile|regs_gen[6].myReg|reg_bits_gen[2].reg_bit|out~q ))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[2]),
	.datac(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~0 .lut_mask = 64'h88CC88CC8C8C8C8C;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N41
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[6].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[6].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[6].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N2
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[7].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[7].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[7].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N39
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[6].myReg|reg_bits_gen[7].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((\myRegFile|regs_gen[6].myReg|reg_bits_gen[6].reg_bit|out~q ) # (adrx[0])))) ) ) # ( 
// !\myRegFile|regs_gen[6].myReg|reg_bits_gen[7].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0] & \myRegFile|regs_gen[6].myReg|reg_bits_gen[6].reg_bit|out~q )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[2]),
	.datac(!adrx[0]),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~1 .lut_mask = 64'h2232223223332333;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N24
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~0_combout  = ( \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  & ( (!adrx[3] & 
// (\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout )) ) ) ) # ( !\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  & ( 
// \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  & ( (!adrx[3] & \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ) ) ) ) # ( \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  & ( 
// !\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  & ( (!adrx[3] & \myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ) ) ) ) # ( !\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  & 
// ( !\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  & ( !adrx[3] ) ) )

	.dataa(gnd),
	.datab(!adrx[3]),
	.datac(!\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.datae(!\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.dataf(!\myRegFile|regs_gen[6].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~0 .lut_mask = 64'hCCCC0C0C00CC000C;
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N13
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[18].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[18].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[18].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N20
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[19].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[19].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[19].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N18
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  = ( !adrx[2] & ( (!adrx[1]) # ((!adrx[0] & (\myRegFile|regs_gen[6].myReg|reg_bits_gen[18].reg_bit|out~q )) # (adrx[0] & ((\myRegFile|regs_gen[6].myReg|reg_bits_gen[19].reg_bit|out~q 
// )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~0 .lut_mask = 64'hAEBFAEBF00000000;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N0
cyclonev_lcell_comb \myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out~feeder_combout  = writeData[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!writeData[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N47
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[20].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[20].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[20].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N45
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[6].myReg|reg_bits_gen[20].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out~q ))))

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hA820A820A820A820;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N45
cyclonev_lcell_comb \myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out~feeder_combout  = ( writeData[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N47
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N44
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[16].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[16].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[16].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N42
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[6].myReg|reg_bits_gen[16].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out~q ))))

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hA820A820A820A820;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N23
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[22].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[22].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[22].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[23].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[23].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[23].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N21
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[6].myReg|reg_bits_gen[23].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((\myRegFile|regs_gen[6].myReg|reg_bits_gen[22].reg_bit|out~q ) # (adrx[0])))) ) ) # ( 
// !\myRegFile|regs_gen[6].myReg|reg_bits_gen[23].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0] & \myRegFile|regs_gen[6].myReg|reg_bits_gen[22].reg_bit|out~q )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~1 .lut_mask = 64'h0A0E0A0E0B0F0B0F;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N3
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  = ( !adrx[3] & ( (!\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  & (((!\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~1_combout )) # 
// (\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ))) # (\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  & (\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  & 
// ((!\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.datac(!\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[6].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.datae(gnd),
	.dataf(!adrx[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~0 .lut_mask = 64'hAF23AF2300000000;
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N50
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[12].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[12].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[12].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N16
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[13].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[13].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[13].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N48
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[6].myReg|reg_bits_gen[13].reg_bit|out~q  & ( (!adrx[1] & (!adrx[0] & !\myRegFile|regs_gen[6].myReg|reg_bits_gen[12].reg_bit|out~q )) ) ) # ( 
// !\myRegFile|regs_gen[6].myReg|reg_bits_gen[13].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[6].myReg|reg_bits_gen[12].reg_bit|out~q ) # (adrx[0]))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(gnd),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hAA22AA2288008800;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N28
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[9].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[9].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[9].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N53
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[8].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[8].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[8].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N51
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[6].myReg|reg_bits_gen[8].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[6].myReg|reg_bits_gen[9].reg_bit|out~q ))))

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hA820A820A820A820;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N23
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[11].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[11].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[11].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~feeder_combout  = writeData[10]

	.dataa(!writeData[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~feeder .lut_mask = 64'h5555555555555555;
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N21
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((!adrx[0]) # (\myRegFile|regs_gen[6].myReg|reg_bits_gen[11].reg_bit|out~q )))) ) ) # ( 
// !\myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((adrx[0] & \myRegFile|regs_gen[6].myReg|reg_bits_gen[11].reg_bit|out~q )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[2]),
	.datac(!adrx[0]),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~0 .lut_mask = 64'h888C888CC8CCC8CC;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N46
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[15].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[15].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[15].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N20
dffeas \myRegFile|regs_gen[6].myReg|reg_bits_gen[14].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[6].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[14].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[6].myReg|reg_bits_gen[14].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N18
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  = ( adrx[0] & ( (adrx[2] & ((!adrx[1]) # (\myRegFile|regs_gen[6].myReg|reg_bits_gen[15].reg_bit|out~q ))) ) ) # ( !adrx[0] & ( (adrx[2] & ((!adrx[1]) # 
// (\myRegFile|regs_gen[6].myReg|reg_bits_gen[14].reg_bit|out~q ))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[2]),
	.datac(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[6].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~1 .lut_mask = 64'h2233223323232323;
defparam \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N42
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  = ( \myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( (\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout  & (adrx[3] & 
// ((!\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout )))) ) ) # ( !\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  & ( 
// (adrx[3] & ((!\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ))) ) )

	.dataa(!\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.datab(!adrx[3]),
	.datac(!\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[6].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~1 .lut_mask = 64'h3303330311011101;
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout  = ( !\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  & ( \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & ( 
// (!\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  & adrx[4]) ) ) ) # ( \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  & ( !\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & ( 
// (!adrx[4] & !\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ) ) ) ) # ( !\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  & ( !\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & ( 
// (!adrx[4] & ((!\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ))) # (adrx[4] & (!\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~1_combout )) ) ) )

	.dataa(!\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.datab(!adrx[4]),
	.datac(!\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.dataf(!\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_connect|comb~0 .lut_mask = 64'hE2E2C0C022220000;
defparam \myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N19
dffeas \ledDriver[6] (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[6].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\ledDriver[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledDriver[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ledDriver[6] .is_wysiwyg = "true";
defparam \ledDriver[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N18
cyclonev_lcell_comb \myRegFile|writeEnAndSel[7] (
// Equation(s):
// \myRegFile|writeEnAndSel [7] = ( adrx[1] & ( adrx[0] & ( (!adrx[4] & (adrx[2] & (\writeEn~q  & !adrx[3]))) ) ) )

	.dataa(!adrx[4]),
	.datab(!adrx[2]),
	.datac(!\writeEn~q ),
	.datad(!adrx[3]),
	.datae(!adrx[1]),
	.dataf(!adrx[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|writeEnAndSel [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|writeEnAndSel[7] .extended_lut = "off";
defparam \myRegFile|writeEnAndSel[7] .lut_mask = 64'h0000000000000200;
defparam \myRegFile|writeEnAndSel[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N8
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[1].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[1].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[1].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N22
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[0].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[0].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[0].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N6
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[7].myReg|reg_bits_gen[0].reg_bit|out~q  & ( (!adrx[1] & (adrx[0] & !\myRegFile|regs_gen[7].myReg|reg_bits_gen[1].reg_bit|out~q )) ) ) # ( 
// !\myRegFile|regs_gen[7].myReg|reg_bits_gen[0].reg_bit|out~q  & ( (!adrx[1] & ((!adrx[0]) # (!\myRegFile|regs_gen[7].myReg|reg_bits_gen[1].reg_bit|out~q ))) ) )

	.dataa(gnd),
	.datab(!adrx[1]),
	.datac(!adrx[0]),
	.datad(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[1].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[0].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hCCC0CCC00C000C00;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N41
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[6].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[6].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[6].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N35
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[7].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[7].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[7].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N39
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[7].myReg|reg_bits_gen[7].reg_bit|out~q  & ( (adrx[2] & (((!adrx[1]) # (\myRegFile|regs_gen[7].myReg|reg_bits_gen[6].reg_bit|out~q )) # (adrx[0]))) ) ) # ( 
// !\myRegFile|regs_gen[7].myReg|reg_bits_gen[7].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0] & \myRegFile|regs_gen[7].myReg|reg_bits_gen[6].reg_bit|out~q )))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[2]),
	.datac(!adrx[1]),
	.datad(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[6].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[7].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~1 .lut_mask = 64'h3032303231333133;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N38
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[2].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[2].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[2].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N50
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[3].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[3].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[3].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N36
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[7].myReg|reg_bits_gen[3].reg_bit|out~q  & ( (!adrx[2] & (((!adrx[1]) # (\myRegFile|regs_gen[7].myReg|reg_bits_gen[2].reg_bit|out~q )) # (adrx[0]))) ) ) # ( 
// !\myRegFile|regs_gen[7].myReg|reg_bits_gen[3].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((!adrx[0] & \myRegFile|regs_gen[7].myReg|reg_bits_gen[2].reg_bit|out~q )))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[2]),
	.datac(!adrx[1]),
	.datad(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[2].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[3].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~0 .lut_mask = 64'hC0C8C0C8C4CCC4CC;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N22
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[4].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[4].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[4].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N46
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[5].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[5].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[5].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout  = ( !adrx[0] & ( \myRegFile|regs_gen[7].myReg|reg_bits_gen[5].reg_bit|out~q  & ( (!\myRegFile|regs_gen[7].myReg|reg_bits_gen[4].reg_bit|out~q  & !adrx[1]) ) ) ) # ( adrx[0] & 
// ( !\myRegFile|regs_gen[7].myReg|reg_bits_gen[5].reg_bit|out~q  & ( !adrx[1] ) ) ) # ( !adrx[0] & ( !\myRegFile|regs_gen[7].myReg|reg_bits_gen[5].reg_bit|out~q  & ( (!\myRegFile|regs_gen[7].myReg|reg_bits_gen[4].reg_bit|out~q  & !adrx[1]) ) ) )

	.dataa(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[4].reg_bit|out~q ),
	.datab(gnd),
	.datac(!adrx[1]),
	.datad(gnd),
	.datae(!adrx[0]),
	.dataf(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[5].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hA0A0F0F0A0A00000;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N30
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~0_combout  = ( !adrx[3] & ( (!\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & (!\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~0_combout  & 
// ((!\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout )))) # (\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout  & 
// ((!\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ) # ((\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_0|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~1_combout ),
	.datac(!\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux2_connect|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[7].read0Mux|myMux8_0|myMux4_1|myMux2_connect|comb~0_combout ),
	.datae(!adrx[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~0 .lut_mask = 64'hC4F50000C4F50000;
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N42
cyclonev_lcell_comb \myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out~feeder_combout  = ( writeData[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N44
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N29
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[20].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[20].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[20].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N27
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[7].myReg|reg_bits_gen[20].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out~q ))))

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[21].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[20].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hC840C840C840C840;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N57
cyclonev_lcell_comb \myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out~feeder_combout  = ( writeData[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N58
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N14
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[19].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[19].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[19].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N12
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  = ( !adrx[2] & ( (!adrx[1]) # ((!adrx[0] & (\myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out~q )) # (adrx[0] & ((\myRegFile|regs_gen[7].myReg|reg_bits_gen[19].reg_bit|out~q 
// )))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[18].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[19].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~0 .lut_mask = 64'hCEDFCEDF00000000;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N48
cyclonev_lcell_comb \myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out~feeder_combout  = writeData[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(!writeData[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N49
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[22].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[22].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[22].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N15
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~1_combout  = ( adrx[2] & ( (!adrx[1]) # ((!adrx[0] & ((\myRegFile|regs_gen[7].myReg|reg_bits_gen[22].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out~q 
// ))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[23].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[22].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~1 .lut_mask = 64'h00000000CDEFCDEF;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N56
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[17].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[17].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[17].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N26
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[16].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[16].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[16].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N24
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  = (!adrx[1] & ((!adrx[0] & ((!\myRegFile|regs_gen[7].myReg|reg_bits_gen[16].reg_bit|out~q ))) # (adrx[0] & (!\myRegFile|regs_gen[7].myReg|reg_bits_gen[17].reg_bit|out~q ))))

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[17].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[16].reg_bit|out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hC840C840C840C840;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N21
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  = ( \myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & ((!\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ) # 
// (\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ))) ) ) # ( !\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout  & ( (!adrx[3] & 
// (!\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~0_combout  & ((!\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_1|myMux2_connect|comb~0_combout ),
	.datab(!adrx[3]),
	.datac(!\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux2_connect|comb~1_combout ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[7].read0Mux|myMux8_2|myMux4_0|myMux2_connect|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~0 .lut_mask = 64'hC040C040CC44CC44;
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N32
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[24].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[24].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[24].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N40
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[25].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[25].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[25].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N33
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[7].myReg|reg_bits_gen[25].reg_bit|out~q  & ( (!adrx[1] & (!\myRegFile|regs_gen[7].myReg|reg_bits_gen[24].reg_bit|out~q  & !adrx[0])) ) ) # ( 
// !\myRegFile|regs_gen[7].myReg|reg_bits_gen[25].reg_bit|out~q  & ( (!adrx[1] & ((!\myRegFile|regs_gen[7].myReg|reg_bits_gen[24].reg_bit|out~q ) # (adrx[0]))) ) )

	.dataa(!adrx[1]),
	.datab(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[24].reg_bit|out~q ),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[25].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'h8A8A8A8A80808080;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N50
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[26].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[26].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[26].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~feeder_combout  = writeData[27]

	.dataa(gnd),
	.datab(!writeData[27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~feeder .lut_mask = 64'h3333333333333333;
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N44
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((\myRegFile|regs_gen[7].myReg|reg_bits_gen[26].reg_bit|out~q ) # (adrx[0])))) ) ) # ( 
// !\myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~q  & ( (!adrx[2] & ((!adrx[1]) # ((!adrx[0] & \myRegFile|regs_gen[7].myReg|reg_bits_gen[26].reg_bit|out~q )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[26].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[27].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~0 .lut_mask = 64'hA0E0A0E0B0F0B0F0;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N38
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[28].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[28].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[28].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N41
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[29].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[29].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[29].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  = ( !\myRegFile|regs_gen[7].myReg|reg_bits_gen[28].reg_bit|out~q  & ( \myRegFile|regs_gen[7].myReg|reg_bits_gen[29].reg_bit|out~q  & ( (!adrx[0] & !adrx[1]) ) ) ) # ( 
// \myRegFile|regs_gen[7].myReg|reg_bits_gen[28].reg_bit|out~q  & ( !\myRegFile|regs_gen[7].myReg|reg_bits_gen[29].reg_bit|out~q  & ( (adrx[0] & !adrx[1]) ) ) ) # ( !\myRegFile|regs_gen[7].myReg|reg_bits_gen[28].reg_bit|out~q  & ( 
// !\myRegFile|regs_gen[7].myReg|reg_bits_gen[29].reg_bit|out~q  & ( !adrx[1] ) ) )

	.dataa(gnd),
	.datab(!adrx[0]),
	.datac(!adrx[1]),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[28].reg_bit|out~q ),
	.dataf(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[29].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hF0F03030C0C00000;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N37
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[31].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[31].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[31].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N49
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[30].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[30].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[30].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  = ( \myRegFile|regs_gen[7].myReg|reg_bits_gen[30].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((!adrx[0]) # (\myRegFile|regs_gen[7].myReg|reg_bits_gen[31].reg_bit|out~q )))) ) ) # ( 
// !\myRegFile|regs_gen[7].myReg|reg_bits_gen[30].reg_bit|out~q  & ( (adrx[2] & ((!adrx[1]) # ((adrx[0] & \myRegFile|regs_gen[7].myReg|reg_bits_gen[31].reg_bit|out~q )))) ) )

	.dataa(!adrx[1]),
	.datab(!adrx[0]),
	.datac(!adrx[2]),
	.datad(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[31].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[30].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~1 .lut_mask = 64'h0A0B0A0B0E0F0E0F;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~1_combout  = ( \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  & ( \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  & ( (adrx[3] & 
// ((!\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ))) ) ) ) # ( \myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  & 
// ( !\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  & ( (adrx[3] & ((!\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ) # (\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ))) ) 
// ) ) # ( !\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout  & ( !\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~1_combout  & ( (adrx[3] & ((!\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~0_combout 
// ) # (\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ))) ) ) )

	.dataa(!\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_0|myMux2_connect|comb~0_combout ),
	.datab(!adrx[3]),
	.datac(!\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~0_combout ),
	.datad(gnd),
	.datae(!\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux4_1|myMux2_connect|comb~0_combout ),
	.dataf(!\myRegFile|regs_gen[7].read0Mux|myMux8_3|myMux2_connect|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~1 .lut_mask = 64'h3131313100003131;
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N47
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[13].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[13].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[13].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[12].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[12].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[12].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N33
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout  = ( adrx[0] & ( \myRegFile|regs_gen[7].myReg|reg_bits_gen[12].reg_bit|out~q  & ( (!adrx[1] & !\myRegFile|regs_gen[7].myReg|reg_bits_gen[13].reg_bit|out~q ) ) ) ) # ( adrx[0] 
// & ( !\myRegFile|regs_gen[7].myReg|reg_bits_gen[12].reg_bit|out~q  & ( (!adrx[1] & !\myRegFile|regs_gen[7].myReg|reg_bits_gen[13].reg_bit|out~q ) ) ) ) # ( !adrx[0] & ( !\myRegFile|regs_gen[7].myReg|reg_bits_gen[12].reg_bit|out~q  & ( !adrx[1] ) ) )

	.dataa(gnd),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[13].reg_bit|out~q ),
	.datad(gnd),
	.datae(!adrx[0]),
	.dataf(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[12].reg_bit|out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .lut_mask = 64'hCCCCC0C00000C0C0;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~feeder (
// Equation(s):
// \myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~feeder_combout  = ( writeData[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!writeData[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~feeder .extended_lut = "off";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N55
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N8
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[8].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[8].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[8].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N6
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[7].myReg|reg_bits_gen[8].reg_bit|out~q  & ( (adrx[0] & (!adrx[1] & !\myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~q )) ) ) # ( 
// !\myRegFile|regs_gen[7].myReg|reg_bits_gen[8].reg_bit|out~q  & ( (!adrx[1] & ((!adrx[0]) # (!\myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~q ))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(gnd),
	.datad(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[9].reg_bit|out~q ),
	.datae(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[8].reg_bit|out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .lut_mask = 64'hCC884400CC884400;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N44
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[15].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[15].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[15].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N53
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[14].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[14].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[14].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N51
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~1_combout  = ( adrx[2] & ( (!adrx[1]) # ((!adrx[0] & ((\myRegFile|regs_gen[7].myReg|reg_bits_gen[14].reg_bit|out~q ))) # (adrx[0] & (\myRegFile|regs_gen[7].myReg|reg_bits_gen[15].reg_bit|out~q 
// ))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[15].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[14].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~1 .lut_mask = 64'h00000000CDEFCDEF;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N58
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[10].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[10].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[10].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N50
dffeas \myRegFile|regs_gen[7].myReg|reg_bits_gen[11].reg_bit|out (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(writeData[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myRegFile|writeEnAndSel [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myRegFile|regs_gen[7].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[11].reg_bit|out .is_wysiwyg = "true";
defparam \myRegFile|regs_gen[7].myReg|reg_bits_gen[11].reg_bit|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N48
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  = ( !adrx[2] & ( (!adrx[1]) # ((!adrx[0] & (\myRegFile|regs_gen[7].myReg|reg_bits_gen[10].reg_bit|out~q )) # (adrx[0] & ((\myRegFile|regs_gen[7].myReg|reg_bits_gen[11].reg_bit|out~q 
// )))) ) )

	.dataa(!adrx[0]),
	.datab(!adrx[1]),
	.datac(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[10].reg_bit|out~q ),
	.datad(!\myRegFile|regs_gen[7].myReg|reg_bits_gen[11].reg_bit|out~q ),
	.datae(gnd),
	.dataf(!adrx[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~0 .lut_mask = 64'hCEDFCEDF00000000;
defparam \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N39
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~1 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  = ( \myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & ( (\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout  & (adrx[3] & 
// ((!\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout )))) ) ) # ( !\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~0_combout  & ( 
// (adrx[3] & ((!\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ) # (\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ))) ) )

	.dataa(!\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_1|myMux2_connect|comb~0_combout ),
	.datab(!\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux4_0|myMux2_connect|comb~0_combout ),
	.datac(!adrx[3]),
	.datad(!\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~1_combout ),
	.datae(!\myRegFile|regs_gen[7].read0Mux|myMux8_1|myMux2_connect|comb~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~1 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~1 .lut_mask = 64'h0F0503010F050301;
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N12
cyclonev_lcell_comb \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_connect|comb~0 (
// Equation(s):
// \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout  = ( \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & ( (adrx[4] & (!\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  & 
// !\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~1_combout )) ) ) # ( !\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~1_combout  & ( (!adrx[4] & (!\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~0_combout )) # 
// (adrx[4] & (((!\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~0_combout  & !\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~1_combout )))) ) )

	.dataa(!\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~0_combout ),
	.datab(!adrx[4]),
	.datac(!\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~0_combout ),
	.datad(!\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_1|comb~1_combout ),
	.datae(gnd),
	.dataf(!\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_0|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_connect|comb~0 .extended_lut = "off";
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_connect|comb~0 .lut_mask = 64'hB888B88830003000;
defparam \myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_connect|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N13
dffeas \ledDriver[7] (
	.clk(\cdiv|clk_out~combout ),
	.d(\myRegFile|regs_gen[7].read0Mux|myMux4_connect|myMux2_connect|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(\ledDriver[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledDriver[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ledDriver[7] .is_wysiwyg = "true";
defparam \ledDriver[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\state~3_q  & ((!\state~2_q ) # ((ledDriver[8] & !\state~4_q ))))

	.dataa(!\state~2_q ),
	.datab(!ledDriver[8]),
	.datac(!\state~4_q ),
	.datad(!\state~3_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'hBA00BA00BA00BA00;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N11
dffeas \ledDriver[8] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledDriver[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ledDriver[8] .is_wysiwyg = "true";
defparam \ledDriver[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N33
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( ledDriver[9] & ( (\state.idle~0_combout ) # (\state.writeUpper~0_combout ) ) ) # ( !ledDriver[9] & ( \state.writeUpper~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.writeUpper~0_combout ),
	.datad(!\state.idle~0_combout ),
	.datae(gnd),
	.dataf(!ledDriver[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N41
dffeas \ledDriver[9] (
	.clk(\cdiv|clk_out~combout ),
	.d(gnd),
	.asdata(\Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledDriver[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ledDriver[9] .is_wysiwyg = "true";
defparam \ledDriver[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N56
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N35
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 64'h00550055FFAAFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N14
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 64'h5050505050505050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N41
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 64'h000000000000FFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N8
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 64'h05050F0F05050F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N50
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h0000777700007777;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 64'h0000F0F00000F0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N41
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 64'h000F000F000F000F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N35
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N35
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N59
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 64'h0033003333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N56
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N39
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 64'hAFFFFFFFAFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N2
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 64'h1313333313133333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 64'hCFCFCCCCCCCCCCCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N38
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N26
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N43
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N46
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N14
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N10
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N37
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N40
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N4
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 64'h0400000000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N50
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N30
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N39
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 64'h0100000000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N56
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N6
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1 .lut_mask = 64'h0033003355775577;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N56
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 .lut_mask = 64'hC3C3C3C3FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N53
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N42
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 .lut_mask = 64'hA05FA05FFFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N59
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N27
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 .lut_mask = 64'h807F807FFFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N38
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 .lut_mask = 64'hB33333337FFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N16
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N51
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .lut_mask = 64'hEC48EC4844004400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .lut_mask = 64'h0C140C14C000C000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 64'h0007000700070007;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N43
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N51
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N26
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 64'h0001000100050005;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N35
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N39
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N6
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 .lut_mask = 64'h0044105401451155;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N41
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .lut_mask = 64'h2222227222222222;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3 .lut_mask = 64'h0000000001310131;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4 .lut_mask = 64'h000000000C000C00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N20
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N50
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N53
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N8
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N33
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N38
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N0
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N47
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N3
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N56
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N2
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N35
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N14
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N47
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N27
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5 .lut_mask = 64'h0F080F080F4C0F4C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N57
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N58
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N20
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 64'h3333333323A30333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N51
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 .lut_mask = 64'h000000000A0A0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 64'h00AA00AA04AE04AE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N51
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N53
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N26
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N50
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N14
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N21
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 64'h0000000002020000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N22
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N0
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 64'h000F000F00FF00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N57
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 64'h4684468400080008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N3
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N4
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N4
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N6
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N33
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 64'h0F0F0F0F22772277;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N34
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N57
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N58
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N10
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .lut_mask = 64'h204C204CA280A280;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 .lut_mask = 64'h555555550303F3F3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N20
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 64'h0303F3F30303F3F3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N3
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 64'h0005F0F50000FFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 .lut_mask = 64'h4448444844484448;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0055005530753075;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N53
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 .lut_mask = 64'h00040004CCC8CCC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N43
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 .lut_mask = 64'h0222222222222228;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N59
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 .lut_mask = 64'hC400CC00CC00CC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N35
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 .lut_mask = 64'h6666666600000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0000000001010101;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 64'h7070707055555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 64'h808000008080F0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2 .lut_mask = 64'h0357035733773377;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .lut_mask = 64'h0C550C550C550000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N37
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 .lut_mask = 64'hF555555500000055;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .lut_mask = 64'h020202028A8A8A8A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N28
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1 .lut_mask = 64'h0C3F0C3F00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N3
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 64'h7777777777777777;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 64'h0077007703730373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 64'h5454545457575757;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N42
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 64'h4700470044004400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N50
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 64'h0000000004040404;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 64'h0000005500000055;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y5_N23
dffeas \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\KEY[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datac(!\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 64'hBDBD0505BDBD3030;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .lut_mask = 64'h000000000B000B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = 64'h0014140000282800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 .lut_mask = 64'hF0A03020FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 64'h0000000055555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE_q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .lut_mask = 64'h0012120000484800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .lut_mask = 64'h0000000030FF75FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = 64'h1414141428282828;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 64'hF0F00000F0F0F0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1 .lut_mask = 64'h0005000033370000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 .lut_mask = 64'h0000000030FF75FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 .lut_mask = 64'h000000003F0F7F5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 .lut_mask = 64'h0000000030FF75FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 .lut_mask = 64'h003F007F000F005F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 64'h000000003F0F7F5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 .lut_mask = 64'h000000003F0F7F5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~DUPLICATE_q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 64'hF030F030A020A020;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 64'h0101FF010101FF01;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~DUPLICATE_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 64'h0303030303030302;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = 64'h0000000005050505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N2
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 64'h0000000100000001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 64'h00000B03BB33BB33;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 64'h0F0F0F0F0F1F0F1F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 64'h0100FF00FEFF00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 64'h0101010105050505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 64'h1100110055005500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N45
cyclonev_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .extended_lut = "off";
defparam \auto_signaltap_0|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_signaltap_0|~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 64'h040C040C040C040C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .lut_mask = 64'hFDFFFDFFFDFFFDFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual .lut_mask = 64'hFFFF5555FFFF5555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .lut_mask = 64'h0000000000500050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = 64'h0003000300000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 64'h00000000000000CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 64'h0F0F0F0FFFEFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load .lut_mask = 64'hFFFFFFFFFFF7FFF7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 64'h0000000003000300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .lut_mask = 64'h0000030300000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .lut_mask = 64'h0000000000000001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0 .lut_mask = 64'hFFC8FFFFFFEAFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .lut_mask = 64'h00300F3F50505F5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 64'h00000000FFFFF8FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 64'h0103000011330000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 64'h00000000FFFFFF8F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 64'h00000000FFFFF8FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 64'h00000000FFFFFF8F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 64'h00000000FFFFF8FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 64'h00000000FFFFFF8F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 64'h00000000FFFFF8FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 64'h00000000FFFFFF8F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 64'h00000000FFFFF8FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 64'h00000000FFFFFF8F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 64'h00000000FFFFF8FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 64'h00000000FFFFFF8F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 64'h0100010011001100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 64'h3333333333332033;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 64'h0000000033333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 64'hCC00CC00CC00C800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 64'h1511151155555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 64'h4747474747474747;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 64'h4444747744447477;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~DUPLICATE (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 64'h4444444444447777;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N2
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .lut_mask = 64'hFFFF000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .lut_mask = 64'h0000000055550F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .lut_mask = 64'hAA000000AA000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N34
dffeas \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\KEY[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 64'hFFFFF3F3FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .lut_mask = 64'h0000003300000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .lut_mask = 64'h0000000400000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual .lut_mask = 64'h55FF55FF55FF55FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 64'h0004000400000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 64'hFFFFFFFFDFFFDFDF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N24
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout  = adrx[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!adrx[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N26
dffeas \auto_signaltap_0|acq_data_in_reg[1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb QIC_SIGNALTAP_GND(
// Equation(s):
// \QIC_SIGNALTAP_GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\QIC_SIGNALTAP_GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam QIC_SIGNALTAP_GND.extended_lut = "off";
defparam QIC_SIGNALTAP_GND.lut_mask = 64'h0000000000000000;
defparam QIC_SIGNALTAP_GND.shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \auto_signaltap_0|acq_data_in_reg[2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N2
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout  = ( adrx[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!adrx[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N37
dffeas \auto_signaltap_0|acq_data_in_reg[3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|acq_data_in_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N20
dffeas \auto_signaltap_0|acq_data_in_reg[4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(adrx[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N44
dffeas \auto_signaltap_0|acq_data_in_reg[5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(adrx[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N51
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[6]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout  = ( adrx[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!adrx[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N53
dffeas \auto_signaltap_0|acq_data_in_reg[6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N56
dffeas \auto_signaltap_0|acq_data_in_reg[7] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N41
dffeas \auto_signaltap_0|acq_data_in_reg[8] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[9]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \auto_signaltap_0|acq_data_in_reg[9] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[10]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N32
dffeas \auto_signaltap_0|acq_data_in_reg[10] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N27
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[11]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \auto_signaltap_0|acq_data_in_reg[11] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \auto_signaltap_0|acq_data_in_reg[12] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N8
dffeas \auto_signaltap_0|acq_data_in_reg[13] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N41
dffeas \auto_signaltap_0|acq_data_in_reg[14] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[15]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[15]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[15]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N17
dffeas \auto_signaltap_0|acq_data_in_reg[15] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[16]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[16]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N8
dffeas \auto_signaltap_0|acq_data_in_reg[16] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[17]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[17]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N53
dffeas \auto_signaltap_0|acq_data_in_reg[17] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N2
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N1
dffeas \auto_signaltap_0|acq_data_in_reg[18] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[19]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[19]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N14
dffeas \auto_signaltap_0|acq_data_in_reg[19] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[20]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[20]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N22
dffeas \auto_signaltap_0|acq_data_in_reg[20] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \auto_signaltap_0|acq_data_in_reg[21] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N52
dffeas \auto_signaltap_0|acq_data_in_reg[22] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \auto_signaltap_0|acq_data_in_reg[23] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N5
dffeas \auto_signaltap_0|acq_data_in_reg[24] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N56
dffeas \auto_signaltap_0|acq_data_in_reg[25] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N17
dffeas \auto_signaltap_0|acq_data_in_reg[26] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[27]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[27]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[27]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N5
dffeas \auto_signaltap_0|acq_data_in_reg[27] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[28]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[28]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[28]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N56
dffeas \auto_signaltap_0|acq_data_in_reg[28] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N27
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[29]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[29]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[29]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N29
dffeas \auto_signaltap_0|acq_data_in_reg[29] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N41
dffeas \auto_signaltap_0|acq_data_in_reg[30] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N44
dffeas \auto_signaltap_0|acq_data_in_reg[31] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N4
dffeas \auto_signaltap_0|acq_data_in_reg[32] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N20
dffeas \auto_signaltap_0|acq_data_in_reg[33] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[33] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N8
dffeas \auto_signaltap_0|acq_data_in_reg[34] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[34] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[35]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[35]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[35]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N11
dffeas \auto_signaltap_0|acq_data_in_reg[35] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[35] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N8
dffeas \auto_signaltap_0|acq_data_in_reg[36] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[36] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N52
dffeas \auto_signaltap_0|acq_data_in_reg[37] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[37] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[38]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[38]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[38]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[38]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N50
dffeas \auto_signaltap_0|acq_data_in_reg[38] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[38] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \auto_signaltap_0|acq_data_in_reg[39] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[39] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [21]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3584:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[40]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[40]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[40]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[40]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N14
dffeas \auto_signaltap_0|acq_data_in_reg[40] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[40] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[41]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[41]~feeder_combout  = ( \QIC_SIGNALTAP_GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\QIC_SIGNALTAP_GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[41]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[41]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N2
dffeas \auto_signaltap_0|acq_data_in_reg[41] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[41] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N20
dffeas \auto_signaltap_0|acq_data_in_reg[42] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\QIC_SIGNALTAP_GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[42] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|acq_data_in_reg [42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N21
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[43]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[43]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(!\QIC_SIGNALTAP_GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[43]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[43]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[43]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|acq_data_in_reg[43]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N22
dffeas \auto_signaltap_0|acq_data_in_reg[43] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|acq_data_in_reg[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[43] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [21]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~DUPLICATE_q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3584:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_data_width = 40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_first_bit_number = 40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_data_width = 40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_first_bit_number = 40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_logical_ram_width = 44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 64'h5557555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [43]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .lut_mask = 64'hFFFFFFFFFBFFFBFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [43]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [42]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [42]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [41]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [41]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [40]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [40]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [39]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [39]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [38]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [38]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [37]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [37]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [36]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [36]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [35]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [35]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [34]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [34]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [33]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [33]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [32]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [31]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [30]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [29]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [28]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [27]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [26]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [25]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [24]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .lut_mask = 64'hFAFAFFFFFAFAFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\cdiv|divided_clocks [21]),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 64'h0F0F00000F0E0000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 64'h0F0F0F3F0F4F0FCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\cdiv|divided_clocks [21]),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~1 .lut_mask = 64'hEEE4EEE4EEEEEEEE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .lut_mask = 64'h0E0E0E0EE0E0E0E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .lut_mask = 64'h070707001E1E1E00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .lut_mask = 64'hC4C4C400CCCCCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .lut_mask = 64'h554455445A485A48;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .lut_mask = 64'hA080A080FFCCFFCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 .lut_mask = 64'h5F4C5F4C55445544;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 (
	.dataa(!\auto_signaltap_0|~GND~combout ),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|~GND~combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datae(!\auto_signaltap_0|~GND~combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .lut_mask = 64'h330033FF550F550F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|~VCC (
// Equation(s):
// \auto_signaltap_0|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|~VCC~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|~VCC .extended_lut = "off";
defparam \auto_signaltap_0|~VCC .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \auto_signaltap_0|~VCC .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(!\auto_signaltap_0|~VCC~combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\auto_signaltap_0|~VCC~combout ),
	.datae(!\auto_signaltap_0|~GND~combout ),
	.dataf(!\auto_signaltap_0|~VCC~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|~GND~combout ),
	.datad(!\auto_signaltap_0|~VCC~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.dataf(!\auto_signaltap_0|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 64'h0A5F22220A5F7777;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(!\auto_signaltap_0|~VCC~combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(!\auto_signaltap_0|~VCC~combout ),
	.datad(!\auto_signaltap_0|~VCC~combout ),
	.datae(!\auto_signaltap_0|~GND~combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 64'h474747470033CCFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(!\auto_signaltap_0|~VCC~combout ),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(!\auto_signaltap_0|~VCC~combout ),
	.datae(!\auto_signaltap_0|~GND~combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 64'h03F303F350505F5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 64'h0213021346574657;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 .lut_mask = 64'h003300335F335F33;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|~GND~combout ),
	.datad(!\auto_signaltap_0|~VCC~combout ),
	.datae(!\auto_signaltap_0|~VCC~combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 (
	.dataa(!\auto_signaltap_0|~GND~combout ),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(!\auto_signaltap_0|~GND~combout ),
	.datae(!\auto_signaltap_0|~GND~combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .lut_mask = 64'h03F303F350505F5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 64'h0123012345674567;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .lut_mask = 64'h0426042615371537;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 (
	.dataa(!\auto_signaltap_0|~GND~combout ),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|~GND~combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datae(!\auto_signaltap_0|~GND~combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .lut_mask = 64'h330033FF550F550F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 64'h0213021346574657;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .lut_mask = 64'h0505050535353535;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .lut_mask = 64'h0033003303331133;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE_q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .lut_mask = 64'h333CCC3CCC3CCC3C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 .lut_mask = 64'h0000000030003000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1 .lut_mask = 64'hFFFFCFFFFFFF45FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .lut_mask = 64'h4C7FB380B3804C7F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .lut_mask = 64'h47CFB830B83047CF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .lut_mask = 64'h00000000FDFDFDFD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .lut_mask = 64'h0010001010101010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .lut_mask = 64'h00000000FDFDFDFD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .lut_mask = 64'h00000000FFF5FFF5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .lut_mask = 64'h0000000022222222;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .lut_mask = 64'h222A777F22AA77FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 64'h0303030347474747;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N20
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N22
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N44
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N46
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 64'h0000000050005000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datag(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .extended_lut = "on";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 64'h2A000A00FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
