// Seed: 876535711
module module_0 (
    output wor id_0,
    input wand id_1,
    output supply0 id_2,
    input uwire id_3,
    input tri0 id_4,
    output wand id_5,
    input supply0 id_6,
    input wire id_7,
    input supply1 id_8,
    input uwire id_9,
    input wand id_10
);
  assign id_5 = 1;
  wire id_12, id_13;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    output wand id_2,
    output tri0 id_3
);
  wand id_5, id_6;
  initial if (id_5) id_0 = 1;
  buf primCall (id_3, id_1);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_7;
  assign id_0 = -1;
endmodule
