<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html
    PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=9" />
    <meta name="generator" content="Doxygen 1.9.5" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>libudmaio: axi_dma::mm2s_dmacr_t Struct Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
    <script type="text/javascript">
        DoxygenAwesomeDarkModeToggle.init()
    </script>
</head>
<body>
    <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
                <tbody>
                    <tr style="height: 56px;">
                        <td id="projectalign" style="padding-left: 0.5em;">
                            <div id="projectname">libudmaio
                            </div>
                            <div id="projectbrief">Userspace DMA I/O library</div>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
        <!-- end header part --><!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structaxi__dma_1_1mm2s__dmacr__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structaxi__dma_1_1mm2s__dmacr__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">axi_dma::mm2s_dmacr_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_axi_dma_8hpp_source.html">AxiDma.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aacb21aafe5e18e9bf57cb85aa0f1a473"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html#aacb21aafe5e18e9bf57cb85aa0f1a473">rs</a>: 1</td></tr>
<tr class="separator:aacb21aafe5e18e9bf57cb85aa0f1a473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37dcbb07606319c01554751e46e5f086"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html#a37dcbb07606319c01554751e46e5f086">rsvd_1_1</a>: 1</td></tr>
<tr class="separator:a37dcbb07606319c01554751e46e5f086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b5fdb7e9e56031279682cb0cfb88d14"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html#a1b5fdb7e9e56031279682cb0cfb88d14">reset</a>: 1</td></tr>
<tr class="separator:a1b5fdb7e9e56031279682cb0cfb88d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fb8ec78e43db3206bfb7cb0613fecf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html#ab8fb8ec78e43db3206bfb7cb0613fecf">keyhole</a>: 1</td></tr>
<tr class="separator:ab8fb8ec78e43db3206bfb7cb0613fecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3cb90fbffceca1f562f890bf2814146"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html#ac3cb90fbffceca1f562f890bf2814146">cyclic_bd_enable</a>: 1</td></tr>
<tr class="separator:ac3cb90fbffceca1f562f890bf2814146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da80659109d24439506c312492c5be9"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html#a2da80659109d24439506c312492c5be9">rsvd_11_5</a>: 7</td></tr>
<tr class="separator:a2da80659109d24439506c312492c5be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ef9e065a02a0aabbb1c79f292f7f8c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html#a10ef9e065a02a0aabbb1c79f292f7f8c">ioc_irq_en</a>: 1</td></tr>
<tr class="memdesc:a10ef9e065a02a0aabbb1c79f292f7f8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set. 0 - IOC Interrupt disabled 1 - IOC Interrupt enabled.  <a href="structaxi__dma_1_1mm2s__dmacr__t.html#a10ef9e065a02a0aabbb1c79f292f7f8c">More...</a><br /></td></tr>
<tr class="separator:a10ef9e065a02a0aabbb1c79f292f7f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7bb27a9239ba13d19a17eed064215e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html#a8e7bb27a9239ba13d19a17eed064215e">dly_irq_en</a>: 1</td></tr>
<tr class="memdesc:a8e7bb27a9239ba13d19a17eed064215e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out. 0 - Delay Interrupt disabled 1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.  <a href="structaxi__dma_1_1mm2s__dmacr__t.html#a8e7bb27a9239ba13d19a17eed064215e">More...</a><br /></td></tr>
<tr class="separator:a8e7bb27a9239ba13d19a17eed064215e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae054fbdffffed1a742aef7d0e5199087"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html#ae054fbdffffed1a742aef7d0e5199087">err_irq_en</a>: 1</td></tr>
<tr class="separator:ae054fbdffffed1a742aef7d0e5199087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952297a57bc5285c476ac938165b076e"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html#a952297a57bc5285c476ac938165b076e">rsvd_15_15</a>: 1</td></tr>
<tr class="separator:a952297a57bc5285c476ac938165b076e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d68758c2ce23ef7fd043b2b261f3cc"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html#a57d68758c2ce23ef7fd043b2b261f3cc">irq_threshold</a></td></tr>
<tr class="memdesc:a57d68758c2ce23ef7fd043b2b261f3cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine. Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect. Note: This field is ignored when AXI DMA is configured for Direct Register Mode.  <a href="structaxi__dma_1_1mm2s__dmacr__t.html#a57d68758c2ce23ef7fd043b2b261f3cc">More...</a><br /></td></tr>
<tr class="separator:a57d68758c2ce23ef7fd043b2b261f3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac14081472ac3584103d9a41b981da86"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html#aac14081472ac3584103d9a41b981da86">irq_delay</a></td></tr>
<tr class="separator:aac14081472ac3584103d9a41b981da86"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >MM2S DMA Control Register </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ac3cb90fbffceca1f562f890bf2814146" name="ac3cb90fbffceca1f562f890bf2814146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3cb90fbffceca1f562f890bf2814146">&#9670;&#160;</a></span>cyclic_bd_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmacr_t::cyclic_bd_enable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors. This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior. This bit is non functional when DMA operates in multichannel mode. </p>

</div>
</div>
<a id="a8e7bb27a9239ba13d19a17eed064215e" name="a8e7bb27a9239ba13d19a17eed064215e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7bb27a9239ba13d19a17eed064215e">&#9670;&#160;</a></span>dly_irq_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmacr_t::dly_irq_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out. 0 - Delay Interrupt disabled 1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode. </p>

</div>
</div>
<a id="ae054fbdffffed1a742aef7d0e5199087" name="ae054fbdffffed1a742aef7d0e5199087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae054fbdffffed1a742aef7d0e5199087">&#9670;&#160;</a></span>err_irq_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmacr_t::err_irq_en</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt on Error Interrupt Enable. 0 - Error Interrupt disabled 1 - Error Interrupt enabled </p>

</div>
</div>
<a id="a10ef9e065a02a0aabbb1c79f292f7f8c" name="a10ef9e065a02a0aabbb1c79f292f7f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ef9e065a02a0aabbb1c79f292f7f8c">&#9670;&#160;</a></span>ioc_irq_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmacr_t::ioc_irq_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set. 0 - IOC Interrupt disabled 1 - IOC Interrupt enabled. </p>

</div>
</div>
<a id="aac14081472ac3584103d9a41b981da86" name="aac14081472ac3584103d9a41b981da86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac14081472ac3584103d9a41b981da86">&#9670;&#160;</a></span>irq_delay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t axi_dma::mm2s_dmacr_t::irq_delay</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs. Note: Setting this value to zero disables the delay timer interrupt. Note: This field is ignored when AXI DMA is configured for Direct Register Mode. </p>

</div>
</div>
<a id="a57d68758c2ce23ef7fd043b2b261f3cc" name="a57d68758c2ce23ef7fd043b2b261f3cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d68758c2ce23ef7fd043b2b261f3cc">&#9670;&#160;</a></span>irq_threshold</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t axi_dma::mm2s_dmacr_t::irq_threshold</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine. Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect. Note: This field is ignored when AXI DMA is configured for Direct Register Mode. </p>

</div>
</div>
<a id="ab8fb8ec78e43db3206bfb7cb0613fecf" name="ab8fb8ec78e43db3206bfb7cb0613fecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fb8ec78e43db3206bfb7cb0613fecf">&#9670;&#160;</a></span>keyhole</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmacr_t::keyhole</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled. This bit is non functional when the multichannel feature is enabled or in Direct Register mode. </p>

</div>
</div>
<a id="a1b5fdb7e9e56031279682cb0cfb88d14" name="a1b5fdb7e9e56031279682cb0cfb88d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b5fdb7e9e56031279682cb0cfb88d14">&#9670;&#160;</a></span>reset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmacr_t::reset</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State. 0 - Normal operation. 1 - Reset in progress. </p>

</div>
</div>
<a id="aacb21aafe5e18e9bf57cb85aa0f1a473" name="aacb21aafe5e18e9bf57cb85aa0f1a473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb21aafe5e18e9bf57cb85aa0f1a473">&#9670;&#160;</a></span>rs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool axi_dma::mm2s_dmacr_t::rs</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Run / Stop control for controlling running and stopping of the DMA channel. 0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt. For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations. 1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations. </p>

</div>
</div>
<a id="a2da80659109d24439506c312492c5be9" name="a2da80659109d24439506c312492c5be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2da80659109d24439506c312492c5be9">&#9670;&#160;</a></span>rsvd_11_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_dma::mm2s_dmacr_t::rsvd_11_5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a952297a57bc5285c476ac938165b076e" name="a952297a57bc5285c476ac938165b076e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a952297a57bc5285c476ac938165b076e">&#9670;&#160;</a></span>rsvd_15_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_dma::mm2s_dmacr_t::rsvd_15_15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37dcbb07606319c01554751e46e5f086" name="a37dcbb07606319c01554751e46e5f086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37dcbb07606319c01554751e46e5f086">&#9670;&#160;</a></span>rsvd_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned axi_dma::mm2s_dmacr_t::rsvd_1_1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="_axi_dma_8hpp_source.html">AxiDma.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespaceaxi__dma.html">axi_dma</a></li><li class="navelem"><a class="el" href="structaxi__dma_1_1mm2s__dmacr__t.html">mm2s_dmacr_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
