<stg><name>mmult_Pipeline_mmult0_mmult1</name>


<trans_list>

<trans id="178" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %mmult2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
mmult2:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
mmult2:1 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="4">
<![CDATA[
mmult2:2 %trunc_ln26 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
mmult2:3 %tmp_2_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln26, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
mmult2:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
mmult2:5 %icmp_ln22 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
mmult2:6 %add_ln22_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
mmult2:7 %br_ln22 = br i1 %icmp_ln22, void %for.inc30, void %for.end32.exitStub

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc30:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc30:1 %add_ln22 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="4">
<![CDATA[
for.inc30:2 %trunc_ln22 = trunc i4 %add_ln22

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc30:5 %icmp_ln23 = icmp_eq  i4 %j_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc30:6 %select_ln22 = select i1 %icmp_ln23, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="4">
<![CDATA[
for.inc30:7 %trunc_ln26_1 = trunc i4 %select_ln22

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc30:8 %tmp_10_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln22, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc30:9 %select_ln22_1 = select i1 %icmp_ln23, i4 %add_ln22, i4 %i_1

]]></Node>
<StgValue><ssdm name="select_ln22_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="4">
<![CDATA[
for.inc30:10 %trunc_ln24 = trunc i4 %select_ln22_1

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc30:11 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln24, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc30:12 %select_ln22_2 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="select_ln22_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:13 %zext_ln22 = zext i6 %select_ln22_2

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:14 %a_buffer_addr = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buffer_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:15 %a_buffer_load = load i6 %a_buffer_addr

]]></Node>
<StgValue><ssdm name="a_buffer_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc30:16 %select_ln22_10 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="select_ln22_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:17 %or_ln22 = or i6 %select_ln22_10, i6 1

]]></Node>
<StgValue><ssdm name="or_ln22"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:18 %zext_ln26_1 = zext i6 %or_ln22

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:19 %a_buffer_addr_1 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="a_buffer_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:20 %a_buffer_load_1 = load i6 %a_buffer_addr_1

]]></Node>
<StgValue><ssdm name="a_buffer_load_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc30:21 %select_ln22_11 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="select_ln22_11"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:22 %or_ln22_1 = or i6 %select_ln22_11, i6 2

]]></Node>
<StgValue><ssdm name="or_ln22_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:23 %zext_ln26_2 = zext i6 %or_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:24 %a_buffer_addr_2 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="a_buffer_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:25 %a_buffer_load_2 = load i6 %a_buffer_addr_2

]]></Node>
<StgValue><ssdm name="a_buffer_load_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc30:26 %select_ln22_12 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="select_ln22_12"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:27 %or_ln22_2 = or i6 %select_ln22_12, i6 3

]]></Node>
<StgValue><ssdm name="or_ln22_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:28 %zext_ln26_3 = zext i6 %or_ln22_2

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:29 %a_buffer_addr_3 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="a_buffer_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:30 %a_buffer_load_3 = load i6 %a_buffer_addr_3

]]></Node>
<StgValue><ssdm name="a_buffer_load_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc30:31 %select_ln22_13 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="select_ln22_13"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:32 %or_ln22_3 = or i6 %select_ln22_13, i6 4

]]></Node>
<StgValue><ssdm name="or_ln22_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:33 %zext_ln26_4 = zext i6 %or_ln22_3

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:34 %a_buffer_addr_4 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="a_buffer_addr_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:35 %a_buffer_load_4 = load i6 %a_buffer_addr_4

]]></Node>
<StgValue><ssdm name="a_buffer_load_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc30:36 %select_ln22_14 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="select_ln22_14"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:37 %or_ln22_4 = or i6 %select_ln22_14, i6 5

]]></Node>
<StgValue><ssdm name="or_ln22_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:38 %zext_ln26_5 = zext i6 %or_ln22_4

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:39 %a_buffer_addr_5 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="a_buffer_addr_5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:40 %a_buffer_load_5 = load i6 %a_buffer_addr_5

]]></Node>
<StgValue><ssdm name="a_buffer_load_5"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc30:41 %select_ln22_15 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="select_ln22_15"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:42 %or_ln22_5 = or i6 %select_ln22_15, i6 6

]]></Node>
<StgValue><ssdm name="or_ln22_5"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:43 %zext_ln26_6 = zext i6 %or_ln22_5

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:44 %a_buffer_addr_6 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_6

]]></Node>
<StgValue><ssdm name="a_buffer_addr_6"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:45 %a_buffer_load_6 = load i6 %a_buffer_addr_6

]]></Node>
<StgValue><ssdm name="a_buffer_load_6"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc30:46 %select_ln22_16 = select i1 %icmp_ln23, i6 %tmp_10_cast, i6 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="select_ln22_16"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:47 %or_ln22_6 = or i6 %select_ln22_16, i6 7

]]></Node>
<StgValue><ssdm name="or_ln22_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:48 %zext_ln26_7 = zext i6 %or_ln22_6

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:49 %a_buffer_addr_7 = getelementptr i32 %a_buffer, i64 0, i64 %zext_ln26_7

]]></Node>
<StgValue><ssdm name="a_buffer_addr_7"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:50 %a_buffer_load_7 = load i6 %a_buffer_addr_7

]]></Node>
<StgValue><ssdm name="a_buffer_load_7"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="4">
<![CDATA[
for.inc30:52 %zext_ln26_8 = zext i4 %select_ln22

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc30:53 %tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln26_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:54 %zext_ln26 = zext i6 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:55 %b_buffer_addr = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="b_buffer_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:56 %or_ln26 = or i6 %tmp_1, i6 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:57 %zext_ln26_9 = zext i6 %or_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:58 %b_buffer_addr_1 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_9

]]></Node>
<StgValue><ssdm name="b_buffer_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:59 %or_ln26_1 = or i6 %tmp_1, i6 2

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:60 %zext_ln26_10 = zext i6 %or_ln26_1

]]></Node>
<StgValue><ssdm name="zext_ln26_10"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:61 %b_buffer_addr_2 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="b_buffer_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:62 %or_ln26_2 = or i6 %tmp_1, i6 3

]]></Node>
<StgValue><ssdm name="or_ln26_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:63 %zext_ln26_11 = zext i6 %or_ln26_2

]]></Node>
<StgValue><ssdm name="zext_ln26_11"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:64 %b_buffer_addr_3 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_11

]]></Node>
<StgValue><ssdm name="b_buffer_addr_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:65 %or_ln26_3 = or i6 %tmp_1, i6 4

]]></Node>
<StgValue><ssdm name="or_ln26_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:66 %zext_ln26_12 = zext i6 %or_ln26_3

]]></Node>
<StgValue><ssdm name="zext_ln26_12"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:67 %b_buffer_addr_4 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_12

]]></Node>
<StgValue><ssdm name="b_buffer_addr_4"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:68 %or_ln26_4 = or i6 %tmp_1, i6 5

]]></Node>
<StgValue><ssdm name="or_ln26_4"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:69 %zext_ln26_13 = zext i6 %or_ln26_4

]]></Node>
<StgValue><ssdm name="zext_ln26_13"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:70 %b_buffer_addr_5 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_13

]]></Node>
<StgValue><ssdm name="b_buffer_addr_5"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:71 %or_ln26_5 = or i6 %tmp_1, i6 6

]]></Node>
<StgValue><ssdm name="or_ln26_5"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:72 %zext_ln26_14 = zext i6 %or_ln26_5

]]></Node>
<StgValue><ssdm name="zext_ln26_14"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:73 %b_buffer_addr_6 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="b_buffer_addr_6"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:74 %or_ln26_6 = or i6 %tmp_1, i6 7

]]></Node>
<StgValue><ssdm name="or_ln26_6"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:75 %zext_ln26_15 = zext i6 %or_ln26_6

]]></Node>
<StgValue><ssdm name="zext_ln26_15"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:76 %b_buffer_addr_7 = getelementptr i32 %b_buffer, i64 0, i64 %zext_ln26_15

]]></Node>
<StgValue><ssdm name="b_buffer_addr_7"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc30:77 %add_ln24 = add i6 %tmp_s, i6 %zext_ln26_8

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:81 %b_buffer_load = load i6 %b_buffer_addr

]]></Node>
<StgValue><ssdm name="b_buffer_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:83 %b_buffer_load_1 = load i6 %b_buffer_addr_1

]]></Node>
<StgValue><ssdm name="b_buffer_load_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:85 %b_buffer_load_2 = load i6 %b_buffer_addr_2

]]></Node>
<StgValue><ssdm name="b_buffer_load_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:87 %b_buffer_load_3 = load i6 %b_buffer_addr_3

]]></Node>
<StgValue><ssdm name="b_buffer_load_3"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:89 %b_buffer_load_4 = load i6 %b_buffer_addr_4

]]></Node>
<StgValue><ssdm name="b_buffer_load_4"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:91 %b_buffer_load_5 = load i6 %b_buffer_addr_5

]]></Node>
<StgValue><ssdm name="b_buffer_load_5"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:93 %b_buffer_load_6 = load i6 %b_buffer_addr_6

]]></Node>
<StgValue><ssdm name="b_buffer_load_6"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:95 %b_buffer_load_7 = load i6 %b_buffer_addr_7

]]></Node>
<StgValue><ssdm name="b_buffer_load_7"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc30:105 %add_ln23 = add i4 %select_ln22, i4 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc30:106 %store_ln23 = store i7 %add_ln22_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc30:107 %store_ln23 = store i4 %select_ln22_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc30:108 %store_ln23 = store i4 %add_ln23, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:15 %a_buffer_load = load i6 %a_buffer_addr

]]></Node>
<StgValue><ssdm name="a_buffer_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:20 %a_buffer_load_1 = load i6 %a_buffer_addr_1

]]></Node>
<StgValue><ssdm name="a_buffer_load_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:25 %a_buffer_load_2 = load i6 %a_buffer_addr_2

]]></Node>
<StgValue><ssdm name="a_buffer_load_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:30 %a_buffer_load_3 = load i6 %a_buffer_addr_3

]]></Node>
<StgValue><ssdm name="a_buffer_load_3"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:35 %a_buffer_load_4 = load i6 %a_buffer_addr_4

]]></Node>
<StgValue><ssdm name="a_buffer_load_4"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:40 %a_buffer_load_5 = load i6 %a_buffer_addr_5

]]></Node>
<StgValue><ssdm name="a_buffer_load_5"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:45 %a_buffer_load_6 = load i6 %a_buffer_addr_6

]]></Node>
<StgValue><ssdm name="a_buffer_load_6"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:50 %a_buffer_load_7 = load i6 %a_buffer_addr_7

]]></Node>
<StgValue><ssdm name="a_buffer_load_7"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:81 %b_buffer_load = load i6 %b_buffer_addr

]]></Node>
<StgValue><ssdm name="b_buffer_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:83 %b_buffer_load_1 = load i6 %b_buffer_addr_1

]]></Node>
<StgValue><ssdm name="b_buffer_load_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:85 %b_buffer_load_2 = load i6 %b_buffer_addr_2

]]></Node>
<StgValue><ssdm name="b_buffer_load_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:87 %b_buffer_load_3 = load i6 %b_buffer_addr_3

]]></Node>
<StgValue><ssdm name="b_buffer_load_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:89 %b_buffer_load_4 = load i6 %b_buffer_addr_4

]]></Node>
<StgValue><ssdm name="b_buffer_load_4"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:91 %b_buffer_load_5 = load i6 %b_buffer_addr_5

]]></Node>
<StgValue><ssdm name="b_buffer_load_5"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:93 %b_buffer_load_6 = load i6 %b_buffer_addr_6

]]></Node>
<StgValue><ssdm name="b_buffer_load_6"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
for.inc30:95 %b_buffer_load_7 = load i6 %b_buffer_addr_7

]]></Node>
<StgValue><ssdm name="b_buffer_load_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="128" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:82 %mul_ln26 = mul i32 %b_buffer_load, i32 %a_buffer_load

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:84 %mul_ln26_1 = mul i32 %b_buffer_load_1, i32 %a_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:86 %mul_ln26_2 = mul i32 %b_buffer_load_2, i32 %a_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul_ln26_2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:88 %mul_ln26_3 = mul i32 %b_buffer_load_3, i32 %a_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul_ln26_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:90 %mul_ln26_4 = mul i32 %b_buffer_load_4, i32 %a_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul_ln26_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:92 %mul_ln26_5 = mul i32 %b_buffer_load_5, i32 %a_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul_ln26_5"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:94 %mul_ln26_6 = mul i32 %b_buffer_load_6, i32 %a_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul_ln26_6"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:96 %mul_ln26_7 = mul i32 %b_buffer_load_7, i32 %a_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul_ln26_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="136" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:82 %mul_ln26 = mul i32 %b_buffer_load, i32 %a_buffer_load

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:84 %mul_ln26_1 = mul i32 %b_buffer_load_1, i32 %a_buffer_load_1

]]></Node>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:86 %mul_ln26_2 = mul i32 %b_buffer_load_2, i32 %a_buffer_load_2

]]></Node>
<StgValue><ssdm name="mul_ln26_2"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:88 %mul_ln26_3 = mul i32 %b_buffer_load_3, i32 %a_buffer_load_3

]]></Node>
<StgValue><ssdm name="mul_ln26_3"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:90 %mul_ln26_4 = mul i32 %b_buffer_load_4, i32 %a_buffer_load_4

]]></Node>
<StgValue><ssdm name="mul_ln26_4"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:92 %mul_ln26_5 = mul i32 %b_buffer_load_5, i32 %a_buffer_load_5

]]></Node>
<StgValue><ssdm name="mul_ln26_5"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:94 %mul_ln26_6 = mul i32 %b_buffer_load_6, i32 %a_buffer_load_6

]]></Node>
<StgValue><ssdm name="mul_ln26_6"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:96 %mul_ln26_7 = mul i32 %b_buffer_load_7, i32 %a_buffer_load_7

]]></Node>
<StgValue><ssdm name="mul_ln26_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="144" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:97 %add_ln26 = add i32 %mul_ln26_1, i32 %mul_ln26

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:98 %add_ln26_1 = add i32 %mul_ln26_2, i32 %mul_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:100 %add_ln26_3 = add i32 %mul_ln26_4, i32 %mul_ln26_5

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:101 %add_ln26_4 = add i32 %mul_ln26_6, i32 %mul_ln26_7

]]></Node>
<StgValue><ssdm name="add_ln26_4"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:102 %add_ln26_5 = add i32 %add_ln26_4, i32 %add_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln26_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="149" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:99 %add_ln26_2 = add i32 %add_ln26_1, i32 %add_ln26

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30:103 %add_ln26_6 = add i32 %add_ln26_5, i32 %add_ln26_2

]]></Node>
<StgValue><ssdm name="add_ln26_6"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0">
<![CDATA[
for.end32.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc30:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @mmult0_mmult1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc30:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc30:51 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="6">
<![CDATA[
for.inc30:78 %zext_ln24 = zext i6 %add_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30:79 %c_buffer_addr = getelementptr i32 %c_buffer, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="c_buffer_addr"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc30:80 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc30:104 %store_ln26 = store i32 %add_ln26_6, i6 %c_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
for.inc30:109 %br_ln23 = br void %mmult2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
