# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
# 1 "/home/durga/QCCSDK-QCC74x/examples/peripherals/spi/spi_master/build/build_out/drivers/soc/qcc743/std//"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 1



# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stdint.h" 1 3 4
# 9 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stdint.h" 3 4
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 1 3 4
# 12 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 3 4
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 1 3 4







# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/features.h" 1 3 4
# 28 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/features.h" 3 4
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/_newlib_version.h" 1 3 4
# 29 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/features.h" 2 3 4
# 9 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 2 3 4
# 41 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4

# 41 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef signed char __int8_t;

typedef unsigned char __uint8_t;
# 55 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef short int __int16_t;

typedef short unsigned int __uint16_t;
# 77 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef long int __int32_t;

typedef long unsigned int __uint32_t;
# 103 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef long long int __int64_t;

typedef long long unsigned int __uint64_t;
# 134 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef signed char __int_least8_t;

typedef unsigned char __uint_least8_t;
# 160 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef short int __int_least16_t;

typedef short unsigned int __uint_least16_t;
# 182 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef long int __int_least32_t;

typedef long unsigned int __uint_least32_t;
# 200 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef long long int __int_least64_t;

typedef long long unsigned int __uint_least64_t;
# 214 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef long long int __intmax_t;







typedef long long unsigned int __uintmax_t;







typedef int __intptr_t;

typedef unsigned int __uintptr_t;
# 13 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 2 3 4
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_intsup.h" 1 3 4
# 35 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_intsup.h" 3 4
       
       
       
       
       
       
       
       
# 190 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_intsup.h" 3 4
       
       
       
       
       
       
       
       
# 14 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 2 3 4
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_stdint.h" 1 3 4
# 20 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_stdint.h" 3 4
typedef __int8_t int8_t ;



typedef __uint8_t uint8_t ;







typedef __int16_t int16_t ;



typedef __uint16_t uint16_t ;







typedef __int32_t int32_t ;



typedef __uint32_t uint32_t ;







typedef __int64_t int64_t ;



typedef __uint64_t uint64_t ;






typedef __intmax_t intmax_t;




typedef __uintmax_t uintmax_t;




typedef __intptr_t intptr_t;




typedef __uintptr_t uintptr_t;
# 15 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 2 3 4






typedef __int_least8_t int_least8_t;
typedef __uint_least8_t uint_least8_t;




typedef __int_least16_t int_least16_t;
typedef __uint_least16_t uint_least16_t;




typedef __int_least32_t int_least32_t;
typedef __uint_least32_t uint_least32_t;




typedef __int_least64_t int_least64_t;
typedef __uint_least64_t uint_least64_t;
# 51 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 3 4
  typedef int int_fast8_t;
  typedef unsigned int uint_fast8_t;
# 61 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 3 4
  typedef int int_fast16_t;
  typedef unsigned int uint_fast16_t;
# 71 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 3 4
  typedef int int_fast32_t;
  typedef unsigned int uint_fast32_t;
# 81 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 3 4
  typedef long long int int_fast64_t;
  typedef long long unsigned int uint_fast64_t;
# 10 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stdint.h" 2 3 4
# 5 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 1 3
# 10 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/_ansi.h" 1 3
# 10 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/_ansi.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/newlib.h" 1 3
# 11 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/_ansi.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/config.h" 1 3



# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/ieeefp.h" 1 3
# 5 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/config.h" 2 3
# 12 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/_ansi.h" 2 3
# 11 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 1 3
# 13 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/_ansi.h" 1 3
# 14 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 2 3
# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 1 3 4
# 143 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 3 4
typedef int ptrdiff_t;
# 209 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 3 4
typedef unsigned int size_t;
# 321 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 3 4
typedef int wchar_t;
# 15 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 1 3
# 24 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 3
# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 1 3 4
# 350 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 3 4
typedef unsigned int wint_t;
# 25 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 2 3


# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_types.h" 1 3
# 28 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 2 3


typedef long __blkcnt_t;



typedef long __blksize_t;



typedef __uint64_t __fsblkcnt_t;



typedef __uint32_t __fsfilcnt_t;



typedef long _off_t;





typedef int __pid_t;



typedef short __dev_t;



typedef unsigned short __uid_t;


typedef unsigned short __gid_t;



typedef __uint32_t __id_t;







typedef unsigned short __ino_t;
# 90 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 3
typedef __uint32_t __mode_t;





__extension__ typedef long long _off64_t;





typedef _off_t __off_t;


typedef _off64_t __loff_t;


typedef long __key_t;







typedef long _fpos_t;
# 131 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 3
typedef unsigned int __size_t;
# 147 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 3
typedef signed int _ssize_t;
# 158 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 3
typedef _ssize_t __ssize_t;



typedef struct
{
  int __count;
  union
  {
    wint_t __wch;
    unsigned char __wchb[4];
  } __value;
} _mbstate_t;




typedef void *_iconv_t;






typedef unsigned long __clock_t;






typedef __int_least64_t __time_t;





typedef unsigned long __clockid_t;


typedef unsigned long __timer_t;


typedef __uint8_t __sa_family_t;



typedef __uint32_t __socklen_t;


typedef int __nl_item;
typedef unsigned short __nlink_t;
typedef long __suseconds_t;
typedef unsigned long __useconds_t;







typedef __builtin_va_list __va_list;
# 16 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 2 3






typedef unsigned long __ULong;
# 34 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/lock.h" 1 3
# 33 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/lock.h" 3
struct __lock;
typedef struct __lock * _LOCK_T;






extern void __retarget_lock_init(_LOCK_T *lock);

extern void __retarget_lock_init_recursive(_LOCK_T *lock);

extern void __retarget_lock_close(_LOCK_T lock);

extern void __retarget_lock_close_recursive(_LOCK_T lock);

extern void __retarget_lock_acquire(_LOCK_T lock);

extern void __retarget_lock_acquire_recursive(_LOCK_T lock);

extern int __retarget_lock_try_acquire(_LOCK_T lock);

extern int __retarget_lock_try_acquire_recursive(_LOCK_T lock);


extern void __retarget_lock_release(_LOCK_T lock);

extern void __retarget_lock_release_recursive(_LOCK_T lock);
# 35 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 2 3
typedef _LOCK_T _flock_t;







struct _reent;

struct __locale_t;






struct _Bigint
{
  struct _Bigint *_next;
  int _k, _maxwds, _sign, _wds;
  __ULong _x[1];
};


struct __tm
{
  int __tm_sec;
  int __tm_min;
  int __tm_hour;
  int __tm_mday;
  int __tm_mon;
  int __tm_year;
  int __tm_wday;
  int __tm_yday;
  int __tm_isdst;
};







struct _on_exit_args {
 void * _fnargs[32];
 void * _dso_handle[32];

 __ULong _fntypes;


 __ULong _is_cxa;
};
# 98 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
struct _atexit {
 struct _atexit *_next;
 int _ind;

 void (*_fns[32])(void);
        struct _on_exit_args _on_exit_args;
};
# 122 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
struct __sbuf {
 unsigned char *_base;
 int _size;
};
# 186 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
struct __sFILE {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;






  void * _cookie;

  _ssize_t (*_read) (struct _reent *, void *,
        char *, int);
  _ssize_t (*_write) (struct _reent *, void *,
         const char *,
         int);
  _fpos_t (*_seek) (struct _reent *, void *, _fpos_t, int);
  int (*_close) (struct _reent *, void *);


  struct __sbuf _ub;
  unsigned char *_up;
  int _ur;


  unsigned char _ubuf[3];
  unsigned char _nbuf[1];


  struct __sbuf _lb;


  int _blksize;
  _off_t _offset;


  struct _reent *_data;



  _flock_t _lock;

  _mbstate_t _mbstate;
  int _flags2;
};
# 292 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
typedef struct __sFILE __FILE;



struct _glue
{
  struct _glue *_next;
  int _niobs;
  __FILE *_iobs;
};
# 324 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
struct _rand48 {
  unsigned short _seed[3];
  unsigned short _mult[3];
  unsigned short _add;




};
# 613 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
struct _reent
{
  int _errno;




  __FILE *_stdin, *_stdout, *_stderr;

  int _inc;
  char _emergency[25];


  int _unspecified_locale_info;
  struct __locale_t *_locale;

  int __sdidinit;

  void (*__cleanup) (struct _reent *);


  struct _Bigint *_result;
  int _result_k;
  struct _Bigint *_p5s;
  struct _Bigint **_freelist;


  int _cvtlen;
  char *_cvtbuf;

  union
    {
      struct
        {
          unsigned int _unused_rand;
          char * _strtok_last;
          char _asctime_buf[26];
          struct __tm _localtime_buf;
          int _gamma_signgam;
          __extension__ unsigned long long _rand_next;
          struct _rand48 _r48;
          _mbstate_t _mblen_state;
          _mbstate_t _mbtowc_state;
          _mbstate_t _wctomb_state;
          char _l64a_buf[8];
          char _signal_buf[24];
          int _getdate_err;
          _mbstate_t _mbrlen_state;
          _mbstate_t _mbrtowc_state;
          _mbstate_t _mbsrtowcs_state;
          _mbstate_t _wcrtomb_state;
          _mbstate_t _wcsrtombs_state;
   int _h_errno;
        } _reent;



      struct
        {

          unsigned char * _nextf[30];
          unsigned int _nmalloc[30];
        } _unused;
    } _new;



  struct _atexit *_atexit;
  struct _atexit _atexit0;



  void (**(_sig_func))(int);




  struct _glue __sglue;

  __FILE __sf[3];

};
# 819 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
extern struct _reent *_impure_ptr ;
extern struct _reent *const _global_impure_ptr ;

void _reclaim_reent (struct _reent *);
# 12 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/cdefs.h" 1 3
# 47 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/cdefs.h" 3
# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 1 3 4
# 48 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/cdefs.h" 2 3
# 13 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3




# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 1 3 4
# 18 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3


# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_locale.h" 1 3
# 9 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_locale.h" 3
struct __locale_t;
typedef struct __locale_t *locale_t;
# 21 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3



# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/strings.h" 1 3
# 44 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/strings.h" 3


int bcmp(const void *, const void *, size_t) __attribute__((__pure__));
void bcopy(const void *, void *, size_t);
void bzero(void *, size_t);


void explicit_bzero(void *, size_t);


int ffs(int) __attribute__((__const__));


int ffsl(long) __attribute__((__const__));
int ffsll(long long) __attribute__((__const__));
int fls(int) __attribute__((__const__));
int flsl(long) __attribute__((__const__));
int flsll(long long) __attribute__((__const__));


char *index(const char *, int) __attribute__((__pure__));
char *rindex(const char *, int) __attribute__((__pure__));

int strcasecmp(const char *, const char *) __attribute__((__pure__));
int strncasecmp(const char *, const char *, size_t) __attribute__((__pure__));


int strcasecmp_l (const char *, const char *, locale_t);
int strncasecmp_l (const char *, const char *, size_t, locale_t);


# 25 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3




void * memchr (const void *, int, size_t);
int memcmp (const void *, const void *, size_t);
void * memcpy (void *restrict, const void *restrict, size_t);
void * memmove (void *, const void *, size_t);
void * memset (void *, int, size_t);
char *strcat (char *restrict, const char *restrict);
char *strchr (const char *, int);
int strcmp (const char *, const char *);
int strcoll (const char *, const char *);
char *strcpy (char *restrict, const char *restrict);
size_t strcspn (const char *, const char *);
char *strerror (int);
size_t strlen (const char *);
char *strncat (char *restrict, const char *restrict, size_t);
int strncmp (const char *, const char *, size_t);
char *strncpy (char *restrict, const char *restrict, size_t);
char *strpbrk (const char *, const char *);
char *strrchr (const char *, int);
size_t strspn (const char *, const char *);
char *strstr (const char *, const char *);

char *strtok (char *restrict, const char *restrict);

size_t strxfrm (char *restrict, const char *restrict, size_t);


int strcoll_l (const char *, const char *, locale_t);
char *strerror_l (int, locale_t);
size_t strxfrm_l (char *restrict, const char *restrict, size_t, locale_t);


char *strtok_r (char *restrict, const char *restrict, char **restrict);


int timingsafe_bcmp (const void *, const void *, size_t);
int timingsafe_memcmp (const void *, const void *, size_t);


void * memccpy (void *restrict, const void *restrict, int, size_t);
# 76 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 3
char *stpcpy (char *restrict, const char *restrict);
char *stpncpy (char *restrict, const char *restrict, size_t);






char *strdup (const char *) __attribute__((__malloc__)) __attribute__((__warn_unused_result__));

char *_strdup_r (struct _reent *, const char *);

char *strndup (const char *, size_t) __attribute__((__malloc__)) __attribute__((__warn_unused_result__));

char *_strndup_r (struct _reent *, const char *, size_t);
# 100 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 3
int strerror_r (int, char *, size_t)

             __asm__ ("" "__xpg_strerror_r")

  ;







char * _strerror_r (struct _reent *, int, int, int *);


size_t strlcat (char *, const char *, size_t);
size_t strlcpy (char *, const char *, size_t);


size_t strnlen (const char *, size_t);


char *strsep (char **, const char *);


char *strnstr(const char *, const char *, size_t) __attribute__((__pure__));



char *strlwr (char *);
char *strupr (char *);



char *strsignal (int __signo);
# 175 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/string.h" 1 3
# 15 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/string.h" 3
static __inline unsigned long __libc_detect_null(unsigned long w)
{
  unsigned long mask = 0x7f7f7f7f;
  if (sizeof (long) == 8)
    mask = ((mask << 16) << 16) | mask;
  return ~(((w & mask) + mask) | w | mask);
}
# 176 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3


# 6 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stdbool.h" 1 3 4
# 7 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 1 3
# 36 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 1 3 4
# 37 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 2 3



# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stdarg.h" 1 3 4
# 40 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stdarg.h" 3 4
typedef __builtin_va_list __gnuc_va_list;
# 41 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 2 3





typedef __gnuc_va_list va_list;
# 61 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
# 1 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 1 3
# 28 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 3
typedef __uint8_t u_int8_t;


typedef __uint16_t u_int16_t;


typedef __uint32_t u_int32_t;


typedef __uint64_t u_int64_t;

typedef __intptr_t register_t;
# 49 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/endian.h" 1 3





# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_endian.h" 1 3
# 7 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/endian.h" 2 3
# 50 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 1 3
# 14 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_sigset.h" 1 3
# 41 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_sigset.h" 3
typedef unsigned long __sigset_t;
# 15 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_timeval.h" 1 3
# 37 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_timeval.h" 3
typedef __suseconds_t suseconds_t;




typedef __int_least64_t time_t;
# 54 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_timeval.h" 3
struct timeval {
 time_t tv_sec;
 suseconds_t tv_usec;
};
# 16 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/timespec.h" 1 3
# 38 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/timespec.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_timespec.h" 1 3
# 47 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_timespec.h" 3
struct timespec {
 time_t tv_sec;
 long tv_nsec;
};
# 39 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/timespec.h" 2 3
# 58 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/timespec.h" 3
struct itimerspec {
 struct timespec it_interval;
 struct timespec it_value;
};
# 17 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 2 3



typedef __sigset_t sigset_t;
# 34 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 3
typedef unsigned long fd_mask;







typedef struct _types_fd_set {
 fd_mask fds_bits[(((64)+(((sizeof (fd_mask) * 8))-1))/((sizeof (fd_mask) * 8)))];
} _types_fd_set;
# 60 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 3


int select (int __n, _types_fd_set *__readfds, _types_fd_set *__writefds, _types_fd_set *__exceptfds, struct timeval *__timeout)
                                                   ;

int pselect (int __n, _types_fd_set *__readfds, _types_fd_set *__writefds, _types_fd_set *__exceptfds, const struct timespec *__timeout, const sigset_t *__set)

                           ;



# 51 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 2 3




typedef __uint32_t in_addr_t;




typedef __uint16_t in_port_t;



typedef __uintptr_t u_register_t;






typedef unsigned char u_char;



typedef unsigned short u_short;



typedef unsigned int u_int;



typedef unsigned long u_long;







typedef unsigned short ushort;
typedef unsigned int uint;
typedef unsigned long ulong;



typedef __blkcnt_t blkcnt_t;




typedef __blksize_t blksize_t;




typedef unsigned long clock_t;
# 119 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 3
typedef long daddr_t;



typedef char * caddr_t;




typedef __fsblkcnt_t fsblkcnt_t;
typedef __fsfilcnt_t fsfilcnt_t;




typedef __id_t id_t;




typedef __ino_t ino_t;
# 157 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 3
typedef __off_t off_t;



typedef __dev_t dev_t;



typedef __uid_t uid_t;



typedef __gid_t gid_t;




typedef __pid_t pid_t;




typedef __key_t key_t;




typedef _ssize_t ssize_t;




typedef __mode_t mode_t;




typedef __nlink_t nlink_t;




typedef __clockid_t clockid_t;





typedef __timer_t timer_t;





typedef __useconds_t useconds_t;
# 220 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 3
typedef __int64_t sbintime_t;



# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_pthreadtypes.h" 1 3
# 21 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_pthreadtypes.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/sched.h" 1 3
# 48 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/sched.h" 3
struct sched_param {
  int sched_priority;
# 61 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/sched.h" 3
};
# 22 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_pthreadtypes.h" 2 3





typedef void *pthread_t;
# 46 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_pthreadtypes.h" 3
typedef union {
  char __size[64];
  int __align;
} pthread_attr_t;
# 117 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_pthreadtypes.h" 3
typedef union {
  char __size[20];
  int __align;
} pthread_mutexattr_t;




typedef union {
  char __size[40];
  int __align;
} pthread_mutex_t;
# 139 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_pthreadtypes.h" 3
typedef union {
  char __size[24];
  int __align;
} pthread_condattr_t;




typedef union {
  char __size[64];
  int __align;
} pthread_cond_t;



typedef unsigned int pthread_key_t;

typedef int pthread_once_t;
# 225 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 2 3

# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/types.h" 1 3
# 227 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 2 3
# 62 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 2 3




typedef __FILE FILE;






typedef _fpos_t fpos_t;





# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/stdio.h" 1 3
# 80 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 2 3
# 181 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
char * ctermid (char *);




FILE * tmpfile (void);
char * tmpnam (char *);

char * tempnam (const char *, const char *) __attribute__((__malloc__)) __attribute__((__warn_unused_result__));

int fclose (FILE *);
int fflush (FILE *);
FILE * freopen (const char *restrict, const char *restrict, FILE *restrict);
void setbuf (FILE *restrict, char *restrict);
int setvbuf (FILE *restrict, char *restrict, int, size_t);
int fprintf (FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int fscanf (FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int printf (const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 1, 2)));
int scanf (const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 1, 2)));
int sscanf (const char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int vfprintf (FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vprintf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 1, 0)));
int vsprintf (char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int fgetc (FILE *);
char * fgets (char *restrict, int, FILE *restrict);
int fputc (int, FILE *);
int fputs (const char *restrict, FILE *restrict);
int getc (FILE *);
int getchar (void);
char * gets (char *);
int putc (int, FILE *);
int putchar (int);
int puts (const char *);
int ungetc (int, FILE *);
size_t fread (void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite (const void *restrict , size_t _size, size_t _n, FILE *);



int fgetpos (FILE *restrict, fpos_t *restrict);

int fseek (FILE *, long, int);



int fsetpos (FILE *, const fpos_t *);

long ftell ( FILE *);
void rewind (FILE *);
void clearerr (FILE *);
int feof (FILE *);
int ferror (FILE *);
void perror (const char *);

FILE * fopen (const char *restrict _name, const char *restrict _type);
int sprintf (char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int remove (const char *);
int rename (const char *, const char *);
# 257 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
int fseeko (FILE *, off_t, int);
off_t ftello (FILE *);







int snprintf (char *restrict, size_t, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int vsnprintf (char *restrict, size_t, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int vfscanf (FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int vscanf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 1, 0)));
int vsscanf (const char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
# 284 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
int asiprintf (char **, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
char * asniprintf (char *, size_t *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
char * asnprintf (char *restrict, size_t *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));

int diprintf (int, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));

int fiprintf (FILE *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int fiscanf (FILE *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int iprintf (const char *, ...)
               __attribute__ ((__format__ (__printf__, 1, 2)));
int iscanf (const char *, ...)
               __attribute__ ((__format__ (__scanf__, 1, 2)));
int siprintf (char *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int siscanf (const char *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int sniprintf (char *, size_t, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int vasiprintf (char **, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
char * vasniprintf (char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
char * vasnprintf (char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int vdiprintf (int, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vfiprintf (FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vfiscanf (FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int viprintf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 1, 0)));
int viscanf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 1, 0)));
int vsiprintf (char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vsiscanf (const char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int vsniprintf (char *, size_t, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
# 339 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
FILE * fdopen (int, const char *);

int fileno (FILE *);


int pclose (FILE *);
FILE * popen (const char *, const char *);



void setbuffer (FILE *, char *, int);
int setlinebuf (FILE *);



int getw (FILE *);
int putw (int, FILE *);


int getc_unlocked (FILE *);
int getchar_unlocked (void);
void flockfile (FILE *);
int ftrylockfile (FILE *);
void funlockfile (FILE *);
int putc_unlocked (int, FILE *);
int putchar_unlocked (int);
# 374 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
int dprintf (int, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));

FILE * fmemopen (void *restrict, size_t, const char *restrict);


FILE * open_memstream (char **, size_t *);
int vdprintf (int, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));



int renameat (int, const char *, int, const char *);
# 396 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
int _asiprintf_r (struct _reent *, char **, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
char * _asniprintf_r (struct _reent *, char *, size_t *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
char * _asnprintf_r (struct _reent *, char *restrict, size_t *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
int _asprintf_r (struct _reent *, char **restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _diprintf_r (struct _reent *, int, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _dprintf_r (struct _reent *, int, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _fclose_r (struct _reent *, FILE *);
int _fcloseall_r (struct _reent *);
FILE * _fdopen_r (struct _reent *, int, const char *);
int _fflush_r (struct _reent *, FILE *);
int _fgetc_r (struct _reent *, FILE *);
int _fgetc_unlocked_r (struct _reent *, FILE *);
char * _fgets_r (struct _reent *, char *restrict, int, FILE *restrict);
char * _fgets_unlocked_r (struct _reent *, char *restrict, int, FILE *restrict);




int _fgetpos_r (struct _reent *, FILE *, fpos_t *);
int _fsetpos_r (struct _reent *, FILE *, const fpos_t *);

int _fiprintf_r (struct _reent *, FILE *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _fiscanf_r (struct _reent *, FILE *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
FILE * _fmemopen_r (struct _reent *, void *restrict, size_t, const char *restrict);
FILE * _fopen_r (struct _reent *, const char *restrict, const char *restrict);
FILE * _freopen_r (struct _reent *, const char *restrict, const char *restrict, FILE *restrict);
int _fprintf_r (struct _reent *, FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _fpurge_r (struct _reent *, FILE *);
int _fputc_r (struct _reent *, int, FILE *);
int _fputc_unlocked_r (struct _reent *, int, FILE *);
int _fputs_r (struct _reent *, const char *restrict, FILE *restrict);
int _fputs_unlocked_r (struct _reent *, const char *restrict, FILE *restrict);
size_t _fread_r (struct _reent *, void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fread_unlocked_r (struct _reent *, void *restrict, size_t _size, size_t _n, FILE *restrict);
int _fscanf_r (struct _reent *, FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
int _fseek_r (struct _reent *, FILE *, long, int);
int _fseeko_r (struct _reent *, FILE *, _off_t, int);
long _ftell_r (struct _reent *, FILE *);
_off_t _ftello_r (struct _reent *, FILE *);
void _rewind_r (struct _reent *, FILE *);
size_t _fwrite_r (struct _reent *, const void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fwrite_unlocked_r (struct _reent *, const void *restrict, size_t _size, size_t _n, FILE *restrict);
int _getc_r (struct _reent *, FILE *);
int _getc_unlocked_r (struct _reent *, FILE *);
int _getchar_r (struct _reent *);
int _getchar_unlocked_r (struct _reent *);
char * _gets_r (struct _reent *, char *);
int _iprintf_r (struct _reent *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int _iscanf_r (struct _reent *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
FILE * _open_memstream_r (struct _reent *, char **, size_t *);
void _perror_r (struct _reent *, const char *);
int _printf_r (struct _reent *, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int _putc_r (struct _reent *, int, FILE *);
int _putc_unlocked_r (struct _reent *, int, FILE *);
int _putchar_unlocked_r (struct _reent *, int);
int _putchar_r (struct _reent *, int);
int _puts_r (struct _reent *, const char *);
int _remove_r (struct _reent *, const char *);
int _rename_r (struct _reent *,
      const char *_old, const char *_new);
int _scanf_r (struct _reent *, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int _siprintf_r (struct _reent *, char *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _siscanf_r (struct _reent *, const char *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
int _sniprintf_r (struct _reent *, char *, size_t, const char *, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
int _snprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
int _sprintf_r (struct _reent *, char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _sscanf_r (struct _reent *, const char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
char * _tempnam_r (struct _reent *, const char *, const char *);
FILE * _tmpfile_r (struct _reent *);
char * _tmpnam_r (struct _reent *, char *);
int _ungetc_r (struct _reent *, int, FILE *);
int _vasiprintf_r (struct _reent *, char **, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
char * _vasniprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
char * _vasnprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
int _vasprintf_r (struct _reent *, char **, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vdiprintf_r (struct _reent *, int, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vdprintf_r (struct _reent *, int, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vfiprintf_r (struct _reent *, FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vfiscanf_r (struct _reent *, FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int _vfprintf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vfscanf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int _viprintf_r (struct _reent *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int _viscanf_r (struct _reent *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int _vprintf_r (struct _reent *, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int _vscanf_r (struct _reent *, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int _vsiprintf_r (struct _reent *, char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vsiscanf_r (struct _reent *, const char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int _vsniprintf_r (struct _reent *, char *, size_t, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
int _vsnprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
int _vsprintf_r (struct _reent *, char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vsscanf_r (struct _reent *, const char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));



int fpurge (FILE *);
ssize_t __getdelim (char **, size_t *, int, FILE *);
ssize_t __getline (char **, size_t *, FILE *);


void clearerr_unlocked (FILE *);
int feof_unlocked (FILE *);
int ferror_unlocked (FILE *);
int fileno_unlocked (FILE *);
int fflush_unlocked (FILE *);
int fgetc_unlocked (FILE *);
int fputc_unlocked (int, FILE *);
size_t fread_unlocked (void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite_unlocked (const void *restrict , size_t _size, size_t _n, FILE *);
# 577 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
int __srget_r (struct _reent *, FILE *);
int __swbuf_r (struct _reent *, int, FILE *);
# 601 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
FILE *funopen (const void *__cookie,
  int (*__readfn)(void *__cookie, char *__buf,
    int __n),
  int (*__writefn)(void *__cookie, const char *__buf,
     int __n),
  fpos_t (*__seekfn)(void *__cookie, fpos_t __off, int __whence),
  int (*__closefn)(void *__cookie));
FILE *_funopen_r (struct _reent *, const void *__cookie,
  int (*__readfn)(void *__cookie, char *__buf,
    int __n),
  int (*__writefn)(void *__cookie, const char *__buf,
     int __n),
  fpos_t (*__seekfn)(void *__cookie, fpos_t __off, int __whence),
  int (*__closefn)(void *__cookie));
# 687 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
static __inline__ int __sputc_r(struct _reent *_ptr, int _c, FILE *_p) {




 if (--_p->_w >= 0 || (_p->_w >= _p->_lbfsize && (char)_c != '\n'))
  return (*_p->_p++ = _c);
 else
  return (__swbuf_r(_ptr, _c, _p));
}
# 741 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
static __inline int
_getchar_unlocked(void)
{
 struct _reent *_ptr;

 _ptr = _impure_ptr;
 return ((--(((_ptr)->_stdin))->_r < 0 ? __srget_r(_ptr, ((_ptr)->_stdin)) : (int)(*(((_ptr)->_stdin))->_p++)));
}

static __inline int
_putchar_unlocked(int _c)
{
 struct _reent *_ptr;

 _ptr = _impure_ptr;
 return (__sputc_r(_ptr, _c, ((_ptr)->_stdout)));
}
# 797 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3

# 8 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 1 3
# 10 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/ieeefp.h" 1 3
# 11 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 2 3





# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 1 3 4
# 17 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 2 3



# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/stdlib.h" 1 3
# 21 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 2 3

# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/alloca.h" 1 3
# 23 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 2 3
# 33 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3


typedef struct
{
  int quot;
  int rem;
} div_t;

typedef struct
{
  long quot;
  long rem;
} ldiv_t;


typedef struct
{
  long long int quot;
  long long int rem;
} lldiv_t;




typedef int (*__compar_fn_t) (const void *, const void *);







int __locale_mb_cur_max (void);



void abort (void) __attribute__ ((__noreturn__));
int abs (int);

__uint32_t arc4random (void);
__uint32_t arc4random_uniform (__uint32_t);
void arc4random_buf (void *, size_t);

int atexit (void (*__func)(void));
double atof (const char *__nptr);

float atoff (const char *__nptr);

int atoi (const char *__nptr);
int _atoi_r (struct _reent *, const char *__nptr);
long atol (const char *__nptr);
long _atol_r (struct _reent *, const char *__nptr);
void * bsearch (const void *__key,
         const void *__base,
         size_t __nmemb,
         size_t __size,
         __compar_fn_t _compar);
void *calloc(size_t, size_t) __attribute__((__malloc__)) __attribute__((__warn_unused_result__))
      __attribute__((__alloc_size__(1, 2))) ;
div_t div (int __numer, int __denom);
void exit (int __status) __attribute__ ((__noreturn__));
void free (void *) ;
char * getenv (const char *__string);
char * _getenv_r (struct _reent *, const char *__string);



char * _findenv (const char *, int *);
char * _findenv_r (struct _reent *, const char *, int *);

extern char *suboptarg;
int getsubopt (char **, char * const *, char **);

long labs (long);
ldiv_t ldiv (long __numer, long __denom);
void *malloc(size_t) __attribute__((__malloc__)) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(1))) ;
int mblen (const char *, size_t);
int _mblen_r (struct _reent *, const char *, size_t, _mbstate_t *);
int mbtowc (wchar_t *restrict, const char *restrict, size_t);
int _mbtowc_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
int wctomb (char *, wchar_t);
int _wctomb_r (struct _reent *, char *, wchar_t, _mbstate_t *);
size_t mbstowcs (wchar_t *restrict, const char *restrict, size_t);
size_t _mbstowcs_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
size_t wcstombs (char *restrict, const wchar_t *restrict, size_t);
size_t _wcstombs_r (struct _reent *, char *restrict, const wchar_t *restrict, size_t, _mbstate_t *);


char * mkdtemp (char *);






int mkstemp (char *);


int mkstemps (char *, int);


char * mktemp (char *) __attribute__ ((__deprecated__("the use of `mktemp' is dangerous; use `mkstemp' instead")));


char * _mkdtemp_r (struct _reent *, char *);
int _mkostemp_r (struct _reent *, char *, int);
int _mkostemps_r (struct _reent *, char *, int, int);
int _mkstemp_r (struct _reent *, char *);
int _mkstemps_r (struct _reent *, char *, int);
char * _mktemp_r (struct _reent *, char *) __attribute__ ((__deprecated__("the use of `mktemp' is dangerous; use `mkstemp' instead")));
void qsort (void *__base, size_t __nmemb, size_t __size, __compar_fn_t _compar);
int rand (void);
void *realloc(void *, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2))) ;

void *reallocarray(void *, size_t, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2, 3)));
void *reallocf(void *, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2)));


char * realpath (const char *restrict path, char *restrict resolved_path);


int rpmatch (const char *response);




void srand (unsigned __seed);
double strtod (const char *restrict __n, char **restrict __end_PTR);
double _strtod_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR);

float strtof (const char *restrict __n, char **restrict __end_PTR);







long strtol (const char *restrict __n, char **restrict __end_PTR, int __base);
long _strtol_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long strtoul (const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long _strtoul_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);
# 191 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3
int system (const char *__string);


long a64l (const char *__input);
char * l64a (long __input);
char * _l64a_r (struct _reent *,long __input);


int on_exit (void (*__func)(int, void *),void *__arg);


void _Exit (int __status) __attribute__ ((__noreturn__));


int putenv (char *__string);

int _putenv_r (struct _reent *, char *__string);
void * _reallocf_r (struct _reent *, void *, size_t);

int setenv (const char *__string, const char *__value, int __overwrite);

int _setenv_r (struct _reent *, const char *__string, const char *__value, int __overwrite);
# 224 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3
char * __itoa (int, char *, int);
char * __utoa (unsigned, char *, int);

char * itoa (int, char *, int);
char * utoa (unsigned, char *, int);


int rand_r (unsigned *__seed);



double drand48 (void);
double _drand48_r (struct _reent *);
double erand48 (unsigned short [3]);
double _erand48_r (struct _reent *, unsigned short [3]);
long jrand48 (unsigned short [3]);
long _jrand48_r (struct _reent *, unsigned short [3]);
void lcong48 (unsigned short [7]);
void _lcong48_r (struct _reent *, unsigned short [7]);
long lrand48 (void);
long _lrand48_r (struct _reent *);
long mrand48 (void);
long _mrand48_r (struct _reent *);
long nrand48 (unsigned short [3]);
long _nrand48_r (struct _reent *, unsigned short [3]);
unsigned short *
       seed48 (unsigned short [3]);
unsigned short *
       _seed48_r (struct _reent *, unsigned short [3]);
void srand48 (long);
void _srand48_r (struct _reent *, long);


char * initstate (unsigned, char *, size_t);
long random (void);
char * setstate (char *);
void srandom (unsigned);


long long atoll (const char *__nptr);

long long _atoll_r (struct _reent *, const char *__nptr);

long long llabs (long long);
lldiv_t lldiv (long long __numer, long long __denom);
long long strtoll (const char *restrict __n, char **restrict __end_PTR, int __base);

long long _strtoll_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);

unsigned long long strtoull (const char *restrict __n, char **restrict __end_PTR, int __base);

unsigned long long _strtoull_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);



void cfree (void *);


int unsetenv (const char *__string);

int _unsetenv_r (struct _reent *, const char *__string);



int posix_memalign (void **, size_t, size_t) __attribute__((__nonnull__ (1)))
     __attribute__((__warn_unused_result__));


char * _dtoa_r (struct _reent *, double, int, int, int *, int*, char**);

void * _malloc_r (struct _reent *, size_t) ;
void * _calloc_r (struct _reent *, size_t, size_t) ;
void _free_r (struct _reent *, void *) ;
void * _realloc_r (struct _reent *, void *, size_t) ;
void _mstats_r (struct _reent *, char *);

int _system_r (struct _reent *, const char *);

void __eprintf (const char *, const char *, unsigned int, const char *);
# 312 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3
void qsort_r (void *__base, size_t __nmemb, size_t __size, void *__thunk, int (*_compar)(void *, const void *, const void *))
             __asm__ ("" "__bsd_qsort_r");
# 322 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3
extern long double _strtold_r (struct _reent *, const char *restrict, char **restrict);

extern long double strtold (const char *restrict, char **restrict);
# 339 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3

# 9 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/errno.h" 1 3
# 15 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/errno.h" 3
extern int *__errno (void);




extern const char * const _sys_errlist[];
extern int _sys_nerr;
# 10 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/csr.h" 1
# 11 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/riscv_arch.h" 1
# 12 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/compiler/compiler_gcc.h" 1
# 13 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/compiler/compiler_ld.h" 1
# 14 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_name.h" 1
# 15 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h" 1
# 18 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"

# 18 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
int arch_strcmp(const char *str1, const char *str2);
# 28 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
void *arch_memcpy(void *dst, const void *src, uint32_t n);
# 38 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
void *arch_memset(void *s, uint8_t c, uint32_t n);
# 48 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
int arch_memcmp(const void *s1, const void *s2, uint32_t n);
# 58 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
uint32_t *arch_memcpy4(uint32_t *dst, const uint32_t *src, uint32_t n);
# 68 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
void *arch_memcpy_fast(void *pdst, const void *psrc, uint32_t n);
# 78 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
uint32_t *arch_memset4(uint32_t *dst, const uint32_t val, uint32_t n);






void arch_delay_us(uint32_t cnt);






void arch_delay_ms(uint32_t cnt);
# 101 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
uint16_t qcc74x_soft_crc16(void *in, uint32_t len);
# 111 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
uint32_t qcc74x_soft_crc32_ex(uint32_t initial, void *in, uint32_t len);
# 120 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
uint32_t qcc74x_soft_crc32(void *in, uint32_t len);






# 126 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h" 3 4
_Bool 
# 126 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
    qcc74x_check_cache_addr(const void *addr);

void *qcc74x_get_no_cache_addr(const void *addr);





# 133 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h" 3 4
_Bool 
# 133 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
    qcc74x_check_cache_addr_aligned(uintptr_t addr);




typedef struct
{
    uint8_t anti_rollback;
    uint8_t x;
    uint8_t y;
    uint8_t z;
    uint32_t name;
    uint32_t build_time;
    uint32_t commit_id;
    uint32_t rsvd0;
    uint32_t rsvd1;
} qcc74x_verinf_t;

int32_t qcc74x_get_app_version_from_efuse(uint8_t *version);
int32_t qcc74x_set_app_version_to_efuse(uint8_t version);
int32_t qcc74x_get_boot2_version_from_efuse(uint8_t *version);
int32_t qcc74x_set_boot2_version_to_efuse(uint8_t version);
int32_t qcc74x_get_boot2_info_from_flash(qcc74x_verinf_t *version);

static inline __attribute__((always_inline)) void qcc74x_lhal_assert_func(const char *file, uint32_t line, const char *function, const char *string)
{

    __asm__ volatile ("ebreak");
    while (1)
        ;
}
# 16 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_mtimer.h" 1
# 25 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_mtimer.h"
void qcc74x_mtimer_config(uint64_t ticks, void (*interruptfun)(void));






uint32_t qcc74x_mtimer_get_freq(void);






void qcc74x_mtimer_delay_ms(uint32_t time);






void qcc74x_mtimer_delay_us(uint32_t time);






uint64_t qcc74x_mtimer_get_time_us(void);






uint64_t qcc74x_mtimer_get_time_ms(void);
# 17 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_irq.h" 1
# 15 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_irq.h"
typedef void (*irq_callback)(int irq, void *arg);
# 26 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_irq.h"
struct qcc74x_irq_info_s {
    irq_callback handler;
    void *arg;
};
# 39 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_irq.h"
void qcc74x_irq_initialize(void);






uintptr_t qcc74x_irq_save(void);






void qcc74x_irq_restore(uintptr_t flags);
# 63 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_irq.h"
int qcc74x_irq_attach(int irq, irq_callback isr, void *arg);







int qcc74x_irq_detach(int irq);






void qcc74x_irq_enable(int irq);






void qcc74x_irq_disable(int irq);






void qcc74x_irq_set_pending(int irq);






void qcc74x_irq_clear_pending(int irq);






void qcc74x_irq_set_nlbits(uint8_t nlbits);
# 115 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_irq.h"
void qcc74x_irq_set_priority(int irq, uint8_t preemptprio, uint8_t subprio);
# 18 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_l1c.h" 1
# 26 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_l1c.h"
void qcc74x_l1c_icache_enable(void);





void qcc74x_l1c_icache_disable(void);





void qcc74x_l1c_icache_invalid_all(void);





void qcc74x_l1c_dcache_enable(void);





void qcc74x_l1c_dcache_disable(void);





void qcc74x_l1c_dcache_clean_all(void);





void qcc74x_l1c_dcache_invalidate_all(void);





void qcc74x_l1c_dcache_clean_invalidate_all(void);







void qcc74x_l1c_dcache_clean_range(void *addr, uint32_t size);







void qcc74x_l1c_dcache_invalidate_range(void *addr, uint32_t size);







void qcc74x_l1c_dcache_clean_invalidate_range(void *addr, uint32_t size);

void qcc74x_l1c_hit_count_get(uint32_t *hit_count_low, uint32_t *hit_count_high);
uint32_t qcc74x_l1c_miss_count_get(void);
void qcc74x_l1c_cache_write_set(uint8_t wt_en, uint8_t wb_en, uint8_t wa_en);
# 19 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 103 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h"
struct qcc74x_device_s {
    const char *name;
    uint32_t reg_base;
    uint8_t irq_num;
    uint8_t idx;
    uint8_t sub_idx;
    uint8_t dev_type;
    void *user_data;
};
# 123 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h"
struct qcc74x_device_s *qcc74x_device_get_by_name(const char *name);







void qcc74x_device_set_userdata(struct qcc74x_device_s *device, void *user_data);
# 5 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h" 1
# 27 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
typedef struct
{
    char *name;
    uint16_t en_addr;
    uint16_t parity_addr;
    uint16_t value_addr;
    uint16_t value_len;
} qcc74x_ef_ctrl_com_trim_cfg_t;




typedef struct
{
    uint8_t en;
    uint8_t parity;
    uint8_t empty;
    uint8_t len;
    uint32_t value;
} qcc74x_ef_ctrl_com_trim_t;




typedef struct
{
    uint16_t pd_1st;
    uint16_t pd_cs_s;
    uint16_t cs;
    uint16_t rd_adr;
    uint16_t rd_dat;
    uint16_t rd_dmy;
    uint16_t pd_cs_h;
    uint16_t ps_cs;
    uint16_t wr_adr;
    uint16_t pp;
    uint16_t pi;
} qcc74x_ef_ctrl_para_t;







uint32_t qcc74x_ef_ctrl_get_common_trim_list(const qcc74x_ef_ctrl_com_trim_cfg_t **trim_list);







int qcc74x_ef_ctrl_autoload_done(struct qcc74x_device_s *dev);







int qcc74x_ef_ctrl_set_para(qcc74x_ef_ctrl_para_t *para);
# 99 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
void qcc74x_ef_ctrl_write_direct(struct qcc74x_device_s *dev, uint32_t offset, uint32_t *pword, uint32_t count, uint8_t program);
# 110 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
void qcc74x_ef_ctrl_read_direct(struct qcc74x_device_s *dev, uint32_t offset, uint32_t *pword, uint32_t count, uint8_t reload);
# 120 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
void qcc74x_ef_ctrl_read_common_trim(struct qcc74x_device_s *dev, char *name, qcc74x_ef_ctrl_com_trim_t *trim, uint8_t reload);
# 130 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
void qcc74x_ef_ctrl_write_common_trim(struct qcc74x_device_s *dev, char *name, uint32_t value, uint8_t program);
# 140 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
uint8_t qcc74x_ef_ctrl_is_all_bits_zero(uint32_t val, uint8_t start, uint8_t len);







uint32_t qcc74x_ef_ctrl_get_byte_zero_cnt(uint8_t val);
# 157 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
uint8_t qcc74x_ef_ctrl_get_trim_parity(uint32_t val, uint8_t len);
# 167 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
int qcc74x_ef_ctrl_busy(struct qcc74x_device_s *dev);
# 6 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h" 2




typedef struct
{
    uint8_t package;
    uint8_t flash_info;




    uint8_t psram_info;




    uint8_t version;


    uint16_t process_corner;

    const char *package_name;
    const char *flash_info_name;


    const char *psram_info_name;


    char process_corner_name[16];

} qcc74x_efuse_device_info_type;
# 51 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_get_chipid(uint8_t chipid[8]);
# 61 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
void qcc74x_efuse_get_device_info(qcc74x_efuse_device_info_type *device_info);
# 73 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_read_mac_address(uint8_t mac[6], uint8_t reload);
# 84 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
uint8_t qcc74x_efuse_is_mac_address_slot_empty(uint8_t slot, uint8_t reload);
# 95 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_read_mac_address_opt(uint8_t slot, uint8_t mac[6], uint8_t reload);
# 105 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
float qcc74x_efuse_get_adc_trim(void);
# 115 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
uint32_t qcc74x_efuse_get_adc_tsen_trim(void);
# 126 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
void qcc74x_efuse_read_secure_boot(uint8_t *sign, uint8_t *aes);
# 137 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_enable_aes(uint8_t aes_type, uint8_t xts_mode);
# 148 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_rw_lock_aes_key(uint8_t key_index, uint8_t rd_lock, uint8_t wr_lock);
# 159 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_rw_lock_dbg_key(uint8_t rd_lock, uint8_t wr_lock);
# 169 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_write_lock_pk_hash(uint32_t pkhash_len);
# 179 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_write_lock_usb_pid_vid(void);
# 2 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_ef_cfg.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h" 1
# 5 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_ef_cfg.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_common.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/qcc743.h" 1
# 41 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/qcc743.h"
typedef enum {

    SSOFT_IRQn = 1,
    MSOFT_IRQn = 3,
    STIME_IRQn = 5,
    MTIME_IRQn = 7,
    SEXT_IRQn = 9,
    MEXT_IRQn = 11,
    CLIC_SOFT_PEND_IRQn = 12,





    BMX_MCU_BUS_ERR_IRQn = 16 + 0,
    BMX_MCU_TO_IRQn = 16 + 1,
    DBI_IRQn = 16 + 2,
    SDU_SOFT_RST_IRQn = 16 + 3,
    AUDIO_IRQn = 16 + 4,
    RF_TOP_INT0_IRQn = 16 + 5,
    RF_TOP_INT1_IRQn = 16 + 6,
    SDIO_IRQn = 16 + 7,
    WIFI_TBTT_SLEEP_IRQn = 16 + 8,
    SEC_ENG_ID1_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 9,
    SEC_ENG_ID0_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 10,
    SEC_ENG_ID1_CDET_IRQn = 16 + 11,
    SEC_ENG_ID0_CDET_IRQn = 16 + 12,
    SF_CTRL_ID1_IRQn = 16 + 13,
    SF_CTRL_ID0_IRQn = 16 + 14,
    DMA0_ALL_IRQn = 16 + 15,
    DVP2BUS_INT0_IRQn = 16 + 16,
    SDH_IRQn = 16 + 17,
    DVP2BUS_INT1_IRQn = 16 + 18,
    WIFI_TBTT_WAKEUP_IRQn = 16 + 19,
    IRRX_IRQn = 16 + 20,
    USB_IRQn = 16 + 21,
    AUPDM_IRQn = 16 + 22,
    MJPEG_IRQn = 16 + 23,
    EMAC_IRQn = 16 + 24,
    GPADC_DMA_IRQn = 16 + 25,
    EFUSE_IRQn = 16 + 26,
    SPI0_IRQn = 16 + 27,
    UART0_IRQn = 16 + 28,
    UART1_IRQn = 16 + 29,
    RESERVED01_IRQn = 16 + 30,
    GPIO_DMA_IRQn = 16 + 31,
    I2C0_IRQn = 16 + 32,
    PWM_IRQn = 16 + 33,
    RESERVED0_IRQn = 16 + 34,
    RESERVED1_IRQn = 16 + 35,
    TIMER0_CH0_IRQn = 16 + 36,
    TIMER0_CH1_IRQn = 16 + 37,
    TIMER0_WDT_IRQn = 16 + 38,
    I2C1_IRQn = 16 + 39,
    I2S_IRQn = 16 + 40,
    ANA_OCP_OUT_TO_CPU_0_IRQn = 16 + 41,
    ANA_OCP_OUT_TO_CPU_1_IRQn = 16 + 42,
    XTAL_RDY_SCAN_IRQn = 16 + 43,
    GPIO_INT0_IRQn = 16 + 44,
    DM_IRQn = 16 + 45,
    BT_IRQn = 16 + 46,
    M154_REQ_ACK_IRQn = 16 + 47,
    M154_INT_IRQn = 16 + 48,
    M154_AES_IRQn = 16 + 49,
    PDS_WAKEUP_IRQn = 16 + 50,
    HBN_OUT0_IRQn = 16 + 51,
    HBN_OUT1_IRQn = 16 + 52,
    BOD_IRQn = 16 + 53,
    WIFI_IRQn = 16 + 54,
    BZ_PHY_INT_IRQn = 16 + 55,
    BLE_IRQn = 16 + 56,
    MAC_INT_TIMER_IRQn = 16 + 57,
    MAC_INT_MISC_IRQn = 16 + 58,
    MAC_INT_RX_TRIGGER_IRQn = 16 + 59,
    MAC_INT_TX_TRIGGER_IRQn = 16 + 60,
    MAC_INT_GEN_IRQn = 16 + 61,
    MAC_INT_PROT_TRIGGER_IRQn = 16 + 62,
    WIFI_IPC_IRQn = 16 + 63,
    IRQn_LAST,
} IRQn_Type;
# 225 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/qcc743.h"
typedef enum {
    QCC74x_AHB_MASTER_CPU = 0x00,
    QCC74x_AHB_MASTER_SDU = 0x01,
    QCC74x_AHB_MASTER_SEC = 0x02,
    QCC74x_AHB_MASTER_DMA = 0x03,
    QCC74x_AHB_MASTER_CCI = 0x04,
    QCC74x_AHB_MASTER_WIFI_PLATFORM = 0x05,
    QCC74x_AHB_MASTER_WIFI_MAC_PHY = 0x06,
    QCC74x_AHB_MASTER_WIFI_PHY = 0x07,
    QCC74x_AHB_MASTER_MAX = 0x08,
} QCC74x_AHB_Master_Type;

typedef enum {
    QCC74x_AHB_SLAVE1_GLB = 0x00,
    QCC74x_AHB_SLAVE1_RF_TOP = 0x01,
    QCC74x_AHB_SLAVE1_GPIP = 0x02,
    QCC74x_AHB_SLAVE1_SEC_DBG = 0x03,
    QCC74x_AHB_SLAVE1_SEC_ENG = 0x04,
    QCC74x_AHB_SLAVE1_TZ = 0x05,
    QCC74x_AHB_SLAVE1_RSVD6 = 0x06,
    QCC74x_AHB_SLAVE1_EF_CTRL = 0x07,
    QCC74x_AHB_SLAVE1_CCI = 0x08,
    QCC74x_AHB_SLAVE1_L1C = 0x09,
    QCC74x_AHB_SLAVE1_RSVD10 = 0x0A,
    QCC74x_AHB_SLAVE1_SF_CTRL = 0x0B,
    QCC74x_AHB_SLAVE1_DMA = 0x0C,
    QCC74x_AHB_SLAVE1_SDU = 0x0D,
    QCC74x_AHB_SLAVE1_PDS = 0x0E,
    QCC74x_AHB_SLAVE1_RSVD15 = 0x0F,
    QCC74x_AHB_SLAVE1_UART0 = 0x10,
    QCC74x_AHB_SLAVE1_UART1 = 0x11,
    QCC74x_AHB_SLAVE1_SPI = 0x12,
    QCC74x_AHB_SLAVE1_I2C = 0x13,
    QCC74x_AHB_SLAVE1_PWM = 0x14,
    QCC74x_AHB_SLAVE1_TIMER = 0x15,
    QCC74x_AHB_SLAVE1_IRR = 0x16,
    QCC74x_AHB_SLAVE1_CKS = 0x17,
    QCC74x_AHB_SLAVE1_QDEC = 0x18,
    QCC74x_AHB_SLAVE1_KYS = 0x19,
    QCC74x_AHB_SLAVE1_UART2 = 0x1A,
    QCC74x_AHB_SLAVE1_RSVD27 = 0x1B,
    QCC74x_AHB_SLAVE1_RSVD28 = 0x1C,
    QCC74x_AHB_SLAVE1_RSVD29 = 0x1D,
    QCC74x_AHB_SLAVE1_RSVD30 = 0x1E,
    QCC74x_AHB_SLAVE1_RSVD31 = 0x1F,
    QCC74x_AHB_SLAVE1_MAX = 0x20,
    QCC74x_AHB_SLAVE1_GPADC = 0x21,
    QCC74x_AHB_SLAVE1_GPDAC = 0x22,
    QCC74x_AHB_SLAVE1_I2S = 0x23,
    QCC74x_AHB_SLAVE1_CAM = 0x24,
} QCC74x_AHB_Slave1_Type;

typedef enum {
    QCC74x_AHB_SLAVE2_RSVD0 = 0x00,
    QCC74x_AHB_SLAVE2_RSVD1 = 0x01,
    QCC74x_AHB_SLAVE2_RSVD2 = 0x02,
    QCC74x_AHB_SLAVE2_RSVD3 = 0x03,
    QCC74x_AHB_SLAVE2_WIFI = 0x04,
    QCC74x_AHB_SLAVE2_RSVD5 = 0x05,
    QCC74x_AHB_SLAVE2_RSVD6 = 0x06,
    QCC74x_AHB_SLAVE2_RSVD7 = 0x07,
    QCC74x_AHB_SLAVE2_BT_BLE = 0x08,
    QCC74x_AHB_SLAVE2_M154 = 0x09,
    QCC74x_AHB_SLAVE2_BT_BLE2 = 0x0A,
    QCC74x_AHB_SLAVE2_M1542 = 0x0B,
    QCC74x_AHB_SLAVE2_RSVD12 = 0x0C,
    QCC74x_AHB_SLAVE2_RSVD13 = 0x0D,
    QCC74x_AHB_SLAVE2_RSVD14 = 0x0E,
    QCC74x_AHB_SLAVE2_RSVD15 = 0x0F,
    QCC74x_AHB_SLAVE2_EXT_EMI_MISC = 0x10,
    QCC74x_AHB_SLAVE2_EXT_PSRAM0_CTRL = 0x11,
    QCC74x_AHB_SLAVE2_EXT_PSRAM1_CTRL = 0x12,
    QCC74x_AHB_SLAVE2_EXT_USB = 0x13,
    QCC74x_AHB_SLAVE2_EXT_MIX2 = 0x14,
    QCC74x_AHB_SLAVE2_EXT_AUDIO = 0x15,
    QCC74x_AHB_SLAVE2_EXT_SDH = 0x16,
    QCC74x_AHB_SLAVE2_EXT_EMAC = 0x17,
    QCC74x_AHB_SLAVE2_EXT_DMA2 = 0x18,
    QCC74x_AHB_SLAVE2_EXT_RSVD25 = 0x19,
    QCC74x_AHB_SLAVE2_EXT_RSVD26 = 0x1A,
    QCC74x_AHB_SLAVE2_EXT_RSVD27 = 0x1B,
    QCC74x_AHB_SLAVE2_MAX = 0x1C,
} QCC74x_AHB_Slave2_Type;

typedef enum {
    QCC74x_AHB_SEC_ENG_AES0 = 0,
    QCC74x_AHB_SEC_ENG_AES1,
    QCC74x_AHB_SEC_ENG_SHA0,
    QCC74x_AHB_SEC_ENG_SHA1,
} QCC74x_AHB_Sec_Eng_Type;

typedef enum {
    QCC74x_AHB_DMA0_CH0 = 0,
    QCC74x_AHB_DMA0_CH1,
    QCC74x_AHB_DMA0_CH2,
    QCC74x_AHB_DMA0_CH3,
    QCC74x_AHB_DMA0_CH4,
    QCC74x_AHB_DMA0_CH5,
    QCC74x_AHB_DMA0_CH6,
    QCC74x_AHB_DMA0_CH7,
} QCC74x_AHB_DMA0_CHNL_Type;
# 335 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/qcc743.h"
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_core.h" 1
# 37 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_core.h"
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h" 1
# 84 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h" 1
# 43 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline void __enable_irq(void)
{
    __asm volatile("csrs mstatus, 8");
}






__attribute__((always_inline)) static inline void __disable_irq(void)
{
    __asm volatile("csrc mstatus, 8");
}






__attribute__((always_inline)) static inline uint32_t __get_MXSTATUS(void)
{
    uint32_t result;

    __asm volatile("csrr %0, 0x7c0"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MXSTATUS(uint32_t mxstatus)
{
    __asm volatile("csrw 0x7c0, %0"
                   :
                   : "r"(mxstatus));
}






__attribute__((always_inline)) static inline uint32_t __get_MEXSTATUS(void)
{
    uint32_t result;

    __asm volatile("csrr %0, 0x7E1;"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MEXSTATUS(uint32_t mexstatus)
{
    __asm volatile("csrw 0x7E1, %0"
                   :
                   : "r"(mexstatus));
}






__attribute__((always_inline)) static inline uint32_t __get_MRADDR(void)
{
    uint32_t result;

    __asm volatile("csrr %0, 0x7E0"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_FXCR(void)
{
    uint32_t result;

    __asm volatile("csrr %0, fxcr"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_FXCR(uint32_t fxcr)
{
    __asm volatile("csrw fxcr, %0"
                   :
                   : "r"(fxcr));
}






__attribute__((always_inline)) static inline uint32_t __get_MSTATUS(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mstatus"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MSTATUS(uint32_t mstatus)
{
    __asm volatile("csrw mstatus, %0"
                   :
                   : "r"(mstatus));
}






__attribute__((always_inline)) static inline uint32_t __get_MHCR(void)
{
    uint32_t result;

    __asm volatile("csrr %0, 0x7c1"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MHCR(uint32_t mhcr)
{
    __asm volatile("csrw 0x7c1, %0"
                   :
                   : "r"(mhcr));
}






__attribute__((always_inline)) static inline uint32_t __get_MHINT(void)
{
    uint32_t result;

    __asm volatile("csrr %0, 0x7c5"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MHINT(uint32_t mhint)
{
    __asm volatile("csrw 0x7c5, %0"
                   :
                   : "r"(mhint));
}






__attribute__((always_inline)) static inline uint32_t __get_MISA(void)
{
    uint32_t result;

    __asm volatile("csrr %0, misa"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MISA(uint32_t misa)
{
    __asm volatile("csrw misa, %0"
                   :
                   : "r"(misa));
}






__attribute__((always_inline)) static inline uint32_t __get_MIE(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mie"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MIE(uint32_t mie)
{
    __asm volatile("csrw mie, %0"
                   :
                   : "r"(mie));
}






__attribute__((always_inline)) static inline uint32_t __get_MTVEC(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mtvec"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MTVEC(uint32_t mtvec)
{
    __asm volatile("csrw mtvec, %0"
                   :
                   : "r"(mtvec));
}






__attribute__((always_inline)) static inline void __set_MTVT(uint32_t mtvt)
{
    __asm volatile("csrw mtvt, %0"
                   :
                   : "r"(mtvt));
}






__attribute__((always_inline)) static inline uint32_t __get_MTVT(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mtvt"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_SP(void)
{
    uint32_t result;

    __asm volatile("mv %0, sp"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_SP(uint32_t sp)
{
    __asm volatile("mv sp, %0"
                   :
                   : "r"(sp)
                   : "sp");
}






__attribute__((always_inline)) static inline uint32_t __get_MSCRATCH(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mscratch"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MSCRATCH(uint32_t mscratch)
{
    __asm volatile("csrw mscratch, %0"
                   :
                   : "r"(mscratch));
}






__attribute__((always_inline)) static inline uint32_t __get_MEPC(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mepc"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MEPC(uint32_t mepc)
{
    __asm volatile("csrw mepc, %0"
                   :
                   : "r"(mepc));
}






__attribute__((always_inline)) static inline uint32_t __get_MCAUSE(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mcause"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MNXTI(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mnxti"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MNXTI(uint32_t mnxti)
{
    __asm volatile("csrw mnxti, %0"
                   :
                   : "r"(mnxti));
}






__attribute__((always_inline)) static inline uint32_t __get_MINTSTATUS(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mintstatus"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MTVAL(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mtval"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MIP(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mip"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MIP(uint32_t mip)
{
    __asm volatile("csrw mip, %0"
                   :
                   : "r"(mip));
}






__attribute__((always_inline)) static inline uint32_t __get_MCYCLE(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mcycle"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MCYCLEH(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mcycleh"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MINSTRET(void)
{
    uint32_t result;

    __asm volatile("csrr %0, minstret"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MINSTRETH(void)
{
    uint32_t result;

    __asm volatile("csrr %0, minstreth"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MVENDORID(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mvendorid"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MARCHID(void)
{
    uint32_t result;

    __asm volatile("csrr %0, marchid"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MIMPID(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mimpid"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MHARTID(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mhartid"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_PMPCFG0(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpcfg0"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPCFG1(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpcfg1"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPCFG2(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpcfg2"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPCFG3(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpcfg3"
                   : "=r"(result));
    return (result);
}







static inline uint8_t __get_PMPxCFG(uint32_t idx)
{
    uint32_t pmpcfgx = 0;

    if (idx < 4) {
        pmpcfgx = __get_PMPCFG0();
    } else if (idx >= 4 && idx < 8) {
        idx -= 4;
        pmpcfgx = __get_PMPCFG1();
    } else if (idx >= 8 && idx < 12) {
        idx -= 8;
        pmpcfgx = __get_PMPCFG2();
    } else if (idx >= 12 && idx < 16) {
        idx -= 12;
        pmpcfgx = __get_PMPCFG3();
    } else {
        return 0;
    }

    return (uint8_t)((pmpcfgx & (0xFF << (idx << 3))) >> (idx << 3));
}






__attribute__((always_inline)) static inline void __set_PMPCFG0(uint32_t pmpcfg)
{
    __asm volatile("csrw pmpcfg0, %0"
                   :
                   : "r"(pmpcfg));
}

__attribute__((always_inline)) static inline void __set_PMPCFG1(uint32_t pmpcfg)
{
    __asm volatile("csrw pmpcfg1, %0"
                   :
                   : "r"(pmpcfg));
}

__attribute__((always_inline)) static inline void __set_PMPCFG2(uint32_t pmpcfg)
{
    __asm volatile("csrw pmpcfg2, %0"
                   :
                   : "r"(pmpcfg));
}

__attribute__((always_inline)) static inline void __set_PMPCFG3(uint32_t pmpcfg)
{
    __asm volatile("csrw pmpcfg3, %0"
                   :
                   : "r"(pmpcfg));
}







static inline void __set_PMPxCFG(uint32_t idx, uint8_t pmpxcfg)
{
    uint32_t pmpcfgx = 0;

    if (idx < 4) {
        pmpcfgx = __get_PMPCFG0();
        pmpcfgx = (pmpcfgx & ~(0xFF << (idx << 3))) | (pmpxcfg << (idx << 3));
        __set_PMPCFG0(pmpcfgx);
    } else if (idx >= 4 && idx < 8) {
        idx -= 4;
        pmpcfgx = __get_PMPCFG1();
        pmpcfgx = (pmpcfgx & ~(0xFF << (idx << 3))) | (pmpxcfg << (idx << 3));
        __set_PMPCFG1(pmpcfgx);
    } else if (idx >= 8 && idx < 12) {
        idx -= 8;
        pmpcfgx = __get_PMPCFG2();
        pmpcfgx = (pmpcfgx & ~(0xFF << (idx << 3))) | (pmpxcfg << (idx << 3));
        __set_PMPCFG2(pmpcfgx);
    } else if (idx >= 12 && idx < 16) {
        idx -= 12;
        pmpcfgx = __get_PMPCFG3();
        pmpcfgx = (pmpcfgx & ~(0xFF << (idx << 3))) | (pmpxcfg << (idx << 3));
        __set_PMPCFG3(pmpcfgx);
    } else {
        return;
    }
}






__attribute__((always_inline)) static inline uint32_t __get_PMPADDR0(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr0"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR1(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr1"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR2(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr2"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR3(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr3"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR4(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr4"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR5(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr5"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR6(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr6"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR7(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr7"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR8(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr8"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR9(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr9"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR10(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr10"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR11(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr11"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR12(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr12"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR13(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr13"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR14(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr14"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR15(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr15"
                   : "=r"(result));
    return (result);
}







static inline uint32_t __get_PMPADDRx(uint32_t idx)
{
    switch (idx) {
        case 0:
            return __get_PMPADDR0();

        case 1:
            return __get_PMPADDR1();

        case 2:
            return __get_PMPADDR2();

        case 3:
            return __get_PMPADDR3();

        case 4:
            return __get_PMPADDR4();

        case 5:
            return __get_PMPADDR5();

        case 6:
            return __get_PMPADDR6();

        case 7:
            return __get_PMPADDR7();

        case 8:
            return __get_PMPADDR8();

        case 9:
            return __get_PMPADDR9();

        case 10:
            return __get_PMPADDR10();

        case 11:
            return __get_PMPADDR11();

        case 12:
            return __get_PMPADDR12();

        case 13:
            return __get_PMPADDR13();

        case 14:
            return __get_PMPADDR14();

        case 15:
            return __get_PMPADDR15();

        default:
            return 0;
    }
}






__attribute__((always_inline)) static inline void __set_PMPADDR0(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr0, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR1(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr1, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR2(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr2, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR3(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr3, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR4(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr4, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR5(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr5, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR6(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr6, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR7(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr7, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR8(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr8, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR9(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr9, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR10(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr10, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR11(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr11, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR12(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr12, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR13(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr13, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR14(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr14, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR15(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr15, %0"
                   :
                   : "r"(pmpaddr));
}







static inline void __set_PMPADDRx(uint32_t idx, uint32_t pmpaddr)
{
    switch (idx) {
        case 0:
            __set_PMPADDR0(pmpaddr);
            break;

        case 1:
            __set_PMPADDR1(pmpaddr);
            break;

        case 2:
            __set_PMPADDR2(pmpaddr);
            break;

        case 3:
            __set_PMPADDR3(pmpaddr);
            break;

        case 4:
            __set_PMPADDR4(pmpaddr);
            break;

        case 5:
            __set_PMPADDR5(pmpaddr);
            break;

        case 6:
            __set_PMPADDR6(pmpaddr);
            break;

        case 7:
            __set_PMPADDR7(pmpaddr);
            break;

        case 8:
            __set_PMPADDR8(pmpaddr);
            break;

        case 9:
            __set_PMPADDR9(pmpaddr);
            break;

        case 10:
            __set_PMPADDR10(pmpaddr);
            break;

        case 11:
            __set_PMPADDR11(pmpaddr);
            break;

        case 12:
            __set_PMPADDR12(pmpaddr);
            break;

        case 13:
            __set_PMPADDR13(pmpaddr);
            break;

        case 14:
            __set_PMPADDR14(pmpaddr);
            break;

        case 15:
            __set_PMPADDR15(pmpaddr);
            break;

        default:
            return;
    }
}






__attribute__((always_inline)) static inline void __enable_excp_irq(void)
{
    __enable_irq();
}






__attribute__((always_inline)) static inline void __disable_excp_irq(void)
{
    __disable_irq();
}
# 1186 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline void __NOP(void)
{
    __asm volatile("nop");
}





__attribute__((always_inline)) static inline void __NOP_BARRIER(void)
{
    __asm volatile("nop" ::
                       : "memory");
}





__attribute__((always_inline)) static inline void __COMPILE_BARRIER(void)
{
    __asm volatile("" ::
                       : "memory");
}





__attribute__((always_inline)) static inline void __WFI(void)
{
    __asm volatile("wfi");
}





__attribute__((always_inline)) static inline void __WAIT(void)
{
    __asm volatile("wfi");
}





__attribute__((always_inline)) static inline void __DOZE(void)
{
    __asm volatile("wfi");
}





__attribute__((always_inline)) static inline void __STOP(void)
{
    __asm volatile("wfi");
}







__attribute__((always_inline)) static inline void __ISB(void)
{

    __asm__ volatile (
        ".word 0x0000100f\n"
    );
}






__attribute__((always_inline)) static inline void __DSB(void)
{

    __asm__ volatile (
        ".word 0x0ff0000f\n"
    );
}





__attribute__((always_inline)) static inline void __ICACHE_IALL(void)
{

    __asm__ volatile (
        ".word 0x0100000b\n"
    );
}






__attribute__((always_inline)) static inline void __ICACHE_IPA(uint32_t addr)
{
    __asm volatile("icache.ipa %0"
                   :
                   : "r"(addr));
}





__attribute__((always_inline)) static inline void __DCACHE_IALL(void)
{

    __asm__ volatile (
        ".word 0x0020000b\n"
    );
}





__attribute__((always_inline)) static inline void __DCACHE_CALL(void)
{

    __asm__ volatile (
        ".word 0x0010000b\n"
    );
}





__attribute__((always_inline)) static inline void __DCACHE_CIALL(void)
{

    __asm__ volatile (
        ".word 0x0030000b\n"
    );
}

__attribute__((always_inline)) static inline void __CUSTOM_DCACHE_IPA(uint32_t addr)
{
    __asm__ volatile (
        "mv a0, %0\n\t"
        ".word 0x02a5000b\n\t"
        :
        : "r" (addr)
        : "a0", "memory"
    );
}





__attribute__((always_inline)) static inline void __DCACHE_IPA(uint32_t addr)
{



    __CUSTOM_DCACHE_IPA(addr);
}

__attribute__((always_inline)) static inline void __CUSTOM_DCACHE_CPA(uint32_t addr)
{
    __asm__ volatile (
        "mv a0, %0\n\t"
        ".word 0x0295000b\n\t"
        :
        : "r" (addr)
        : "a0", "memory"
    );
}





__attribute__((always_inline)) static inline void __DCACHE_CPA(uint32_t addr)
{



    __CUSTOM_DCACHE_CPA(addr);
}

__attribute__((always_inline)) static inline void __CUSTOM_DCACHE_CIPA(uint32_t addr)
{
    __asm__ volatile (
        "mv a0, %0\n\t"
        ".word 0x02b5000b\n\t"
        :
        : "r" (addr)
        : "a0", "memory"
    );
}





__attribute__((always_inline)) static inline void __DCACHE_CIPA(uint32_t addr)
{



    __CUSTOM_DCACHE_CIPA(addr);
}






__attribute__((always_inline)) static inline void __DMB(void)
{

    __asm__ volatile (
        ".word 0x0ff0000f\n"
    );
}







__attribute__((always_inline)) static inline uint32_t __REV(uint32_t value)
{
    return __builtin_bswap32(value);
}







__attribute__((always_inline)) static inline uint32_t __REV16(uint32_t value)
{
    uint32_t result;

    result = ((value & 0xFF000000) >> 8) | ((value & 0x00FF0000) << 8) |
             ((value & 0x0000FF00) >> 8) | ((value & 0x000000FF) << 8);

    return (result);
}







__attribute__((always_inline)) static inline int32_t __REVSH(int32_t value)
{
    return (short)(((value & 0xFF00) >> 8) | ((value & 0x00FF) << 8));
}
# 1461 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{
    return (op1 >> op2) | (op1 << (32U - op2));
}






__attribute__((always_inline)) static inline void __BKPT(void)
{
    __asm volatile("ebreak");
}







__attribute__((always_inline)) static inline uint32_t __RBIT(uint32_t value)
{
    uint32_t result;

    int32_t s = 4 * 8 - 1;

    result = value;

    for (value >>= 1U; value; value >>= 1U) {
        result <<= 1U;
        result |= value & 1U;
        s--;
    }

    result <<= s;

    return (result);
}
# 1510 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __CLZ(uint32_t in)
{
    uint32_t result;

    __asm volatile("ff1 %0, %1"
                   : "=r"(result)
                   : "r"(in));
    return (result);
}







__attribute__((always_inline)) static inline int32_t __SSAT(int32_t x, uint32_t y)
{
    int32_t posMax, negMin;
    uint32_t i;

    posMax = 1;

    for (i = 0; i < (y - 1); i++) {
        posMax = posMax * 2;
    }

    if (x > 0) {
        posMax = (posMax - 1);

        if (x > posMax) {
            x = posMax;
        }


    } else {
        negMin = -posMax;

        if (x < negMin) {
            x = negMin;
        }


    }

    return (x);
}
# 1565 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAT(uint32_t value, uint32_t sat)
{
    uint32_t result;

    if ((((0xFFFFFFFF >> sat) << sat) & value) != 0) {
        result = 0xFFFFFFFF >> (32 - sat);
    } else {
        result = value;
    }

    return (result);
}
# 1585 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __IUSAT(uint32_t value, uint32_t sat)
{
    uint32_t result;

    if (value & 0x80000000)
    {
        result = 0;
    } else if ((((0xFFFFFFFF >> sat) << sat) & value) != 0) {
        result = 0xFFFFFFFF >> (32 - sat);
    } else {
        result = value;
    }

    return (result);
}
# 1609 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __RRX(uint32_t op1)
{
    return 0;
}







__attribute__((always_inline)) static inline uint8_t __LDRBT(volatile uint8_t *addr)
{
    uint32_t result;

    __asm volatile("lb %0, 0(%1)"
                   : "=r"(result)
                   : "r"(addr));

    return ((uint8_t)result);
}







__attribute__((always_inline)) static inline uint16_t __LDRHT(volatile uint16_t *addr)
{
    uint32_t result;

    __asm volatile("lh %0, 0(%1)"
                   : "=r"(result)
                   : "r"(addr));

    return ((uint16_t)result);
}







__attribute__((always_inline)) static inline uint32_t __LDRT(volatile uint32_t *addr)
{
    uint32_t result;

    __asm volatile("lw %0, 0(%1)"
                   : "=r"(result)
                   : "r"(addr));

    return (result);
}







__attribute__((always_inline)) static inline void __STRBT(uint8_t value, volatile uint8_t *addr)
{
    __asm volatile("sb %1, 0(%0)" ::"r"(addr), "r"((uint32_t)value)
                   : "memory");
}







__attribute__((always_inline)) static inline void __STRHT(uint16_t value, volatile uint16_t *addr)
{
    __asm volatile("sh %1, 0(%0)" ::"r"(addr), "r"((uint32_t)value)
                   : "memory");
}







__attribute__((always_inline)) static inline void __STRT(uint32_t value, volatile uint32_t *addr)
{
    __asm volatile("sw %1, 0(%0)" ::"r"(addr), "r"(value)
                   : "memory");
}
# 1724 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __PKHBT(uint32_t val1, uint32_t val2, uint32_t val3)
{
    return ((((int32_t)(val1) << 0) & (int32_t)0x0000FFFF) | (((int32_t)(val2) << val3) & (int32_t)0xFFFF0000));
}
# 1742 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __PKHTB(uint32_t val1, uint32_t val2, uint32_t val3)
{
    return ((((int32_t)(val1) << 0) & (int32_t)0xFFFF0000) | (((int32_t)(val2) >> val3) & (int32_t)0x0000FFFF));
}
# 1758 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSAT16(int32_t x, const uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __SSAT((((int32_t)x << 16) >> 16), y) & (int32_t)0x0000FFFF;
    s = __SSAT((((int32_t)x) >> 16), y) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1779 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAT16(uint32_t x, const uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __IUSAT(((x << 16) >> 16), y) & 0x0000FFFF;
    s = __IUSAT(((x) >> 16), y) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1806 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __SSAT(((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
    s = __SSAT(((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
    t = __SSAT(((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF;
    u = __SSAT(((((int32_t)x) >> 24) + (((int32_t)y) >> 24)), 8) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1835 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __IUSAT((((x << 24) >> 24) + ((y << 24) >> 24)), 8) & 0x000000FF;
    s = __IUSAT((((x << 16) >> 24) + ((y << 16) >> 24)), 8) & 0x000000FF;
    t = __IUSAT((((x << 8) >> 24) + ((y << 8) >> 24)), 8) & 0x000000FF;
    u = __IUSAT((((x) >> 24) + ((y) >> 24)), 8) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1862 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)) & (int32_t)0x000000FF;
    s = ((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)) & (int32_t)0x000000FF;
    t = ((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)) & (int32_t)0x000000FF;
    u = ((((int32_t)x) >> 24) + (((int32_t)y) >> 24)) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1889 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) + ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) + ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) + ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) + ((y) >> 24)) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1918 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __SSAT(((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
    s = __SSAT(((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
    t = __SSAT(((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF;
    u = __SSAT(((((int32_t)x) >> 24) - (((int32_t)y) >> 24)), 8) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1947 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __IUSAT((((x << 24) >> 24) - ((y << 24) >> 24)), 8) & 0x000000FF;
    s = __IUSAT((((x << 16) >> 24) - ((y << 16) >> 24)), 8) & 0x000000FF;
    t = __IUSAT((((x << 8) >> 24) - ((y << 8) >> 24)), 8) & 0x000000FF;
    u = __IUSAT((((x) >> 24) - ((y) >> 24)), 8) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1974 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)) & (int32_t)0x000000FF;
    s = ((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)) & (int32_t)0x000000FF;
    t = ((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)) & (int32_t)0x000000FF;
    u = ((((int32_t)x) >> 24) - (((int32_t)y) >> 24)) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 2001 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) - ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) - ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) - ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) - ((y) >> 24)) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 2031 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) - ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) - ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) - ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) - ((y) >> 24)) & 0x000000FF;

    return (u + t + s + r);
}
# 2094 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __SSAT(((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) + (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2117 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __IUSAT((((x << 16) >> 16) + ((y << 16) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) + ((y) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2138 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = ((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) + (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2159 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = (((x << 16) >> 16) + ((y << 16) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) + ((y) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2180 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHADD16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) + (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2201 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHADD16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) + ((y << 16) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) + ((y) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2226 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)) >> 1) & (int32_t)0x000000FF;
    s = (((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)) >> 1) & (int32_t)0x000000FF;
    t = (((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)) >> 1) & (int32_t)0x000000FF;
    u = (((((int32_t)x) >> 24) + (((int32_t)y) >> 24)) >> 1) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 2253 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((x << 24) >> 24) + ((y << 24) >> 24)) >> 1) & 0x000000FF;
    s = ((((x << 16) >> 24) + ((y << 16) >> 24)) >> 1) & 0x000000FF;
    t = ((((x << 8) >> 24) + ((y << 8) >> 24)) >> 1) & 0x000000FF;
    u = ((((x) >> 24) + ((y) >> 24)) >> 1) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 2278 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) - (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2301 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) - ((y << 16) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) - ((y) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2324 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) - (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2347 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) - ((y << 16) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) - ((y) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2368 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) - (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2389 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) - ((y << 16) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) - ((y) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2414 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)) >> 1) & (int32_t)0x000000FF;
    s = (((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)) >> 1) & (int32_t)0x000000FF;
    t = (((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)) >> 1) & (int32_t)0x000000FF;
    u = (((((int32_t)x) >> 24) - (((int32_t)y) >> 24)) >> 1) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 2441 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((x << 24) >> 24) - ((y << 24) >> 24)) >> 1) & 0x000000FF;
    s = ((((x << 16) >> 24) - ((y << 16) >> 24)) >> 1) & 0x000000FF;
    t = ((((x << 8) >> 24) - ((y << 8) >> 24)) >> 1) & 0x000000FF;
    u = ((((x) >> 24) - ((y) >> 24)) >> 1) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 2471 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2499 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) - ((y) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) + ((y << 16) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2525 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2551 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) - ((y) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) + ((y << 16) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2575 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2601 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) - ((y) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) + ((y << 16) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2629 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2657 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) + ((y) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) - ((y << 16) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2683 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) + ((y) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) - ((y << 16) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2709 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2733 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2759 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) + ((y) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) - ((y << 16) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2782 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUSDX(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16))));
}
# 2800 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUADX(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16))));
}
# 2815 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline int32_t __QADD(int32_t x, int32_t y)
{
    int32_t result;

    if (y >= 0) {
        if ((int32_t)((uint32_t)x + (uint32_t)y) >= x) {
            result = x + y;
        } else {
            result = 0x7FFFFFFF;
        }
    } else {
        if ((int32_t)((uint32_t)x + (uint32_t)y) < x) {
            result = x + y;
        } else {
            result = 0x80000000;
        }
    }

    return result;
}
# 2845 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline int32_t __QSUB(int32_t x, int32_t y)
{
    int64_t tmp;
    int32_t result;

    tmp = (int64_t)x - (int64_t)y;

    if (tmp > 0x7fffffff) {
        tmp = 0x7fffffff;
    } else if (tmp < (-2147483647 - 1)) {
        tmp = -2147483647 - 1;
    }

    result = tmp;
    return result;
}
# 2875 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLAD(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((int32_t)sum))));
}
# 2896 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLADX(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((int32_t)sum))));
}
# 2917 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLSD(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((int32_t)sum))));
}
# 2937 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLSDX(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((int32_t)sum))));
}
# 2960 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLALD(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((uint64_t)sum))));
}
# 2984 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLALDX(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((uint64_t)sum))));
}
# 3007 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLSLD(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((uint64_t)sum))));
}
# 3029 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLSLDX(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((uint64_t)sum))));
}
# 3048 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMMLA(int32_t x, int32_t y, int32_t sum)
{
    return (uint32_t)((int32_t)((int64_t)((int64_t)x * (int64_t)y) >> 32) + sum);
}
# 3064 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUAD(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16))));
}
# 3082 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUSD(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16))));
}
# 3100 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SXTAB16(uint32_t x, uint32_t y)
{
    return ((uint32_t)((((((int32_t)y << 24) >> 24) + (((int32_t)x << 16) >> 16)) & (int32_t)0x0000FFFF) |
                       (((((int32_t)y << 8) >> 8) + (((int32_t)x >> 16) << 16)) & (int32_t)0xFFFF0000)));
}
# 3118 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UXTAB16(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((y << 24) >> 24) + ((x << 16) >> 16)) & 0x0000FFFF) |
                       ((((y << 8) >> 8) + ((x >> 16) << 16)) & 0xFFFF0000)));
}
# 3135 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SXTB16(uint32_t x)
{
    return ((uint32_t)(((((int32_t)x << 24) >> 24) & (int32_t)0x0000FFFF) |
                       ((((int32_t)x << 8) >> 8) & (int32_t)0xFFFF0000)));
}
# 3152 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UXTB16(uint32_t x)
{
    return ((uint32_t)((((x << 24) >> 24) & 0x0000FFFF) |
                       (((x << 8) >> 8) & 0xFFFF0000)));
}
# 85 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h" 2
# 137 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
typedef struct
{
    volatile uint8_t IP;
    volatile uint8_t IE;
    volatile uint8_t ATTR;
    volatile uint8_t CTL;
} CLIC_INT_Control;

typedef struct
{
    volatile uint32_t CLICCFG : 8;
    volatile const uint32_t CLICINFO;
    volatile uint32_t MINTTHRESH;
    uint32_t RESERVED[1021];
    CLIC_INT_Control CLICINT[4096];
} CLIC_Type;
# 211 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
typedef enum {
    REGION_SIZE_4B = -1,
    REGION_SIZE_8B = 0,
    REGION_SIZE_16B = 1,
    REGION_SIZE_32B = 2,
    REGION_SIZE_64B = 3,
    REGION_SIZE_128B = 4,
    REGION_SIZE_256B = 5,
    REGION_SIZE_512B = 6,
    REGION_SIZE_1KB = 7,
    REGION_SIZE_2KB = 8,
    REGION_SIZE_4KB = 9,
    REGION_SIZE_8KB = 10,
    REGION_SIZE_16KB = 11,
    REGION_SIZE_32KB = 12,
    REGION_SIZE_64KB = 13,
    REGION_SIZE_128KB = 14,
    REGION_SIZE_256KB = 15,
    REGION_SIZE_512KB = 16,
    REGION_SIZE_1MB = 17,
    REGION_SIZE_2MB = 18,
    REGION_SIZE_4MB = 19,
    REGION_SIZE_8MB = 20,
    REGION_SIZE_16MB = 21,
    REGION_SIZE_32MB = 22,
    REGION_SIZE_64MB = 23,
    REGION_SIZE_128MB = 24,
    REGION_SIZE_256MB = 25,
    REGION_SIZE_512MB = 26,
    REGION_SIZE_1GB = 27,
    REGION_SIZE_2GB = 28,
    REGION_SIZE_4GB = 29,
    REGION_SIZE_8GB = 30,
    REGION_SIZE_16GB = 31
} region_size_e;

typedef enum {
    ADDRESS_MATCHING_TOR = 1,
    ADDRESS_MATCHING_NAPOT = 3
} address_matching_e;

typedef struct
{
    uint32_t r : 1;
    uint32_t w : 1;
    uint32_t x : 1;
    address_matching_e a : 2;
    uint32_t reserved : 2;
    uint32_t l : 1;
} mpu_region_attr_t;
# 313 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
typedef struct
{
    volatile uint32_t SYSMAPADDR0;
    volatile uint32_t SYSMAPCFG0;
    volatile uint32_t SYSMAPADDR1;
    volatile uint32_t SYSMAPCFG1;
    volatile uint32_t SYSMAPADDR2;
    volatile uint32_t SYSMAPCFG2;
    volatile uint32_t SYSMAPADDR3;
    volatile uint32_t SYSMAPCFG3;
    volatile uint32_t SYSMAPADDR4;
    volatile uint32_t SYSMAPCFG4;
    volatile uint32_t SYSMAPADDR5;
    volatile uint32_t SYSMAPCFG5;
    volatile uint32_t SYSMAPADDR6;
    volatile uint32_t SYSMAPCFG6;
    volatile uint32_t SYSMAPADDR7;
    volatile uint32_t SYSMAPCFG7;
} SYSMAP_Type;
# 345 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
typedef struct
{
    volatile unsigned long long MTIMECMP;
    uint32_t RESERVED[8187];
    volatile const unsigned long long MTIME;
} CORET_Type;
# 364 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
typedef struct
{
    uint32_t RESERVED0[13U];
    volatile uint32_t HCR;
    volatile const uint32_t EHSR;
    uint32_t RESERVED1[6U];
    union {
        volatile const uint32_t DERJW;
        volatile uint32_t DERJR;
    };

} DCC_Type;
# 468 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline void csi_vic_enable_irq(int32_t IRQn)
{
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IE |= (0x1UL << 0U);
}






static inline void csi_vic_disable_irq(int32_t IRQn)
{
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IE &= ~(0x1UL << 0U);
}






static inline void csi_vic_enable_sirq(int32_t IRQn)
{
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IE |= ((0x1UL << 0U) | (0x1UL << 7U));
}






static inline void csi_vic_disable_sirq(int32_t IRQn)
{
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IE &= ~((0x1UL << 0U) | (0x1UL << 7U));
}
# 510 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_vic_get_enabled_irq(int32_t IRQn)
{
    return (uint32_t)(((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IE & (0x1UL << 0U));
}
# 522 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_vic_get_pending_irq(int32_t IRQn)
{
    return (uint32_t)(((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IP & (0x1UL << 0U));
}






static inline void csi_vic_set_pending_irq(int32_t IRQn)
{
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IP |= (0x1UL << 0U);
}






static inline void csi_vic_clear_pending_irq(int32_t IRQn)
{
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IP &= ~(0x1UL << 0U);
}
# 554 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline void csi_vic_set_prio(int32_t IRQn, uint32_t priority)
{
    uint8_t nlbits = (((CLIC_Type *)(0xE0800000UL))->CLICINFO & (0xFUL << 21U)) >> 21U;
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].CTL = (((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].CTL & (~(0xFUL << 4U))) | (priority << (8 - nlbits));
}
# 569 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_vic_get_prio(int32_t IRQn)
{
    uint8_t nlbits = (((CLIC_Type *)(0xE0800000UL))->CLICINFO & (0xFUL << 21U)) >> 21U;
    return ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].CTL >> (8 - nlbits);
}







static inline void csi_vic_set_vector(int32_t IRQn, uint32_t handler)
{
    if (IRQn >= 0 && IRQn < 1024) {
        uint32_t *vectors = (uint32_t *)__get_MTVT();
        vectors[IRQn] = handler;
    }
}






static inline uint32_t csi_vic_get_vector(int32_t IRQn)
{
    if (IRQn >= 0 && IRQn < 1024) {
        uint32_t *vectors = (uint32_t *)__get_MTVT();
        return (uint32_t)vectors[IRQn];
    }

    return 0;
}
# 623 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline void csi_mpu_config_region(uint32_t idx, uint32_t base_addr, region_size_e size,
                                           mpu_region_attr_t attr, uint32_t enable)
{
    uint8_t pmpxcfg = 0;
    uint32_t addr = 0;

    if (idx > 15) {
        return;
    }

    if (!enable) {
        attr.a = 0;
    }

    if (attr.a == ADDRESS_MATCHING_TOR) {
        addr = base_addr >> 2;
    } else {
        if (size == REGION_SIZE_4B) {
            addr = base_addr >> 2;
            attr.a = 2;
        } else {
            addr = ((base_addr >> 2) & (0xFFFFFFFFU - ((1 << (size + 1)) - 1))) | ((1 << size) - 1);
        }
    }

    __set_PMPADDRx(idx, addr);

    pmpxcfg |= (attr.r << 0U) | (attr.w << 1U) |
               (attr.x << 2U) | (attr.a << 3U) |
               (attr.l << 7U);

    __set_PMPxCFG(idx, pmpxcfg);
}






static inline void csi_mpu_disable_region(uint32_t idx)
{
    __set_PMPxCFG(idx, __get_PMPxCFG(idx) & (~(0x3UL << 3U)));
}
# 689 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_coret_config(uint32_t ticks, int32_t IRQn)
{
    if ((((CORET_Type *)(0xE0004000UL))->MTIMECMP != 0) && (((CORET_Type *)(0xE0004000UL))->MTIMECMP != 0xffffffffffffffff)) {
        ((CORET_Type *)(0xE0004000UL))->MTIMECMP = ((CORET_Type *)(0xE0004000UL))->MTIMECMP + ticks;
    } else {
        ((CORET_Type *)(0xE0004000UL))->MTIMECMP = ((CORET_Type *)(0xE0004000UL))->MTIME + ticks;
    }

    return (0UL);
}
# 712 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_coret_config_use(uint32_t ticks, int32_t IRQn)
{
    ((CORET_Type *)(0xE0004000UL))->MTIMECMP = ((CORET_Type *)(0xE0004000UL))->MTIME + ticks;

    return (0UL);
}





static inline uint32_t csi_coret_get_load(void)
{
    return ((CORET_Type *)(0xE0004000UL))->MTIMECMP & 0xFFFFFFFF;
}





static inline uint32_t csi_coret_get_loadh(void)
{
    return (((CORET_Type *)(0xE0004000UL))->MTIMECMP >> 32) & 0xFFFFFFFF;
}





static inline uint32_t csi_coret_get_value(void)
{
    return ((CORET_Type *)(0xE0004000UL))->MTIME & 0xFFFFFFFF;
}





static inline uint32_t csi_coret_get_valueh(void)
{
    return (((CORET_Type *)(0xE0004000UL))->MTIME >> 32) & 0xFFFFFFFF;
}
# 771 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint8_t __get_SYSMAPCFGx(uint32_t idx)
{
    switch (idx) {
        case 0:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG0;

        case 1:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG1;

        case 2:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG2;

        case 3:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG3;

        case 4:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG4;

        case 5:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG5;

        case 6:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG6;

        case 7:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG7;

        default:
            return 0;
    }
}







static inline void __set_SYSMAPCFGx(uint32_t idx, uint32_t sysmapxcfg)
{
    switch (idx) {
        case 0:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG0 = sysmapxcfg;
            break;

        case 1:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG1 = sysmapxcfg;
            break;

        case 2:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG2 = sysmapxcfg;
            break;

        case 3:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG3 = sysmapxcfg;
            break;

        case 4:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG4 = sysmapxcfg;
            break;

        case 5:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG5 = sysmapxcfg;
            break;

        case 6:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG6 = sysmapxcfg;
            break;

        case 7:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG7 = sysmapxcfg;
            break;

        default:
            return;
    }
}







static inline uint32_t __get_SYSMAPADDRx(uint32_t idx)
{
    switch (idx) {
        case 0:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR0;

        case 1:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR1;

        case 2:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR2;

        case 3:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR3;

        case 4:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR4;

        case 5:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR5;

        case 6:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR6;

        case 7:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR7;

        default:
            return 0;
    }
}







static inline void __set_SYSMAPADDRx(uint32_t idx, uint32_t sysmapxaddr)
{
    switch (idx) {
        case 0:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR0 = sysmapxaddr;
            break;

        case 1:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR1 = sysmapxaddr;
            break;

        case 2:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR2 = sysmapxaddr;
            break;

        case 3:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR3 = sysmapxaddr;
            break;

        case 4:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR4 = sysmapxaddr;
            break;

        case 5:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR5 = sysmapxaddr;
            break;

        case 6:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR6 = sysmapxaddr;
            break;

        case 7:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR7 = sysmapxaddr;
            break;

        default:
            return;
    }
}
# 940 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline void csi_sysmap_config_region(uint32_t idx, uint32_t base_addr, uint32_t attr)
{
    uint32_t addr = 0;

    if (idx > 7) {
        return;
    }

    addr = base_addr >> 12;
    attr = attr << 2;

    __set_SYSMAPADDRx(idx, addr);
    __set_SYSMAPCFGx(idx, attr);
}
# 973 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_had_send_char(uint32_t ch)
{
    ((DCC_Type *)(0xE4010000UL))->DERJR = (uint8_t)ch;

    return (ch);
}







static inline int32_t csi_had_receive_char(void)
{
    int32_t ch = -1;

    if (((((DCC_Type *)(0xE4010000UL))->EHSR & (1UL << 1U)) >> 1U)) {
        ch = ((DCC_Type *)(0xE4010000UL))->DERJW;
    }

    return (ch);
}







static inline int32_t csi_had_check_char(void)
{
    return ((((DCC_Type *)(0xE4010000UL))->EHSR & (1UL << 1U)) >> 1U);
}
# 1029 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline void csi_system_reset(void)
{
    uint32_t mexstatus;
    mexstatus = __get_MEXSTATUS();
    mexstatus &= (~((0x3UL << 0U)));
    mexstatus |= (uint32_t)(0x2 << 0U);
    __set_MEXSTATUS(mexstatus);
}





static inline void csi_core_reset(void)
{
    uint32_t mexstatus;
    mexstatus = __get_MEXSTATUS();
    mexstatus &= (~((0x3UL << 0U)));
    mexstatus |= (uint32_t)(0x1 << 0U);
    __set_MEXSTATUS(mexstatus);
}
# 1063 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline void csi_icache_enable(void)
{

    uint32_t cache;
    __DSB();
    __ISB();
    __ICACHE_IALL();
    cache = __get_MHCR();
    cache |= (0x1UL << 0U);
    __set_MHCR(cache);
    __DSB();
    __ISB();

}





static inline void csi_icache_disable(void)
{

    uint32_t cache;
    __DSB();
    __ISB();
    cache = __get_MHCR();
    cache &= ~(0x1UL << 0U);
    __set_MHCR(cache);
    __ICACHE_IALL();
    __DSB();
    __ISB();

}





static inline void csi_icache_invalid(void)
{

    __DSB();
    __ISB();
    __ICACHE_IALL();
    __DSB();
    __ISB();

}






static inline void csi_dcache_enable(void)
{

    uint32_t cache;
    __DSB();
    __ISB();
    __DCACHE_IALL();
    cache = __get_MHCR();
    cache |= ((0x1UL << 1U) | (0x1UL << 2U) | (0x1UL << 3U) | (0x1UL << 4U) | (0x1UL << 5U) | (0x1UL << 12U));
    __set_MHCR(cache);

    __DSB();
    __ISB();

}






static inline void csi_dcache_disable(void)
{

    uint32_t cache;
    __DSB();
    __ISB();
    cache = __get_MHCR();
    cache &= ~(uint32_t)(0x1UL << 1U);
    __set_MHCR(cache);
    __DCACHE_IALL();
    __DSB();
    __ISB();

}






static inline void csi_dcache_invalid(void)
{

    __DSB();
    __DCACHE_IALL();
    __DSB();

}






static inline void csi_dcache_clean(void)
{

    __DSB();
    __DCACHE_CALL();
    __DSB();

}






static inline void csi_dcache_clean_invalid(void)
{

    __DSB();
    __DCACHE_CIALL();
    __DSB();

}







static inline void csi_dcache_invalid_range(void *addr, int32_t dsize)
{

    int32_t op_size = dsize + (uint32_t)addr % 32;
    uint32_t op_addr = (uint32_t)addr & (0xFFFFFFFFUL << 5U);
    int32_t linesize = 32;

    __DSB();

    while (op_size > 0) {
        __DCACHE_IPA(op_addr);
        op_addr += linesize;
        op_size -= linesize;
    }

    __DSB();

}







static inline void csi_dcache_clean_range(void *addr, int32_t dsize)
{

    int32_t op_size = dsize + (uint32_t)addr % 32;
    uint32_t op_addr = (uint32_t)addr & (0xFFFFFFFFUL << 5U);
    int32_t linesize = 32;

    __DSB();

    while (op_size > 0) {
        __DCACHE_CPA(op_addr);
        op_addr += linesize;
        op_size -= linesize;
    }

    __DSB();

}







static inline void csi_dcache_clean_invalid_range(void *addr, int32_t dsize)
{

    int32_t op_size = dsize + (uint32_t)addr % 32;
    uint32_t op_addr = (uint32_t)addr & (0xFFFFFFFFUL << 5U);
    int32_t linesize = 32;

    __DSB();

    while (op_size > 0) {
        __DCACHE_CIPA(op_addr);
        op_addr += linesize;
        op_size -= linesize;
    }

    __DSB();

}





static inline void csi_cache_set_range(uint32_t index, uint32_t baseAddr, uint32_t size, uint32_t enable)
{
    ;
}





static inline void csi_cache_enable_profile(void)
{
    ;
}





static inline void csi_cache_disable_profile(void)
{
    ;
}





static inline void csi_cache_reset_profile(void)
{
    ;
}







static inline uint32_t csi_cache_get_access_time(void)
{
    return 0;
}







static inline uint32_t csi_cache_get_miss_time(void)
{
    return 0;
}
# 1338 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_irq_save(void)
{
    uint32_t result;
    result = __get_MSTATUS();
    __disable_irq();
    return (result);
}






static inline void csi_irq_restore(uint32_t irq_state)
{
    __set_MSTATUS(irq_state);
}
# 38 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_core.h" 2
# 336 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/qcc743.h" 2
# 5 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_common.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 1
# 6 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_common.h" 2
# 77 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_common.h"
typedef enum {
    SUCCESS = 0,
    ERROR = 1,
    TIMEOUT = 2,
    INVALID = 3,
    NORESC = 4
} QCC74x_Err_Type;




typedef enum {
    DISABLE = 0,
    ENABLE = 1,
} QCC74x_Fun_Type;




typedef enum {
    RESET = 0,
    SET = 1,
} QCC74x_Sts_Type;




typedef enum {
    UNMASK = 0,
    MASK = 1
} QCC74x_Mask_Type;




typedef enum {
    LOGIC_LO = 0,
    LOGIC_HI = !LOGIC_LO
} LogicalStatus;




typedef enum {
    DEACTIVE = 0,
    ACTIVE = !DEACTIVE
} ActiveStatus;




typedef void(intCallback_Type)(void);
typedef void (*pFunc)(void);
# 174 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_common.h"
void ASM_Delay_Us(uint32_t core, uint32_t cnt, uint32_t loopT);
void arch_delay_us(uint32_t cnt);
void arch_delay_ms(uint32_t cnt);

void *arch_memcpy(void *dst, const void *src, uint32_t n);
uint32_t *arch_memcpy4(uint32_t *dst, const uint32_t *src, uint32_t n);
void *arch_memcpy_fast(void *pdst, const void *psrc, uint32_t n);
void *arch_memset(void *s, uint8_t c, uint32_t n);
uint32_t *arch_memset4(uint32_t *dst, const uint32_t val, uint32_t n);
int arch_memcmp(const void *s1, const void *s2, uint32_t n);

void C906_All_Int_Enable(void);
void C906_All_Int_Disable(void);
# 6 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_ef_cfg.h" 2
# 40 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_ef_cfg.h"
void qcc74x_efuse_read_secure_boot(uint8_t *sign, uint8_t *aes);

int qcc74x_efuse_enable_aes(uint8_t aes_type, uint8_t xts_mode);

int qcc74x_efuse_rw_lock_aes_key(uint8_t key_index, uint8_t rd_lock, uint8_t wr_lock);

int qcc74x_efuse_rw_lock_dbg_key(uint8_t rd_lock, uint8_t wr_lock);

int qcc74x_efuse_write_lock_pk_hash(uint32_t pkhash_len);

int qcc74x_efuse_write_lock_usb_pid_vid(void);
# 3 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/ef_data_reg.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/qcc743.h" 1
# 5 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/ef_data_reg.h" 2
# 1086 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/ef_data_reg.h"
struct ef_data_reg {

    union {
        struct {
            uint32_t ef_sf_aes_mode : 2;
            uint32_t ef_ai_dis : 1;
            uint32_t ef_cpu0_dis : 1;
            uint32_t ef_sboot_en : 2;
            uint32_t ef_uart_dis : 4;
            uint32_t ef_bus_rmp_sw_en : 1;
            uint32_t ef_bus_rmp_dis : 1;
            uint32_t ef_sf_key_re_sel : 2;
            uint32_t ef_sdu_dis : 1;
            uint32_t ef_btdm_dis : 1;
            uint32_t ef_wifi_dis : 1;
            uint32_t ef_0_key_enc_en : 1;
            uint32_t ef_cam_dis : 1;
            uint32_t ef_m154_dis : 1;
            uint32_t ef_sdu_rst_opt : 1;
            uint32_t ef_cpu_rst_dbg_dis : 1;
            uint32_t ef_se_dbg_dis : 1;
            uint32_t ef_efuse_dbg_dis : 1;
            uint32_t ef_dbg_jtag_1_dis : 2;
            uint32_t ef_dbg_jtag_0_dis : 2;
            uint32_t ef_dbg_mode : 4;
        }BF;
        uint32_t WORD;
    } ef_cfg_0;


    union {
        struct {
            uint32_t ef_dbg_pwd_low : 32;
        }BF;
        uint32_t WORD;
    } ef_dbg_pwd_low;


    union {
        struct {
            uint32_t ef_dbg_pwd_high : 32;
        }BF;
        uint32_t WORD;
    } ef_dbg_pwd_high;


    union {
        struct {
            uint32_t ef_dbg_pwd2_low : 32;
        }BF;
        uint32_t WORD;
    } ef_dbg_pwd2_low;


    union {
        struct {
            uint32_t ef_dbg_pwd2_high : 32;
        }BF;
        uint32_t WORD;
    } ef_dbg_pwd2_high;


    union {
        struct {
            uint32_t ef_wifi_mac_low : 32;
        }BF;
        uint32_t WORD;
    } ef_wifi_mac_low;


    union {
        struct {
            uint32_t ef_wifi_mac_high : 32;
        }BF;
        uint32_t WORD;
    } ef_wifi_mac_high;


    union {
        struct {
            uint32_t ef_key_slot_0_w0 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_0_w0;


    union {
        struct {
            uint32_t ef_key_slot_0_w1 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_0_w1;


    union {
        struct {
            uint32_t ef_key_slot_0_w2 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_0_w2;


    union {
        struct {
            uint32_t ef_key_slot_0_w3 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_0_w3;


    union {
        struct {
            uint32_t ef_key_slot_1_w0 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_1_w0;


    union {
        struct {
            uint32_t ef_key_slot_1_w1 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_1_w1;


    union {
        struct {
            uint32_t ef_key_slot_1_w2 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_1_w2;


    union {
        struct {
            uint32_t ef_key_slot_1_w3 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_1_w3;


    union {
        struct {
            uint32_t ef_key_slot_2_w0 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_2_w0;


    union {
        struct {
            uint32_t ef_key_slot_2_w1 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_2_w1;


    union {
        struct {
            uint32_t ef_key_slot_2_w2 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_2_w2;


    union {
        struct {
            uint32_t ef_key_slot_2_w3 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_2_w3;


    union {
        struct {
            uint32_t ef_key_slot_3_w0 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_3_w0;


    union {
        struct {
            uint32_t ef_key_slot_3_w1 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_3_w1;


    union {
        struct {
            uint32_t ef_key_slot_3_w2 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_3_w2;


    union {
        struct {
            uint32_t ef_key_slot_3_w3 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_3_w3;


    union {
        struct {
            uint32_t ef_sw_usage_0 : 32;
        }BF;
        uint32_t WORD;
    } ef_sw_usage_0;


    union {
        struct {
            uint32_t ef_sw_usage_1 : 32;
        }BF;
        uint32_t WORD;
    } ef_sw_usage_1;


    union {
        struct {
            uint32_t ef_sw_usage_2 : 32;
        }BF;
        uint32_t WORD;
    } ef_sw_usage_2;


    union {
        struct {
            uint32_t ef_sw_usage_3 : 32;
        }BF;
        uint32_t WORD;
    } ef_sw_usage_3;


    union {
        struct {
            uint32_t ef_key_slot_11_w0 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_11_w0;


    union {
        struct {
            uint32_t ef_key_slot_11_w1 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_11_w1;


    union {
        struct {
            uint32_t ef_key_slot_11_w2 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_11_w2;


    union {
        struct {
            uint32_t ef_key_slot_11_w3 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_11_w3;


    union {
        struct {
            uint32_t ef_sec_lifecycle : 4;
            uint32_t wr_lock_rsvd_0 : 9;
            uint32_t flash_dly_coe : 1;
            uint32_t wr_lock_boot_mode : 1;
            uint32_t wr_lock_dbg_pwd : 1;
            uint32_t wr_lock_wifi_mac : 1;
            uint32_t wr_lock_key_slot_0 : 1;
            uint32_t wr_lock_key_slot_1 : 1;
            uint32_t wr_lock_key_slot_2 : 1;
            uint32_t wr_lock_key_slot_3 : 1;
            uint32_t wr_lock_sw_usage_0 : 1;
            uint32_t wr_lock_sw_usage_1 : 1;
            uint32_t wr_lock_sw_usage_2 : 1;
            uint32_t wr_lock_sw_usage_3 : 1;
            uint32_t wr_lock_key_slot_11 : 1;
            uint32_t rd_lock_dbg_pwd : 1;
            uint32_t rd_lock_key_slot_0 : 1;
            uint32_t rd_lock_key_slot_1 : 1;
            uint32_t rd_lock_key_slot_2 : 1;
            uint32_t rd_lock_key_slot_3 : 1;
            uint32_t rd_lock_key_slot_11 : 1;
        }BF;
        uint32_t WORD;
    } ef_data_0_lock;


    union {
        struct {
            uint32_t ef_key_slot_4_w0 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_4_w0;


    union {
        struct {
            uint32_t ef_key_slot_4_w1 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_4_w1;


    union {
        struct {
            uint32_t ef_key_slot_4_w2 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_4_w2;


    union {
        struct {
            uint32_t ef_key_slot_4_w3 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_4_w3;


    union {
        struct {
            uint32_t ef_key_slot_5_w0 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_5_w0;


    union {
        struct {
            uint32_t ef_key_slot_5_w1 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_5_w1;


    union {
        struct {
            uint32_t ef_key_slot_5_w2 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_5_w2;


    union {
        struct {
            uint32_t ef_key_slot_5_w3 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_5_w3;


    union {
        struct {
            uint32_t ef_key_slot_6_w0 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_6_w0;


    union {
        struct {
            uint32_t ef_key_slot_6_w1 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_6_w1;


    union {
        struct {
            uint32_t ef_key_slot_6_w2 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_6_w2;


    union {
        struct {
            uint32_t ef_key_slot_6_w3 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_6_w3;


    union {
        struct {
            uint32_t ef_key_slot_7_w0 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_7_w0;


    union {
        struct {
            uint32_t ef_key_slot_7_w1 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_7_w1;


    union {
        struct {
            uint32_t ef_key_slot_7_w2 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_7_w2;


    union {
        struct {
            uint32_t ef_key_slot_7_w3 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_7_w3;


    union {
        struct {
            uint32_t ef_key_slot_8_w0 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_8_w0;


    union {
        struct {
            uint32_t ef_key_slot_8_w1 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_8_w1;


    union {
        struct {
            uint32_t ef_key_slot_8_w2 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_8_w2;


    union {
        struct {
            uint32_t ef_key_slot_8_w3 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_8_w3;


    union {
        struct {
            uint32_t ef_key_slot_9_w0 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_9_w0;


    union {
        struct {
            uint32_t ef_key_slot_9_w1 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_9_w1;


    union {
        struct {
            uint32_t ef_key_slot_9_w2 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_9_w2;


    union {
        struct {
            uint32_t ef_key_slot_9_w3 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_9_w3;


    union {
        struct {
            uint32_t ef_key_slot_10_w0 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_10_w0;


    union {
        struct {
            uint32_t ef_key_slot_10_w1 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_10_w1;


    union {
        struct {
            uint32_t ef_key_slot_10_w2 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_10_w2;


    union {
        struct {
            uint32_t ef_key_slot_10_w3 : 32;
        }BF;
        uint32_t WORD;
    } ef_key_slot_10_w3;


    union {
        struct {
            uint32_t ef_dat_1_rsvd_0 : 32;
        }BF;
        uint32_t WORD;
    } ef_dat_1_rsvd_0;


    union {
        struct {
            uint32_t ef_dat_1_rsvd_1 : 32;
        }BF;
        uint32_t WORD;
    } ef_dat_1_rsvd_1;


    union {
        struct {
            uint32_t ef_dat_1_rsvd_2 : 32;
        }BF;
        uint32_t WORD;
    } ef_dat_1_rsvd_2;


    union {
        struct {
            uint32_t wr_lock_rsvd_1 : 15;
            uint32_t wr_lock_key_slot_4 : 1;
            uint32_t wr_lock_key_slot_5 : 1;
            uint32_t wr_lock_key_slot_6 : 1;
            uint32_t wr_lock_key_slot_7 : 1;
            uint32_t wr_lock_key_slot_8 : 1;
            uint32_t wr_lock_key_slot_9 : 1;
            uint32_t wr_lock_key_slot_10 : 1;
            uint32_t wr_lock_dat_1_rsvd_0 : 1;
            uint32_t wr_lock_dat_1_rsvd_1 : 1;
            uint32_t wr_lock_dat_1_rsvd_2 : 1;
            uint32_t rd_lock_key_slot_4 : 1;
            uint32_t rd_lock_key_slot_5 : 1;
            uint32_t rd_lock_key_slot_6 : 1;
            uint32_t rd_lock_key_slot_7 : 1;
            uint32_t rd_lock_key_slot_8 : 1;
            uint32_t rd_lock_key_slot_9 : 1;
            uint32_t rd_lock_key_slot_10 : 1;
        }BF;
        uint32_t WORD;
    } ef_data_1_lock;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_00_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_00_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_00_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_00_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_01_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_01_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_01_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_01_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_02_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_02_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_02_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_02_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_03_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_03_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_03_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_03_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_04_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_04_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_04_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_04_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_05_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_05_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_05_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_05_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_06_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_06_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_06_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_06_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_07_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_07_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_07_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_07_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_08_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_08_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_08_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_08_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_09_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_09_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_09_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_09_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_10_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_10_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_10_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_10_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_11_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_11_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_11_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_11_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_12_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_12_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_12_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_12_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_13_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_13_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_13_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_13_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_14_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_14_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_14_w2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_14_w3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_15_w0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_15_w1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } ef_zone_15_w2;


    union {
        struct {
            uint32_t ef_zone_15_w3 : 16;
            uint32_t wr_lock_ef_zone_00 : 1;
            uint32_t wr_lock_ef_zone_01 : 1;
            uint32_t wr_lock_ef_zone_02 : 1;
            uint32_t wr_lock_ef_zone_03 : 1;
            uint32_t wr_lock_ef_zone_04 : 1;
            uint32_t wr_lock_ef_zone_05 : 1;
            uint32_t wr_lock_ef_zone_06 : 1;
            uint32_t wr_lock_ef_zone_07 : 1;
            uint32_t wr_lock_ef_zone_08 : 1;
            uint32_t wr_lock_ef_zone_09 : 1;
            uint32_t wr_lock_ef_zone_10 : 1;
            uint32_t wr_lock_ef_zone_11 : 1;
            uint32_t wr_lock_ef_zone_12 : 1;
            uint32_t wr_lock_ef_zone_13 : 1;
            uint32_t wr_lock_ef_zone_14 : 1;
            uint32_t wr_lock_ef_zone_15 : 1;
        }BF;
        uint32_t WORD;
    } ef_zone_15_w3;

};

typedef volatile struct ef_data_reg ef_data_reg_t;
# 4 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/glb_reg.h" 1
# 7340 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/glb_reg.h"
struct glb_reg {

    union {
        struct {
            uint32_t reserved_0_26 : 27;
            uint32_t chip_rdy : 1;
            uint32_t glb_id : 4;
        } BF;
        uint32_t WORD;
    } soc_info0;


    uint8_t RESERVED0x4[76];


    union {
        struct {
            uint32_t np_int_sta0 : 32;
        } BF;
        uint32_t WORD;
    } core_cfg16;


    union {
        struct {
            uint32_t np_int_sta1 : 32;
        } BF;
        uint32_t WORD;
    } core_cfg17;


    union {
        struct {
            uint32_t np_int_mask0 : 32;
        } BF;
        uint32_t WORD;
    } core_cfg18;


    union {
        struct {
            uint32_t np_int_mask1 : 32;
        } BF;
        uint32_t WORD;
    } core_cfg19;


    union {
        struct {
            uint32_t np_int_clr0 : 32;
        } BF;
        uint32_t WORD;
    } core_cfg20;


    union {
        struct {
            uint32_t np_int_clr1 : 32;
        } BF;
        uint32_t WORD;
    } core_cfg21;


    uint8_t RESERVED0x68[40];


    union {
        struct {
            uint32_t reg_pll_en : 1;
            uint32_t reg_fclk_en : 1;
            uint32_t reg_hclk_en : 1;
            uint32_t reg_bclk_en : 1;
            uint32_t reserved_4_5 : 2;
            uint32_t hbn_root_clk_sel : 2;
            uint32_t reg_hclk_div : 8;
            uint32_t reg_bclk_div : 8;
            uint32_t reserved_24_31 : 8;
        } BF;
        uint32_t WORD;
    } sys_cfg0;


    union {
        struct {
            uint32_t reg_bclk_div_act_pulse : 1;
            uint32_t reg_bclk_div_bypass : 1;
            uint32_t sts_bclk_prot_done : 1;
            uint32_t reserved_3 : 1;
            uint32_t reg_bclk_sw_done_cnt : 4;
            uint32_t reserved_8_23 : 16;
            uint32_t fclk_sw_state : 3;
            uint32_t reserved_27_31 : 5;
        } BF;
        uint32_t WORD;
    } sys_cfg1;


    uint8_t RESERVED0x98[8];


    union {
        struct {
            uint32_t rg_apb2_pck_force : 16;
            uint32_t rg_apb_pck_force : 16;
        } BF;
        uint32_t WORD;
    } bus_cfg0;


    uint8_t RESERVED0xa4[76];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } rtc_cfg0;


    uint8_t RESERVED0xf4[28];


    union {
        struct {
            uint32_t gpadc_32m_clk_div : 6;
            uint32_t reserved_6 : 1;
            uint32_t gpadc_32m_clk_sel : 1;
            uint32_t gpadc_32m_div_en : 1;
            uint32_t reserved_9_31 : 23;
        } BF;
        uint32_t WORD;
    } adc_cfg0;


    uint8_t RESERVED0x114[12];


    union {
        struct {
            uint32_t gpdaca_rstn_ana : 1;
            uint32_t gpdacb_rstn_ana : 1;
            uint32_t reserved_2_6 : 5;
            uint32_t gpdac_test_en : 1;
            uint32_t gpdac_ref_sel : 1;
            uint32_t gpdac_test_sel : 3;
            uint32_t gpdac_ana_clk_sel : 1;
            uint32_t gpdac_dat_cha_sel : 1;
            uint32_t gpdac_dat_chb_sel : 1;
            uint32_t reserved_15_23 : 9;
            uint32_t gpdac_reserved : 8;
        } BF;
        uint32_t WORD;
    } dac_cfg0;


    union {
        struct {
            uint32_t gpdac_a_en : 1;
            uint32_t gpdac_ioa_en : 1;
            uint32_t reserved_2_17 : 16;
            uint32_t gpdac_a_rng : 2;
            uint32_t gpdac_a_outmux : 3;
            uint32_t reserved_23_31 : 9;
        } BF;
        uint32_t WORD;
    } dac_cfg1;


    union {
        struct {
            uint32_t gpdac_b_en : 1;
            uint32_t gpdac_iob_en : 1;
            uint32_t reserved_2_17 : 16;
            uint32_t gpdac_b_rng : 2;
            uint32_t gpdac_b_outmux : 3;
            uint32_t reserved_23_31 : 9;
        } BF;
        uint32_t WORD;
    } dac_cfg2;


    union {
        struct {
            uint32_t gpdac_b_data : 12;
            uint32_t reserved_12_15 : 4;
            uint32_t gpdac_a_data : 12;
            uint32_t reserved_28_31 : 4;
        } BF;
        uint32_t WORD;
    } dac_cfg3;


    union {
        struct {
            uint32_t reserved_0_23 : 24;
            uint32_t dma_clk_en : 8;
        } BF;
        uint32_t WORD;
    } dma_cfg0;


    union {
        struct {
            uint32_t reserved_0_23 : 24;
            uint32_t dma2_clk_en : 8;
        } BF;
        uint32_t WORD;
    } dma_cfg1;


    union {
        struct {
            uint32_t reg_dma_cn_sel : 32;
        } BF;
        uint32_t WORD;
    } dma_cfg2;


    uint8_t RESERVED0x13c[4];


    union {
        struct {
            uint32_t reserved_0_15 : 16;
            uint32_t ir_clk_div : 6;
            uint32_t reserved_22 : 1;
            uint32_t ir_clk_en : 1;
            uint32_t reserved_24_31 : 8;
        } BF;
        uint32_t WORD;
    } ir_cfg0;


    union {
        struct {
            uint32_t reserved_0_7 : 8;
            uint32_t ir_rx_gpio_sel : 4;
            uint32_t reserved_12_31 : 20;
        } BF;
        uint32_t WORD;
    } ir_cfg1;


    uint8_t RESERVED0x148[8];


    union {
        struct {
            uint32_t uart_clk_div : 3;
            uint32_t reserved_3 : 1;
            uint32_t uart_clk_en : 1;
            uint32_t reserved_5_6 : 2;
            uint32_t hbn_uart_clk_sel : 1;
            uint32_t reserved_8_21 : 14;
            uint32_t hbn_uart_clk_sel2 : 1;
            uint32_t reserved_23_31 : 9;
        } BF;
        uint32_t WORD;
    } uart_cfg0;


    union {
        struct {
            uint32_t uart_sig_0_sel : 4;
            uint32_t uart_sig_1_sel : 4;
            uint32_t uart_sig_2_sel : 4;
            uint32_t uart_sig_3_sel : 4;
            uint32_t uart_sig_4_sel : 4;
            uint32_t uart_sig_5_sel : 4;
            uint32_t uart_sig_6_sel : 4;
            uint32_t uart_sig_7_sel : 4;
        } BF;
        uint32_t WORD;
    } uart_cfg1;


    union {
        struct {
            uint32_t uart_sig_8_sel : 4;
            uint32_t uart_sig_9_sel : 4;
            uint32_t uart_sig_10_sel : 4;
            uint32_t uart_sig_11_sel : 4;
            uint32_t reserved_16_31 : 16;
        } BF;
        uint32_t WORD;
    } uart_cfg2;


    uint8_t RESERVED0x15c[20];


    union {
        struct {
            uint32_t reserved_0_7 : 8;
            uint32_t sf_clk_div : 3;
            uint32_t sf_clk_en : 1;
            uint32_t sf_clk_sel : 2;
            uint32_t sf_clk_sel2 : 2;
            uint32_t reserved_16_31 : 16;
        } BF;
        uint32_t WORD;
    } sf_cfg0;


    uint8_t RESERVED0x174[12];


    union {
        struct {
            uint32_t reserved_0_15 : 16;
            uint32_t i2c_clk_div : 8;
            uint32_t i2c_clk_en : 1;
            uint32_t i2c_clk_sel : 1;
            uint32_t reserved_26_31 : 6;
        } BF;
        uint32_t WORD;
    } i2c_cfg0;


    uint8_t RESERVED0x184[12];


    union {
        struct {
            uint32_t reg_i2s_ref_clk_div : 6;
            uint32_t reg_i2s_di_ref_clk_sel : 1;
            uint32_t reg_i2s_ref_clk_en : 1;
            uint32_t reg_i2s_do_ref_clk_sel : 1;
            uint32_t reserved_9_31 : 23;
        } BF;
        uint32_t WORD;
    } i2s_cfg0;


    uint8_t RESERVED0x194[28];


    union {
        struct {
            uint32_t spi_clk_div : 5;
            uint32_t reserved_5_7 : 3;
            uint32_t spi_clk_en : 1;
            uint32_t spi_clk_sel : 1;
            uint32_t reserved_10_15 : 6;
            uint32_t spi_swap_set : 4;
            uint32_t reserved_20_31 : 12;
        } BF;
        uint32_t WORD;
    } spi_cfg0;


    uint8_t RESERVED0x1b4[12];


    union {
        struct {
            uint32_t pio_clk_div : 5;
            uint32_t reserved_5_7 : 3;
            uint32_t pio_clk_en : 1;
            uint32_t pio_clk_sel : 1;
            uint32_t reserved_10_31 : 22;
        } BF;
        uint32_t WORD;
    } pio_cfg0;


    uint8_t RESERVED0x1c4[12];


    union {
        struct {
            uint32_t reg_pwm1_io_sel : 1;
            uint32_t reserved_1_31 : 31;
        } BF;
        uint32_t WORD;
    } pwm_cfg0;


    uint8_t RESERVED0x1d4[12];


    union {
        struct {
            uint32_t reg_pdm_io_sel : 1;
            uint32_t reserved_1_31 : 31;
        } BF;
        uint32_t WORD;
    } pdm_cfg0;


    uint8_t RESERVED0x1e4[12];


    union {
        struct {
            uint32_t dbi_clk_div : 5;
            uint32_t reserved_5_7 : 3;
            uint32_t dbi_clk_en : 1;
            uint32_t dbi_clk_sel : 1;
            uint32_t reserved_10_31 : 22;
        } BF;
        uint32_t WORD;
    } dbi_cfg0;


    uint8_t RESERVED0x1f4[92];


    union {
        struct {
            uint32_t dig_32k_div : 11;
            uint32_t reserved_11 : 1;
            uint32_t dig_32k_en : 1;
            uint32_t dig_32k_comp : 1;
            uint32_t reserved_14_15 : 2;
            uint32_t dig_512k_div : 7;
            uint32_t reserved_23 : 1;
            uint32_t dig_512k_en : 1;
            uint32_t dig_512k_comp : 1;
            uint32_t reserved_26_27 : 2;
            uint32_t dig_clk_src_sel : 2;
            uint32_t reserved_30 : 1;
            uint32_t reg_en_platform_wakeup : 1;
        } BF;
        uint32_t WORD;
    } dig_clk_cfg0;


    union {
        struct {
            uint32_t reg_isp_muxpll_80m_sel : 2;
            uint32_t reserved_2_7 : 6;
            uint32_t reg_top_muxpll_80m_sel : 2;
            uint32_t reg_top_muxpll_160m_sel : 2;
            uint32_t reserved_12_31 : 20;
        } BF;
        uint32_t WORD;
    } dig_clk_cfg1;


    union {
        struct {
            uint32_t chip_clk_out_0_sel : 2;
            uint32_t chip_clk_out_1_sel : 2;
            uint32_t chip_clk_out_2_sel : 2;
            uint32_t chip_clk_out_3_sel : 2;
            uint32_t chip_clk_out_0_en : 1;
            uint32_t chip_clk_out_1_en : 1;
            uint32_t chip_clk_out_2_en : 1;
            uint32_t chip_clk_out_3_en : 1;
            uint32_t gpio_tmr_clk_sel : 2;
            uint32_t reserved_14_31 : 18;
        } BF;
        uint32_t WORD;
    } dig_clk_cfg2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } dig_clk_cfg3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } rf_cfg0;


    uint8_t RESERVED0x264[124];


    union {
        struct {
            uint32_t reg_dbg_ll_ctrl : 30;
            uint32_t reg_dbg_ll_sel : 2;
        } BF;
        uint32_t WORD;
    } dbg_cfg0;


    union {
        struct {
            uint32_t reg_dbg_lh_ctrl : 30;
            uint32_t reg_dbg_lh_sel : 2;
        } BF;
        uint32_t WORD;
    } dbg_cfg1;


    union {
        struct {
            uint32_t reg_dbg_hl_ctrl : 30;
            uint32_t reg_dbg_hl_sel : 2;
        } BF;
        uint32_t WORD;
    } dbg_cfg2;


    union {
        struct {
            uint32_t reg_dbg_hh_ctrl : 30;
            uint32_t reg_dbg_hh_sel : 2;
        } BF;
        uint32_t WORD;
    } dbg_cfg3;


    union {
        struct {
            uint32_t debug_oe : 1;
            uint32_t debug_i : 31;
        } BF;
        uint32_t WORD;
    } dbg_cfg4;


    uint8_t RESERVED0x2f4[12];


    union {
        struct {
            uint32_t ocram_mbist_mode : 4;
            uint32_t wram_mbist_mode : 2;
            uint32_t reserved_6_7 : 2;
            uint32_t reg_wram_ocram_mbist_rst_n : 1;
            uint32_t reserved_9_15 : 7;
            uint32_t ocram_mbist_done : 4;
            uint32_t wram_mbist_done : 2;
            uint32_t reserved_22_23 : 2;
            uint32_t ocram_mbist_fail : 4;
            uint32_t wram_mbist_fail : 2;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } mbist_cfg0;


    union {
        struct {
            uint32_t top_mbist_mode : 1;
            uint32_t reserved_1_7 : 7;
            uint32_t reg_top_mbist_rst_n : 1;
            uint32_t reserved_9_15 : 7;
            uint32_t ef_mbist_done : 2;
            uint32_t usb_mbist_done : 1;
            uint32_t sdh_mbist_done : 1;
            uint32_t sec_mbist_done : 1;
            uint32_t sf_mbist_done : 1;
            uint32_t emac_mbist_done : 1;
            uint32_t reserved_23 : 1;
            uint32_t ef_mbist_fail : 2;
            uint32_t usb_mbist_fail : 1;
            uint32_t sdh_mbist_fail : 1;
            uint32_t sec_mbist_fail : 1;
            uint32_t sf_mbist_fail : 1;
            uint32_t emac_mbist_fail : 1;
            uint32_t reserved_31 : 1;
        } BF;
        uint32_t WORD;
    } mbist_cfg1;


    uint8_t RESERVED0x308[24];


    union {
        struct {
            uint32_t reg_bmx_timeout_en : 4;
            uint32_t reserved_4 : 1;
            uint32_t reg_bmx_arb_mode : 1;
            uint32_t reg_bmx_timeout_clr : 1;
            uint32_t reserved_7_10 : 4;
            uint32_t sts_bmx_timeout_sts : 4;
            uint32_t reserved_15 : 1;
            uint32_t pds_apb_cfg : 8;
            uint32_t hbn_apb_cfg : 8;
        } BF;
        uint32_t WORD;
    } bmx_cfg0;


    union {
        struct {
            uint32_t reg_bmx_berr_int_en : 1;
            uint32_t reg_mcu_berr_int_en : 1;
            uint32_t reserved_2_15 : 14;
            uint32_t reg_bmx_qos_cpu : 1;
            uint32_t reg_bmx_qos_sdu : 1;
            uint32_t reg_bmx_qos_sec0 : 1;
            uint32_t reg_bmx_qos_sec1 : 1;
            uint32_t reg_bmx_qos_sec2 : 1;
            uint32_t reg_bmx_qos_dma : 1;
            uint32_t reg_bmx_qos_cci : 1;
            uint32_t reg_bmx_qos_pldma : 1;
            uint32_t reg_bmx_qos_blem : 1;
            uint32_t reg_bmx_qos_emacA : 1;
            uint32_t reserved_26 : 1;
            uint32_t reg_bmx_qos_sdhm : 1;
            uint32_t bmx_dbg_sel : 4;
        } BF;
        uint32_t WORD;
    } bmx_cfg1;


    union {
        struct {
            uint32_t reg_bmx_berr_en : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t reg_mcu_berr_en : 1;
            uint32_t reserved_17_31 : 15;
        } BF;
        uint32_t WORD;
    } bmx_cfg2;


    union {
        struct {
            uint32_t reg_bmx_berr_clr : 1;
            uint32_t reg_bmx_berr_last : 1;
            uint32_t reserved_2_7 : 6;
            uint32_t reg_mcu_berr_clr : 1;
            uint32_t reg_mcu_berr_last : 1;
            uint32_t reserved_10_15 : 6;
            uint32_t sts_bmx_berr : 1;
            uint32_t sts_mcu_berr : 1;
            uint32_t reserved_18_23 : 6;
            uint32_t sts_bmx_berr_write : 1;
            uint32_t sts_mcu_berr_write : 1;
            uint32_t reserved_26_31 : 6;
        } BF;
        uint32_t WORD;
    } bmx_cfg3;


    union {
        struct {
            uint32_t sts_bmx_berr_src : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t sts_mcu_berr_src : 1;
            uint32_t reserved_17_23 : 7;
            uint32_t sts_mcu_berr_id : 8;
        } BF;
        uint32_t WORD;
    } bmx_cfg4;


    union {
        struct {
            uint32_t sts_bmx_berr_addr : 32;
        } BF;
        uint32_t WORD;
    } bmx_cfg5;


    union {
        struct {
            uint32_t sts_mcu_berr_addr : 32;
        } BF;
        uint32_t WORD;
    } bmx_cfg6;


    uint8_t RESERVED0x33c[4];


    union {
        struct {
            uint32_t reserved_0_7 : 8;
            uint32_t reg_audio_adc_clk_div : 6;
            uint32_t reserved_14 : 1;
            uint32_t reg_audio_adc_clk_en : 1;
            uint32_t reserved_16_30 : 15;
            uint32_t reg_audio_auto_div_en : 1;
        } BF;
        uint32_t WORD;
    } audio_cfg0;


    union {
        struct {
            uint32_t reserved_0_15 : 16;
            uint32_t reg_audio_solo_clk_div : 8;
            uint32_t reg_audio_solo_clk_en : 1;
            uint32_t reserved_25_31 : 7;
        } BF;
        uint32_t WORD;
    } audio_cfg1;


    uint8_t RESERVED0x348[72];


    union {
        struct {
            uint32_t reserved_0_4 : 5;
            uint32_t cfg_sel_eth_ref_clk_o : 1;
            uint32_t cfg_inv_eth_ref_clk_o : 1;
            uint32_t cfg_inv_eth_tx_clk : 1;
            uint32_t reserved_8_9 : 2;
            uint32_t cfg_inv_eth_rx_clk : 1;
            uint32_t reserved_11_31 : 21;
        } BF;
        uint32_t WORD;
    } eth_cfg0;


    uint8_t RESERVED0x394[140];


    union {
        struct {
            uint32_t reserved_0_26 : 27;
            uint32_t reg_cam_ref_clk_en : 1;
            uint32_t reg_cam_ref_clk_src_sel : 2;
            uint32_t reg_cam_ref_clk_div : 2;
        } BF;
        uint32_t WORD;
    } cam_cfg0;


    uint8_t RESERVED0x424[12];


    union {
        struct {
            uint32_t reserved_0_8 : 9;
            uint32_t reg_sdh_clk_div : 3;
            uint32_t reg_sdh_clk_sel : 1;
            uint32_t reg_sdh_clk_en : 1;
            uint32_t reserved_14_31 : 18;
        } BF;
        uint32_t WORD;
    } sdh_cfg0;


    uint8_t RESERVED0x434[12];


    union {
        struct {
            uint32_t reg_sdio_int_sys_dis : 1;
            uint32_t reg_sd_rst_sd_dis : 1;
            uint32_t reg_sdu_rst_sd_dis : 1;
            uint32_t reg_sys_rst_sd_en : 1;
            uint32_t reserved_4_11 : 8;
            uint32_t sdu_cmdRcvd : 1;
            uint32_t sdu_clk_switch_ok : 1;
            uint32_t sd_pwup : 1;
            uint32_t reserved_15 : 1;
            uint32_t sdu_dbg : 16;
        } BF;
        uint32_t WORD;
    } sdio_cfg0;


    uint8_t RESERVED0x444[76];


    union {
        struct {
            uint32_t reserved_0_11 : 12;
            uint32_t tzc_glb_pwron_rst_lock : 1;
            uint32_t tzc_glb_cpu_reset_lock : 1;
            uint32_t tzc_glb_sys_reset_lock : 1;
            uint32_t tzc_glb_cpu2_reset_lock : 1;
            uint32_t reserved_16_20 : 5;
            uint32_t tzc_glb_pwr_lock : 1;
            uint32_t tzc_glb_int_lock : 1;
            uint32_t reserved_23 : 1;
            uint32_t tzc_glb_cpupll_lock : 1;
            uint32_t tzc_glb_misc_lock : 1;
            uint32_t tzc_glb_sram_lock : 1;
            uint32_t tzc_glb_swrst_lock : 1;
            uint32_t tzc_glb_bmx_lock : 1;
            uint32_t tzc_glb_dbg_lock : 1;
            uint32_t tzc_glb_mbist_lock : 1;
            uint32_t tzc_glb_clk_lock : 1;
        } BF;
        uint32_t WORD;
    } tzc_cfg0;


    uint8_t RESERVED0x494[124];


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t uart_swap_set : 4;
            uint32_t reserved_6_7 : 2;
            uint32_t swap_sflash_io_3_io_0 : 1;
            uint32_t sel_embedded_sflash : 1;
            uint32_t swap_sflash_io_2_cs : 1;
            uint32_t swap_sflash2_io_3_io_0 : 1;
            uint32_t reg_spi_0_master_mode : 1;
            uint32_t reg_spi_0_swap : 1;
            uint32_t reserved_14 : 1;
            uint32_t ant_switch_sel : 1;
            uint32_t reserved_16_18 : 3;
            uint32_t p3_cci_use_io_10_13 : 1;
            uint32_t reserved_20_28 : 9;
            uint32_t audio_test_mode : 1;
            uint32_t sel_rf_audio_test : 2;
        } BF;
        uint32_t WORD;
    } glb_parm_cfg0;


    uint8_t RESERVED0x514[12];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } debug_cfg0;


    union {
        struct {
            uint32_t reserved_0_19 : 20;
            uint32_t debug_ndreset_gate : 1;
            uint32_t reserved_21_31 : 11;
        } BF;
        uint32_t WORD;
    } debug_cfg1;


    uint8_t RESERVED0x528[8];


    union {
        struct {
            uint32_t top_reset_recorder : 7;
            uint32_t clr_top_reset_recorder : 1;
            uint32_t reserved_8_31 : 24;
        } BF;
        uint32_t WORD;
    } reset_sts0;


    uint8_t RESERVED0x534[12];


    union {
        struct {
            uint32_t swrst_s00 : 1;
            uint32_t swrst_s01 : 1;
            uint32_t reserved_2_3 : 2;
            uint32_t swrst_s20 : 1;
            uint32_t reserved_5_7 : 3;
            uint32_t swrst_s30 : 1;
            uint32_t swrst_s31 : 1;
            uint32_t swrst_s32 : 1;
            uint32_t swrst_s33 : 1;
            uint32_t reserved_12_15 : 4;
            uint32_t swrst_s1_ext_emi_misc : 1;
            uint32_t swrst_s1_ext_psram0_ctrl : 1;
            uint32_t swrst_s1_ext_psram1_ctrl : 1;
            uint32_t swrst_s1_ext_usb : 1;
            uint32_t swrst_s1_ext_mix2 : 1;
            uint32_t swrst_s1_ext_audio : 1;
            uint32_t swrst_s1_ext_sdh : 1;
            uint32_t swrst_s1_ext_emac : 1;
            uint32_t swrst_s1_ext_dma2 : 1;
            uint32_t swrst_d2xA : 1;
            uint32_t swrst_d2xB : 1;
            uint32_t swrst_jenc : 1;
            uint32_t swrst_s1_ext_pio : 1;
            uint32_t reserved_29_31 : 3;
        } BF;
        uint32_t WORD;
    } swrst_cfg0;


    union {
        struct {
            uint32_t swrst_s10 : 1;
            uint32_t swrst_s11 : 1;
            uint32_t swrst_s12 : 1;
            uint32_t swrst_s13 : 1;
            uint32_t swrst_s14 : 1;
            uint32_t swrst_s15 : 1;
            uint32_t swrst_s16 : 1;
            uint32_t swrst_s17 : 1;
            uint32_t swrst_s18 : 1;
            uint32_t swrst_s19 : 1;
            uint32_t swrst_s1a : 1;
            uint32_t swrst_s1b : 1;
            uint32_t swrst_s1c : 1;
            uint32_t swrst_s1d : 1;
            uint32_t swrst_s1e : 1;
            uint32_t swrst_s1f : 1;
            uint32_t swrst_s1a0 : 1;
            uint32_t swrst_s1a1 : 1;
            uint32_t swrst_s1a2 : 1;
            uint32_t swrst_s1a3 : 1;
            uint32_t swrst_s1a4 : 1;
            uint32_t swrst_s1a5 : 1;
            uint32_t swrst_s1a6 : 1;
            uint32_t swrst_s1a7 : 1;
            uint32_t swrst_s1a8 : 1;
            uint32_t swrst_s1a9 : 1;
            uint32_t swrst_s1aa : 1;
            uint32_t swrst_s1ab : 1;
            uint32_t swrst_s1ac : 1;
            uint32_t swrst_s1ad : 1;
            uint32_t swrst_s1ae : 1;
            uint32_t swrst_s1af : 1;
        } BF;
        uint32_t WORD;
    } swrst_cfg1;


    union {
        struct {
            uint32_t reg_ctrl_pwron_rst : 1;
            uint32_t reg_ctrl_cpu_reset : 1;
            uint32_t reg_ctrl_sys_reset : 1;
            uint32_t reg_ctrl_pico_reset : 1;
            uint32_t reg_ctrl_cpu2_reset : 1;
            uint32_t reg_ctrl_chip_reset : 1;
            uint32_t reserved_6_23 : 18;
            uint32_t pka_clk_sel : 1;
            uint32_t reserved_25_27 : 3;
            uint32_t reg_ctrl_reset_dummy : 4;
        } BF;
        uint32_t WORD;
    } swrst_cfg2;


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t disrst_s12 : 1;
            uint32_t reserved_3 : 1;
            uint32_t disrst_s14 : 1;
            uint32_t reserved_5_7 : 3;
            uint32_t disrst_s18 : 1;
            uint32_t reserved_9_10 : 2;
            uint32_t disrst_s1b : 1;
            uint32_t reserved_12_15 : 4;
            uint32_t disrst_s1a0 : 1;
            uint32_t disrst_s1a1 : 1;
            uint32_t disrst_s1a2 : 1;
            uint32_t disrst_s1a3 : 1;
            uint32_t disrst_s1a4 : 1;
            uint32_t disrst_s1a5 : 1;
            uint32_t disrst_s1a6 : 1;
            uint32_t disrst_s1a7 : 1;
            uint32_t disrst_s1a8 : 1;
            uint32_t disrst_s1a9 : 1;
            uint32_t disrst_s1aa : 1;
            uint32_t reserved_27_31 : 5;
        } BF;
        uint32_t WORD;
    } swrst_cfg3;


    uint8_t RESERVED0x550[48];


    union {
        struct {
            uint32_t cgen_m_cpu : 1;
            uint32_t cgen_m_sdu : 1;
            uint32_t cgen_m_sec : 1;
            uint32_t cgen_m_dma : 1;
            uint32_t cgen_m_cci : 1;
            uint32_t reserved_5_31 : 27;
        } BF;
        uint32_t WORD;
    } cgen_cfg0;


    union {
        struct {
            uint32_t cgen_s1_rsvd0 : 1;
            uint32_t reserved_1 : 1;
            uint32_t cgen_s1_gpip : 1;
            uint32_t cgen_s1_sec_dbg : 1;
            uint32_t cgen_s1_sec_eng : 1;
            uint32_t cgen_s1_tz : 1;
            uint32_t cgen_s1_rsvd6 : 1;
            uint32_t cgen_s1_ef_ctrl : 1;
            uint32_t cgen_s1_rsvd8 : 1;
            uint32_t cgen_s1_rsvd9 : 1;
            uint32_t cgen_s1_rsvd10 : 1;
            uint32_t cgen_s1_sf_ctrl : 1;
            uint32_t cgen_s1_dma : 1;
            uint32_t cgen_s1_rsvd13 : 1;
            uint32_t cgen_s1_rsvd14 : 1;
            uint32_t cgen_s1_rsvd15 : 1;
            uint32_t cgen_s1a_uart0 : 1;
            uint32_t cgen_s1a_uart1 : 1;
            uint32_t cgen_s1a_spi : 1;
            uint32_t cgen_s1a_i2c : 1;
            uint32_t cgen_s1a_pwm : 1;
            uint32_t cgen_s1a_timer : 1;
            uint32_t cgen_s1a_ir : 1;
            uint32_t cgen_s1a_cks : 1;
            uint32_t cgen_s1a_dbi : 1;
            uint32_t cgen_s1a_i2c1 : 1;
            uint32_t cgen_s1a_uart2 : 1;
            uint32_t cgen_s1a_rsvd11 : 1;
            uint32_t cgen_s1a_rsvd12 : 1;
            uint32_t cgen_s1a_rsvd13 : 1;
            uint32_t cgen_s1a_rsvd14 : 1;
            uint32_t cgen_s1a_rsvd15 : 1;
        } BF;
        uint32_t WORD;
    } cgen_cfg1;


    union {
        struct {
            uint32_t cgen_s0 : 1;
            uint32_t reserved_1_3 : 3;
            uint32_t cgen_s2_wifi : 1;
            uint32_t reserved_5_9 : 5;
            uint32_t cgen_s3_bt_ble2 : 1;
            uint32_t cgen_s3_m1542 : 1;
            uint32_t reserved_12_15 : 4;
            uint32_t cgen_s1_ext_emi_misc : 1;
            uint32_t cgen_s1_ext_psram0_ctrl : 1;
            uint32_t cgen_s1_ext_psram_ctrl : 1;
            uint32_t cgen_s1_ext_usb : 1;
            uint32_t cgen_s1_ext_mix2 : 1;
            uint32_t cgen_s1_ext_audio : 1;
            uint32_t cgen_s1_ext_sdh : 1;
            uint32_t cgen_s1_ext_emac : 1;
            uint32_t cgen_s1_ext_dma2 : 1;
            uint32_t cgen_s1_ext_pio : 1;
            uint32_t cgen_s1_ext_rsvd10 : 1;
            uint32_t cgen_s1_ext_rsvd11 : 1;
            uint32_t reserved_28_31 : 4;
        } BF;
        uint32_t WORD;
    } cgen_cfg2;


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t cgen_isp_wifipll_80m : 1;
            uint32_t cgen_isp_aupll_div5 : 1;
            uint32_t cgen_isp_aupll_div6 : 1;
            uint32_t cgen_top_aupll_div5 : 1;
            uint32_t cgen_top_aupll_div6 : 1;
            uint32_t cgen_psramB_wifipll_320m : 1;
            uint32_t cgen_psramB_aupll_div1 : 1;
            uint32_t reserved_9_12 : 4;
            uint32_t cgen_top_wifipll_240m : 1;
            uint32_t cgen_top_wifipll_320m : 1;
            uint32_t cgen_top_aupll_div2 : 1;
            uint32_t cgen_top_aupll_div1 : 1;
            uint32_t reserved_17_31 : 15;
        } BF;
        uint32_t WORD;
    } cgen_cfg3;


    uint8_t RESERVED0x590[48];


    union {
        struct {
            uint32_t rsvd_31_0 : 32;
        } BF;
        uint32_t WORD;
    } hw_rsv0;


    union {
        struct {
            uint32_t rsvd_31_0 : 32;
        } BF;
        uint32_t WORD;
    } hw_rsv1;


    union {
        struct {
            uint32_t rsvd_31_0 : 32;
        } BF;
        uint32_t WORD;
    } hw_rsv2;


    union {
        struct {
            uint32_t rsvd_31_0 : 32;
        } BF;
        uint32_t WORD;
    } hw_rsv3;


    uint8_t RESERVED0x5d0[48];


    union {
        struct {
            uint32_t cr_mcu_cache_ret : 2;
            uint32_t cr_mcu_hsram_ret : 4;
            uint32_t reserved_6_7 : 2;
            uint32_t cr_wb_ram_ret : 1;
            uint32_t cr_misc_ram_ret : 2;
            uint32_t reserved_11_31 : 21;
        } BF;
        uint32_t WORD;
    } sram_cfg0;


    union {
        struct {
            uint32_t cr_mcu_cache_slp : 2;
            uint32_t cr_mcu_hsram_slp : 4;
            uint32_t cr_mcu_rom_slp : 2;
            uint32_t cr_wb_ram_slp : 1;
            uint32_t cr_misc_ram_slp : 2;
            uint32_t reserved_11_31 : 21;
        } BF;
        uint32_t WORD;
    } sram_cfg1;


    union {
        struct {
            uint32_t cr_mcu_cache_dvse : 1;
            uint32_t cr_mcu_hsram_dvse : 1;
            uint32_t cr_mcu_rom_dvse : 1;
            uint32_t cr_wb_ram_dvse : 1;
            uint32_t cr_misc_ram_dvse : 1;
            uint32_t cr_ocram_dvse : 1;
            uint32_t cr_wram_dvse : 1;
            uint32_t reserved_7 : 1;
            uint32_t cr_mcu_cache_nap : 1;
            uint32_t cr_mcu_hsram_nap : 1;
            uint32_t reserved_10 : 1;
            uint32_t cr_wb_ram_nap : 1;
            uint32_t cr_misc_ram_nap : 1;
            uint32_t cr_ocram_nap : 1;
            uint32_t cr_wram_nap : 1;
            uint32_t reserved_15_31 : 17;
        } BF;
        uint32_t WORD;
    } sram_cfg2;


    union {
        struct {
            uint32_t em_sel : 4;
            uint32_t reserved_4_31 : 28;
        } BF;
        uint32_t WORD;
    } sram_cfg3;


    union {
        struct {
            uint32_t cr_mcu_cache_dvs : 4;
            uint32_t cr_mcu_hsram_dvs : 4;
            uint32_t cr_mcu_rom_dvs : 4;
            uint32_t cr_wb_ram_dvs : 4;
            uint32_t cr_misc_ram_dvs : 4;
            uint32_t cr_ocram_dvs : 4;
            uint32_t cr_wram_dvs : 4;
            uint32_t reserved_28_31 : 4;
        } BF;
        uint32_t WORD;
    } sram_cfg4;


    uint8_t RESERVED0x614[12];


    union {
        struct {
            uint32_t reserved_0_26 : 27;
            uint32_t reg_psramB_clk_en : 1;
            uint32_t reg_psramB_clk_sel : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_psramB_clk_div : 2;
        } BF;
        uint32_t WORD;
    } psram_cfg0;


    uint8_t RESERVED0x624[204];


    union {
        struct {
            uint32_t pu_proc_mon : 1;
            uint32_t osc_en_rvt : 1;
            uint32_t osc_en_lvt : 1;
            uint32_t osc_sel : 1;
            uint32_t rstn_ringcount : 1;
            uint32_t rstn_refcount : 1;
            uint32_t reserved_6_7 : 2;
            uint32_t refcount_div_onehot : 4;
            uint32_t ring_freq : 16;
            uint32_t ring_freq_rdy : 1;
            uint32_t reserved_29_31 : 3;
        } BF;
        uint32_t WORD;
    } proc_mon;


    uint8_t RESERVED0x6f4[12];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } dll_cfg0;


    uint8_t RESERVED0x704[268];


    union {
        struct {
            uint32_t wifipll_sdm_rstb : 1;
            uint32_t wifipll_postdiv_rstb : 1;
            uint32_t wifipll_fbdv_rstb : 1;
            uint32_t wifipll_refdiv_rstb : 1;
            uint32_t pu_wifipll_clktree : 1;
            uint32_t pu_wifipll_postdiv : 1;
            uint32_t pu_wifipll_fbdv : 1;
            uint32_t pu_wifipll_clamp_op : 1;
            uint32_t pu_wifipll_pfd : 1;
            uint32_t pu_wifipll_cp : 1;
            uint32_t pu_wifipll_sfreg : 1;
            uint32_t pu_wifipll : 1;
            uint32_t reserved_12_31 : 20;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg0;


    union {
        struct {
            uint32_t wifipll_postdiv : 7;
            uint32_t reserved_7 : 1;
            uint32_t wifipll_refdiv_ratio : 4;
            uint32_t reserved_12_15 : 4;
            uint32_t wifipll_refclk_sel : 2;
            uint32_t reserved_18_19 : 2;
            uint32_t wifipll_vg11_sel : 2;
            uint32_t reserved_22_23 : 2;
            uint32_t wifipll_vg13_sel : 2;
            uint32_t reserved_26_31 : 6;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg1;


    union {
        struct {
            uint32_t wifipll_sel_cp_bias : 1;
            uint32_t reserved_1_3 : 3;
            uint32_t wifipll_icp_5u : 2;
            uint32_t wifipll_icp_1u : 2;
            uint32_t wifipll_int_frac_sw : 1;
            uint32_t wifipll_cp_startup_en : 1;
            uint32_t wifipll_cp_opamp_en : 1;
            uint32_t reserved_11_31 : 21;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg2;


    union {
        struct {
            uint32_t wifipll_c4_en : 1;
            uint32_t reserved_1_3 : 3;
            uint32_t wifipll_r4 : 2;
            uint32_t reserved_6_7 : 2;
            uint32_t wifipll_r4_short : 1;
            uint32_t reserved_9_11 : 3;
            uint32_t wifipll_c3 : 2;
            uint32_t wifipll_cz : 2;
            uint32_t wifipll_rz : 3;
            uint32_t reserved_19_31 : 13;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg3;


    union {
        struct {
            uint32_t wifipll_sel_sample_clk : 2;
            uint32_t reserved_2_3 : 2;
            uint32_t wifipll_sel_fb_clk : 2;
            uint32_t reserved_6_7 : 2;
            uint32_t wifipll_sdmclk_sel : 1;
            uint32_t reserved_9_31 : 23;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg4;


    union {
        struct {
            uint32_t wifipll_vco_speed : 3;
            uint32_t wifipll_vco_div3_en : 1;
            uint32_t wifipll_vco_div2_en : 1;
            uint32_t wifipll_vco_div1_en : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg5;


    union {
        struct {
            uint32_t wifipll_sdmin : 26;
            uint32_t wifipll_sdm_bypass : 1;
            uint32_t reserved_27_29 : 3;
            uint32_t wifipll_sdm_bypass_hw : 1;
            uint32_t wifipll_sdm_ctrl_hw : 1;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg6;


    union {
        struct {
            uint32_t wifipll_sdm_order_sel : 2;
            uint32_t reserved_2_3 : 2;
            uint32_t wifipll_sdm_noi_prbs_sel : 2;
            uint32_t reserved_6_7 : 2;
            uint32_t wifipll_sdm_noi_prbs_en : 1;
            uint32_t reserved_9_11 : 3;
            uint32_t wifipll_sdm_sig_prbs_sel : 2;
            uint32_t reserved_14_15 : 2;
            uint32_t wifipll_sdm_sig_dith_sel : 2;
            uint32_t reserved_18_31 : 14;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg7;


    union {
        struct {
            uint32_t wifipll_en_rf_div3 : 1;
            uint32_t wifipll_en_rf_div6 : 1;
            uint32_t wifipll_sel_div3_div6 : 1;
            uint32_t wifipll_sel_div6_div12 : 1;
            uint32_t wifipll_en_div3 : 1;
            uint32_t wifipll_en_div4 : 1;
            uint32_t wifipll_en_div5 : 1;
            uint32_t wifipll_en_div6 : 1;
            uint32_t wifipll_en_div8 : 1;
            uint32_t wifipll_en_div10 : 1;
            uint32_t wifipll_en_div12 : 1;
            uint32_t wifipll_en_div20 : 1;
            uint32_t wifipll_en_div30 : 1;
            uint32_t reserved_13_19 : 7;
            uint32_t wifipll_en_rf_div3_hw : 1;
            uint32_t reserved_21_30 : 10;
            uint32_t wifipll_en_ctrl_hw : 1;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg8;


    union {
        struct {
            uint32_t wifipll_dc_tp_out_en : 1;
            uint32_t ten_wifipll : 1;
            uint32_t ten_wifipll_sfreg : 1;
            uint32_t reserved_3 : 1;
            uint32_t dten_wifipll_fin : 1;
            uint32_t dten_wifipll_fref : 1;
            uint32_t dten_wifipll_fsdm : 1;
            uint32_t dten_wifipll_div30 : 1;
            uint32_t dten_wifipll_div10 : 1;
            uint32_t dten_wifipll_postdiv_clk : 1;
            uint32_t dten_usbpll_pclk : 1;
            uint32_t dten_usbpll_clkout : 1;
            uint32_t dten_sscdiv_pclk : 1;
            uint32_t dten_sscdiv_clkout : 1;
            uint32_t dtest_pulldown : 1;
            uint32_t reserved_15_31 : 17;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg9;


    union {
        struct {
            uint32_t usbpll_sdmin : 19;
            uint32_t reserved_19 : 1;
            uint32_t usbpll_sdm_bypass : 1;
            uint32_t usbpll_sdm_order_sel : 1;
            uint32_t usbpll_sdm_sig_dith_sel : 2;
            uint32_t usbpll_div2_en : 1;
            uint32_t usbpll_clkout_en : 1;
            uint32_t usbpll_sel_sample_clk : 2;
            uint32_t usbpll_rstb : 1;
            uint32_t pu_usbpll_mmdiv : 1;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg10;


    union {
        struct {
            uint32_t usbpll_ssc_cnt : 9;
            uint32_t usbpll_ssc_start : 1;
            uint32_t usbpll_ssc_start_gate_en : 1;
            uint32_t reserved_11 : 1;
            uint32_t usbpll_ssc_gain : 3;
            uint32_t reserved_15 : 1;
            uint32_t usbpll_ssc_en : 1;
            uint32_t reserved_17_31 : 15;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg11;


    union {
        struct {
            uint32_t sscdiv_sdmin : 19;
            uint32_t reserved_19 : 1;
            uint32_t sscdiv_sdm_bypass : 1;
            uint32_t sscdiv_sdm_order_sel : 1;
            uint32_t sscdiv_sdm_sig_dith_sel : 2;
            uint32_t sscdiv_div2_en : 1;
            uint32_t sscdiv_clkout_en : 1;
            uint32_t sscdiv_sel_sample_clk : 2;
            uint32_t sscdiv_rstb : 1;
            uint32_t pu_sscdiv_mmdiv : 1;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg12;


    union {
        struct {
            uint32_t sscdiv_ssc_cnt : 9;
            uint32_t sscdiv_ssc_start : 1;
            uint32_t sscdiv_ssc_start_gate_en : 1;
            uint32_t reserved_11 : 1;
            uint32_t sscdiv_ssc_gain : 3;
            uint32_t reserved_15 : 1;
            uint32_t sscdiv_ssc_en : 1;
            uint32_t reserved_17_31 : 15;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg13;


    union {
        struct {
            uint32_t wifipll_resv : 16;
            uint32_t sscdiv_dl_ctrl : 1;
            uint32_t usbpll_dl_ctrl : 1;
            uint32_t wifipll_dl_ctrl_30 : 1;
            uint32_t wifipll_dl_ctrl_20 : 1;
            uint32_t wifipll_dl_ctrl_12 : 1;
            uint32_t wifipll_dl_ctrl_10 : 1;
            uint32_t wifipll_dl_ctrl_8 : 1;
            uint32_t wifipll_dl_ctrl_6_rf : 1;
            uint32_t wifipll_dl_ctrl_6 : 1;
            uint32_t wifipll_dl_ctrl_5 : 1;
            uint32_t wifipll_dl_ctrl_4 : 1;
            uint32_t wifipll_dl_ctrl_3_rf : 1;
            uint32_t wifipll_dl_ctrl_3 : 1;
            uint32_t reserved_29_31 : 3;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg14;


    uint8_t RESERVED0x84c[56];


    union {
        struct {
            uint32_t pu_ldo18io : 1;
            uint32_t ldo18io_bypass : 1;
            uint32_t ten_ldo18io : 1;
            uint32_t ldo18io_ocp_out : 1;
            uint32_t ldo18io_bm : 3;
            uint32_t reserved_7 : 1;
            uint32_t ldo18io_cc : 3;
            uint32_t reserved_11 : 1;
            uint32_t ldo18io_ocp_th : 3;
            uint32_t ldo18io_ocp_en : 1;
            uint32_t ldo18io_pulldown : 1;
            uint32_t ldo18io_pulldown_sel : 1;
            uint32_t reserved_18_19 : 2;
            uint32_t ldo18io_sstart_delay : 3;
            uint32_t ldo18io_sstart_en : 1;
            uint32_t ldo18io_vout_sel : 4;
            uint32_t ldo18io_vout_trim : 4;
        } BF;
        uint32_t WORD;
    } ldo18io;


    uint8_t RESERVED0x888[28];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gauge;


    uint8_t RESERVED0x8a8[28];


    union {
        struct {
            uint32_t reg_gpio_0_ie : 1;
            uint32_t reg_gpio_0_smt : 1;
            uint32_t reg_gpio_0_drv : 2;
            uint32_t reg_gpio_0_pu : 1;
            uint32_t reg_gpio_0_pd : 1;
            uint32_t reg_gpio_0_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_0_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_0_int_mode_set : 4;
            uint32_t reg_gpio_0_int_clr : 1;
            uint32_t gpio_0_int_stat : 1;
            uint32_t reg_gpio_0_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_0_o : 1;
            uint32_t reg_gpio_0_set : 1;
            uint32_t reg_gpio_0_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_0_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_0_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg0;


    union {
        struct {
            uint32_t reg_gpio_1_ie : 1;
            uint32_t reg_gpio_1_smt : 1;
            uint32_t reg_gpio_1_drv : 2;
            uint32_t reg_gpio_1_pu : 1;
            uint32_t reg_gpio_1_pd : 1;
            uint32_t reg_gpio_1_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_1_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_1_int_mode_set : 4;
            uint32_t reg_gpio_1_int_clr : 1;
            uint32_t gpio_1_int_stat : 1;
            uint32_t reg_gpio_1_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_1_o : 1;
            uint32_t reg_gpio_1_set : 1;
            uint32_t reg_gpio_1_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_1_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_1_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg1;


    union {
        struct {
            uint32_t reg_gpio_2_ie : 1;
            uint32_t reg_gpio_2_smt : 1;
            uint32_t reg_gpio_2_drv : 2;
            uint32_t reg_gpio_2_pu : 1;
            uint32_t reg_gpio_2_pd : 1;
            uint32_t reg_gpio_2_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_2_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_2_int_mode_set : 4;
            uint32_t reg_gpio_2_int_clr : 1;
            uint32_t gpio_2_int_stat : 1;
            uint32_t reg_gpio_2_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_2_o : 1;
            uint32_t reg_gpio_2_set : 1;
            uint32_t reg_gpio_2_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_2_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_2_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg2;


    union {
        struct {
            uint32_t reg_gpio_3_ie : 1;
            uint32_t reg_gpio_3_smt : 1;
            uint32_t reg_gpio_3_drv : 2;
            uint32_t reg_gpio_3_pu : 1;
            uint32_t reg_gpio_3_pd : 1;
            uint32_t reg_gpio_3_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_3_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_3_int_mode_set : 4;
            uint32_t reg_gpio_3_int_clr : 1;
            uint32_t gpio_3_int_stat : 1;
            uint32_t reg_gpio_3_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_3_o : 1;
            uint32_t reg_gpio_3_set : 1;
            uint32_t reg_gpio_3_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_3_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_3_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg3;


    union {
        struct {
            uint32_t reg_gpio_4_ie : 1;
            uint32_t reg_gpio_4_smt : 1;
            uint32_t reg_gpio_4_drv : 2;
            uint32_t reg_gpio_4_pu : 1;
            uint32_t reg_gpio_4_pd : 1;
            uint32_t reg_gpio_4_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_4_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_4_int_mode_set : 4;
            uint32_t reg_gpio_4_int_clr : 1;
            uint32_t gpio_4_int_stat : 1;
            uint32_t reg_gpio_4_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_4_o : 1;
            uint32_t reg_gpio_4_set : 1;
            uint32_t reg_gpio_4_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_4_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_4_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg4;


    union {
        struct {
            uint32_t reg_gpio_5_ie : 1;
            uint32_t reg_gpio_5_smt : 1;
            uint32_t reg_gpio_5_drv : 2;
            uint32_t reg_gpio_5_pu : 1;
            uint32_t reg_gpio_5_pd : 1;
            uint32_t reg_gpio_5_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_5_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_5_int_mode_set : 4;
            uint32_t reg_gpio_5_int_clr : 1;
            uint32_t gpio_5_int_stat : 1;
            uint32_t reg_gpio_5_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_5_o : 1;
            uint32_t reg_gpio_5_set : 1;
            uint32_t reg_gpio_5_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_5_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_5_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg5;


    union {
        struct {
            uint32_t reg_gpio_6_ie : 1;
            uint32_t reg_gpio_6_smt : 1;
            uint32_t reg_gpio_6_drv : 2;
            uint32_t reg_gpio_6_pu : 1;
            uint32_t reg_gpio_6_pd : 1;
            uint32_t reg_gpio_6_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_6_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_6_int_mode_set : 4;
            uint32_t reg_gpio_6_int_clr : 1;
            uint32_t gpio_6_int_stat : 1;
            uint32_t reg_gpio_6_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_6_o : 1;
            uint32_t reg_gpio_6_set : 1;
            uint32_t reg_gpio_6_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_6_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_6_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg6;


    union {
        struct {
            uint32_t reg_gpio_7_ie : 1;
            uint32_t reg_gpio_7_smt : 1;
            uint32_t reg_gpio_7_drv : 2;
            uint32_t reg_gpio_7_pu : 1;
            uint32_t reg_gpio_7_pd : 1;
            uint32_t reg_gpio_7_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_7_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_7_int_mode_set : 4;
            uint32_t reg_gpio_7_int_clr : 1;
            uint32_t gpio_7_int_stat : 1;
            uint32_t reg_gpio_7_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_7_o : 1;
            uint32_t reg_gpio_7_set : 1;
            uint32_t reg_gpio_7_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_7_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_7_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg7;


    union {
        struct {
            uint32_t reg_gpio_8_ie : 1;
            uint32_t reg_gpio_8_smt : 1;
            uint32_t reg_gpio_8_drv : 2;
            uint32_t reg_gpio_8_pu : 1;
            uint32_t reg_gpio_8_pd : 1;
            uint32_t reg_gpio_8_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_8_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_8_int_mode_set : 4;
            uint32_t reg_gpio_8_int_clr : 1;
            uint32_t gpio_8_int_stat : 1;
            uint32_t reg_gpio_8_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_8_o : 1;
            uint32_t reg_gpio_8_set : 1;
            uint32_t reg_gpio_8_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_8_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_8_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg8;


    union {
        struct {
            uint32_t reg_gpio_9_ie : 1;
            uint32_t reg_gpio_9_smt : 1;
            uint32_t reg_gpio_9_drv : 2;
            uint32_t reg_gpio_9_pu : 1;
            uint32_t reg_gpio_9_pd : 1;
            uint32_t reg_gpio_9_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_9_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_9_int_mode_set : 4;
            uint32_t reg_gpio_9_int_clr : 1;
            uint32_t gpio_9_int_stat : 1;
            uint32_t reg_gpio_9_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_9_o : 1;
            uint32_t reg_gpio_9_set : 1;
            uint32_t reg_gpio_9_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_9_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_9_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg9;


    union {
        struct {
            uint32_t reg_gpio_10_ie : 1;
            uint32_t reg_gpio_10_smt : 1;
            uint32_t reg_gpio_10_drv : 2;
            uint32_t reg_gpio_10_pu : 1;
            uint32_t reg_gpio_10_pd : 1;
            uint32_t reg_gpio_10_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_10_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_10_int_mode_set : 4;
            uint32_t reg_gpio_10_int_clr : 1;
            uint32_t gpio_10_int_stat : 1;
            uint32_t reg_gpio_10_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_10_o : 1;
            uint32_t reg_gpio_10_set : 1;
            uint32_t reg_gpio_10_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_10_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_10_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg10;


    union {
        struct {
            uint32_t reg_gpio_11_ie : 1;
            uint32_t reg_gpio_11_smt : 1;
            uint32_t reg_gpio_11_drv : 2;
            uint32_t reg_gpio_11_pu : 1;
            uint32_t reg_gpio_11_pd : 1;
            uint32_t reg_gpio_11_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_11_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_11_int_mode_set : 4;
            uint32_t reg_gpio_11_int_clr : 1;
            uint32_t gpio_11_int_stat : 1;
            uint32_t reg_gpio_11_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_11_o : 1;
            uint32_t reg_gpio_11_set : 1;
            uint32_t reg_gpio_11_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_11_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_11_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg11;


    union {
        struct {
            uint32_t reg_gpio_12_ie : 1;
            uint32_t reg_gpio_12_smt : 1;
            uint32_t reg_gpio_12_drv : 2;
            uint32_t reg_gpio_12_pu : 1;
            uint32_t reg_gpio_12_pd : 1;
            uint32_t reg_gpio_12_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_12_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_12_int_mode_set : 4;
            uint32_t reg_gpio_12_int_clr : 1;
            uint32_t gpio_12_int_stat : 1;
            uint32_t reg_gpio_12_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_12_o : 1;
            uint32_t reg_gpio_12_set : 1;
            uint32_t reg_gpio_12_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_12_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_12_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg12;


    union {
        struct {
            uint32_t reg_gpio_13_ie : 1;
            uint32_t reg_gpio_13_smt : 1;
            uint32_t reg_gpio_13_drv : 2;
            uint32_t reg_gpio_13_pu : 1;
            uint32_t reg_gpio_13_pd : 1;
            uint32_t reg_gpio_13_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_13_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_13_int_mode_set : 4;
            uint32_t reg_gpio_13_int_clr : 1;
            uint32_t gpio_13_int_stat : 1;
            uint32_t reg_gpio_13_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_13_o : 1;
            uint32_t reg_gpio_13_set : 1;
            uint32_t reg_gpio_13_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_13_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_13_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg13;


    union {
        struct {
            uint32_t reg_gpio_14_ie : 1;
            uint32_t reg_gpio_14_smt : 1;
            uint32_t reg_gpio_14_drv : 2;
            uint32_t reg_gpio_14_pu : 1;
            uint32_t reg_gpio_14_pd : 1;
            uint32_t reg_gpio_14_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_14_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_14_int_mode_set : 4;
            uint32_t reg_gpio_14_int_clr : 1;
            uint32_t gpio_14_int_stat : 1;
            uint32_t reg_gpio_14_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_14_o : 1;
            uint32_t reg_gpio_14_set : 1;
            uint32_t reg_gpio_14_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_14_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_14_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg14;


    union {
        struct {
            uint32_t reg_gpio_15_ie : 1;
            uint32_t reg_gpio_15_smt : 1;
            uint32_t reg_gpio_15_drv : 2;
            uint32_t reg_gpio_15_pu : 1;
            uint32_t reg_gpio_15_pd : 1;
            uint32_t reg_gpio_15_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_15_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_15_int_mode_set : 4;
            uint32_t reg_gpio_15_int_clr : 1;
            uint32_t gpio_15_int_stat : 1;
            uint32_t reg_gpio_15_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_15_o : 1;
            uint32_t reg_gpio_15_set : 1;
            uint32_t reg_gpio_15_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_15_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_15_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg15;


    union {
        struct {
            uint32_t reg_gpio_16_ie : 1;
            uint32_t reg_gpio_16_smt : 1;
            uint32_t reg_gpio_16_drv : 2;
            uint32_t reg_gpio_16_pu : 1;
            uint32_t reg_gpio_16_pd : 1;
            uint32_t reg_gpio_16_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_16_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_16_int_mode_set : 4;
            uint32_t reg_gpio_16_int_clr : 1;
            uint32_t gpio_16_int_stat : 1;
            uint32_t reg_gpio_16_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_16_o : 1;
            uint32_t reg_gpio_16_set : 1;
            uint32_t reg_gpio_16_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_16_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_16_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg16;


    union {
        struct {
            uint32_t reg_gpio_17_ie : 1;
            uint32_t reg_gpio_17_smt : 1;
            uint32_t reg_gpio_17_drv : 2;
            uint32_t reg_gpio_17_pu : 1;
            uint32_t reg_gpio_17_pd : 1;
            uint32_t reg_gpio_17_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_17_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_17_int_mode_set : 4;
            uint32_t reg_gpio_17_int_clr : 1;
            uint32_t gpio_17_int_stat : 1;
            uint32_t reg_gpio_17_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_17_o : 1;
            uint32_t reg_gpio_17_set : 1;
            uint32_t reg_gpio_17_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_17_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_17_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg17;


    union {
        struct {
            uint32_t reg_gpio_18_ie : 1;
            uint32_t reg_gpio_18_smt : 1;
            uint32_t reg_gpio_18_drv : 2;
            uint32_t reg_gpio_18_pu : 1;
            uint32_t reg_gpio_18_pd : 1;
            uint32_t reg_gpio_18_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_18_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_18_int_mode_set : 4;
            uint32_t reg_gpio_18_int_clr : 1;
            uint32_t gpio_18_int_stat : 1;
            uint32_t reg_gpio_18_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_18_o : 1;
            uint32_t reg_gpio_18_set : 1;
            uint32_t reg_gpio_18_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_18_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_18_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg18;


    union {
        struct {
            uint32_t reg_gpio_19_ie : 1;
            uint32_t reg_gpio_19_smt : 1;
            uint32_t reg_gpio_19_drv : 2;
            uint32_t reg_gpio_19_pu : 1;
            uint32_t reg_gpio_19_pd : 1;
            uint32_t reg_gpio_19_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_19_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_19_int_mode_set : 4;
            uint32_t reg_gpio_19_int_clr : 1;
            uint32_t gpio_19_int_stat : 1;
            uint32_t reg_gpio_19_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_19_o : 1;
            uint32_t reg_gpio_19_set : 1;
            uint32_t reg_gpio_19_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_19_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_19_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg19;


    union {
        struct {
            uint32_t reg_gpio_20_ie : 1;
            uint32_t reg_gpio_20_smt : 1;
            uint32_t reg_gpio_20_drv : 2;
            uint32_t reg_gpio_20_pu : 1;
            uint32_t reg_gpio_20_pd : 1;
            uint32_t reg_gpio_20_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_20_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_20_int_mode_set : 4;
            uint32_t reg_gpio_20_int_clr : 1;
            uint32_t gpio_20_int_stat : 1;
            uint32_t reg_gpio_20_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_20_o : 1;
            uint32_t reg_gpio_20_set : 1;
            uint32_t reg_gpio_20_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_20_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_20_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg20;


    union {
        struct {
            uint32_t reg_gpio_21_ie : 1;
            uint32_t reg_gpio_21_smt : 1;
            uint32_t reg_gpio_21_drv : 2;
            uint32_t reg_gpio_21_pu : 1;
            uint32_t reg_gpio_21_pd : 1;
            uint32_t reg_gpio_21_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_21_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_21_int_mode_set : 4;
            uint32_t reg_gpio_21_int_clr : 1;
            uint32_t gpio_21_int_stat : 1;
            uint32_t reg_gpio_21_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_21_o : 1;
            uint32_t reg_gpio_21_set : 1;
            uint32_t reg_gpio_21_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_21_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_21_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg21;


    union {
        struct {
            uint32_t reg_gpio_22_ie : 1;
            uint32_t reg_gpio_22_smt : 1;
            uint32_t reg_gpio_22_drv : 2;
            uint32_t reg_gpio_22_pu : 1;
            uint32_t reg_gpio_22_pd : 1;
            uint32_t reg_gpio_22_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_22_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_22_int_mode_set : 4;
            uint32_t reg_gpio_22_int_clr : 1;
            uint32_t gpio_22_int_stat : 1;
            uint32_t reg_gpio_22_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_22_o : 1;
            uint32_t reg_gpio_22_set : 1;
            uint32_t reg_gpio_22_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_22_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_22_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg22;


    union {
        struct {
            uint32_t reg_gpio_23_ie : 1;
            uint32_t reg_gpio_23_smt : 1;
            uint32_t reg_gpio_23_drv : 2;
            uint32_t reg_gpio_23_pu : 1;
            uint32_t reg_gpio_23_pd : 1;
            uint32_t reg_gpio_23_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_23_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_23_int_mode_set : 4;
            uint32_t reg_gpio_23_int_clr : 1;
            uint32_t gpio_23_int_stat : 1;
            uint32_t reg_gpio_23_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_23_o : 1;
            uint32_t reg_gpio_23_set : 1;
            uint32_t reg_gpio_23_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_23_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_23_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg23;


    union {
        struct {
            uint32_t reg_gpio_24_ie : 1;
            uint32_t reg_gpio_24_smt : 1;
            uint32_t reg_gpio_24_drv : 2;
            uint32_t reg_gpio_24_pu : 1;
            uint32_t reg_gpio_24_pd : 1;
            uint32_t reg_gpio_24_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_24_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_24_int_mode_set : 4;
            uint32_t reg_gpio_24_int_clr : 1;
            uint32_t gpio_24_int_stat : 1;
            uint32_t reg_gpio_24_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_24_o : 1;
            uint32_t reg_gpio_24_set : 1;
            uint32_t reg_gpio_24_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_24_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_24_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg24;


    union {
        struct {
            uint32_t reg_gpio_25_ie : 1;
            uint32_t reg_gpio_25_smt : 1;
            uint32_t reg_gpio_25_drv : 2;
            uint32_t reg_gpio_25_pu : 1;
            uint32_t reg_gpio_25_pd : 1;
            uint32_t reg_gpio_25_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_25_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_25_int_mode_set : 4;
            uint32_t reg_gpio_25_int_clr : 1;
            uint32_t gpio_25_int_stat : 1;
            uint32_t reg_gpio_25_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_25_o : 1;
            uint32_t reg_gpio_25_set : 1;
            uint32_t reg_gpio_25_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_25_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_25_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg25;


    union {
        struct {
            uint32_t reg_gpio_26_ie : 1;
            uint32_t reg_gpio_26_smt : 1;
            uint32_t reg_gpio_26_drv : 2;
            uint32_t reg_gpio_26_pu : 1;
            uint32_t reg_gpio_26_pd : 1;
            uint32_t reg_gpio_26_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_26_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_26_int_mode_set : 4;
            uint32_t reg_gpio_26_int_clr : 1;
            uint32_t gpio_26_int_stat : 1;
            uint32_t reg_gpio_26_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_26_o : 1;
            uint32_t reg_gpio_26_set : 1;
            uint32_t reg_gpio_26_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_26_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_26_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg26;


    union {
        struct {
            uint32_t reg_gpio_27_ie : 1;
            uint32_t reg_gpio_27_smt : 1;
            uint32_t reg_gpio_27_drv : 2;
            uint32_t reg_gpio_27_pu : 1;
            uint32_t reg_gpio_27_pd : 1;
            uint32_t reg_gpio_27_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_27_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_27_int_mode_set : 4;
            uint32_t reg_gpio_27_int_clr : 1;
            uint32_t gpio_27_int_stat : 1;
            uint32_t reg_gpio_27_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_27_o : 1;
            uint32_t reg_gpio_27_set : 1;
            uint32_t reg_gpio_27_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_27_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_27_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg27;


    union {
        struct {
            uint32_t reg_gpio_28_ie : 1;
            uint32_t reg_gpio_28_smt : 1;
            uint32_t reg_gpio_28_drv : 2;
            uint32_t reg_gpio_28_pu : 1;
            uint32_t reg_gpio_28_pd : 1;
            uint32_t reg_gpio_28_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_28_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_28_int_mode_set : 4;
            uint32_t reg_gpio_28_int_clr : 1;
            uint32_t gpio_28_int_stat : 1;
            uint32_t reg_gpio_28_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_28_o : 1;
            uint32_t reg_gpio_28_set : 1;
            uint32_t reg_gpio_28_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_28_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_28_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg28;


    union {
        struct {
            uint32_t reg_gpio_29_ie : 1;
            uint32_t reg_gpio_29_smt : 1;
            uint32_t reg_gpio_29_drv : 2;
            uint32_t reg_gpio_29_pu : 1;
            uint32_t reg_gpio_29_pd : 1;
            uint32_t reg_gpio_29_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_29_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_29_int_mode_set : 4;
            uint32_t reg_gpio_29_int_clr : 1;
            uint32_t gpio_29_int_stat : 1;
            uint32_t reg_gpio_29_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_29_o : 1;
            uint32_t reg_gpio_29_set : 1;
            uint32_t reg_gpio_29_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_29_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_29_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg29;


    union {
        struct {
            uint32_t reg_gpio_30_ie : 1;
            uint32_t reg_gpio_30_smt : 1;
            uint32_t reg_gpio_30_drv : 2;
            uint32_t reg_gpio_30_pu : 1;
            uint32_t reg_gpio_30_pd : 1;
            uint32_t reg_gpio_30_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_30_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_30_int_mode_set : 4;
            uint32_t reg_gpio_30_int_clr : 1;
            uint32_t gpio_30_int_stat : 1;
            uint32_t reg_gpio_30_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_30_o : 1;
            uint32_t reg_gpio_30_set : 1;
            uint32_t reg_gpio_30_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_30_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_30_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg30;


    union {
        struct {
            uint32_t reg_gpio_31_ie : 1;
            uint32_t reg_gpio_31_smt : 1;
            uint32_t reg_gpio_31_drv : 2;
            uint32_t reg_gpio_31_pu : 1;
            uint32_t reg_gpio_31_pd : 1;
            uint32_t reg_gpio_31_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_31_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_31_int_mode_set : 4;
            uint32_t reg_gpio_31_int_clr : 1;
            uint32_t gpio_31_int_stat : 1;
            uint32_t reg_gpio_31_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_31_o : 1;
            uint32_t reg_gpio_31_set : 1;
            uint32_t reg_gpio_31_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_31_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_31_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg31;


    union {
        struct {
            uint32_t reg_gpio_32_ie : 1;
            uint32_t reg_gpio_32_smt : 1;
            uint32_t reg_gpio_32_drv : 2;
            uint32_t reg_gpio_32_pu : 1;
            uint32_t reg_gpio_32_pd : 1;
            uint32_t reg_gpio_32_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_32_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_32_int_mode_set : 4;
            uint32_t reg_gpio_32_int_clr : 1;
            uint32_t gpio_32_int_stat : 1;
            uint32_t reg_gpio_32_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_32_o : 1;
            uint32_t reg_gpio_32_set : 1;
            uint32_t reg_gpio_32_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_32_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_32_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg32;


    union {
        struct {
            uint32_t reg_gpio_33_ie : 1;
            uint32_t reg_gpio_33_smt : 1;
            uint32_t reg_gpio_33_drv : 2;
            uint32_t reg_gpio_33_pu : 1;
            uint32_t reg_gpio_33_pd : 1;
            uint32_t reg_gpio_33_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_33_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_33_int_mode_set : 4;
            uint32_t reg_gpio_33_int_clr : 1;
            uint32_t gpio_33_int_stat : 1;
            uint32_t reg_gpio_33_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_33_o : 1;
            uint32_t reg_gpio_33_set : 1;
            uint32_t reg_gpio_33_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_33_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_33_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg33;


    union {
        struct {
            uint32_t reg_gpio_34_ie : 1;
            uint32_t reg_gpio_34_smt : 1;
            uint32_t reg_gpio_34_drv : 2;
            uint32_t reg_gpio_34_pu : 1;
            uint32_t reg_gpio_34_pd : 1;
            uint32_t reg_gpio_34_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_34_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_34_int_mode_set : 4;
            uint32_t reg_gpio_34_int_clr : 1;
            uint32_t gpio_34_int_stat : 1;
            uint32_t reg_gpio_34_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_34_o : 1;
            uint32_t reg_gpio_34_set : 1;
            uint32_t reg_gpio_34_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_34_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_34_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg34;


    union {
        struct {
            uint32_t reg_gpio_35_ie : 1;
            uint32_t reg_gpio_35_smt : 1;
            uint32_t reg_gpio_35_drv : 2;
            uint32_t reg_gpio_35_pu : 1;
            uint32_t reg_gpio_35_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg35;


    union {
        struct {
            uint32_t reg_gpio_36_ie : 1;
            uint32_t reg_gpio_36_smt : 1;
            uint32_t reg_gpio_36_drv : 2;
            uint32_t reg_gpio_36_pu : 1;
            uint32_t reg_gpio_36_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg36;


    union {
        struct {
            uint32_t reg_gpio_37_ie : 1;
            uint32_t reg_gpio_37_smt : 1;
            uint32_t reg_gpio_37_drv : 2;
            uint32_t reg_gpio_37_pu : 1;
            uint32_t reg_gpio_37_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg37;


    union {
        struct {
            uint32_t reg_gpio_38_ie : 1;
            uint32_t reg_gpio_38_smt : 1;
            uint32_t reg_gpio_38_drv : 2;
            uint32_t reg_gpio_38_pu : 1;
            uint32_t reg_gpio_38_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg38;


    union {
        struct {
            uint32_t reg_gpio_39_ie : 1;
            uint32_t reg_gpio_39_smt : 1;
            uint32_t reg_gpio_39_drv : 2;
            uint32_t reg_gpio_39_pu : 1;
            uint32_t reg_gpio_39_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg39;


    union {
        struct {
            uint32_t reg_gpio_40_ie : 1;
            uint32_t reg_gpio_40_smt : 1;
            uint32_t reg_gpio_40_drv : 2;
            uint32_t reg_gpio_40_pu : 1;
            uint32_t reg_gpio_40_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg40;


    union {
        struct {
            uint32_t reg_gpio_41_ie : 1;
            uint32_t reg_gpio_41_smt : 1;
            uint32_t reg_gpio_41_drv : 2;
            uint32_t reg_gpio_41_pu : 1;
            uint32_t reg_gpio_41_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg41;


    union {
        struct {
            uint32_t reg_gpio_42_ie : 1;
            uint32_t reg_gpio_42_smt : 1;
            uint32_t reg_gpio_42_drv : 2;
            uint32_t reg_gpio_42_pu : 1;
            uint32_t reg_gpio_42_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg42;


    union {
        struct {
            uint32_t reg_gpio_43_ie : 1;
            uint32_t reg_gpio_43_smt : 1;
            uint32_t reg_gpio_43_drv : 2;
            uint32_t reg_gpio_43_pu : 1;
            uint32_t reg_gpio_43_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg43;


    union {
        struct {
            uint32_t reg_gpio_44_ie : 1;
            uint32_t reg_gpio_44_smt : 1;
            uint32_t reg_gpio_44_drv : 2;
            uint32_t reg_gpio_44_pu : 1;
            uint32_t reg_gpio_44_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg44;


    union {
        struct {
            uint32_t reg_gpio_45_ie : 1;
            uint32_t reg_gpio_45_smt : 1;
            uint32_t reg_gpio_45_drv : 2;
            uint32_t reg_gpio_45_pu : 1;
            uint32_t reg_gpio_45_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg45;


    union {
        struct {
            uint32_t reg_gpio_46_ie : 1;
            uint32_t reg_gpio_46_smt : 1;
            uint32_t reg_gpio_46_drv : 2;
            uint32_t reg_gpio_46_pu : 1;
            uint32_t reg_gpio_46_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg46;


    union {
        struct {
            uint32_t reg_gpio_47_ie : 1;
            uint32_t reg_gpio_47_smt : 1;
            uint32_t reg_gpio_47_drv : 2;
            uint32_t reg_gpio_47_pu : 1;
            uint32_t reg_gpio_47_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg47;


    union {
        struct {
            uint32_t reg_gpio_48_ie : 1;
            uint32_t reg_gpio_48_smt : 1;
            uint32_t reg_gpio_48_drv : 2;
            uint32_t reg_gpio_48_pu : 1;
            uint32_t reg_gpio_48_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg48;


    union {
        struct {
            uint32_t reg_gpio_49_ie : 1;
            uint32_t reg_gpio_49_smt : 1;
            uint32_t reg_gpio_49_drv : 2;
            uint32_t reg_gpio_49_pu : 1;
            uint32_t reg_gpio_49_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg49;


    union {
        struct {
            uint32_t reg_gpio_50_ie : 1;
            uint32_t reg_gpio_50_smt : 1;
            uint32_t reg_gpio_50_drv : 2;
            uint32_t reg_gpio_50_pu : 1;
            uint32_t reg_gpio_50_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg50;


    union {
        struct {
            uint32_t reg_gpio_51_ie : 1;
            uint32_t reg_gpio_51_smt : 1;
            uint32_t reg_gpio_51_drv : 2;
            uint32_t reg_gpio_51_pu : 1;
            uint32_t reg_gpio_51_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg51;


    union {
        struct {
            uint32_t reg_gpio_52_ie : 1;
            uint32_t reg_gpio_52_smt : 1;
            uint32_t reg_gpio_52_drv : 2;
            uint32_t reg_gpio_52_pu : 1;
            uint32_t reg_gpio_52_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg52;


    union {
        struct {
            uint32_t reg_gpio_53_ie : 1;
            uint32_t reg_gpio_53_smt : 1;
            uint32_t reg_gpio_53_drv : 2;
            uint32_t reg_gpio_53_pu : 1;
            uint32_t reg_gpio_53_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg53;


    union {
        struct {
            uint32_t reg_gpio_54_ie : 1;
            uint32_t reg_gpio_54_smt : 1;
            uint32_t reg_gpio_54_drv : 2;
            uint32_t reg_gpio_54_pu : 1;
            uint32_t reg_gpio_54_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg54;


    union {
        struct {
            uint32_t reg_gpio_55_ie : 1;
            uint32_t reg_gpio_55_smt : 1;
            uint32_t reg_gpio_55_drv : 2;
            uint32_t reg_gpio_55_pu : 1;
            uint32_t reg_gpio_55_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg55;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg56;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg57;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg58;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg59;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg60;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg61;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg62;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg63;


    uint8_t RESERVED0x9c4[256];


    union {
        struct {
            uint32_t reg2_gpio_0_i : 1;
            uint32_t reg2_gpio_1_i : 1;
            uint32_t reg2_gpio_2_i : 1;
            uint32_t reg2_gpio_3_i : 1;
            uint32_t reg2_gpio_4_i : 1;
            uint32_t reg2_gpio_5_i : 1;
            uint32_t reg2_gpio_6_i : 1;
            uint32_t reg2_gpio_7_i : 1;
            uint32_t reg2_gpio_8_i : 1;
            uint32_t reg2_gpio_9_i : 1;
            uint32_t reg2_gpio_10_i : 1;
            uint32_t reg2_gpio_11_i : 1;
            uint32_t reg2_gpio_12_i : 1;
            uint32_t reg2_gpio_13_i : 1;
            uint32_t reg2_gpio_14_i : 1;
            uint32_t reg2_gpio_15_i : 1;
            uint32_t reg2_gpio_16_i : 1;
            uint32_t reg2_gpio_17_i : 1;
            uint32_t reg2_gpio_18_i : 1;
            uint32_t reg2_gpio_19_i : 1;
            uint32_t reg2_gpio_20_i : 1;
            uint32_t reg2_gpio_21_i : 1;
            uint32_t reg2_gpio_22_i : 1;
            uint32_t reg2_gpio_23_i : 1;
            uint32_t reg2_gpio_24_i : 1;
            uint32_t reg2_gpio_25_i : 1;
            uint32_t reg2_gpio_26_i : 1;
            uint32_t reg2_gpio_27_i : 1;
            uint32_t reg2_gpio_28_i : 1;
            uint32_t reg2_gpio_29_i : 1;
            uint32_t reg2_gpio_30_i : 1;
            uint32_t reg2_gpio_31_i : 1;
        } BF;
        uint32_t WORD;
    } gpio_cfg128;


    union {
        struct {
            uint32_t reg2_gpio_32_i : 1;
            uint32_t reg2_gpio_33_i : 1;
            uint32_t reg2_gpio_34_i : 1;
            uint32_t reserved_3_31 : 29;
        } BF;
        uint32_t WORD;
    } gpio_cfg129;


    uint8_t RESERVED0xacc[24];


    union {
        struct {
            uint32_t reg2_gpio_0_o : 1;
            uint32_t reg2_gpio_1_o : 1;
            uint32_t reg2_gpio_2_o : 1;
            uint32_t reg2_gpio_3_o : 1;
            uint32_t reg2_gpio_4_o : 1;
            uint32_t reg2_gpio_5_o : 1;
            uint32_t reg2_gpio_6_o : 1;
            uint32_t reg2_gpio_7_o : 1;
            uint32_t reg2_gpio_8_o : 1;
            uint32_t reg2_gpio_9_o : 1;
            uint32_t reg2_gpio_10_o : 1;
            uint32_t reg2_gpio_11_o : 1;
            uint32_t reg2_gpio_12_o : 1;
            uint32_t reg2_gpio_13_o : 1;
            uint32_t reg2_gpio_14_o : 1;
            uint32_t reg2_gpio_15_o : 1;
            uint32_t reg2_gpio_16_o : 1;
            uint32_t reg2_gpio_17_o : 1;
            uint32_t reg2_gpio_18_o : 1;
            uint32_t reg2_gpio_19_o : 1;
            uint32_t reg2_gpio_20_o : 1;
            uint32_t reg2_gpio_21_o : 1;
            uint32_t reg2_gpio_22_o : 1;
            uint32_t reg2_gpio_23_o : 1;
            uint32_t reg2_gpio_24_o : 1;
            uint32_t reg2_gpio_25_o : 1;
            uint32_t reg2_gpio_26_o : 1;
            uint32_t reg2_gpio_27_o : 1;
            uint32_t reg2_gpio_28_o : 1;
            uint32_t reg2_gpio_29_o : 1;
            uint32_t reg2_gpio_30_o : 1;
            uint32_t reg2_gpio_31_o : 1;
        } BF;
        uint32_t WORD;
    } gpio_cfg136;


    union {
        struct {
            uint32_t reg2_gpio_32_o : 1;
            uint32_t reg2_gpio_33_o : 1;
            uint32_t reg2_gpio_34_o : 1;
            uint32_t reserved_3_31 : 29;
        } BF;
        uint32_t WORD;
    } gpio_cfg137;


    union {
        struct {
            uint32_t reg2_gpio_0_set : 1;
            uint32_t reg2_gpio_1_set : 1;
            uint32_t reg2_gpio_2_set : 1;
            uint32_t reg2_gpio_3_set : 1;
            uint32_t reg2_gpio_4_set : 1;
            uint32_t reg2_gpio_5_set : 1;
            uint32_t reg2_gpio_6_set : 1;
            uint32_t reg2_gpio_7_set : 1;
            uint32_t reg2_gpio_8_set : 1;
            uint32_t reg2_gpio_9_set : 1;
            uint32_t reg2_gpio_10_set : 1;
            uint32_t reg2_gpio_11_set : 1;
            uint32_t reg2_gpio_12_set : 1;
            uint32_t reg2_gpio_13_set : 1;
            uint32_t reg2_gpio_14_set : 1;
            uint32_t reg2_gpio_15_set : 1;
            uint32_t reg2_gpio_16_set : 1;
            uint32_t reg2_gpio_17_set : 1;
            uint32_t reg2_gpio_18_set : 1;
            uint32_t reg2_gpio_19_set : 1;
            uint32_t reg2_gpio_20_set : 1;
            uint32_t reg2_gpio_21_set : 1;
            uint32_t reg2_gpio_22_set : 1;
            uint32_t reg2_gpio_23_set : 1;
            uint32_t reg2_gpio_24_set : 1;
            uint32_t reg2_gpio_25_set : 1;
            uint32_t reg2_gpio_26_set : 1;
            uint32_t reg2_gpio_27_set : 1;
            uint32_t reg2_gpio_28_set : 1;
            uint32_t reg2_gpio_29_set : 1;
            uint32_t reg2_gpio_30_set : 1;
            uint32_t reg2_gpio_31_set : 1;
        } BF;
        uint32_t WORD;
    } gpio_cfg138;


    union {
        struct {
            uint32_t reg2_gpio_32_set : 1;
            uint32_t reg2_gpio_33_set : 1;
            uint32_t reg2_gpio_34_set : 1;
            uint32_t reserved_3_31 : 29;
        } BF;
        uint32_t WORD;
    } gpio_cfg139;


    union {
        struct {
            uint32_t reg2_gpio_0_clr : 1;
            uint32_t reg2_gpio_1_clr : 1;
            uint32_t reg2_gpio_2_clr : 1;
            uint32_t reg2_gpio_3_clr : 1;
            uint32_t reg2_gpio_4_clr : 1;
            uint32_t reg2_gpio_5_clr : 1;
            uint32_t reg2_gpio_6_clr : 1;
            uint32_t reg2_gpio_7_clr : 1;
            uint32_t reg2_gpio_8_clr : 1;
            uint32_t reg2_gpio_9_clr : 1;
            uint32_t reg2_gpio_10_clr : 1;
            uint32_t reg2_gpio_11_clr : 1;
            uint32_t reg2_gpio_12_clr : 1;
            uint32_t reg2_gpio_13_clr : 1;
            uint32_t reg2_gpio_14_clr : 1;
            uint32_t reg2_gpio_15_clr : 1;
            uint32_t reg2_gpio_16_clr : 1;
            uint32_t reg2_gpio_17_clr : 1;
            uint32_t reg2_gpio_18_clr : 1;
            uint32_t reg2_gpio_19_clr : 1;
            uint32_t reg2_gpio_20_clr : 1;
            uint32_t reg2_gpio_21_clr : 1;
            uint32_t reg2_gpio_22_clr : 1;
            uint32_t reg2_gpio_23_clr : 1;
            uint32_t reg2_gpio_24_clr : 1;
            uint32_t reg2_gpio_25_clr : 1;
            uint32_t reg2_gpio_26_clr : 1;
            uint32_t reg2_gpio_27_clr : 1;
            uint32_t reg2_gpio_28_clr : 1;
            uint32_t reg2_gpio_29_clr : 1;
            uint32_t reg2_gpio_30_clr : 1;
            uint32_t reg2_gpio_31_clr : 1;
        } BF;
        uint32_t WORD;
    } gpio_cfg140;


    union {
        struct {
            uint32_t reg2_gpio_32_clr : 1;
            uint32_t reg2_gpio_33_clr : 1;
            uint32_t reg2_gpio_34_clr : 1;
            uint32_t reserved_3_31 : 29;
        } BF;
        uint32_t WORD;
    } gpio_cfg141;


    union {
        struct {
            uint32_t cr_gpio_tx_en : 1;
            uint32_t cr_invert_code0_high : 1;
            uint32_t cr_invert_code1_high : 1;
            uint32_t reserved_3_6 : 4;
            uint32_t cr_code_total_time : 9;
            uint32_t cr_code0_high_time : 8;
            uint32_t cr_code1_high_time : 8;
        } BF;
        uint32_t WORD;
    } gpio_cfg142;


    union {
        struct {
            uint32_t cr_gpio_dma_tx_en : 1;
            uint32_t cr_gpio_dma_out_sel_latch : 1;
            uint32_t gpio_tx_fifo_clr : 1;
            uint32_t gpio_tx_end_clr : 1;
            uint32_t gpio_tx_fifo_overflow : 1;
            uint32_t gpio_tx_fifo_underflow : 1;
            uint32_t reserved_6 : 1;
            uint32_t cr_gpio_dma_park_value : 1;
            uint32_t gpio_tx_fifo_cnt : 8;
            uint32_t cr_gpio_tx_fifo_th : 7;
            uint32_t cr_gpio_tx_end_mask : 1;
            uint32_t cr_gpio_tx_fifo_mask : 1;
            uint32_t cr_gpio_tx_fer_mask : 1;
            uint32_t r_gpio_tx_end_int : 1;
            uint32_t r_gpio_tx_fifo_int : 1;
            uint32_t r_gpio_tx_fer_int : 1;
            uint32_t cr_gpio_tx_end_en : 1;
            uint32_t cr_gpio_tx_fifo_en : 1;
            uint32_t cr_gpio_tx_fer_en : 1;
        } BF;
        uint32_t WORD;
    } gpio_cfg143;


    union {
        struct {
            uint32_t gpio_tx_data_to_fifo : 16;
            uint32_t reserved_16_31 : 16;
        } BF;
        uint32_t WORD;
    } gpio_cfg144;
};

typedef volatile struct glb_reg glb_reg_t;
# 5 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 2

static const qcc74x_ef_ctrl_com_trim_cfg_t trim_list[] = {
    {
        .name = "ldo15",
        .en_addr = 0x68 * 8 + 31,
        .parity_addr = 0x68 * 8 + 30,
        .value_addr = 0x68 * 8 + 27,
        .value_len = 3,
    },
    {
        .name = "iptat",
        .en_addr = 0x74 * 8 + 31,
        .parity_addr = 0x74 * 8 + 30,
        .value_addr = 0x68 * 8 + 22,
        .value_len = 5,
    },
    {
        .name = "icx",
        .en_addr = 0x74 * 8 + 29,
        .parity_addr = 0x74 * 8 + 28,
        .value_addr = 0x74 * 8 + 22,
        .value_len = 6,
    },
    {
        .name = "dcdc_trim",
        .en_addr = 0x78 * 8 + 31,
        .parity_addr = 0x78 * 8 + 30,
        .value_addr = 0x78 * 8 + 26,
        .value_len = 4,
    },
    {
        .name = "ldo18_sel",
        .en_addr = 0x78 * 8 + 25,
        .parity_addr = 0x78 * 8 + 24,
        .value_addr = 0x78 * 8 + 20,
        .value_len = 4,
    },
    {
        .name = "ldo18_trim",
        .en_addr = 0x78 * 8 + 19,
        .parity_addr = 0x78 * 8 + 18,
        .value_addr = 0x78 * 8 + 14,
        .value_len = 4,
    },
    {
        .name = "ldo33_trim",
        .en_addr = 0x78 * 8 + 13,
        .parity_addr = 0x78 * 8 + 12,
        .value_addr = 0x78 * 8 + 8,
        .value_len = 4,
    },
    {
        .name = "ldo11_tirm",
        .en_addr = 0x78 * 8 + 7,
        .parity_addr = 0x78 * 8 + 6,
        .value_addr = 0x78 * 8 + 2,
        .value_len = 4,
    },
    {
        .name = "rc32m",
        .en_addr = 0x78 * 8 + 1,
        .parity_addr = 0x78 * 8 + 0,
        .value_addr = 0x7C * 8 + 4,
        .value_len = 8,
    },
    {
        .name = "hp_poffset0",
        .en_addr = 0xCC * 8 + 26,
        .parity_addr = 0xC0 * 8 + 15,
        .value_addr = 0xC0 * 8 + 0,
        .value_len = 15,
    },
    {
        .name = "hp_poffset1",
        .en_addr = 0xCC * 8 + 27,
        .parity_addr = 0xC0 * 8 + 31,
        .value_addr = 0xC0 * 8 + 16,
        .value_len = 15,
    },
    {
        .name = "hp_poffset2",
        .en_addr = 0xCC * 8 + 28,
        .parity_addr = 0xC4 * 8 + 15,
        .value_addr = 0xC4 * 8 + 0,
        .value_len = 15,
    },
    {
        .name = "lp_poffset0",
        .en_addr = 0xCC * 8 + 29,
        .parity_addr = 0xC4 * 8 + 31,
        .value_addr = 0xC4 * 8 + 16,
        .value_len = 15,
    },
    {
        .name = "lp_poffset1",
        .en_addr = 0xCC * 8 + 30,
        .parity_addr = 0xC8 * 8 + 15,
        .value_addr = 0xC8 * 8 + 0,
        .value_len = 15,
    },
    {
        .name = "lp_poffset2",
        .en_addr = 0xCC * 8 + 31,
        .parity_addr = 0xC8 * 8 + 31,
        .value_addr = 0xC8 * 8 + 16,
        .value_len = 15,
    },
    {
        .name = "bz_poffset0",
        .en_addr = 0xD0 * 8 + 26,
        .parity_addr = 0xCC * 8 + 25,
        .value_addr = 0xCC * 8 + 0,
        .value_len = 25,
    },
    {
        .name = "bz_poffset1",
        .en_addr = 0xD0 * 8 + 27,
        .parity_addr = 0xD0 * 8 + 25,
        .value_addr = 0xD0 * 8 + 0,
        .value_len = 25,
    },
    {
        .name = "bz_poffset2",
        .en_addr = 0xD0 * 8 + 28,
        .parity_addr = 0xD4 * 8 + 25,
        .value_addr = 0xD4 * 8 + 0,
        .value_len = 25,
    },
    {
        .name = "tmp_mp0",
        .en_addr = 0xD8 * 8 + 9,
        .parity_addr = 0xD8 * 8 + 8,
        .value_addr = 0xD8 * 8 + 0,
        .value_len = 8,
    },
    {
        .name = "tmp_mp1",
        .en_addr = 0xD8 * 8 + 19,
        .parity_addr = 0xD8 * 8 + 18,
        .value_addr = 0xD8 * 8 + 10,
        .value_len = 8,
    },
    {
        .name = "tmp_mp2",
        .en_addr = 0xD8 * 8 + 29,
        .parity_addr = 0xD8 * 8 + 28,
        .value_addr = 0xD8 * 8 + 20,
        .value_len = 8,
    },
    {
        .name = "auadc_gain",
        .en_addr = 0xDC * 8 + 25,
        .parity_addr = 0xDC * 8 + 24,
        .value_addr = 0xDC * 8 + 0,
        .value_len = 24,
    },
    {
        .name = "auadc_offset",
        .en_addr = 0xE0 * 8 + 25,
        .parity_addr = 0xE0 * 8 + 24,
        .value_addr = 0xE0 * 8 + 0,
        .value_len = 24,
    },
    {
        .name = "psram_trim",
        .en_addr = 0xE8 * 8 + 12,
        .parity_addr = 0xE8 * 8 + 11,
        .value_addr = 0xE8 * 8 + 0,
        .value_len = 11,
    },
    {
        .name = "rc32k",
        .en_addr = 0xEC * 8 + 19,
        .parity_addr = 0xEC * 8 + 18,
        .value_addr = 0xEC * 8 + 8,
        .value_len = 10,
    },
    {
        .name = "xtal0",
        .en_addr = 0xEC * 8 + 7,
        .parity_addr = 0xEC * 8 + 6,
        .value_addr = 0xEC * 8 + 0,
        .value_len = 6,
    },
    {
        .name = "xtal1",
        .en_addr = 0xF0 * 8 + 31,
        .parity_addr = 0xF0 * 8 + 30,
        .value_addr = 0xF4 * 8 + 26,
        .value_len = 6,
    },
    {
        .name = "xtal2",
        .en_addr = 0xF0 * 8 + 29,
        .parity_addr = 0xF0 * 8 + 28,
        .value_addr = 0xF4 * 8 + 20,
        .value_len = 6,
    },
    {
        .name = "gpadc_gain",
        .en_addr = 0xF0 * 8 + 27,
        .parity_addr = 0xF0 * 8 + 26,
        .value_addr = 0xF0 * 8 + 14,
        .value_len = 12,
    },
    {
        .name = "tsen",
        .en_addr = 0xF0 * 8 + 13,
        .parity_addr = 0xF0 * 8 + 12,
        .value_addr = 0xF0 * 8 + 0,
        .value_len = 12,
    },
    {
        .name = "dcdc_dis",
        .en_addr = 0xF4 * 8 + 19,
        .parity_addr = 0xF4 * 8 + 18,
        .value_addr = 0xF4 * 8 + 17,
        .value_len = 1,
    },
    {
        .name = "dcdc_vout",
        .en_addr = 0xF4 * 8 + 16,
        .parity_addr = 0xF4 * 8 + 15,
        .value_addr = 0xF4 * 8 + 10,
        .value_len = 5,
    },
    {
        .name = "ldo18_bypass",
        .en_addr = 0xF4 * 8 + 9,
        .parity_addr = 0xF4 * 8 + 8,
        .value_addr = 0xF4 * 8 + 4,
        .value_len = 1,
    },
    {
        .name = "usb20",
        .en_addr = 0xF8 * 8 + 15,
        .parity_addr = 0xF8 * 8 + 14,
        .value_addr = 0xF8 * 8 + 8,
        .value_len = 6,
    }
};
# 255 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
uint32_t qcc74x_ef_ctrl_get_common_trim_list(const qcc74x_ef_ctrl_com_trim_cfg_t **ptrim_list)
{
    *ptrim_list = &trim_list[0];
    return sizeof(trim_list) / sizeof(trim_list[0]);
}

static char * __attribute__((section(".tcm_code." "./drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" "261"))) qcc74x_efuse_print_number(char *buffer, uint8_t number)
{
    uint8_t i = 0;

    if (number >= 100) {
        buffer[i++] = '1';
        buffer[i++] = '0';
        buffer[i++] = '0';
    } else if (number >= 10) {
        buffer[i++] = number / 10 + '0';
        buffer[i++] = number % 10 + '0';
    } else {
        buffer[i++] = number + '0';
    }

    return buffer + i;
}
# 287 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
void __attribute__((section(".tcm_code." "./drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" "287"))) qcc74x_efuse_get_device_info(qcc74x_efuse_device_info_type *device_info)
{
    uint32_t tmpval;
    char *idx;

    qcc74x_ef_ctrl_read_direct(
# 292 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                              ((void *)0)
# 292 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                  , (0x18), &tmpval, 1, 1);
    device_info->package = (tmpval >> 22) & 3;
    device_info->flash_info = (tmpval >> 26) & 7;
    device_info->psram_info = (tmpval >> 24) & 3;
    device_info->version = (tmpval >> 29) & 7;

    switch (device_info->package) {
        case 0:
            device_info->package_name = "QFN40";
            break;
        case 1:
            device_info->package_name = "QFN40M";
            break;
        case 2:
            device_info->package_name = "QFN56";
            break;
        default:
            device_info->package_name = "ERROR";
            break;
    }
    switch (device_info->flash_info) {
        case 0:
            device_info->flash_info_name = "NO";
            break;
        case 1:
            device_info->flash_info_name = "2MB";
            break;
        case 2:
            device_info->flash_info_name = "4MB";
            break;
        case 3:
            device_info->flash_info_name = "6MB";
            break;
        case 4:
            device_info->flash_info_name = "8MB";
            break;
        default:
            device_info->flash_info_name = "ERROR";
            break;
    }
    switch (device_info->psram_info) {
        case 0:
            device_info->psram_info_name = "NO";
            break;
        case 1:
            device_info->psram_info_name = "WB_4MB";
            break;
        case 2:
            device_info->psram_info_name = "WB_8MB";
            break;
        case 3:
            device_info->psram_info_name = "WB_16MB";
            break;
        default:
            device_info->psram_info_name = "ERROR";
    }

    ((*(volatile uint32_t *)(uintptr_t)(((uint32_t)0x20000000) + (0x6F0))) = (0x00000401));
    arch_delay_us(110);
    ((*(volatile uint32_t *)(uintptr_t)(((uint32_t)0x20000000) + (0x6F0))) = (0x00000403));
    arch_delay_us(110);
    ((*(volatile uint32_t *)(uintptr_t)(((uint32_t)0x20000000) + (0x6F0))) = (0x00000413));
    arch_delay_us(110);
    ((*(volatile uint32_t *)(uintptr_t)(((uint32_t)0x20000000) + (0x6F0))) = (0x00000433));
    arch_delay_us(1100);
    tmpval = (*((volatile uint32_t *)(uintptr_t)(((uint32_t)0x20000000) + (0x6F0))));
    tmpval = (((tmpval)&(((1U << (16U)) - 1) << (12U))) >> (12U));
    device_info->process_corner = tmpval;
    idx = device_info->process_corner_name;
    if (device_info->process_corner <= 480) {
        arch_memcpy(device_info->process_corner_name, "SS", sizeof("SS"));
    } else if (device_info->process_corner < 540) {
        uint16_t ss, tt;
        ss = ((device_info->process_corner - 480) * 100 + 30) / 60;
        tt = 100 - ss;
        idx = qcc74x_efuse_print_number(device_info->process_corner_name, ss);
        arch_memcpy(idx, "%TT+", sizeof("%TT+"));
        idx = qcc74x_efuse_print_number(idx + sizeof("%TT+") - 1, tt);
        arch_memcpy(idx, "%SS", sizeof("%SS"));
    } else if (device_info->process_corner == 540) {
        arch_memcpy(device_info->process_corner_name, "TT", 3);
    } else if (device_info->process_corner < 610) {
        uint16_t tt, ff;
        tt = ((device_info->process_corner - 540) * 100 + 35) / 70;
        ff = 100 - tt;
        idx = qcc74x_efuse_print_number(device_info->process_corner_name, ff);
        arch_memcpy(idx, "%TT+", sizeof("%TT+"));
        idx = qcc74x_efuse_print_number(idx + sizeof("%TT+") - 1, tt);
        arch_memcpy(idx, "%FF", sizeof("%FF"));
    } else {
        arch_memcpy(device_info->process_corner_name, "FF", 3);
    }
}
# 394 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
int qcc74x_efuse_get_chipid(uint8_t chipid[8])
{
    chipid[6] = 0;
    chipid[7] = 0;

    return qcc74x_efuse_read_mac_address_opt(0, chipid, 1);
}
# 411 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
uint8_t qcc74x_efuse_is_mac_address_slot_empty(uint8_t slot, uint8_t reload)
{
    uint32_t tmp1 = 0xffffffff, tmp2 = 0xffffffff;
    uint32_t part1Empty = 0, part2Empty = 0;

    if (slot == 0) {
        qcc74x_ef_ctrl_read_direct(
# 417 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                  ((void *)0)
# 417 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                      , (0x14), &tmp1, 1, reload);
        qcc74x_ef_ctrl_read_direct(
# 418 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                  ((void *)0)
# 418 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                      , (0x18), &tmp2, 1, reload);
    } else if (slot == 1) {
        qcc74x_ef_ctrl_read_direct(
# 420 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                  ((void *)0)
# 420 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                      , (0x64), &tmp1, 1, reload);
        qcc74x_ef_ctrl_read_direct(
# 421 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                  ((void *)0)
# 421 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                      , (0x68), &tmp2, 1, reload);
    } else if (slot == 2) {
        qcc74x_ef_ctrl_read_direct(
# 423 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                  ((void *)0)
# 423 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                      , (0x70), &tmp1, 1, reload);
        qcc74x_ef_ctrl_read_direct(
# 424 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                  ((void *)0)
# 424 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                      , (0x74), &tmp2, 1, reload);
    }

    part1Empty = (qcc74x_ef_ctrl_is_all_bits_zero(tmp1, 0, 32));
    part2Empty = (qcc74x_ef_ctrl_is_all_bits_zero(tmp2, 0, 22));

    return (part1Empty && part2Empty);
}
# 443 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
int qcc74x_efuse_write_mac_address_opt(uint8_t slot, uint8_t mac[6], uint8_t program)
{
    uint8_t *maclow = (uint8_t *)mac;
    uint8_t *machigh = (uint8_t *)(mac + 4);
    uint32_t tmpval;
    uint32_t i = 0, cnt;

    if (slot >= 3) {
        return -1;
    }


    for (i = 0; i < 3; i++) {
        tmpval = mac[i];
        mac[i] = mac[5 - i];
        mac[5 - i] = tmpval;
    }


    tmpval = ((maclow[3] << 24) | (maclow[2] << 16) | (maclow[1] << 8) | (maclow[0]));

    if (slot == 0) {
        qcc74x_ef_ctrl_write_direct(
# 465 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                   ((void *)0)
# 465 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                       , (0x14), &tmpval, 1, program);
    } else if (slot == 1) {
        qcc74x_ef_ctrl_write_direct(
# 467 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                   ((void *)0)
# 467 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                       , (0x64), &tmpval, 1, program);
    } else if (slot == 2) {
        qcc74x_ef_ctrl_write_direct(
# 469 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                   ((void *)0)
# 469 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                       , (0x70), &tmpval, 1, program);
    }


    tmpval = machigh[0] + (machigh[1] << 8);
    cnt = 0;

    for (i = 0; i < 6; i++) {
        cnt += qcc74x_ef_ctrl_get_byte_zero_cnt(mac[i]);
    }

    tmpval |= ((cnt & 0x3f) << 16);

    if (slot == 0) {
        qcc74x_ef_ctrl_write_direct(
# 483 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                   ((void *)0)
# 483 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                       , (0x18), &tmpval, 1, program);
    } else if (slot == 1) {
        qcc74x_ef_ctrl_write_direct(
# 485 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                   ((void *)0)
# 485 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                       , (0x68), &tmpval, 1, program);
    } else if (slot == 2) {
        qcc74x_ef_ctrl_write_direct(
# 487 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                   ((void *)0)
# 487 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                       , (0x74), &tmpval, 1, program);
    }

    return 0;
}
# 503 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
int qcc74x_efuse_read_mac_address_opt(uint8_t slot, uint8_t mac[6], uint8_t reload)
{
    uint8_t *maclow = (uint8_t *)mac;
    uint8_t *machigh = (uint8_t *)(mac + 4);
    uint32_t tmpval = 0;
    uint32_t i = 0;
    uint32_t cnt = 0;

    if (slot >= 3) {
        return -1;
    }

    if (slot == 0) {
        qcc74x_ef_ctrl_read_direct(
# 516 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                  ((void *)0)
# 516 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                      , (0x14), &tmpval, 1, reload);
    } else if (slot == 1) {
        qcc74x_ef_ctrl_read_direct(
# 518 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                  ((void *)0)
# 518 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                      , (0x64), &tmpval, 1, reload);
    } else if (slot == 2) {
        qcc74x_ef_ctrl_read_direct(
# 520 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                  ((void *)0)
# 520 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                      , (0x70), &tmpval, 1, reload);
    }

    { maclow[0] = tmpval & 0xff; maclow[1] = (tmpval >> 8) & 0xff; maclow[2] = (tmpval >> 16) & 0xff; maclow[3] = (tmpval >> 24) & 0xff; };

    if (slot == 0) {
        qcc74x_ef_ctrl_read_direct(
# 526 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                  ((void *)0)
# 526 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                      , (0x18), &tmpval, 1, reload);
    } else if (slot == 1) {
        qcc74x_ef_ctrl_read_direct(
# 528 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                  ((void *)0)
# 528 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                      , (0x68), &tmpval, 1, reload);
    } else if (slot == 2) {
        qcc74x_ef_ctrl_read_direct(
# 530 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                  ((void *)0)
# 530 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                      , (0x74), &tmpval, 1, reload);
    }

    machigh[0] = tmpval & 0xff;
    machigh[1] = (tmpval >> 8) & 0xff;


    for (i = 0; i < 6; i++) {
        cnt += qcc74x_ef_ctrl_get_byte_zero_cnt(mac[i]);
    }

    if ((cnt & 0x3f) == ((tmpval >> 16) & 0x3f)) {

        for (i = 0; i < 3; i++) {
            tmpval = mac[i];
            mac[i] = mac[5 - i];
            mac[5 - i] = tmpval;
        }
        return 0;
    } else {
        return -1;
    }
}

float qcc74x_efuse_get_adc_trim(void)
{
    qcc74x_ef_ctrl_com_trim_t trim;
    uint32_t tmp;

    float coe = 1.0;

    qcc74x_ef_ctrl_read_common_trim(
# 561 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                   ((void *)0)
# 561 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                       , "gpadc_gain", &trim, 1);

    if (trim.en) {
        if (trim.parity == qcc74x_ef_ctrl_get_trim_parity(trim.value, trim.len)) {
            tmp = trim.value;

            if (tmp & 0x800) {
                tmp = ~tmp;
                tmp += 1;
                tmp = tmp & 0xfff;
                coe = (1.0f + ((float)tmp / 2048.0f));
            } else {
                coe = (1.0f - ((float)tmp / 2048.0f));
            }
        }
    }

    return coe;
}

uint32_t qcc74x_efuse_get_adc_tsen_trim(void)
{
    qcc74x_ef_ctrl_com_trim_t trim;

    qcc74x_ef_ctrl_read_common_trim(
# 585 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                   ((void *)0)
# 585 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                       , "tsen", &trim, 1);
    if (trim.en) {
        if (trim.parity == qcc74x_ef_ctrl_get_trim_parity(trim.value, trim.len)) {
            return trim.value;
        }
    }

    return 2042;
}

void qcc74x_efuse_read_secure_boot(uint8_t *sign, uint8_t *aes)
{
    uint32_t tmpval = 0;

    qcc74x_ef_ctrl_read_direct(
# 599 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                              ((void *)0)
# 599 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                  , (0x0), &tmpval, 1, 1);
    *sign = ((tmpval & (((1U << (1U)) - 1) << (7U))) >> (7U)) & 0x01;
    *aes = ((tmpval & (((1U<<(2U))-1)<<(0U))) >> (0U));
}

int qcc74x_efuse_enable_aes(uint8_t aes_type, uint8_t xts_mode)
{
    uint32_t tmpval = aes_type;

    if(xts_mode){
        tmpval |= (xts_mode<<2);
    }

    qcc74x_ef_ctrl_write_direct(
# 612 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                               ((void *)0)
# 612 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                   , 0x00, &tmpval, 1, 1);

    return 0;
}

int qcc74x_efuse_rw_lock_aes_key(uint8_t key_index, uint8_t rd_lock, uint8_t wr_lock)
{
    uint32_t tmpval = 0;

    if(0 == key_index){
        if(wr_lock){
            tmpval |= (1 << 19);
        }
        if(rd_lock){
            tmpval |= (1 << 29);
        }
        qcc74x_ef_ctrl_write_direct(
# 628 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                   ((void *)0)
# 628 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                       , 0x7C, &tmpval, 1, 1);
    }else if(1 == key_index){
        if(wr_lock){
            tmpval |= (1 << 20);
        }
        if(rd_lock){
            tmpval |= (1 << 30);
        }
        qcc74x_ef_ctrl_write_direct(
# 636 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                   ((void *)0)
# 636 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                       , 0x7C, &tmpval, 1, 1);
    }else if(2 == key_index){
        if(wr_lock){
            tmpval |= (1 << 15);
        }
        if(rd_lock){
            tmpval |= (1 << 25);
        }
        qcc74x_ef_ctrl_write_direct(
# 644 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                   ((void *)0)
# 644 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                       , 0xFC, &tmpval, 1, 1);
    }else if(3 == key_index){
        if(wr_lock){
            tmpval |= (1 << 16);
        }
        if(rd_lock){
            tmpval |= (1 << 26);
        }
        qcc74x_ef_ctrl_write_direct(
# 652 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                                   ((void *)0)
# 652 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                       , 0xFC, &tmpval, 1, 1);
    }

    return 0;
}

int qcc74x_efuse_rw_lock_dbg_key(uint8_t rd_lock, uint8_t wr_lock)
{
    uint32_t tmpval = 0;

    if(wr_lock){
        tmpval |= (1 << 15);
    }

    if(rd_lock){
        tmpval |= (1 << 26);
    }

    qcc74x_ef_ctrl_write_direct(
# 670 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                               ((void *)0)
# 670 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                   , 0x7C, &tmpval, 1, 1);

    return 0;
}

int qcc74x_efuse_write_lock_pk_hash(uint32_t pkhash_len)
{
    uint32_t tmpval = 0;

    if(256 == pkhash_len){
       tmpval = (1 << 17) | (1 << 18);
    }else{
       tmpval = (1 << 17);
    }

    qcc74x_ef_ctrl_write_direct(
# 685 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c" 3 4
                               ((void *)0)
# 685 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/src/qcc743_ef_cfg.c"
                                   , 0x7C, &tmpval, 1, 1);

    return 0;
}

int qcc74x_efuse_write_lock_usb_pid_vid(void)
{
    return 0;
}
