Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 89694dd388424f919a59c526af41ba81 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Inverter_Test_behav xil_defaultlib.Inverter_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture state_machine of entity xil_defaultlib.Inverter [inverter_default]
Compiling architecture test of entity xil_defaultlib.inverter_test
Built simulation snapshot Inverter_Test_behav
