//  (c) Cologne Chip AG
//  Config File Data for FPGA programming/home/user/FPGA/Boards/GateMate/gatemate_ila/p_r_out/ila_top_24-07-11_21-25-39_00     Version: Version 4.2 (1 May 2024)
//  Compile Time: 1970-01-01 00:59:59
//  Program Run:  2024-07-11 21:26:30
//  Program Call: p_r +sp -i /home/user/FPGA/Boards/GateMate/gatemate_ila/net/ila_top_synth24-07-11_21-25-39.v -o /home/user/FPGA/Boards/GateMate/gatemate_ila/p_r_out/ila_top_24-07-11_21-25-39 -sp -cCP +uCIO -ccf /home/user/FPGA/Boards/GateMate/gatemate_ila/src/ILA_top.ccf 
//  File Type:    CFG


// Config Command Path   CMD_PATH
// ---------------------------------
D9 // Command: CMD_PATH      addr: 32'h0000 0000
01 // Length: 1
ED // -- CRC low byte
96 // -- CRC high byte
10  // _prog 
4D // -- CRC low byte
D6 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4


// Config Select PLL   CMD_SPLL
// ---------------------------------
DD // Command: CMD_SPLL      addr: 32'h0000 0010
01 // Length: 1
8D // -- CRC low byte
F1 // -- CRC high byte
02
//    write config of PLL1
//    select config-set 0 of PLL0
//    select config-set 0 of PLL1
//    select config-set 0 of PLL2
//    select config-set 0 of PLL3
DE // -- CRC low byte
E5 // -- CRC high byte


// Config PLL                  CMD_PLL
// ---------------------------------
C1 // Command: CMD_PLL      addr: 32'h0000 0017
18 // Length: 24
FC // -- CRC low byte
40 // -- CRC high byte
82  //  0 PLL Config data 0
20  //  1 PLL Config data 1
0C  //  2 PLL Config data 2
08  //  3 PLL Config data 3
0C  //  4 PLL Config data 4
04  //  5 PLL Config data 5
00  //  6 PLL Config data 6
64  //  7 PLL Config data 7
10  //  8 PLL Config data 8
01  //  9 PLL Config data 9
CB  // 10 PLL Config data 10
01  // 11 PLL Config data 11
00  // 12 Config data for clock matrix CLKIN PLL0
00  // 13 Config data for clock matrix CLKIN PLL1
00  // 14 Config data for clock matrix CLKIN PLL2
00  // 15 Config data for clock matrix CLKIN PLL3
16  // 16 Config data for clock matrix CLKMUX PLL0 byte 0
00  // 17 Config data for clock matrix CLKMUX PLL0 byte 1
14  // 18 Config data for clock matrix CLKMUX PLL1 byte 0
00  // 19 Config data for clock matrix CLKMUX PLL1 byte 1
00  // 20 Config data for clock matrix CLKMUX PLL2 byte 0
00  // 21 Config data for clock matrix CLKMUX PLL2 byte 1
00  // 22 Config data for clock matrix CLKMUX PLL3 byte 0
00  // 23 Config data for clock matrix CLKMUX PLL3 byte 1
DB // -- CRC low byte
FE // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
00  // NOP     5
00  // NOP     6


// Config Select PLL   CMD_SPLL
// ---------------------------------
DD // Command: CMD_SPLL      addr: 32'h0000 003B
01 // Length: 1
8D // -- CRC low byte
F1 // -- CRC high byte
01
//    write config of PLL0
//    select config-set 0 of PLL0
//    select config-set 0 of PLL1
//    select config-set 0 of PLL2
//    select config-set 0 of PLL3
45 // -- CRC low byte
D7 // -- CRC high byte


// Config PLL                  CMD_PLL
// ---------------------------------
C1 // Command: CMD_PLL      addr: 32'h0000 0042
18 // Length: 24
FC // -- CRC low byte
40 // -- CRC high byte
82  //  0 PLL Config data 0
20  //  1 PLL Config data 1
0C  //  2 PLL Config data 2
08  //  3 PLL Config data 3
50  //  4 PLL Config data 4
04  //  5 PLL Config data 5
00  //  6 PLL Config data 6
64  //  7 PLL Config data 7
10  //  8 PLL Config data 8
01  //  9 PLL Config data 9
CB  // 10 PLL Config data 10
01  // 11 PLL Config data 11
00  // 12 Config data for clock matrix CLKIN PLL0
00  // 13 Config data for clock matrix CLKIN PLL1
00  // 14 Config data for clock matrix CLKIN PLL2
00  // 15 Config data for clock matrix CLKIN PLL3
16  // 16 Config data for clock matrix CLKMUX PLL0 byte 0
00  // 17 Config data for clock matrix CLKMUX PLL0 byte 1
14  // 18 Config data for clock matrix CLKMUX PLL1 byte 0
00  // 19 Config data for clock matrix CLKMUX PLL1 byte 1
00  // 20 Config data for clock matrix CLKMUX PLL2 byte 0
00  // 21 Config data for clock matrix CLKMUX PLL2 byte 1
00  // 22 Config data for clock matrix CLKMUX PLL3 byte 0
00  // 23 Config data for clock matrix CLKMUX PLL3 byte 1
0D // -- CRC low byte
AA // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
00  // NOP     5
00  // NOP     6


// Config RAM 6    RAM_core_x33y33
// ---------------------------------
CE // Command: CMD_RXRYS      addr: 32'h0000 0066
02 // Length: 2
EF // -- CRC low byte
7C // -- CRC high byte
00 // x_ram_sel: 0
02 // y_ram_sel: 2
CC // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 006E
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
00  //  0 RAM_cfg_forward_a_addr   a0_addr -> a0_addr   a1_addr -> a1_addr   a0_addr -> fwd_up_a_addr   a0_addr -> fwd_low_a_addr
00  //  1 RAM_cfg_forward_b_addr   b0_addr -> b0_addr   b1_addr -> b1_addr   b0_addr -> fwd_up_b_addr   b0_addr -> fwd_low_b_addr
23  //  2 RAM_cfg_forward_a0_clk   global_CLOCK1_i -> a0_clk
00  //  3 RAM_cfg_forward_a0_en    a0_en1_i -> a0_en
00  //  4 RAM_cfg_forward_a0_we    a0_we1_i -> a0_we
23  //  5 RAM_cfg_forward_a1_clk   global_CLOCK1_i -> a1_clk
13  //  6 RAM_cfg_forward_a1_en    1 -> a1_en
00  //  7 RAM_cfg_forward_a1_we    a1_we1_i -> a1_we
00  //  8 RAM_cfg_forward_b0_clk   b0_clk1_i -> b0_clk
00  //  9 RAM_cfg_forward_b0_en    b0_en1_i -> b0_en
00  // 10 RAM_cfg_forward_b0_we    b0_we1_i -> b0_we
00  // 11 RAM_cfg_forward_b1_clk   b1_clk1_i -> b1_clk
13  // 12 RAM_cfg_forward_b1_en    1 -> b1_en
03  // 13 RAM_cfg_forward_b1_we    0 -> b1_we
61  // 14 RAM_cfg_sram_mode_i_cfg   TDP split
00  // 15 RAM_cfg_in_out_cfg
00  // 16 RAM_cfg_out_cfg
03  // 17 RAM_cfg_out_b1_cfg
0A  // 18 RAM_cfg_wrmode_outreg
20  // 19 RAM_cfg_inversion
08  // 20 RAM_cfg_inv_ecc_dyn
00  // 21 RAM_cfg_fifo_sync_empty
00  // 22 RAM_cfg_fifo_empty
00  // 23 RAM_cfg_fifo_aync_full
00  // 24 RAM_cfg_fifo_full
05  // 25 RAM_cfg_sram_delay
00  // 26 RAM_cfg_datbm_cascade
94 // -- CRC low byte
F0 // -- CRC high byte


// Config Change Status   CMD_CHG_STATUS
// ---------------------------------
DB // Command: CMD_CHG_STATUS      addr: 32'h0000 008F
01 // Length: 1
5D // -- CRC low byte
A5 // -- CRC high byte
20  //  0 cfg_stat_chg
CE // -- CRC low byte
E7 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4

// ---------------------------------
CE // Command: CMD_RXRYS      addr: 32'h0000 009F
02 // Length: 2
EF // -- CRC low byte
7C // -- CRC high byte
00 // x_ram_sel: 0
02 // y_ram_sel: 2
CC // -- CRC low byte
DF // -- CRC high byte


// Load configuration address counter of selected LCUs    CMD_ACLCU
// ---------------------------------
C9 // Command: CMD_ACLCU      addr: 32'h0000 00A7
02 // Length: 2
E7 // -- CRC low byte
31 // -- CRC high byte
00 // byte 0: addr[ 7:0]
00 // byte 1: addr[15:8]
DE // -- CRC low byte
FC // -- CRC high byte


// Initialize RAM contents   CMD_FRAM
// ---------------------------------
D2 // Command: CMD_FRAM      addr: 32'h0000 00A7
14 // upper length byte
00 // lower length byte
8A // -- CRC low byte
0E // -- CRC high byte
00 // byte 0
00 // byte 1
00 // byte 2
00 // byte 3
00 // byte 4
00 // byte 5
00 // byte 6
00 // byte 7
00 // byte 8
00 // byte 9
00 // byte 10
00 // byte 11
00 // byte 12
00 // byte 13
00 // byte 14
00 // byte 15
00 // byte 16
00 // byte 17
00 // byte 18
00 // byte 19
00 // byte 20
00 // byte 21
00 // byte 22
00 // byte 23
00 // byte 24
00 // byte 25
00 // byte 26
00 // byte 27
00 // byte 28
00 // byte 29
00 // byte 30
00 // byte 31
00 // byte 32
00 // byte 33
00 // byte 34
00 // byte 35
00 // byte 36
00 // byte 37
00 // byte 38
00 // byte 39
00 // byte 40
00 // byte 41
00 // byte 42
00 // byte 43
00 // byte 44
00 // byte 45
00 // byte 46
00 // byte 47
00 // byte 48
00 // byte 49
00 // byte 50
00 // byte 51
00 // byte 52
00 // byte 53
00 // byte 54
00 // byte 55
00 // byte 56
00 // byte 57
00 // byte 58
00 // byte 59
00 // byte 60
00 // byte 61
00 // byte 62
00 // byte 63
00 // byte 64
00 // byte 65
00 // byte 66
00 // byte 67
00 // byte 68
00 // byte 69
00 // byte 70
00 // byte 71
00 // byte 72
00 // byte 73
00 // byte 74
00 // byte 75
00 // byte 76
00 // byte 77
00 // byte 78
00 // byte 79
00 // byte 80
00 // byte 81
00 // byte 82
00 // byte 83
00 // byte 84
00 // byte 85
00 // byte 86
00 // byte 87
00 // byte 88
00 // byte 89
00 // byte 90
00 // byte 91
00 // byte 92
00 // byte 93
00 // byte 94
00 // byte 95
00 // byte 96
00 // byte 97
00 // byte 98
00 // byte 99
00 // byte 100
00 // byte 101
00 // byte 102
00 // byte 103
00 // byte 104
00 // byte 105
00 // byte 106
00 // byte 107
00 // byte 108
00 // byte 109
00 // byte 110
00 // byte 111
00 // byte 112
00 // byte 113
00 // byte 114
00 // byte 115
00 // byte 116
00 // byte 117
00 // byte 118
00 // byte 119
00 // byte 120
00 // byte 121
00 // byte 122
00 // byte 123
00 // byte 124
00 // byte 125
00 // byte 126
00 // byte 127
00 // byte 128
00 // byte 129
00 // byte 130
00 // byte 131
00 // byte 132
00 // byte 133
00 // byte 134
00 // byte 135
00 // byte 136
00 // byte 137
00 // byte 138
00 // byte 139
00 // byte 140
00 // byte 141
00 // byte 142
00 // byte 143
00 // byte 144
00 // byte 145
00 // byte 146
00 // byte 147
00 // byte 148
00 // byte 149
00 // byte 150
00 // byte 151
00 // byte 152
00 // byte 153
00 // byte 154
00 // byte 155
00 // byte 156
00 // byte 157
00 // byte 158
00 // byte 159
00 // byte 160
00 // byte 161
00 // byte 162
00 // byte 163
00 // byte 164
00 // byte 165
00 // byte 166
00 // byte 167
00 // byte 168
00 // byte 169
00 // byte 170
00 // byte 171
00 // byte 172
00 // byte 173
00 // byte 174
00 // byte 175
00 // byte 176
00 // byte 177
00 // byte 178
00 // byte 179
00 // byte 180
00 // byte 181
00 // byte 182
00 // byte 183
00 // byte 184
00 // byte 185
00 // byte 186
00 // byte 187
00 // byte 188
00 // byte 189
00 // byte 190
00 // byte 191
00 // byte 192
00 // byte 193
00 // byte 194
00 // byte 195
00 // byte 196
00 // byte 197
00 // byte 198
00 // byte 199
00 // byte 200
00 // byte 201
00 // byte 202
00 // byte 203
00 // byte 204
00 // byte 205
00 // byte 206
00 // byte 207
00 // byte 208
00 // byte 209
00 // byte 210
00 // byte 211
00 // byte 212
00 // byte 213
00 // byte 214
00 // byte 215
00 // byte 216
00 // byte 217
00 // byte 218
00 // byte 219
00 // byte 220
00 // byte 221
00 // byte 222
00 // byte 223
00 // byte 224
00 // byte 225
00 // byte 226
00 // byte 227
00 // byte 228
00 // byte 229
00 // byte 230
00 // byte 231
00 // byte 232
00 // byte 233
00 // byte 234
00 // byte 235
00 // byte 236
00 // byte 237
00 // byte 238
00 // byte 239
00 // byte 240
00 // byte 241
00 // byte 242
00 // byte 243
00 // byte 244
00 // byte 245
00 // byte 246
00 // byte 247
00 // byte 248
00 // byte 249
00 // byte 250
00 // byte 251
00 // byte 252
00 // byte 253
00 // byte 254
00 // byte 255
00 // byte 256
00 // byte 257
00 // byte 258
00 // byte 259
00 // byte 260
00 // byte 261
00 // byte 262
00 // byte 263
00 // byte 264
00 // byte 265
00 // byte 266
00 // byte 267
00 // byte 268
00 // byte 269
00 // byte 270
00 // byte 271
00 // byte 272
00 // byte 273
00 // byte 274
00 // byte 275
00 // byte 276
00 // byte 277
00 // byte 278
00 // byte 279
00 // byte 280
00 // byte 281
00 // byte 282
00 // byte 283
00 // byte 284
00 // byte 285
00 // byte 286
00 // byte 287
00 // byte 288
00 // byte 289
00 // byte 290
00 // byte 291
00 // byte 292
00 // byte 293
00 // byte 294
00 // byte 295
00 // byte 296
00 // byte 297
00 // byte 298
00 // byte 299
00 // byte 300
00 // byte 301
00 // byte 302
00 // byte 303
00 // byte 304
00 // byte 305
00 // byte 306
00 // byte 307
00 // byte 308
00 // byte 309
00 // byte 310
00 // byte 311
00 // byte 312
00 // byte 313
00 // byte 314
00 // byte 315
00 // byte 316
00 // byte 317
00 // byte 318
00 // byte 319
00 // byte 320
00 // byte 321
00 // byte 322
00 // byte 323
00 // byte 324
00 // byte 325
00 // byte 326
00 // byte 327
00 // byte 328
00 // byte 329
00 // byte 330
00 // byte 331
00 // byte 332
00 // byte 333
00 // byte 334
00 // byte 335
00 // byte 336
00 // byte 337
00 // byte 338
00 // byte 339
00 // byte 340
00 // byte 341
00 // byte 342
00 // byte 343
00 // byte 344
00 // byte 345
00 // byte 346
00 // byte 347
00 // byte 348
00 // byte 349
00 // byte 350
00 // byte 351
00 // byte 352
00 // byte 353
00 // byte 354
00 // byte 355
00 // byte 356
00 // byte 357
00 // byte 358
00 // byte 359
00 // byte 360
00 // byte 361
00 // byte 362
00 // byte 363
00 // byte 364
00 // byte 365
00 // byte 366
00 // byte 367
00 // byte 368
00 // byte 369
00 // byte 370
00 // byte 371
00 // byte 372
00 // byte 373
00 // byte 374
00 // byte 375
00 // byte 376
00 // byte 377
00 // byte 378
00 // byte 379
00 // byte 380
00 // byte 381
00 // byte 382
00 // byte 383
00 // byte 384
00 // byte 385
00 // byte 386
00 // byte 387
00 // byte 388
00 // byte 389
00 // byte 390
00 // byte 391
00 // byte 392
00 // byte 393
00 // byte 394
00 // byte 395
00 // byte 396
00 // byte 397
00 // byte 398
00 // byte 399
00 // byte 400
00 // byte 401
00 // byte 402
00 // byte 403
00 // byte 404
00 // byte 405
00 // byte 406
00 // byte 407
00 // byte 408
00 // byte 409
00 // byte 410
00 // byte 411
00 // byte 412
00 // byte 413
00 // byte 414
00 // byte 415
00 // byte 416
00 // byte 417
00 // byte 418
00 // byte 419
00 // byte 420
00 // byte 421
00 // byte 422
00 // byte 423
00 // byte 424
00 // byte 425
00 // byte 426
00 // byte 427
00 // byte 428
00 // byte 429
00 // byte 430
00 // byte 431
00 // byte 432
00 // byte 433
00 // byte 434
00 // byte 435
00 // byte 436
00 // byte 437
00 // byte 438
00 // byte 439
00 // byte 440
00 // byte 441
00 // byte 442
00 // byte 443
00 // byte 444
00 // byte 445
00 // byte 446
00 // byte 447
00 // byte 448
00 // byte 449
00 // byte 450
00 // byte 451
00 // byte 452
00 // byte 453
00 // byte 454
00 // byte 455
00 // byte 456
00 // byte 457
00 // byte 458
00 // byte 459
00 // byte 460
00 // byte 461
00 // byte 462
00 // byte 463
00 // byte 464
00 // byte 465
00 // byte 466
00 // byte 467
00 // byte 468
00 // byte 469
00 // byte 470
00 // byte 471
00 // byte 472
00 // byte 473
00 // byte 474
00 // byte 475
00 // byte 476
00 // byte 477
00 // byte 478
00 // byte 479
00 // byte 480
00 // byte 481
00 // byte 482
00 // byte 483
00 // byte 484
00 // byte 485
00 // byte 486
00 // byte 487
00 // byte 488
00 // byte 489
00 // byte 490
00 // byte 491
00 // byte 492
00 // byte 493
00 // byte 494
00 // byte 495
00 // byte 496
00 // byte 497
00 // byte 498
00 // byte 499
00 // byte 500
00 // byte 501
00 // byte 502
00 // byte 503
00 // byte 504
00 // byte 505
00 // byte 506
00 // byte 507
00 // byte 508
00 // byte 509
00 // byte 510
00 // byte 511
00 // byte 512
00 // byte 513
00 // byte 514
00 // byte 515
00 // byte 516
00 // byte 517
00 // byte 518
00 // byte 519
00 // byte 520
00 // byte 521
00 // byte 522
00 // byte 523
00 // byte 524
00 // byte 525
00 // byte 526
00 // byte 527
00 // byte 528
00 // byte 529
00 // byte 530
00 // byte 531
00 // byte 532
00 // byte 533
00 // byte 534
00 // byte 535
00 // byte 536
00 // byte 537
00 // byte 538
00 // byte 539
00 // byte 540
00 // byte 541
00 // byte 542
00 // byte 543
00 // byte 544
00 // byte 545
00 // byte 546
00 // byte 547
00 // byte 548
00 // byte 549
00 // byte 550
00 // byte 551
00 // byte 552
00 // byte 553
00 // byte 554
00 // byte 555
00 // byte 556
00 // byte 557
00 // byte 558
00 // byte 559
00 // byte 560
00 // byte 561
00 // byte 562
00 // byte 563
00 // byte 564
00 // byte 565
00 // byte 566
00 // byte 567
00 // byte 568
00 // byte 569
00 // byte 570
00 // byte 571
00 // byte 572
00 // byte 573
00 // byte 574
00 // byte 575
00 // byte 576
00 // byte 577
00 // byte 578
00 // byte 579
00 // byte 580
00 // byte 581
00 // byte 582
00 // byte 583
00 // byte 584
00 // byte 585
00 // byte 586
00 // byte 587
00 // byte 588
00 // byte 589
00 // byte 590
00 // byte 591
00 // byte 592
00 // byte 593
00 // byte 594
00 // byte 595
00 // byte 596
00 // byte 597
00 // byte 598
00 // byte 599
00 // byte 600
00 // byte 601
00 // byte 602
00 // byte 603
00 // byte 604
00 // byte 605
00 // byte 606
00 // byte 607
00 // byte 608
00 // byte 609
00 // byte 610
00 // byte 611
00 // byte 612
00 // byte 613
00 // byte 614
00 // byte 615
00 // byte 616
00 // byte 617
00 // byte 618
00 // byte 619
00 // byte 620
00 // byte 621
00 // byte 622
00 // byte 623
00 // byte 624
00 // byte 625
00 // byte 626
00 // byte 627
00 // byte 628
00 // byte 629
00 // byte 630
00 // byte 631
00 // byte 632
00 // byte 633
00 // byte 634
00 // byte 635
00 // byte 636
00 // byte 637
00 // byte 638
00 // byte 639
00 // byte 640
00 // byte 641
00 // byte 642
00 // byte 643
00 // byte 644
00 // byte 645
00 // byte 646
00 // byte 647
00 // byte 648
00 // byte 649
00 // byte 650
00 // byte 651
00 // byte 652
00 // byte 653
00 // byte 654
00 // byte 655
00 // byte 656
00 // byte 657
00 // byte 658
00 // byte 659
00 // byte 660
00 // byte 661
00 // byte 662
00 // byte 663
00 // byte 664
00 // byte 665
00 // byte 666
00 // byte 667
00 // byte 668
00 // byte 669
00 // byte 670
00 // byte 671
00 // byte 672
00 // byte 673
00 // byte 674
00 // byte 675
00 // byte 676
00 // byte 677
00 // byte 678
00 // byte 679
00 // byte 680
00 // byte 681
00 // byte 682
00 // byte 683
00 // byte 684
00 // byte 685
00 // byte 686
00 // byte 687
00 // byte 688
00 // byte 689
00 // byte 690
00 // byte 691
00 // byte 692
00 // byte 693
00 // byte 694
00 // byte 695
00 // byte 696
00 // byte 697
00 // byte 698
00 // byte 699
00 // byte 700
00 // byte 701
00 // byte 702
00 // byte 703
00 // byte 704
00 // byte 705
00 // byte 706
00 // byte 707
00 // byte 708
00 // byte 709
00 // byte 710
00 // byte 711
00 // byte 712
00 // byte 713
00 // byte 714
00 // byte 715
00 // byte 716
00 // byte 717
00 // byte 718
00 // byte 719
00 // byte 720
00 // byte 721
00 // byte 722
00 // byte 723
00 // byte 724
00 // byte 725
00 // byte 726
00 // byte 727
00 // byte 728
00 // byte 729
00 // byte 730
00 // byte 731
00 // byte 732
00 // byte 733
00 // byte 734
00 // byte 735
00 // byte 736
00 // byte 737
00 // byte 738
00 // byte 739
00 // byte 740
00 // byte 741
00 // byte 742
00 // byte 743
00 // byte 744
00 // byte 745
00 // byte 746
00 // byte 747
00 // byte 748
00 // byte 749
00 // byte 750
00 // byte 751
00 // byte 752
00 // byte 753
00 // byte 754
00 // byte 755
00 // byte 756
00 // byte 757
00 // byte 758
00 // byte 759
00 // byte 760
00 // byte 761
00 // byte 762
00 // byte 763
00 // byte 764
00 // byte 765
00 // byte 766
00 // byte 767
00 // byte 768
00 // byte 769
00 // byte 770
00 // byte 771
00 // byte 772
00 // byte 773
00 // byte 774
00 // byte 775
00 // byte 776
00 // byte 777
00 // byte 778
00 // byte 779
00 // byte 780
00 // byte 781
00 // byte 782
00 // byte 783
00 // byte 784
00 // byte 785
00 // byte 786
00 // byte 787
00 // byte 788
00 // byte 789
00 // byte 790
00 // byte 791
00 // byte 792
00 // byte 793
00 // byte 794
00 // byte 795
00 // byte 796
00 // byte 797
00 // byte 798
00 // byte 799
00 // byte 800
00 // byte 801
00 // byte 802
00 // byte 803
00 // byte 804
00 // byte 805
00 // byte 806
00 // byte 807
00 // byte 808
00 // byte 809
00 // byte 810
00 // byte 811
00 // byte 812
00 // byte 813
00 // byte 814
00 // byte 815
00 // byte 816
00 // byte 817
00 // byte 818
00 // byte 819
00 // byte 820
00 // byte 821
00 // byte 822
00 // byte 823
00 // byte 824
00 // byte 825
00 // byte 826
00 // byte 827
00 // byte 828
00 // byte 829
00 // byte 830
00 // byte 831
00 // byte 832
00 // byte 833
00 // byte 834
00 // byte 835
00 // byte 836
00 // byte 837
00 // byte 838
00 // byte 839
00 // byte 840
00 // byte 841
00 // byte 842
00 // byte 843
00 // byte 844
00 // byte 845
00 // byte 846
00 // byte 847
00 // byte 848
00 // byte 849
00 // byte 850
00 // byte 851
00 // byte 852
00 // byte 853
00 // byte 854
00 // byte 855
00 // byte 856
00 // byte 857
00 // byte 858
00 // byte 859
00 // byte 860
00 // byte 861
00 // byte 862
00 // byte 863
00 // byte 864
00 // byte 865
00 // byte 866
00 // byte 867
00 // byte 868
00 // byte 869
00 // byte 870
00 // byte 871
00 // byte 872
00 // byte 873
00 // byte 874
00 // byte 875
00 // byte 876
00 // byte 877
00 // byte 878
00 // byte 879
00 // byte 880
00 // byte 881
00 // byte 882
00 // byte 883
00 // byte 884
00 // byte 885
00 // byte 886
00 // byte 887
00 // byte 888
00 // byte 889
00 // byte 890
00 // byte 891
00 // byte 892
00 // byte 893
00 // byte 894
00 // byte 895
00 // byte 896
00 // byte 897
00 // byte 898
00 // byte 899
00 // byte 900
00 // byte 901
00 // byte 902
00 // byte 903
00 // byte 904
00 // byte 905
00 // byte 906
00 // byte 907
00 // byte 908
00 // byte 909
00 // byte 910
00 // byte 911
00 // byte 912
00 // byte 913
00 // byte 914
00 // byte 915
00 // byte 916
00 // byte 917
00 // byte 918
00 // byte 919
00 // byte 920
00 // byte 921
00 // byte 922
00 // byte 923
00 // byte 924
00 // byte 925
00 // byte 926
00 // byte 927
00 // byte 928
00 // byte 929
00 // byte 930
00 // byte 931
00 // byte 932
00 // byte 933
00 // byte 934
00 // byte 935
00 // byte 936
00 // byte 937
00 // byte 938
00 // byte 939
00 // byte 940
00 // byte 941
00 // byte 942
00 // byte 943
00 // byte 944
00 // byte 945
00 // byte 946
00 // byte 947
00 // byte 948
00 // byte 949
00 // byte 950
00 // byte 951
00 // byte 952
00 // byte 953
00 // byte 954
00 // byte 955
00 // byte 956
00 // byte 957
00 // byte 958
00 // byte 959
00 // byte 960
00 // byte 961
00 // byte 962
00 // byte 963
00 // byte 964
00 // byte 965
00 // byte 966
00 // byte 967
00 // byte 968
00 // byte 969
00 // byte 970
00 // byte 971
00 // byte 972
00 // byte 973
00 // byte 974
00 // byte 975
00 // byte 976
00 // byte 977
00 // byte 978
00 // byte 979
00 // byte 980
00 // byte 981
00 // byte 982
00 // byte 983
00 // byte 984
00 // byte 985
00 // byte 986
00 // byte 987
00 // byte 988
00 // byte 989
00 // byte 990
00 // byte 991
00 // byte 992
00 // byte 993
00 // byte 994
00 // byte 995
00 // byte 996
00 // byte 997
00 // byte 998
00 // byte 999
00 // byte 1000
00 // byte 1001
00 // byte 1002
00 // byte 1003
00 // byte 1004
00 // byte 1005
00 // byte 1006
00 // byte 1007
00 // byte 1008
00 // byte 1009
00 // byte 1010
00 // byte 1011
00 // byte 1012
00 // byte 1013
00 // byte 1014
00 // byte 1015
00 // byte 1016
00 // byte 1017
00 // byte 1018
00 // byte 1019
00 // byte 1020
00 // byte 1021
00 // byte 1022
00 // byte 1023
00 // byte 1024
00 // byte 1025
00 // byte 1026
00 // byte 1027
00 // byte 1028
00 // byte 1029
00 // byte 1030
00 // byte 1031
00 // byte 1032
00 // byte 1033
00 // byte 1034
00 // byte 1035
00 // byte 1036
00 // byte 1037
00 // byte 1038
00 // byte 1039
00 // byte 1040
00 // byte 1041
00 // byte 1042
00 // byte 1043
00 // byte 1044
00 // byte 1045
00 // byte 1046
00 // byte 1047
00 // byte 1048
00 // byte 1049
00 // byte 1050
00 // byte 1051
00 // byte 1052
00 // byte 1053
00 // byte 1054
00 // byte 1055
00 // byte 1056
00 // byte 1057
00 // byte 1058
00 // byte 1059
00 // byte 1060
00 // byte 1061
00 // byte 1062
00 // byte 1063
00 // byte 1064
00 // byte 1065
00 // byte 1066
00 // byte 1067
00 // byte 1068
00 // byte 1069
00 // byte 1070
00 // byte 1071
00 // byte 1072
00 // byte 1073
00 // byte 1074
00 // byte 1075
00 // byte 1076
00 // byte 1077
00 // byte 1078
00 // byte 1079
00 // byte 1080
00 // byte 1081
00 // byte 1082
00 // byte 1083
00 // byte 1084
00 // byte 1085
00 // byte 1086
00 // byte 1087
00 // byte 1088
00 // byte 1089
00 // byte 1090
00 // byte 1091
00 // byte 1092
00 // byte 1093
00 // byte 1094
00 // byte 1095
00 // byte 1096
00 // byte 1097
00 // byte 1098
00 // byte 1099
00 // byte 1100
00 // byte 1101
00 // byte 1102
00 // byte 1103
00 // byte 1104
00 // byte 1105
00 // byte 1106
00 // byte 1107
00 // byte 1108
00 // byte 1109
00 // byte 1110
00 // byte 1111
00 // byte 1112
00 // byte 1113
00 // byte 1114
00 // byte 1115
00 // byte 1116
00 // byte 1117
00 // byte 1118
00 // byte 1119
00 // byte 1120
00 // byte 1121
00 // byte 1122
00 // byte 1123
00 // byte 1124
00 // byte 1125
00 // byte 1126
00 // byte 1127
00 // byte 1128
00 // byte 1129
00 // byte 1130
00 // byte 1131
00 // byte 1132
00 // byte 1133
00 // byte 1134
00 // byte 1135
00 // byte 1136
00 // byte 1137
00 // byte 1138
00 // byte 1139
00 // byte 1140
00 // byte 1141
00 // byte 1142
00 // byte 1143
00 // byte 1144
00 // byte 1145
00 // byte 1146
00 // byte 1147
00 // byte 1148
00 // byte 1149
00 // byte 1150
00 // byte 1151
00 // byte 1152
00 // byte 1153
00 // byte 1154
00 // byte 1155
00 // byte 1156
00 // byte 1157
00 // byte 1158
00 // byte 1159
00 // byte 1160
00 // byte 1161
00 // byte 1162
00 // byte 1163
00 // byte 1164
00 // byte 1165
00 // byte 1166
00 // byte 1167
00 // byte 1168
00 // byte 1169
00 // byte 1170
00 // byte 1171
00 // byte 1172
00 // byte 1173
00 // byte 1174
00 // byte 1175
00 // byte 1176
00 // byte 1177
00 // byte 1178
00 // byte 1179
00 // byte 1180
00 // byte 1181
00 // byte 1182
00 // byte 1183
00 // byte 1184
00 // byte 1185
00 // byte 1186
00 // byte 1187
00 // byte 1188
00 // byte 1189
00 // byte 1190
00 // byte 1191
00 // byte 1192
00 // byte 1193
00 // byte 1194
00 // byte 1195
00 // byte 1196
00 // byte 1197
00 // byte 1198
00 // byte 1199
00 // byte 1200
00 // byte 1201
00 // byte 1202
00 // byte 1203
00 // byte 1204
00 // byte 1205
00 // byte 1206
00 // byte 1207
00 // byte 1208
00 // byte 1209
00 // byte 1210
00 // byte 1211
00 // byte 1212
00 // byte 1213
00 // byte 1214
00 // byte 1215
00 // byte 1216
00 // byte 1217
00 // byte 1218
00 // byte 1219
00 // byte 1220
00 // byte 1221
00 // byte 1222
00 // byte 1223
00 // byte 1224
00 // byte 1225
00 // byte 1226
00 // byte 1227
00 // byte 1228
00 // byte 1229
00 // byte 1230
00 // byte 1231
00 // byte 1232
00 // byte 1233
00 // byte 1234
00 // byte 1235
00 // byte 1236
00 // byte 1237
00 // byte 1238
00 // byte 1239
00 // byte 1240
00 // byte 1241
00 // byte 1242
00 // byte 1243
00 // byte 1244
00 // byte 1245
00 // byte 1246
00 // byte 1247
00 // byte 1248
00 // byte 1249
00 // byte 1250
00 // byte 1251
00 // byte 1252
00 // byte 1253
00 // byte 1254
00 // byte 1255
00 // byte 1256
00 // byte 1257
00 // byte 1258
00 // byte 1259
00 // byte 1260
00 // byte 1261
00 // byte 1262
00 // byte 1263
00 // byte 1264
00 // byte 1265
00 // byte 1266
00 // byte 1267
00 // byte 1268
00 // byte 1269
00 // byte 1270
00 // byte 1271
00 // byte 1272
00 // byte 1273
00 // byte 1274
00 // byte 1275
00 // byte 1276
00 // byte 1277
00 // byte 1278
00 // byte 1279
00 // byte 1280
00 // byte 1281
00 // byte 1282
00 // byte 1283
00 // byte 1284
00 // byte 1285
00 // byte 1286
00 // byte 1287
00 // byte 1288
00 // byte 1289
00 // byte 1290
00 // byte 1291
00 // byte 1292
00 // byte 1293
00 // byte 1294
00 // byte 1295
00 // byte 1296
00 // byte 1297
00 // byte 1298
00 // byte 1299
00 // byte 1300
00 // byte 1301
00 // byte 1302
00 // byte 1303
00 // byte 1304
00 // byte 1305
00 // byte 1306
00 // byte 1307
00 // byte 1308
00 // byte 1309
00 // byte 1310
00 // byte 1311
00 // byte 1312
00 // byte 1313
00 // byte 1314
00 // byte 1315
00 // byte 1316
00 // byte 1317
00 // byte 1318
00 // byte 1319
00 // byte 1320
00 // byte 1321
00 // byte 1322
00 // byte 1323
00 // byte 1324
00 // byte 1325
00 // byte 1326
00 // byte 1327
00 // byte 1328
00 // byte 1329
00 // byte 1330
00 // byte 1331
00 // byte 1332
00 // byte 1333
00 // byte 1334
00 // byte 1335
00 // byte 1336
00 // byte 1337
00 // byte 1338
00 // byte 1339
00 // byte 1340
00 // byte 1341
00 // byte 1342
00 // byte 1343
00 // byte 1344
00 // byte 1345
00 // byte 1346
00 // byte 1347
00 // byte 1348
00 // byte 1349
00 // byte 1350
00 // byte 1351
00 // byte 1352
00 // byte 1353
00 // byte 1354
00 // byte 1355
00 // byte 1356
00 // byte 1357
00 // byte 1358
00 // byte 1359
00 // byte 1360
00 // byte 1361
00 // byte 1362
00 // byte 1363
00 // byte 1364
00 // byte 1365
00 // byte 1366
00 // byte 1367
00 // byte 1368
00 // byte 1369
00 // byte 1370
00 // byte 1371
00 // byte 1372
00 // byte 1373
00 // byte 1374
00 // byte 1375
00 // byte 1376
00 // byte 1377
00 // byte 1378
00 // byte 1379
00 // byte 1380
00 // byte 1381
00 // byte 1382
00 // byte 1383
00 // byte 1384
00 // byte 1385
00 // byte 1386
00 // byte 1387
00 // byte 1388
00 // byte 1389
00 // byte 1390
00 // byte 1391
00 // byte 1392
00 // byte 1393
00 // byte 1394
00 // byte 1395
00 // byte 1396
00 // byte 1397
00 // byte 1398
00 // byte 1399
00 // byte 1400
00 // byte 1401
00 // byte 1402
00 // byte 1403
00 // byte 1404
00 // byte 1405
00 // byte 1406
00 // byte 1407
00 // byte 1408
00 // byte 1409
00 // byte 1410
00 // byte 1411
00 // byte 1412
00 // byte 1413
00 // byte 1414
00 // byte 1415
00 // byte 1416
00 // byte 1417
00 // byte 1418
00 // byte 1419
00 // byte 1420
00 // byte 1421
00 // byte 1422
00 // byte 1423
00 // byte 1424
00 // byte 1425
00 // byte 1426
00 // byte 1427
00 // byte 1428
00 // byte 1429
00 // byte 1430
00 // byte 1431
00 // byte 1432
00 // byte 1433
00 // byte 1434
00 // byte 1435
00 // byte 1436
00 // byte 1437
00 // byte 1438
00 // byte 1439
00 // byte 1440
00 // byte 1441
00 // byte 1442
00 // byte 1443
00 // byte 1444
00 // byte 1445
00 // byte 1446
00 // byte 1447
00 // byte 1448
00 // byte 1449
00 // byte 1450
00 // byte 1451
00 // byte 1452
00 // byte 1453
00 // byte 1454
00 // byte 1455
00 // byte 1456
00 // byte 1457
00 // byte 1458
00 // byte 1459
00 // byte 1460
00 // byte 1461
00 // byte 1462
00 // byte 1463
00 // byte 1464
00 // byte 1465
00 // byte 1466
00 // byte 1467
00 // byte 1468
00 // byte 1469
00 // byte 1470
00 // byte 1471
00 // byte 1472
00 // byte 1473
00 // byte 1474
00 // byte 1475
00 // byte 1476
00 // byte 1477
00 // byte 1478
00 // byte 1479
00 // byte 1480
00 // byte 1481
00 // byte 1482
00 // byte 1483
00 // byte 1484
00 // byte 1485
00 // byte 1486
00 // byte 1487
00 // byte 1488
00 // byte 1489
00 // byte 1490
00 // byte 1491
00 // byte 1492
00 // byte 1493
00 // byte 1494
00 // byte 1495
00 // byte 1496
00 // byte 1497
00 // byte 1498
00 // byte 1499
00 // byte 1500
00 // byte 1501
00 // byte 1502
00 // byte 1503
00 // byte 1504
00 // byte 1505
00 // byte 1506
00 // byte 1507
00 // byte 1508
00 // byte 1509
00 // byte 1510
00 // byte 1511
00 // byte 1512
00 // byte 1513
00 // byte 1514
00 // byte 1515
00 // byte 1516
00 // byte 1517
00 // byte 1518
00 // byte 1519
00 // byte 1520
00 // byte 1521
00 // byte 1522
00 // byte 1523
00 // byte 1524
00 // byte 1525
00 // byte 1526
00 // byte 1527
00 // byte 1528
00 // byte 1529
00 // byte 1530
00 // byte 1531
00 // byte 1532
00 // byte 1533
00 // byte 1534
00 // byte 1535
00 // byte 1536
00 // byte 1537
00 // byte 1538
00 // byte 1539
00 // byte 1540
00 // byte 1541
00 // byte 1542
00 // byte 1543
00 // byte 1544
00 // byte 1545
00 // byte 1546
00 // byte 1547
00 // byte 1548
00 // byte 1549
00 // byte 1550
00 // byte 1551
00 // byte 1552
00 // byte 1553
00 // byte 1554
00 // byte 1555
00 // byte 1556
00 // byte 1557
00 // byte 1558
00 // byte 1559
00 // byte 1560
00 // byte 1561
00 // byte 1562
00 // byte 1563
00 // byte 1564
00 // byte 1565
00 // byte 1566
00 // byte 1567
00 // byte 1568
00 // byte 1569
00 // byte 1570
00 // byte 1571
00 // byte 1572
00 // byte 1573
00 // byte 1574
00 // byte 1575
00 // byte 1576
00 // byte 1577
00 // byte 1578
00 // byte 1579
00 // byte 1580
00 // byte 1581
00 // byte 1582
00 // byte 1583
00 // byte 1584
00 // byte 1585
00 // byte 1586
00 // byte 1587
00 // byte 1588
00 // byte 1589
00 // byte 1590
00 // byte 1591
00 // byte 1592
00 // byte 1593
00 // byte 1594
00 // byte 1595
00 // byte 1596
00 // byte 1597
00 // byte 1598
00 // byte 1599
00 // byte 1600
00 // byte 1601
00 // byte 1602
00 // byte 1603
00 // byte 1604
00 // byte 1605
00 // byte 1606
00 // byte 1607
00 // byte 1608
00 // byte 1609
00 // byte 1610
00 // byte 1611
00 // byte 1612
00 // byte 1613
00 // byte 1614
00 // byte 1615
00 // byte 1616
00 // byte 1617
00 // byte 1618
00 // byte 1619
00 // byte 1620
00 // byte 1621
00 // byte 1622
00 // byte 1623
00 // byte 1624
00 // byte 1625
00 // byte 1626
00 // byte 1627
00 // byte 1628
00 // byte 1629
00 // byte 1630
00 // byte 1631
00 // byte 1632
00 // byte 1633
00 // byte 1634
00 // byte 1635
00 // byte 1636
00 // byte 1637
00 // byte 1638
00 // byte 1639
00 // byte 1640
00 // byte 1641
00 // byte 1642
00 // byte 1643
00 // byte 1644
00 // byte 1645
00 // byte 1646
00 // byte 1647
00 // byte 1648
00 // byte 1649
00 // byte 1650
00 // byte 1651
00 // byte 1652
00 // byte 1653
00 // byte 1654
00 // byte 1655
00 // byte 1656
00 // byte 1657
00 // byte 1658
00 // byte 1659
00 // byte 1660
00 // byte 1661
00 // byte 1662
00 // byte 1663
00 // byte 1664
00 // byte 1665
00 // byte 1666
00 // byte 1667
00 // byte 1668
00 // byte 1669
00 // byte 1670
00 // byte 1671
00 // byte 1672
00 // byte 1673
00 // byte 1674
00 // byte 1675
00 // byte 1676
00 // byte 1677
00 // byte 1678
00 // byte 1679
00 // byte 1680
00 // byte 1681
00 // byte 1682
00 // byte 1683
00 // byte 1684
00 // byte 1685
00 // byte 1686
00 // byte 1687
00 // byte 1688
00 // byte 1689
00 // byte 1690
00 // byte 1691
00 // byte 1692
00 // byte 1693
00 // byte 1694
00 // byte 1695
00 // byte 1696
00 // byte 1697
00 // byte 1698
00 // byte 1699
00 // byte 1700
00 // byte 1701
00 // byte 1702
00 // byte 1703
00 // byte 1704
00 // byte 1705
00 // byte 1706
00 // byte 1707
00 // byte 1708
00 // byte 1709
00 // byte 1710
00 // byte 1711
00 // byte 1712
00 // byte 1713
00 // byte 1714
00 // byte 1715
00 // byte 1716
00 // byte 1717
00 // byte 1718
00 // byte 1719
00 // byte 1720
00 // byte 1721
00 // byte 1722
00 // byte 1723
00 // byte 1724
00 // byte 1725
00 // byte 1726
00 // byte 1727
00 // byte 1728
00 // byte 1729
00 // byte 1730
00 // byte 1731
00 // byte 1732
00 // byte 1733
00 // byte 1734
00 // byte 1735
00 // byte 1736
00 // byte 1737
00 // byte 1738
00 // byte 1739
00 // byte 1740
00 // byte 1741
00 // byte 1742
00 // byte 1743
00 // byte 1744
00 // byte 1745
00 // byte 1746
00 // byte 1747
00 // byte 1748
00 // byte 1749
00 // byte 1750
00 // byte 1751
00 // byte 1752
00 // byte 1753
00 // byte 1754
00 // byte 1755
00 // byte 1756
00 // byte 1757
00 // byte 1758
00 // byte 1759
00 // byte 1760
00 // byte 1761
00 // byte 1762
00 // byte 1763
00 // byte 1764
00 // byte 1765
00 // byte 1766
00 // byte 1767
00 // byte 1768
00 // byte 1769
00 // byte 1770
00 // byte 1771
00 // byte 1772
00 // byte 1773
00 // byte 1774
00 // byte 1775
00 // byte 1776
00 // byte 1777
00 // byte 1778
00 // byte 1779
00 // byte 1780
00 // byte 1781
00 // byte 1782
00 // byte 1783
00 // byte 1784
00 // byte 1785
00 // byte 1786
00 // byte 1787
00 // byte 1788
00 // byte 1789
00 // byte 1790
00 // byte 1791
00 // byte 1792
00 // byte 1793
00 // byte 1794
00 // byte 1795
00 // byte 1796
00 // byte 1797
00 // byte 1798
00 // byte 1799
00 // byte 1800
00 // byte 1801
00 // byte 1802
00 // byte 1803
00 // byte 1804
00 // byte 1805
00 // byte 1806
00 // byte 1807
00 // byte 1808
00 // byte 1809
00 // byte 1810
00 // byte 1811
00 // byte 1812
00 // byte 1813
00 // byte 1814
00 // byte 1815
00 // byte 1816
00 // byte 1817
00 // byte 1818
00 // byte 1819
00 // byte 1820
00 // byte 1821
00 // byte 1822
00 // byte 1823
00 // byte 1824
00 // byte 1825
00 // byte 1826
00 // byte 1827
00 // byte 1828
00 // byte 1829
00 // byte 1830
00 // byte 1831
00 // byte 1832
00 // byte 1833
00 // byte 1834
00 // byte 1835
00 // byte 1836
00 // byte 1837
00 // byte 1838
00 // byte 1839
00 // byte 1840
00 // byte 1841
00 // byte 1842
00 // byte 1843
00 // byte 1844
00 // byte 1845
00 // byte 1846
00 // byte 1847
00 // byte 1848
00 // byte 1849
00 // byte 1850
00 // byte 1851
00 // byte 1852
00 // byte 1853
00 // byte 1854
00 // byte 1855
00 // byte 1856
00 // byte 1857
00 // byte 1858
00 // byte 1859
00 // byte 1860
00 // byte 1861
00 // byte 1862
00 // byte 1863
00 // byte 1864
00 // byte 1865
00 // byte 1866
00 // byte 1867
00 // byte 1868
00 // byte 1869
00 // byte 1870
00 // byte 1871
00 // byte 1872
00 // byte 1873
00 // byte 1874
00 // byte 1875
00 // byte 1876
00 // byte 1877
00 // byte 1878
00 // byte 1879
00 // byte 1880
00 // byte 1881
00 // byte 1882
00 // byte 1883
00 // byte 1884
00 // byte 1885
00 // byte 1886
00 // byte 1887
00 // byte 1888
00 // byte 1889
00 // byte 1890
00 // byte 1891
00 // byte 1892
00 // byte 1893
00 // byte 1894
00 // byte 1895
00 // byte 1896
00 // byte 1897
00 // byte 1898
00 // byte 1899
00 // byte 1900
00 // byte 1901
00 // byte 1902
00 // byte 1903
00 // byte 1904
00 // byte 1905
00 // byte 1906
00 // byte 1907
00 // byte 1908
00 // byte 1909
00 // byte 1910
00 // byte 1911
00 // byte 1912
00 // byte 1913
00 // byte 1914
00 // byte 1915
00 // byte 1916
00 // byte 1917
00 // byte 1918
00 // byte 1919
00 // byte 1920
00 // byte 1921
00 // byte 1922
00 // byte 1923
00 // byte 1924
00 // byte 1925
00 // byte 1926
00 // byte 1927
00 // byte 1928
00 // byte 1929
00 // byte 1930
00 // byte 1931
00 // byte 1932
00 // byte 1933
00 // byte 1934
00 // byte 1935
00 // byte 1936
00 // byte 1937
00 // byte 1938
00 // byte 1939
00 // byte 1940
00 // byte 1941
00 // byte 1942
00 // byte 1943
00 // byte 1944
00 // byte 1945
00 // byte 1946
00 // byte 1947
00 // byte 1948
00 // byte 1949
00 // byte 1950
00 // byte 1951
00 // byte 1952
00 // byte 1953
00 // byte 1954
00 // byte 1955
00 // byte 1956
00 // byte 1957
00 // byte 1958
00 // byte 1959
00 // byte 1960
00 // byte 1961
00 // byte 1962
00 // byte 1963
00 // byte 1964
00 // byte 1965
00 // byte 1966
00 // byte 1967
00 // byte 1968
00 // byte 1969
00 // byte 1970
00 // byte 1971
00 // byte 1972
00 // byte 1973
00 // byte 1974
00 // byte 1975
00 // byte 1976
00 // byte 1977
00 // byte 1978
00 // byte 1979
00 // byte 1980
00 // byte 1981
00 // byte 1982
00 // byte 1983
00 // byte 1984
00 // byte 1985
00 // byte 1986
00 // byte 1987
00 // byte 1988
00 // byte 1989
00 // byte 1990
00 // byte 1991
00 // byte 1992
00 // byte 1993
00 // byte 1994
00 // byte 1995
00 // byte 1996
00 // byte 1997
00 // byte 1998
00 // byte 1999
00 // byte 2000
00 // byte 2001
00 // byte 2002
00 // byte 2003
00 // byte 2004
00 // byte 2005
00 // byte 2006
00 // byte 2007
00 // byte 2008
00 // byte 2009
00 // byte 2010
00 // byte 2011
00 // byte 2012
00 // byte 2013
00 // byte 2014
00 // byte 2015
00 // byte 2016
00 // byte 2017
00 // byte 2018
00 // byte 2019
00 // byte 2020
00 // byte 2021
00 // byte 2022
00 // byte 2023
00 // byte 2024
00 // byte 2025
00 // byte 2026
00 // byte 2027
00 // byte 2028
00 // byte 2029
00 // byte 2030
00 // byte 2031
00 // byte 2032
00 // byte 2033
00 // byte 2034
00 // byte 2035
00 // byte 2036
00 // byte 2037
00 // byte 2038
00 // byte 2039
00 // byte 2040
00 // byte 2041
00 // byte 2042
00 // byte 2043
00 // byte 2044
00 // byte 2045
00 // byte 2046
00 // byte 2047
00 // byte 2048
00 // byte 2049
00 // byte 2050
00 // byte 2051
00 // byte 2052
00 // byte 2053
00 // byte 2054
00 // byte 2055
00 // byte 2056
00 // byte 2057
00 // byte 2058
00 // byte 2059
00 // byte 2060
00 // byte 2061
00 // byte 2062
00 // byte 2063
00 // byte 2064
00 // byte 2065
00 // byte 2066
00 // byte 2067
00 // byte 2068
00 // byte 2069
00 // byte 2070
00 // byte 2071
00 // byte 2072
00 // byte 2073
00 // byte 2074
00 // byte 2075
00 // byte 2076
00 // byte 2077
00 // byte 2078
00 // byte 2079
00 // byte 2080
00 // byte 2081
00 // byte 2082
00 // byte 2083
00 // byte 2084
00 // byte 2085
00 // byte 2086
00 // byte 2087
00 // byte 2088
00 // byte 2089
00 // byte 2090
00 // byte 2091
00 // byte 2092
00 // byte 2093
00 // byte 2094
00 // byte 2095
00 // byte 2096
00 // byte 2097
00 // byte 2098
00 // byte 2099
00 // byte 2100
00 // byte 2101
00 // byte 2102
00 // byte 2103
00 // byte 2104
00 // byte 2105
00 // byte 2106
00 // byte 2107
00 // byte 2108
00 // byte 2109
00 // byte 2110
00 // byte 2111
00 // byte 2112
00 // byte 2113
00 // byte 2114
00 // byte 2115
00 // byte 2116
00 // byte 2117
00 // byte 2118
00 // byte 2119
00 // byte 2120
00 // byte 2121
00 // byte 2122
00 // byte 2123
00 // byte 2124
00 // byte 2125
00 // byte 2126
00 // byte 2127
00 // byte 2128
00 // byte 2129
00 // byte 2130
00 // byte 2131
00 // byte 2132
00 // byte 2133
00 // byte 2134
00 // byte 2135
00 // byte 2136
00 // byte 2137
00 // byte 2138
00 // byte 2139
00 // byte 2140
00 // byte 2141
00 // byte 2142
00 // byte 2143
00 // byte 2144
00 // byte 2145
00 // byte 2146
00 // byte 2147
00 // byte 2148
00 // byte 2149
00 // byte 2150
00 // byte 2151
00 // byte 2152
00 // byte 2153
00 // byte 2154
00 // byte 2155
00 // byte 2156
00 // byte 2157
00 // byte 2158
00 // byte 2159
00 // byte 2160
00 // byte 2161
00 // byte 2162
00 // byte 2163
00 // byte 2164
00 // byte 2165
00 // byte 2166
00 // byte 2167
00 // byte 2168
00 // byte 2169
00 // byte 2170
00 // byte 2171
00 // byte 2172
00 // byte 2173
00 // byte 2174
00 // byte 2175
00 // byte 2176
00 // byte 2177
00 // byte 2178
00 // byte 2179
00 // byte 2180
00 // byte 2181
00 // byte 2182
00 // byte 2183
00 // byte 2184
00 // byte 2185
00 // byte 2186
00 // byte 2187
00 // byte 2188
00 // byte 2189
00 // byte 2190
00 // byte 2191
00 // byte 2192
00 // byte 2193
00 // byte 2194
00 // byte 2195
00 // byte 2196
00 // byte 2197
00 // byte 2198
00 // byte 2199
00 // byte 2200
00 // byte 2201
00 // byte 2202
00 // byte 2203
00 // byte 2204
00 // byte 2205
00 // byte 2206
00 // byte 2207
00 // byte 2208
00 // byte 2209
00 // byte 2210
00 // byte 2211
00 // byte 2212
00 // byte 2213
00 // byte 2214
00 // byte 2215
00 // byte 2216
00 // byte 2217
00 // byte 2218
00 // byte 2219
00 // byte 2220
00 // byte 2221
00 // byte 2222
00 // byte 2223
00 // byte 2224
00 // byte 2225
00 // byte 2226
00 // byte 2227
00 // byte 2228
00 // byte 2229
00 // byte 2230
00 // byte 2231
00 // byte 2232
00 // byte 2233
00 // byte 2234
00 // byte 2235
00 // byte 2236
00 // byte 2237
00 // byte 2238
00 // byte 2239
00 // byte 2240
00 // byte 2241
00 // byte 2242
00 // byte 2243
00 // byte 2244
00 // byte 2245
00 // byte 2246
00 // byte 2247
00 // byte 2248
00 // byte 2249
00 // byte 2250
00 // byte 2251
00 // byte 2252
00 // byte 2253
00 // byte 2254
00 // byte 2255
00 // byte 2256
00 // byte 2257
00 // byte 2258
00 // byte 2259
00 // byte 2260
00 // byte 2261
00 // byte 2262
00 // byte 2263
00 // byte 2264
00 // byte 2265
00 // byte 2266
00 // byte 2267
00 // byte 2268
00 // byte 2269
00 // byte 2270
00 // byte 2271
00 // byte 2272
00 // byte 2273
00 // byte 2274
00 // byte 2275
00 // byte 2276
00 // byte 2277
00 // byte 2278
00 // byte 2279
00 // byte 2280
00 // byte 2281
00 // byte 2282
00 // byte 2283
00 // byte 2284
00 // byte 2285
00 // byte 2286
00 // byte 2287
00 // byte 2288
00 // byte 2289
00 // byte 2290
00 // byte 2291
00 // byte 2292
00 // byte 2293
00 // byte 2294
00 // byte 2295
00 // byte 2296
00 // byte 2297
00 // byte 2298
00 // byte 2299
00 // byte 2300
00 // byte 2301
00 // byte 2302
00 // byte 2303
00 // byte 2304
00 // byte 2305
00 // byte 2306
00 // byte 2307
00 // byte 2308
00 // byte 2309
00 // byte 2310
00 // byte 2311
00 // byte 2312
00 // byte 2313
00 // byte 2314
00 // byte 2315
00 // byte 2316
00 // byte 2317
00 // byte 2318
00 // byte 2319
00 // byte 2320
00 // byte 2321
00 // byte 2322
00 // byte 2323
00 // byte 2324
00 // byte 2325
00 // byte 2326
00 // byte 2327
00 // byte 2328
00 // byte 2329
00 // byte 2330
00 // byte 2331
00 // byte 2332
00 // byte 2333
00 // byte 2334
00 // byte 2335
00 // byte 2336
00 // byte 2337
00 // byte 2338
00 // byte 2339
00 // byte 2340
00 // byte 2341
00 // byte 2342
00 // byte 2343
00 // byte 2344
00 // byte 2345
00 // byte 2346
00 // byte 2347
00 // byte 2348
00 // byte 2349
00 // byte 2350
00 // byte 2351
00 // byte 2352
00 // byte 2353
00 // byte 2354
00 // byte 2355
00 // byte 2356
00 // byte 2357
00 // byte 2358
00 // byte 2359
00 // byte 2360
00 // byte 2361
00 // byte 2362
00 // byte 2363
00 // byte 2364
00 // byte 2365
00 // byte 2366
00 // byte 2367
00 // byte 2368
00 // byte 2369
00 // byte 2370
00 // byte 2371
00 // byte 2372
00 // byte 2373
00 // byte 2374
00 // byte 2375
00 // byte 2376
00 // byte 2377
00 // byte 2378
00 // byte 2379
00 // byte 2380
00 // byte 2381
00 // byte 2382
00 // byte 2383
00 // byte 2384
00 // byte 2385
00 // byte 2386
00 // byte 2387
00 // byte 2388
00 // byte 2389
00 // byte 2390
00 // byte 2391
00 // byte 2392
00 // byte 2393
00 // byte 2394
00 // byte 2395
00 // byte 2396
00 // byte 2397
00 // byte 2398
00 // byte 2399
00 // byte 2400
00 // byte 2401
00 // byte 2402
00 // byte 2403
00 // byte 2404
00 // byte 2405
00 // byte 2406
00 // byte 2407
00 // byte 2408
00 // byte 2409
00 // byte 2410
00 // byte 2411
00 // byte 2412
00 // byte 2413
00 // byte 2414
00 // byte 2415
00 // byte 2416
00 // byte 2417
00 // byte 2418
00 // byte 2419
00 // byte 2420
00 // byte 2421
00 // byte 2422
00 // byte 2423
00 // byte 2424
00 // byte 2425
00 // byte 2426
00 // byte 2427
00 // byte 2428
00 // byte 2429
00 // byte 2430
00 // byte 2431
00 // byte 2432
00 // byte 2433
00 // byte 2434
00 // byte 2435
00 // byte 2436
00 // byte 2437
00 // byte 2438
00 // byte 2439
00 // byte 2440
00 // byte 2441
00 // byte 2442
00 // byte 2443
00 // byte 2444
00 // byte 2445
00 // byte 2446
00 // byte 2447
00 // byte 2448
00 // byte 2449
00 // byte 2450
00 // byte 2451
00 // byte 2452
00 // byte 2453
00 // byte 2454
00 // byte 2455
00 // byte 2456
00 // byte 2457
00 // byte 2458
00 // byte 2459
00 // byte 2460
00 // byte 2461
00 // byte 2462
00 // byte 2463
00 // byte 2464
00 // byte 2465
00 // byte 2466
00 // byte 2467
00 // byte 2468
00 // byte 2469
00 // byte 2470
00 // byte 2471
00 // byte 2472
00 // byte 2473
00 // byte 2474
00 // byte 2475
00 // byte 2476
00 // byte 2477
00 // byte 2478
00 // byte 2479
00 // byte 2480
00 // byte 2481
00 // byte 2482
00 // byte 2483
00 // byte 2484
00 // byte 2485
00 // byte 2486
00 // byte 2487
00 // byte 2488
00 // byte 2489
00 // byte 2490
00 // byte 2491
00 // byte 2492
00 // byte 2493
00 // byte 2494
00 // byte 2495
00 // byte 2496
00 // byte 2497
00 // byte 2498
00 // byte 2499
00 // byte 2500
00 // byte 2501
00 // byte 2502
00 // byte 2503
00 // byte 2504
00 // byte 2505
00 // byte 2506
00 // byte 2507
00 // byte 2508
00 // byte 2509
00 // byte 2510
00 // byte 2511
00 // byte 2512
00 // byte 2513
00 // byte 2514
00 // byte 2515
00 // byte 2516
00 // byte 2517
00 // byte 2518
00 // byte 2519
00 // byte 2520
00 // byte 2521
00 // byte 2522
00 // byte 2523
00 // byte 2524
00 // byte 2525
00 // byte 2526
00 // byte 2527
00 // byte 2528
00 // byte 2529
00 // byte 2530
00 // byte 2531
00 // byte 2532
00 // byte 2533
00 // byte 2534
00 // byte 2535
00 // byte 2536
00 // byte 2537
00 // byte 2538
00 // byte 2539
00 // byte 2540
00 // byte 2541
00 // byte 2542
00 // byte 2543
00 // byte 2544
00 // byte 2545
00 // byte 2546
00 // byte 2547
00 // byte 2548
00 // byte 2549
00 // byte 2550
00 // byte 2551
00 // byte 2552
00 // byte 2553
00 // byte 2554
00 // byte 2555
00 // byte 2556
00 // byte 2557
00 // byte 2558
00 // byte 2559
00 // byte 2560
00 // byte 2561
00 // byte 2562
00 // byte 2563
00 // byte 2564
00 // byte 2565
00 // byte 2566
00 // byte 2567
00 // byte 2568
00 // byte 2569
00 // byte 2570
00 // byte 2571
00 // byte 2572
00 // byte 2573
00 // byte 2574
00 // byte 2575
00 // byte 2576
00 // byte 2577
00 // byte 2578
00 // byte 2579
00 // byte 2580
00 // byte 2581
00 // byte 2582
00 // byte 2583
00 // byte 2584
00 // byte 2585
00 // byte 2586
00 // byte 2587
00 // byte 2588
00 // byte 2589
00 // byte 2590
00 // byte 2591
00 // byte 2592
00 // byte 2593
00 // byte 2594
00 // byte 2595
00 // byte 2596
00 // byte 2597
00 // byte 2598
00 // byte 2599
00 // byte 2600
00 // byte 2601
00 // byte 2602
00 // byte 2603
00 // byte 2604
00 // byte 2605
00 // byte 2606
00 // byte 2607
00 // byte 2608
00 // byte 2609
00 // byte 2610
00 // byte 2611
00 // byte 2612
00 // byte 2613
00 // byte 2614
00 // byte 2615
00 // byte 2616
00 // byte 2617
00 // byte 2618
00 // byte 2619
00 // byte 2620
00 // byte 2621
00 // byte 2622
00 // byte 2623
00 // byte 2624
00 // byte 2625
00 // byte 2626
00 // byte 2627
00 // byte 2628
00 // byte 2629
00 // byte 2630
00 // byte 2631
00 // byte 2632
00 // byte 2633
00 // byte 2634
00 // byte 2635
00 // byte 2636
00 // byte 2637
00 // byte 2638
00 // byte 2639
00 // byte 2640
00 // byte 2641
00 // byte 2642
00 // byte 2643
00 // byte 2644
00 // byte 2645
00 // byte 2646
00 // byte 2647
00 // byte 2648
00 // byte 2649
00 // byte 2650
00 // byte 2651
00 // byte 2652
00 // byte 2653
00 // byte 2654
00 // byte 2655
00 // byte 2656
00 // byte 2657
00 // byte 2658
00 // byte 2659
00 // byte 2660
00 // byte 2661
00 // byte 2662
00 // byte 2663
00 // byte 2664
00 // byte 2665
00 // byte 2666
00 // byte 2667
00 // byte 2668
00 // byte 2669
00 // byte 2670
00 // byte 2671
00 // byte 2672
00 // byte 2673
00 // byte 2674
00 // byte 2675
00 // byte 2676
00 // byte 2677
00 // byte 2678
00 // byte 2679
00 // byte 2680
00 // byte 2681
00 // byte 2682
00 // byte 2683
00 // byte 2684
00 // byte 2685
00 // byte 2686
00 // byte 2687
00 // byte 2688
00 // byte 2689
00 // byte 2690
00 // byte 2691
00 // byte 2692
00 // byte 2693
00 // byte 2694
00 // byte 2695
00 // byte 2696
00 // byte 2697
00 // byte 2698
00 // byte 2699
00 // byte 2700
00 // byte 2701
00 // byte 2702
00 // byte 2703
00 // byte 2704
00 // byte 2705
00 // byte 2706
00 // byte 2707
00 // byte 2708
00 // byte 2709
00 // byte 2710
00 // byte 2711
00 // byte 2712
00 // byte 2713
00 // byte 2714
00 // byte 2715
00 // byte 2716
00 // byte 2717
00 // byte 2718
00 // byte 2719
00 // byte 2720
00 // byte 2721
00 // byte 2722
00 // byte 2723
00 // byte 2724
00 // byte 2725
00 // byte 2726
00 // byte 2727
00 // byte 2728
00 // byte 2729
00 // byte 2730
00 // byte 2731
00 // byte 2732
00 // byte 2733
00 // byte 2734
00 // byte 2735
00 // byte 2736
00 // byte 2737
00 // byte 2738
00 // byte 2739
00 // byte 2740
00 // byte 2741
00 // byte 2742
00 // byte 2743
00 // byte 2744
00 // byte 2745
00 // byte 2746
00 // byte 2747
00 // byte 2748
00 // byte 2749
00 // byte 2750
00 // byte 2751
00 // byte 2752
00 // byte 2753
00 // byte 2754
00 // byte 2755
00 // byte 2756
00 // byte 2757
00 // byte 2758
00 // byte 2759
00 // byte 2760
00 // byte 2761
00 // byte 2762
00 // byte 2763
00 // byte 2764
00 // byte 2765
00 // byte 2766
00 // byte 2767
00 // byte 2768
00 // byte 2769
00 // byte 2770
00 // byte 2771
00 // byte 2772
00 // byte 2773
00 // byte 2774
00 // byte 2775
00 // byte 2776
00 // byte 2777
00 // byte 2778
00 // byte 2779
00 // byte 2780
00 // byte 2781
00 // byte 2782
00 // byte 2783
00 // byte 2784
00 // byte 2785
00 // byte 2786
00 // byte 2787
00 // byte 2788
00 // byte 2789
00 // byte 2790
00 // byte 2791
00 // byte 2792
00 // byte 2793
00 // byte 2794
00 // byte 2795
00 // byte 2796
00 // byte 2797
00 // byte 2798
00 // byte 2799
00 // byte 2800
00 // byte 2801
00 // byte 2802
00 // byte 2803
00 // byte 2804
00 // byte 2805
00 // byte 2806
00 // byte 2807
00 // byte 2808
00 // byte 2809
00 // byte 2810
00 // byte 2811
00 // byte 2812
00 // byte 2813
00 // byte 2814
00 // byte 2815
00 // byte 2816
00 // byte 2817
00 // byte 2818
00 // byte 2819
00 // byte 2820
00 // byte 2821
00 // byte 2822
00 // byte 2823
00 // byte 2824
00 // byte 2825
00 // byte 2826
00 // byte 2827
00 // byte 2828
00 // byte 2829
00 // byte 2830
00 // byte 2831
00 // byte 2832
00 // byte 2833
00 // byte 2834
00 // byte 2835
00 // byte 2836
00 // byte 2837
00 // byte 2838
00 // byte 2839
00 // byte 2840
00 // byte 2841
00 // byte 2842
00 // byte 2843
00 // byte 2844
00 // byte 2845
00 // byte 2846
00 // byte 2847
00 // byte 2848
00 // byte 2849
00 // byte 2850
00 // byte 2851
00 // byte 2852
00 // byte 2853
00 // byte 2854
00 // byte 2855
00 // byte 2856
00 // byte 2857
00 // byte 2858
00 // byte 2859
00 // byte 2860
00 // byte 2861
00 // byte 2862
00 // byte 2863
00 // byte 2864
00 // byte 2865
00 // byte 2866
00 // byte 2867
00 // byte 2868
00 // byte 2869
00 // byte 2870
00 // byte 2871
00 // byte 2872
00 // byte 2873
00 // byte 2874
00 // byte 2875
00 // byte 2876
00 // byte 2877
00 // byte 2878
00 // byte 2879
00 // byte 2880
00 // byte 2881
00 // byte 2882
00 // byte 2883
00 // byte 2884
00 // byte 2885
00 // byte 2886
00 // byte 2887
00 // byte 2888
00 // byte 2889
00 // byte 2890
00 // byte 2891
00 // byte 2892
00 // byte 2893
00 // byte 2894
00 // byte 2895
00 // byte 2896
00 // byte 2897
00 // byte 2898
00 // byte 2899
00 // byte 2900
00 // byte 2901
00 // byte 2902
00 // byte 2903
00 // byte 2904
00 // byte 2905
00 // byte 2906
00 // byte 2907
00 // byte 2908
00 // byte 2909
00 // byte 2910
00 // byte 2911
00 // byte 2912
00 // byte 2913
00 // byte 2914
00 // byte 2915
00 // byte 2916
00 // byte 2917
00 // byte 2918
00 // byte 2919
00 // byte 2920
00 // byte 2921
00 // byte 2922
00 // byte 2923
00 // byte 2924
00 // byte 2925
00 // byte 2926
00 // byte 2927
00 // byte 2928
00 // byte 2929
00 // byte 2930
00 // byte 2931
00 // byte 2932
00 // byte 2933
00 // byte 2934
00 // byte 2935
00 // byte 2936
00 // byte 2937
00 // byte 2938
00 // byte 2939
00 // byte 2940
00 // byte 2941
00 // byte 2942
00 // byte 2943
00 // byte 2944
00 // byte 2945
00 // byte 2946
00 // byte 2947
00 // byte 2948
00 // byte 2949
00 // byte 2950
00 // byte 2951
00 // byte 2952
00 // byte 2953
00 // byte 2954
00 // byte 2955
00 // byte 2956
00 // byte 2957
00 // byte 2958
00 // byte 2959
00 // byte 2960
00 // byte 2961
00 // byte 2962
00 // byte 2963
00 // byte 2964
00 // byte 2965
00 // byte 2966
00 // byte 2967
00 // byte 2968
00 // byte 2969
00 // byte 2970
00 // byte 2971
00 // byte 2972
00 // byte 2973
00 // byte 2974
00 // byte 2975
00 // byte 2976
00 // byte 2977
00 // byte 2978
00 // byte 2979
00 // byte 2980
00 // byte 2981
00 // byte 2982
00 // byte 2983
00 // byte 2984
00 // byte 2985
00 // byte 2986
00 // byte 2987
00 // byte 2988
00 // byte 2989
00 // byte 2990
00 // byte 2991
00 // byte 2992
00 // byte 2993
00 // byte 2994
00 // byte 2995
00 // byte 2996
00 // byte 2997
00 // byte 2998
00 // byte 2999
00 // byte 3000
00 // byte 3001
00 // byte 3002
00 // byte 3003
00 // byte 3004
00 // byte 3005
00 // byte 3006
00 // byte 3007
00 // byte 3008
00 // byte 3009
00 // byte 3010
00 // byte 3011
00 // byte 3012
00 // byte 3013
00 // byte 3014
00 // byte 3015
00 // byte 3016
00 // byte 3017
00 // byte 3018
00 // byte 3019
00 // byte 3020
00 // byte 3021
00 // byte 3022
00 // byte 3023
00 // byte 3024
00 // byte 3025
00 // byte 3026
00 // byte 3027
00 // byte 3028
00 // byte 3029
00 // byte 3030
00 // byte 3031
00 // byte 3032
00 // byte 3033
00 // byte 3034
00 // byte 3035
00 // byte 3036
00 // byte 3037
00 // byte 3038
00 // byte 3039
00 // byte 3040
00 // byte 3041
00 // byte 3042
00 // byte 3043
00 // byte 3044
00 // byte 3045
00 // byte 3046
00 // byte 3047
00 // byte 3048
00 // byte 3049
00 // byte 3050
00 // byte 3051
00 // byte 3052
00 // byte 3053
00 // byte 3054
00 // byte 3055
00 // byte 3056
00 // byte 3057
00 // byte 3058
00 // byte 3059
00 // byte 3060
00 // byte 3061
00 // byte 3062
00 // byte 3063
00 // byte 3064
00 // byte 3065
00 // byte 3066
00 // byte 3067
00 // byte 3068
00 // byte 3069
00 // byte 3070
00 // byte 3071
00 // byte 3072
00 // byte 3073
00 // byte 3074
00 // byte 3075
00 // byte 3076
00 // byte 3077
00 // byte 3078
00 // byte 3079
00 // byte 3080
00 // byte 3081
00 // byte 3082
00 // byte 3083
00 // byte 3084
00 // byte 3085
00 // byte 3086
00 // byte 3087
00 // byte 3088
00 // byte 3089
00 // byte 3090
00 // byte 3091
00 // byte 3092
00 // byte 3093
00 // byte 3094
00 // byte 3095
00 // byte 3096
00 // byte 3097
00 // byte 3098
00 // byte 3099
00 // byte 3100
00 // byte 3101
00 // byte 3102
00 // byte 3103
00 // byte 3104
00 // byte 3105
00 // byte 3106
00 // byte 3107
00 // byte 3108
00 // byte 3109
00 // byte 3110
00 // byte 3111
00 // byte 3112
00 // byte 3113
00 // byte 3114
00 // byte 3115
00 // byte 3116
00 // byte 3117
00 // byte 3118
00 // byte 3119
00 // byte 3120
00 // byte 3121
00 // byte 3122
00 // byte 3123
00 // byte 3124
00 // byte 3125
00 // byte 3126
00 // byte 3127
00 // byte 3128
00 // byte 3129
00 // byte 3130
00 // byte 3131
00 // byte 3132
00 // byte 3133
00 // byte 3134
00 // byte 3135
00 // byte 3136
00 // byte 3137
00 // byte 3138
00 // byte 3139
00 // byte 3140
00 // byte 3141
00 // byte 3142
00 // byte 3143
00 // byte 3144
00 // byte 3145
00 // byte 3146
00 // byte 3147
00 // byte 3148
00 // byte 3149
00 // byte 3150
00 // byte 3151
00 // byte 3152
00 // byte 3153
00 // byte 3154
00 // byte 3155
00 // byte 3156
00 // byte 3157
00 // byte 3158
00 // byte 3159
00 // byte 3160
00 // byte 3161
00 // byte 3162
00 // byte 3163
00 // byte 3164
00 // byte 3165
00 // byte 3166
00 // byte 3167
00 // byte 3168
00 // byte 3169
00 // byte 3170
00 // byte 3171
00 // byte 3172
00 // byte 3173
00 // byte 3174
00 // byte 3175
00 // byte 3176
00 // byte 3177
00 // byte 3178
00 // byte 3179
00 // byte 3180
00 // byte 3181
00 // byte 3182
00 // byte 3183
00 // byte 3184
00 // byte 3185
00 // byte 3186
00 // byte 3187
00 // byte 3188
00 // byte 3189
00 // byte 3190
00 // byte 3191
00 // byte 3192
00 // byte 3193
00 // byte 3194
00 // byte 3195
00 // byte 3196
00 // byte 3197
00 // byte 3198
00 // byte 3199
00 // byte 3200
00 // byte 3201
00 // byte 3202
00 // byte 3203
00 // byte 3204
00 // byte 3205
00 // byte 3206
00 // byte 3207
00 // byte 3208
00 // byte 3209
00 // byte 3210
00 // byte 3211
00 // byte 3212
00 // byte 3213
00 // byte 3214
00 // byte 3215
00 // byte 3216
00 // byte 3217
00 // byte 3218
00 // byte 3219
00 // byte 3220
00 // byte 3221
00 // byte 3222
00 // byte 3223
00 // byte 3224
00 // byte 3225
00 // byte 3226
00 // byte 3227
00 // byte 3228
00 // byte 3229
00 // byte 3230
00 // byte 3231
00 // byte 3232
00 // byte 3233
00 // byte 3234
00 // byte 3235
00 // byte 3236
00 // byte 3237
00 // byte 3238
00 // byte 3239
00 // byte 3240
00 // byte 3241
00 // byte 3242
00 // byte 3243
00 // byte 3244
00 // byte 3245
00 // byte 3246
00 // byte 3247
00 // byte 3248
00 // byte 3249
00 // byte 3250
00 // byte 3251
00 // byte 3252
00 // byte 3253
00 // byte 3254
00 // byte 3255
00 // byte 3256
00 // byte 3257
00 // byte 3258
00 // byte 3259
00 // byte 3260
00 // byte 3261
00 // byte 3262
00 // byte 3263
00 // byte 3264
00 // byte 3265
00 // byte 3266
00 // byte 3267
00 // byte 3268
00 // byte 3269
00 // byte 3270
00 // byte 3271
00 // byte 3272
00 // byte 3273
00 // byte 3274
00 // byte 3275
00 // byte 3276
00 // byte 3277
00 // byte 3278
00 // byte 3279
00 // byte 3280
00 // byte 3281
00 // byte 3282
00 // byte 3283
00 // byte 3284
00 // byte 3285
00 // byte 3286
00 // byte 3287
00 // byte 3288
00 // byte 3289
00 // byte 3290
00 // byte 3291
00 // byte 3292
00 // byte 3293
00 // byte 3294
00 // byte 3295
00 // byte 3296
00 // byte 3297
00 // byte 3298
00 // byte 3299
00 // byte 3300
00 // byte 3301
00 // byte 3302
00 // byte 3303
00 // byte 3304
00 // byte 3305
00 // byte 3306
00 // byte 3307
00 // byte 3308
00 // byte 3309
00 // byte 3310
00 // byte 3311
00 // byte 3312
00 // byte 3313
00 // byte 3314
00 // byte 3315
00 // byte 3316
00 // byte 3317
00 // byte 3318
00 // byte 3319
00 // byte 3320
00 // byte 3321
00 // byte 3322
00 // byte 3323
00 // byte 3324
00 // byte 3325
00 // byte 3326
00 // byte 3327
00 // byte 3328
00 // byte 3329
00 // byte 3330
00 // byte 3331
00 // byte 3332
00 // byte 3333
00 // byte 3334
00 // byte 3335
00 // byte 3336
00 // byte 3337
00 // byte 3338
00 // byte 3339
00 // byte 3340
00 // byte 3341
00 // byte 3342
00 // byte 3343
00 // byte 3344
00 // byte 3345
00 // byte 3346
00 // byte 3347
00 // byte 3348
00 // byte 3349
00 // byte 3350
00 // byte 3351
00 // byte 3352
00 // byte 3353
00 // byte 3354
00 // byte 3355
00 // byte 3356
00 // byte 3357
00 // byte 3358
00 // byte 3359
00 // byte 3360
00 // byte 3361
00 // byte 3362
00 // byte 3363
00 // byte 3364
00 // byte 3365
00 // byte 3366
00 // byte 3367
00 // byte 3368
00 // byte 3369
00 // byte 3370
00 // byte 3371
00 // byte 3372
00 // byte 3373
00 // byte 3374
00 // byte 3375
00 // byte 3376
00 // byte 3377
00 // byte 3378
00 // byte 3379
00 // byte 3380
00 // byte 3381
00 // byte 3382
00 // byte 3383
00 // byte 3384
00 // byte 3385
00 // byte 3386
00 // byte 3387
00 // byte 3388
00 // byte 3389
00 // byte 3390
00 // byte 3391
00 // byte 3392
00 // byte 3393
00 // byte 3394
00 // byte 3395
00 // byte 3396
00 // byte 3397
00 // byte 3398
00 // byte 3399
00 // byte 3400
00 // byte 3401
00 // byte 3402
00 // byte 3403
00 // byte 3404
00 // byte 3405
00 // byte 3406
00 // byte 3407
00 // byte 3408
00 // byte 3409
00 // byte 3410
00 // byte 3411
00 // byte 3412
00 // byte 3413
00 // byte 3414
00 // byte 3415
00 // byte 3416
00 // byte 3417
00 // byte 3418
00 // byte 3419
00 // byte 3420
00 // byte 3421
00 // byte 3422
00 // byte 3423
00 // byte 3424
00 // byte 3425
00 // byte 3426
00 // byte 3427
00 // byte 3428
00 // byte 3429
00 // byte 3430
00 // byte 3431
00 // byte 3432
00 // byte 3433
00 // byte 3434
00 // byte 3435
00 // byte 3436
00 // byte 3437
00 // byte 3438
00 // byte 3439
00 // byte 3440
00 // byte 3441
00 // byte 3442
00 // byte 3443
00 // byte 3444
00 // byte 3445
00 // byte 3446
00 // byte 3447
00 // byte 3448
00 // byte 3449
00 // byte 3450
00 // byte 3451
00 // byte 3452
00 // byte 3453
00 // byte 3454
00 // byte 3455
00 // byte 3456
00 // byte 3457
00 // byte 3458
00 // byte 3459
00 // byte 3460
00 // byte 3461
00 // byte 3462
00 // byte 3463
00 // byte 3464
00 // byte 3465
00 // byte 3466
00 // byte 3467
00 // byte 3468
00 // byte 3469
00 // byte 3470
00 // byte 3471
00 // byte 3472
00 // byte 3473
00 // byte 3474
00 // byte 3475
00 // byte 3476
00 // byte 3477
00 // byte 3478
00 // byte 3479
00 // byte 3480
00 // byte 3481
00 // byte 3482
00 // byte 3483
00 // byte 3484
00 // byte 3485
00 // byte 3486
00 // byte 3487
00 // byte 3488
00 // byte 3489
00 // byte 3490
00 // byte 3491
00 // byte 3492
00 // byte 3493
00 // byte 3494
00 // byte 3495
00 // byte 3496
00 // byte 3497
00 // byte 3498
00 // byte 3499
00 // byte 3500
00 // byte 3501
00 // byte 3502
00 // byte 3503
00 // byte 3504
00 // byte 3505
00 // byte 3506
00 // byte 3507
00 // byte 3508
00 // byte 3509
00 // byte 3510
00 // byte 3511
00 // byte 3512
00 // byte 3513
00 // byte 3514
00 // byte 3515
00 // byte 3516
00 // byte 3517
00 // byte 3518
00 // byte 3519
00 // byte 3520
00 // byte 3521
00 // byte 3522
00 // byte 3523
00 // byte 3524
00 // byte 3525
00 // byte 3526
00 // byte 3527
00 // byte 3528
00 // byte 3529
00 // byte 3530
00 // byte 3531
00 // byte 3532
00 // byte 3533
00 // byte 3534
00 // byte 3535
00 // byte 3536
00 // byte 3537
00 // byte 3538
00 // byte 3539
00 // byte 3540
00 // byte 3541
00 // byte 3542
00 // byte 3543
00 // byte 3544
00 // byte 3545
00 // byte 3546
00 // byte 3547
00 // byte 3548
00 // byte 3549
00 // byte 3550
00 // byte 3551
00 // byte 3552
00 // byte 3553
00 // byte 3554
00 // byte 3555
00 // byte 3556
00 // byte 3557
00 // byte 3558
00 // byte 3559
00 // byte 3560
00 // byte 3561
00 // byte 3562
00 // byte 3563
00 // byte 3564
00 // byte 3565
00 // byte 3566
00 // byte 3567
00 // byte 3568
00 // byte 3569
00 // byte 3570
00 // byte 3571
00 // byte 3572
00 // byte 3573
00 // byte 3574
00 // byte 3575
00 // byte 3576
00 // byte 3577
00 // byte 3578
00 // byte 3579
00 // byte 3580
00 // byte 3581
00 // byte 3582
00 // byte 3583
00 // byte 3584
00 // byte 3585
00 // byte 3586
00 // byte 3587
00 // byte 3588
00 // byte 3589
00 // byte 3590
00 // byte 3591
00 // byte 3592
00 // byte 3593
00 // byte 3594
00 // byte 3595
00 // byte 3596
00 // byte 3597
00 // byte 3598
00 // byte 3599
00 // byte 3600
00 // byte 3601
00 // byte 3602
00 // byte 3603
00 // byte 3604
00 // byte 3605
00 // byte 3606
00 // byte 3607
00 // byte 3608
00 // byte 3609
00 // byte 3610
00 // byte 3611
00 // byte 3612
00 // byte 3613
00 // byte 3614
00 // byte 3615
00 // byte 3616
00 // byte 3617
00 // byte 3618
00 // byte 3619
00 // byte 3620
00 // byte 3621
00 // byte 3622
00 // byte 3623
00 // byte 3624
00 // byte 3625
00 // byte 3626
00 // byte 3627
00 // byte 3628
00 // byte 3629
00 // byte 3630
00 // byte 3631
00 // byte 3632
00 // byte 3633
00 // byte 3634
00 // byte 3635
00 // byte 3636
00 // byte 3637
00 // byte 3638
00 // byte 3639
00 // byte 3640
00 // byte 3641
00 // byte 3642
00 // byte 3643
00 // byte 3644
00 // byte 3645
00 // byte 3646
00 // byte 3647
00 // byte 3648
00 // byte 3649
00 // byte 3650
00 // byte 3651
00 // byte 3652
00 // byte 3653
00 // byte 3654
00 // byte 3655
00 // byte 3656
00 // byte 3657
00 // byte 3658
00 // byte 3659
00 // byte 3660
00 // byte 3661
00 // byte 3662
00 // byte 3663
00 // byte 3664
00 // byte 3665
00 // byte 3666
00 // byte 3667
00 // byte 3668
00 // byte 3669
00 // byte 3670
00 // byte 3671
00 // byte 3672
00 // byte 3673
00 // byte 3674
00 // byte 3675
00 // byte 3676
00 // byte 3677
00 // byte 3678
00 // byte 3679
00 // byte 3680
00 // byte 3681
00 // byte 3682
00 // byte 3683
00 // byte 3684
00 // byte 3685
00 // byte 3686
00 // byte 3687
00 // byte 3688
00 // byte 3689
00 // byte 3690
00 // byte 3691
00 // byte 3692
00 // byte 3693
00 // byte 3694
00 // byte 3695
00 // byte 3696
00 // byte 3697
00 // byte 3698
00 // byte 3699
00 // byte 3700
00 // byte 3701
00 // byte 3702
00 // byte 3703
00 // byte 3704
00 // byte 3705
00 // byte 3706
00 // byte 3707
00 // byte 3708
00 // byte 3709
00 // byte 3710
00 // byte 3711
00 // byte 3712
00 // byte 3713
00 // byte 3714
00 // byte 3715
00 // byte 3716
00 // byte 3717
00 // byte 3718
00 // byte 3719
00 // byte 3720
00 // byte 3721
00 // byte 3722
00 // byte 3723
00 // byte 3724
00 // byte 3725
00 // byte 3726
00 // byte 3727
00 // byte 3728
00 // byte 3729
00 // byte 3730
00 // byte 3731
00 // byte 3732
00 // byte 3733
00 // byte 3734
00 // byte 3735
00 // byte 3736
00 // byte 3737
00 // byte 3738
00 // byte 3739
00 // byte 3740
00 // byte 3741
00 // byte 3742
00 // byte 3743
00 // byte 3744
00 // byte 3745
00 // byte 3746
00 // byte 3747
00 // byte 3748
00 // byte 3749
00 // byte 3750
00 // byte 3751
00 // byte 3752
00 // byte 3753
00 // byte 3754
00 // byte 3755
00 // byte 3756
00 // byte 3757
00 // byte 3758
00 // byte 3759
00 // byte 3760
00 // byte 3761
00 // byte 3762
00 // byte 3763
00 // byte 3764
00 // byte 3765
00 // byte 3766
00 // byte 3767
00 // byte 3768
00 // byte 3769
00 // byte 3770
00 // byte 3771
00 // byte 3772
00 // byte 3773
00 // byte 3774
00 // byte 3775
00 // byte 3776
00 // byte 3777
00 // byte 3778
00 // byte 3779
00 // byte 3780
00 // byte 3781
00 // byte 3782
00 // byte 3783
00 // byte 3784
00 // byte 3785
00 // byte 3786
00 // byte 3787
00 // byte 3788
00 // byte 3789
00 // byte 3790
00 // byte 3791
00 // byte 3792
00 // byte 3793
00 // byte 3794
00 // byte 3795
00 // byte 3796
00 // byte 3797
00 // byte 3798
00 // byte 3799
00 // byte 3800
00 // byte 3801
00 // byte 3802
00 // byte 3803
00 // byte 3804
00 // byte 3805
00 // byte 3806
00 // byte 3807
00 // byte 3808
00 // byte 3809
00 // byte 3810
00 // byte 3811
00 // byte 3812
00 // byte 3813
00 // byte 3814
00 // byte 3815
00 // byte 3816
00 // byte 3817
00 // byte 3818
00 // byte 3819
00 // byte 3820
00 // byte 3821
00 // byte 3822
00 // byte 3823
00 // byte 3824
00 // byte 3825
00 // byte 3826
00 // byte 3827
00 // byte 3828
00 // byte 3829
00 // byte 3830
00 // byte 3831
00 // byte 3832
00 // byte 3833
00 // byte 3834
00 // byte 3835
00 // byte 3836
00 // byte 3837
00 // byte 3838
00 // byte 3839
00 // byte 3840
00 // byte 3841
00 // byte 3842
00 // byte 3843
00 // byte 3844
00 // byte 3845
00 // byte 3846
00 // byte 3847
00 // byte 3848
00 // byte 3849
00 // byte 3850
00 // byte 3851
00 // byte 3852
00 // byte 3853
00 // byte 3854
00 // byte 3855
00 // byte 3856
00 // byte 3857
00 // byte 3858
00 // byte 3859
00 // byte 3860
00 // byte 3861
00 // byte 3862
00 // byte 3863
00 // byte 3864
00 // byte 3865
00 // byte 3866
00 // byte 3867
00 // byte 3868
00 // byte 3869
00 // byte 3870
00 // byte 3871
00 // byte 3872
00 // byte 3873
00 // byte 3874
00 // byte 3875
00 // byte 3876
00 // byte 3877
00 // byte 3878
00 // byte 3879
00 // byte 3880
00 // byte 3881
00 // byte 3882
00 // byte 3883
00 // byte 3884
00 // byte 3885
00 // byte 3886
00 // byte 3887
00 // byte 3888
00 // byte 3889
00 // byte 3890
00 // byte 3891
00 // byte 3892
00 // byte 3893
00 // byte 3894
00 // byte 3895
00 // byte 3896
00 // byte 3897
00 // byte 3898
00 // byte 3899
00 // byte 3900
00 // byte 3901
00 // byte 3902
00 // byte 3903
00 // byte 3904
00 // byte 3905
00 // byte 3906
00 // byte 3907
00 // byte 3908
00 // byte 3909
00 // byte 3910
00 // byte 3911
00 // byte 3912
00 // byte 3913
00 // byte 3914
00 // byte 3915
00 // byte 3916
00 // byte 3917
00 // byte 3918
00 // byte 3919
00 // byte 3920
00 // byte 3921
00 // byte 3922
00 // byte 3923
00 // byte 3924
00 // byte 3925
00 // byte 3926
00 // byte 3927
00 // byte 3928
00 // byte 3929
00 // byte 3930
00 // byte 3931
00 // byte 3932
00 // byte 3933
00 // byte 3934
00 // byte 3935
00 // byte 3936
00 // byte 3937
00 // byte 3938
00 // byte 3939
00 // byte 3940
00 // byte 3941
00 // byte 3942
00 // byte 3943
00 // byte 3944
00 // byte 3945
00 // byte 3946
00 // byte 3947
00 // byte 3948
00 // byte 3949
00 // byte 3950
00 // byte 3951
00 // byte 3952
00 // byte 3953
00 // byte 3954
00 // byte 3955
00 // byte 3956
00 // byte 3957
00 // byte 3958
00 // byte 3959
00 // byte 3960
00 // byte 3961
00 // byte 3962
00 // byte 3963
00 // byte 3964
00 // byte 3965
00 // byte 3966
00 // byte 3967
00 // byte 3968
00 // byte 3969
00 // byte 3970
00 // byte 3971
00 // byte 3972
00 // byte 3973
00 // byte 3974
00 // byte 3975
00 // byte 3976
00 // byte 3977
00 // byte 3978
00 // byte 3979
00 // byte 3980
00 // byte 3981
00 // byte 3982
00 // byte 3983
00 // byte 3984
00 // byte 3985
00 // byte 3986
00 // byte 3987
00 // byte 3988
00 // byte 3989
00 // byte 3990
00 // byte 3991
00 // byte 3992
00 // byte 3993
00 // byte 3994
00 // byte 3995
00 // byte 3996
00 // byte 3997
00 // byte 3998
00 // byte 3999
00 // byte 4000
00 // byte 4001
00 // byte 4002
00 // byte 4003
00 // byte 4004
00 // byte 4005
00 // byte 4006
00 // byte 4007
00 // byte 4008
00 // byte 4009
00 // byte 4010
00 // byte 4011
00 // byte 4012
00 // byte 4013
00 // byte 4014
00 // byte 4015
00 // byte 4016
00 // byte 4017
00 // byte 4018
00 // byte 4019
00 // byte 4020
00 // byte 4021
00 // byte 4022
00 // byte 4023
00 // byte 4024
00 // byte 4025
00 // byte 4026
00 // byte 4027
00 // byte 4028
00 // byte 4029
00 // byte 4030
00 // byte 4031
00 // byte 4032
00 // byte 4033
00 // byte 4034
00 // byte 4035
00 // byte 4036
00 // byte 4037
00 // byte 4038
00 // byte 4039
00 // byte 4040
00 // byte 4041
00 // byte 4042
00 // byte 4043
00 // byte 4044
00 // byte 4045
00 // byte 4046
00 // byte 4047
00 // byte 4048
00 // byte 4049
00 // byte 4050
00 // byte 4051
00 // byte 4052
00 // byte 4053
00 // byte 4054
00 // byte 4055
00 // byte 4056
00 // byte 4057
00 // byte 4058
00 // byte 4059
00 // byte 4060
00 // byte 4061
00 // byte 4062
00 // byte 4063
00 // byte 4064
00 // byte 4065
00 // byte 4066
00 // byte 4067
00 // byte 4068
00 // byte 4069
00 // byte 4070
00 // byte 4071
00 // byte 4072
00 // byte 4073
00 // byte 4074
00 // byte 4075
00 // byte 4076
00 // byte 4077
00 // byte 4078
00 // byte 4079
00 // byte 4080
00 // byte 4081
00 // byte 4082
00 // byte 4083
00 // byte 4084
00 // byte 4085
00 // byte 4086
00 // byte 4087
00 // byte 4088
00 // byte 4089
00 // byte 4090
00 // byte 4091
00 // byte 4092
00 // byte 4093
00 // byte 4094
00 // byte 4095
00 // byte 4096
00 // byte 4097
00 // byte 4098
00 // byte 4099
00 // byte 4100
00 // byte 4101
00 // byte 4102
00 // byte 4103
00 // byte 4104
00 // byte 4105
00 // byte 4106
00 // byte 4107
00 // byte 4108
00 // byte 4109
00 // byte 4110
00 // byte 4111
00 // byte 4112
00 // byte 4113
00 // byte 4114
00 // byte 4115
00 // byte 4116
00 // byte 4117
00 // byte 4118
00 // byte 4119
00 // byte 4120
00 // byte 4121
00 // byte 4122
00 // byte 4123
00 // byte 4124
00 // byte 4125
00 // byte 4126
00 // byte 4127
00 // byte 4128
00 // byte 4129
00 // byte 4130
00 // byte 4131
00 // byte 4132
00 // byte 4133
00 // byte 4134
00 // byte 4135
00 // byte 4136
00 // byte 4137
00 // byte 4138
00 // byte 4139
00 // byte 4140
00 // byte 4141
00 // byte 4142
00 // byte 4143
00 // byte 4144
00 // byte 4145
00 // byte 4146
00 // byte 4147
00 // byte 4148
00 // byte 4149
00 // byte 4150
00 // byte 4151
00 // byte 4152
00 // byte 4153
00 // byte 4154
00 // byte 4155
00 // byte 4156
00 // byte 4157
00 // byte 4158
00 // byte 4159
00 // byte 4160
00 // byte 4161
00 // byte 4162
00 // byte 4163
00 // byte 4164
00 // byte 4165
00 // byte 4166
00 // byte 4167
00 // byte 4168
00 // byte 4169
00 // byte 4170
00 // byte 4171
00 // byte 4172
00 // byte 4173
00 // byte 4174
00 // byte 4175
00 // byte 4176
00 // byte 4177
00 // byte 4178
00 // byte 4179
00 // byte 4180
00 // byte 4181
00 // byte 4182
00 // byte 4183
00 // byte 4184
00 // byte 4185
00 // byte 4186
00 // byte 4187
00 // byte 4188
00 // byte 4189
00 // byte 4190
00 // byte 4191
00 // byte 4192
00 // byte 4193
00 // byte 4194
00 // byte 4195
00 // byte 4196
00 // byte 4197
00 // byte 4198
00 // byte 4199
00 // byte 4200
00 // byte 4201
00 // byte 4202
00 // byte 4203
00 // byte 4204
00 // byte 4205
00 // byte 4206
00 // byte 4207
00 // byte 4208
00 // byte 4209
00 // byte 4210
00 // byte 4211
00 // byte 4212
00 // byte 4213
00 // byte 4214
00 // byte 4215
00 // byte 4216
00 // byte 4217
00 // byte 4218
00 // byte 4219
00 // byte 4220
00 // byte 4221
00 // byte 4222
00 // byte 4223
00 // byte 4224
00 // byte 4225
00 // byte 4226
00 // byte 4227
00 // byte 4228
00 // byte 4229
00 // byte 4230
00 // byte 4231
00 // byte 4232
00 // byte 4233
00 // byte 4234
00 // byte 4235
00 // byte 4236
00 // byte 4237
00 // byte 4238
00 // byte 4239
00 // byte 4240
00 // byte 4241
00 // byte 4242
00 // byte 4243
00 // byte 4244
00 // byte 4245
00 // byte 4246
00 // byte 4247
00 // byte 4248
00 // byte 4249
00 // byte 4250
00 // byte 4251
00 // byte 4252
00 // byte 4253
00 // byte 4254
00 // byte 4255
00 // byte 4256
00 // byte 4257
00 // byte 4258
00 // byte 4259
00 // byte 4260
00 // byte 4261
00 // byte 4262
00 // byte 4263
00 // byte 4264
00 // byte 4265
00 // byte 4266
00 // byte 4267
00 // byte 4268
00 // byte 4269
00 // byte 4270
00 // byte 4271
00 // byte 4272
00 // byte 4273
00 // byte 4274
00 // byte 4275
00 // byte 4276
00 // byte 4277
00 // byte 4278
00 // byte 4279
00 // byte 4280
00 // byte 4281
00 // byte 4282
00 // byte 4283
00 // byte 4284
00 // byte 4285
00 // byte 4286
00 // byte 4287
00 // byte 4288
00 // byte 4289
00 // byte 4290
00 // byte 4291
00 // byte 4292
00 // byte 4293
00 // byte 4294
00 // byte 4295
00 // byte 4296
00 // byte 4297
00 // byte 4298
00 // byte 4299
00 // byte 4300
00 // byte 4301
00 // byte 4302
00 // byte 4303
00 // byte 4304
00 // byte 4305
00 // byte 4306
00 // byte 4307
00 // byte 4308
00 // byte 4309
00 // byte 4310
00 // byte 4311
00 // byte 4312
00 // byte 4313
00 // byte 4314
00 // byte 4315
00 // byte 4316
00 // byte 4317
00 // byte 4318
00 // byte 4319
00 // byte 4320
00 // byte 4321
00 // byte 4322
00 // byte 4323
00 // byte 4324
00 // byte 4325
00 // byte 4326
00 // byte 4327
00 // byte 4328
00 // byte 4329
00 // byte 4330
00 // byte 4331
00 // byte 4332
00 // byte 4333
00 // byte 4334
00 // byte 4335
00 // byte 4336
00 // byte 4337
00 // byte 4338
00 // byte 4339
00 // byte 4340
00 // byte 4341
00 // byte 4342
00 // byte 4343
00 // byte 4344
00 // byte 4345
00 // byte 4346
00 // byte 4347
00 // byte 4348
00 // byte 4349
00 // byte 4350
00 // byte 4351
00 // byte 4352
00 // byte 4353
00 // byte 4354
00 // byte 4355
00 // byte 4356
00 // byte 4357
00 // byte 4358
00 // byte 4359
00 // byte 4360
00 // byte 4361
00 // byte 4362
00 // byte 4363
00 // byte 4364
00 // byte 4365
00 // byte 4366
00 // byte 4367
00 // byte 4368
00 // byte 4369
00 // byte 4370
00 // byte 4371
00 // byte 4372
00 // byte 4373
00 // byte 4374
00 // byte 4375
00 // byte 4376
00 // byte 4377
00 // byte 4378
00 // byte 4379
00 // byte 4380
00 // byte 4381
00 // byte 4382
00 // byte 4383
00 // byte 4384
00 // byte 4385
00 // byte 4386
00 // byte 4387
00 // byte 4388
00 // byte 4389
00 // byte 4390
00 // byte 4391
00 // byte 4392
00 // byte 4393
00 // byte 4394
00 // byte 4395
00 // byte 4396
00 // byte 4397
00 // byte 4398
00 // byte 4399
00 // byte 4400
00 // byte 4401
00 // byte 4402
00 // byte 4403
00 // byte 4404
00 // byte 4405
00 // byte 4406
00 // byte 4407
00 // byte 4408
00 // byte 4409
00 // byte 4410
00 // byte 4411
00 // byte 4412
00 // byte 4413
00 // byte 4414
00 // byte 4415
00 // byte 4416
00 // byte 4417
00 // byte 4418
00 // byte 4419
00 // byte 4420
00 // byte 4421
00 // byte 4422
00 // byte 4423
00 // byte 4424
00 // byte 4425
00 // byte 4426
00 // byte 4427
00 // byte 4428
00 // byte 4429
00 // byte 4430
00 // byte 4431
00 // byte 4432
00 // byte 4433
00 // byte 4434
00 // byte 4435
00 // byte 4436
00 // byte 4437
00 // byte 4438
00 // byte 4439
00 // byte 4440
00 // byte 4441
00 // byte 4442
00 // byte 4443
00 // byte 4444
00 // byte 4445
00 // byte 4446
00 // byte 4447
00 // byte 4448
00 // byte 4449
00 // byte 4450
00 // byte 4451
00 // byte 4452
00 // byte 4453
00 // byte 4454
00 // byte 4455
00 // byte 4456
00 // byte 4457
00 // byte 4458
00 // byte 4459
00 // byte 4460
00 // byte 4461
00 // byte 4462
00 // byte 4463
00 // byte 4464
00 // byte 4465
00 // byte 4466
00 // byte 4467
00 // byte 4468
00 // byte 4469
00 // byte 4470
00 // byte 4471
00 // byte 4472
00 // byte 4473
00 // byte 4474
00 // byte 4475
00 // byte 4476
00 // byte 4477
00 // byte 4478
00 // byte 4479
00 // byte 4480
00 // byte 4481
00 // byte 4482
00 // byte 4483
00 // byte 4484
00 // byte 4485
00 // byte 4486
00 // byte 4487
00 // byte 4488
00 // byte 4489
00 // byte 4490
00 // byte 4491
00 // byte 4492
00 // byte 4493
00 // byte 4494
00 // byte 4495
00 // byte 4496
00 // byte 4497
00 // byte 4498
00 // byte 4499
00 // byte 4500
00 // byte 4501
00 // byte 4502
00 // byte 4503
00 // byte 4504
00 // byte 4505
00 // byte 4506
00 // byte 4507
00 // byte 4508
00 // byte 4509
00 // byte 4510
00 // byte 4511
00 // byte 4512
00 // byte 4513
00 // byte 4514
00 // byte 4515
00 // byte 4516
00 // byte 4517
00 // byte 4518
00 // byte 4519
00 // byte 4520
00 // byte 4521
00 // byte 4522
00 // byte 4523
00 // byte 4524
00 // byte 4525
00 // byte 4526
00 // byte 4527
00 // byte 4528
00 // byte 4529
00 // byte 4530
00 // byte 4531
00 // byte 4532
00 // byte 4533
00 // byte 4534
00 // byte 4535
00 // byte 4536
00 // byte 4537
00 // byte 4538
00 // byte 4539
00 // byte 4540
00 // byte 4541
00 // byte 4542
00 // byte 4543
00 // byte 4544
00 // byte 4545
00 // byte 4546
00 // byte 4547
00 // byte 4548
00 // byte 4549
00 // byte 4550
00 // byte 4551
00 // byte 4552
00 // byte 4553
00 // byte 4554
00 // byte 4555
00 // byte 4556
00 // byte 4557
00 // byte 4558
00 // byte 4559
00 // byte 4560
00 // byte 4561
00 // byte 4562
00 // byte 4563
00 // byte 4564
00 // byte 4565
00 // byte 4566
00 // byte 4567
00 // byte 4568
00 // byte 4569
00 // byte 4570
00 // byte 4571
00 // byte 4572
00 // byte 4573
00 // byte 4574
00 // byte 4575
00 // byte 4576
00 // byte 4577
00 // byte 4578
00 // byte 4579
00 // byte 4580
00 // byte 4581
00 // byte 4582
00 // byte 4583
00 // byte 4584
00 // byte 4585
00 // byte 4586
00 // byte 4587
00 // byte 4588
00 // byte 4589
00 // byte 4590
00 // byte 4591
00 // byte 4592
00 // byte 4593
00 // byte 4594
00 // byte 4595
00 // byte 4596
00 // byte 4597
00 // byte 4598
00 // byte 4599
00 // byte 4600
00 // byte 4601
00 // byte 4602
00 // byte 4603
00 // byte 4604
00 // byte 4605
00 // byte 4606
00 // byte 4607
00 // byte 4608
00 // byte 4609
00 // byte 4610
00 // byte 4611
00 // byte 4612
00 // byte 4613
00 // byte 4614
00 // byte 4615
00 // byte 4616
00 // byte 4617
00 // byte 4618
00 // byte 4619
00 // byte 4620
00 // byte 4621
00 // byte 4622
00 // byte 4623
00 // byte 4624
00 // byte 4625
00 // byte 4626
00 // byte 4627
00 // byte 4628
00 // byte 4629
00 // byte 4630
00 // byte 4631
00 // byte 4632
00 // byte 4633
00 // byte 4634
00 // byte 4635
00 // byte 4636
00 // byte 4637
00 // byte 4638
00 // byte 4639
00 // byte 4640
00 // byte 4641
00 // byte 4642
00 // byte 4643
00 // byte 4644
00 // byte 4645
00 // byte 4646
00 // byte 4647
00 // byte 4648
00 // byte 4649
00 // byte 4650
00 // byte 4651
00 // byte 4652
00 // byte 4653
00 // byte 4654
00 // byte 4655
00 // byte 4656
00 // byte 4657
00 // byte 4658
00 // byte 4659
00 // byte 4660
00 // byte 4661
00 // byte 4662
00 // byte 4663
00 // byte 4664
00 // byte 4665
00 // byte 4666
00 // byte 4667
00 // byte 4668
00 // byte 4669
00 // byte 4670
00 // byte 4671
00 // byte 4672
00 // byte 4673
00 // byte 4674
00 // byte 4675
00 // byte 4676
00 // byte 4677
00 // byte 4678
00 // byte 4679
00 // byte 4680
00 // byte 4681
00 // byte 4682
00 // byte 4683
00 // byte 4684
00 // byte 4685
00 // byte 4686
00 // byte 4687
00 // byte 4688
00 // byte 4689
00 // byte 4690
00 // byte 4691
00 // byte 4692
00 // byte 4693
00 // byte 4694
00 // byte 4695
00 // byte 4696
00 // byte 4697
00 // byte 4698
00 // byte 4699
00 // byte 4700
00 // byte 4701
00 // byte 4702
00 // byte 4703
00 // byte 4704
00 // byte 4705
00 // byte 4706
00 // byte 4707
00 // byte 4708
00 // byte 4709
00 // byte 4710
00 // byte 4711
00 // byte 4712
00 // byte 4713
00 // byte 4714
00 // byte 4715
00 // byte 4716
00 // byte 4717
00 // byte 4718
00 // byte 4719
00 // byte 4720
00 // byte 4721
00 // byte 4722
00 // byte 4723
00 // byte 4724
00 // byte 4725
00 // byte 4726
00 // byte 4727
00 // byte 4728
00 // byte 4729
00 // byte 4730
00 // byte 4731
00 // byte 4732
00 // byte 4733
00 // byte 4734
00 // byte 4735
00 // byte 4736
00 // byte 4737
00 // byte 4738
00 // byte 4739
00 // byte 4740
00 // byte 4741
00 // byte 4742
00 // byte 4743
00 // byte 4744
00 // byte 4745
00 // byte 4746
00 // byte 4747
00 // byte 4748
00 // byte 4749
00 // byte 4750
00 // byte 4751
00 // byte 4752
00 // byte 4753
00 // byte 4754
00 // byte 4755
00 // byte 4756
00 // byte 4757
00 // byte 4758
00 // byte 4759
00 // byte 4760
00 // byte 4761
00 // byte 4762
00 // byte 4763
00 // byte 4764
00 // byte 4765
00 // byte 4766
00 // byte 4767
00 // byte 4768
00 // byte 4769
00 // byte 4770
00 // byte 4771
00 // byte 4772
00 // byte 4773
00 // byte 4774
00 // byte 4775
00 // byte 4776
00 // byte 4777
00 // byte 4778
00 // byte 4779
00 // byte 4780
00 // byte 4781
00 // byte 4782
00 // byte 4783
00 // byte 4784
00 // byte 4785
00 // byte 4786
00 // byte 4787
00 // byte 4788
00 // byte 4789
00 // byte 4790
00 // byte 4791
00 // byte 4792
00 // byte 4793
00 // byte 4794
00 // byte 4795
00 // byte 4796
00 // byte 4797
00 // byte 4798
00 // byte 4799
00 // byte 4800
00 // byte 4801
00 // byte 4802
00 // byte 4803
00 // byte 4804
00 // byte 4805
00 // byte 4806
00 // byte 4807
00 // byte 4808
00 // byte 4809
00 // byte 4810
00 // byte 4811
00 // byte 4812
00 // byte 4813
00 // byte 4814
00 // byte 4815
00 // byte 4816
00 // byte 4817
00 // byte 4818
00 // byte 4819
00 // byte 4820
00 // byte 4821
00 // byte 4822
00 // byte 4823
00 // byte 4824
00 // byte 4825
00 // byte 4826
00 // byte 4827
00 // byte 4828
00 // byte 4829
00 // byte 4830
00 // byte 4831
00 // byte 4832
00 // byte 4833
00 // byte 4834
00 // byte 4835
00 // byte 4836
00 // byte 4837
00 // byte 4838
00 // byte 4839
00 // byte 4840
00 // byte 4841
00 // byte 4842
00 // byte 4843
00 // byte 4844
00 // byte 4845
00 // byte 4846
00 // byte 4847
00 // byte 4848
00 // byte 4849
00 // byte 4850
00 // byte 4851
00 // byte 4852
00 // byte 4853
00 // byte 4854
00 // byte 4855
00 // byte 4856
00 // byte 4857
00 // byte 4858
00 // byte 4859
00 // byte 4860
00 // byte 4861
00 // byte 4862
00 // byte 4863
00 // byte 4864
00 // byte 4865
00 // byte 4866
00 // byte 4867
00 // byte 4868
00 // byte 4869
00 // byte 4870
00 // byte 4871
00 // byte 4872
00 // byte 4873
00 // byte 4874
00 // byte 4875
00 // byte 4876
00 // byte 4877
00 // byte 4878
00 // byte 4879
00 // byte 4880
00 // byte 4881
00 // byte 4882
00 // byte 4883
00 // byte 4884
00 // byte 4885
00 // byte 4886
00 // byte 4887
00 // byte 4888
00 // byte 4889
00 // byte 4890
00 // byte 4891
00 // byte 4892
00 // byte 4893
00 // byte 4894
00 // byte 4895
00 // byte 4896
00 // byte 4897
00 // byte 4898
00 // byte 4899
00 // byte 4900
00 // byte 4901
00 // byte 4902
00 // byte 4903
00 // byte 4904
00 // byte 4905
00 // byte 4906
00 // byte 4907
00 // byte 4908
00 // byte 4909
00 // byte 4910
00 // byte 4911
00 // byte 4912
00 // byte 4913
00 // byte 4914
00 // byte 4915
00 // byte 4916
00 // byte 4917
00 // byte 4918
00 // byte 4919
00 // byte 4920
00 // byte 4921
00 // byte 4922
00 // byte 4923
00 // byte 4924
00 // byte 4925
00 // byte 4926
00 // byte 4927
00 // byte 4928
00 // byte 4929
00 // byte 4930
00 // byte 4931
00 // byte 4932
00 // byte 4933
00 // byte 4934
00 // byte 4935
00 // byte 4936
00 // byte 4937
00 // byte 4938
00 // byte 4939
00 // byte 4940
00 // byte 4941
00 // byte 4942
00 // byte 4943
00 // byte 4944
00 // byte 4945
00 // byte 4946
00 // byte 4947
00 // byte 4948
00 // byte 4949
00 // byte 4950
00 // byte 4951
00 // byte 4952
00 // byte 4953
00 // byte 4954
00 // byte 4955
00 // byte 4956
00 // byte 4957
00 // byte 4958
00 // byte 4959
00 // byte 4960
00 // byte 4961
00 // byte 4962
00 // byte 4963
00 // byte 4964
00 // byte 4965
00 // byte 4966
00 // byte 4967
00 // byte 4968
00 // byte 4969
00 // byte 4970
00 // byte 4971
00 // byte 4972
00 // byte 4973
00 // byte 4974
00 // byte 4975
00 // byte 4976
00 // byte 4977
00 // byte 4978
00 // byte 4979
00 // byte 4980
00 // byte 4981
00 // byte 4982
00 // byte 4983
00 // byte 4984
00 // byte 4985
00 // byte 4986
00 // byte 4987
00 // byte 4988
00 // byte 4989
00 // byte 4990
00 // byte 4991
00 // byte 4992
00 // byte 4993
00 // byte 4994
00 // byte 4995
00 // byte 4996
00 // byte 4997
00 // byte 4998
00 // byte 4999
00 // byte 5000
00 // byte 5001
00 // byte 5002
00 // byte 5003
00 // byte 5004
00 // byte 5005
00 // byte 5006
00 // byte 5007
00 // byte 5008
00 // byte 5009
00 // byte 5010
00 // byte 5011
00 // byte 5012
00 // byte 5013
00 // byte 5014
00 // byte 5015
00 // byte 5016
00 // byte 5017
00 // byte 5018
00 // byte 5019
00 // byte 5020
00 // byte 5021
00 // byte 5022
00 // byte 5023
00 // byte 5024
00 // byte 5025
00 // byte 5026
00 // byte 5027
00 // byte 5028
00 // byte 5029
00 // byte 5030
00 // byte 5031
00 // byte 5032
00 // byte 5033
00 // byte 5034
00 // byte 5035
00 // byte 5036
00 // byte 5037
00 // byte 5038
00 // byte 5039
00 // byte 5040
00 // byte 5041
00 // byte 5042
00 // byte 5043
00 // byte 5044
00 // byte 5045
00 // byte 5046
00 // byte 5047
00 // byte 5048
00 // byte 5049
00 // byte 5050
00 // byte 5051
00 // byte 5052
00 // byte 5053
00 // byte 5054
00 // byte 5055
00 // byte 5056
00 // byte 5057
00 // byte 5058
00 // byte 5059
00 // byte 5060
00 // byte 5061
00 // byte 5062
00 // byte 5063
00 // byte 5064
00 // byte 5065
00 // byte 5066
00 // byte 5067
00 // byte 5068
00 // byte 5069
00 // byte 5070
00 // byte 5071
00 // byte 5072
00 // byte 5073
00 // byte 5074
00 // byte 5075
00 // byte 5076
00 // byte 5077
00 // byte 5078
00 // byte 5079
00 // byte 5080
00 // byte 5081
00 // byte 5082
00 // byte 5083
00 // byte 5084
00 // byte 5085
00 // byte 5086
00 // byte 5087
00 // byte 5088
00 // byte 5089
00 // byte 5090
00 // byte 5091
00 // byte 5092
00 // byte 5093
00 // byte 5094
00 // byte 5095
00 // byte 5096
00 // byte 5097
00 // byte 5098
00 // byte 5099
00 // byte 5100
00 // byte 5101
00 // byte 5102
00 // byte 5103
00 // byte 5104
00 // byte 5105
00 // byte 5106
00 // byte 5107
00 // byte 5108
00 // byte 5109
00 // byte 5110
00 // byte 5111
00 // byte 5112
00 // byte 5113
00 // byte 5114
00 // byte 5115
00 // byte 5116
00 // byte 5117
00 // byte 5118
00 // byte 5119
53 // -- CRC low byte
9A // -- CRC high byte


// Config Change Status   CMD_CHG_STATUS
// ---------------------------------
DB // Command: CMD_CHG_STATUS      addr: 32'h0000 00A7
01 // Length: 1
5D // -- CRC low byte
A5 // -- CRC high byte
00  //  0 cfg_stat_chg
CC // -- CRC low byte
C6 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4


// Config Latches on x-1y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 00B7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
00 // y_sel: -1
DE // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 00BF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x-1y-2
00  // 14 bottom_edge_EN1 at x-1y-2
00  // 15 bottom_edge_EN2 at x-1y-2
00  // 16 bottom_edge_EN3 at x-1y-2
00  // 17 bottom_edge_EN4 at x-1y-2
00  // 18 bottom_edge_EN5 at x-1y-2
00  // 19 bottom_edge_EN0 at x0y-2
00  // 20 bottom_edge_EN1 at x0y-2
00  // 21 bottom_edge_EN2 at x0y-2
00  // 22 bottom_edge_EN3 at x0y-2
00  // 23 bottom_edge_EN4 at x0y-2
00  // 24 bottom_edge_EN5 at x0y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y-1 SB_BIG plane 1
12  // 65 x-1y-1 SB_BIG plane 1
00  // 66 x-1y-1 SB_DRIVE plane 2,1
48  // 67 x-1y-1 SB_BIG plane 2
12  // 68 x-1y-1 SB_BIG plane 2
48  // 69 x-1y-1 SB_BIG plane 3
12  // 70 x-1y-1 SB_BIG plane 3
00  // 71 x-1y-1 SB_DRIVE plane 4,3
48  // 72 x-1y-1 SB_BIG plane 4
12  // 73 x-1y-1 SB_BIG plane 4
48  // 74 x-1y-1 SB_BIG plane 5
12  // 75 x-1y-1 SB_BIG plane 5
00  // 76 x-1y-1 SB_DRIVE plane 6,5
48  // 77 x-1y-1 SB_BIG plane 6
12  // 78 x-1y-1 SB_BIG plane 6
48  // 79 x-1y-1 SB_BIG plane 7
12  // 80 x-1y-1 SB_BIG plane 7
00  // 81 x-1y-1 SB_DRIVE plane 8,7
48  // 82 x-1y-1 SB_BIG plane 8
12  // 83 x-1y-1 SB_BIG plane 8
48  // 84 x-1y-1 SB_BIG plane 9
12  // 85 x-1y-1 SB_BIG plane 9
00  // 86 x-1y-1 SB_DRIVE plane 10,9
48  // 87 x-1y-1 SB_BIG plane 10
12  // 88 x-1y-1 SB_BIG plane 10
48  // 89 x-1y-1 SB_BIG plane 11
12  // 90 x-1y-1 SB_BIG plane 11
00  // 91 x-1y-1 SB_DRIVE plane 12,11
48  // 92 x-1y-1 SB_BIG plane 12
12  // 93 x-1y-1 SB_BIG plane 12
A8  // 94 x0y0 SB_SML plane 1
82  // 95 x0y0 SB_SML plane 2,1
2A  // 96 x0y0 SB_SML plane 2
A8  // 97 x0y0 SB_SML plane 3
82  // 98 x0y0 SB_SML plane 4,3
2A  // 99 x0y0 SB_SML plane 4
A8  // 100 x0y0 SB_SML plane 5
82  // 101 x0y0 SB_SML plane 6,5
2A  // 102 x0y0 SB_SML plane 6
A8  // 103 x0y0 SB_SML plane 7
82  // 104 x0y0 SB_SML plane 8,7
2A  // 105 x0y0 SB_SML plane 8
A8  // 106 x0y0 SB_SML plane 9
82  // 107 x0y0 SB_SML plane 10,9
2A  // 108 x0y0 SB_SML plane 10
A8  // 109 x0y0 SB_SML plane 11
82  // 110 x0y0 SB_SML plane 12,11
2A  // 111 x0y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0135     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
00 // y_sel: -1
06 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 013D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x1y-2
00  // 14 bottom_edge_EN1 at x1y-2
00  // 15 bottom_edge_EN2 at x1y-2
00  // 16 bottom_edge_EN3 at x1y-2
00  // 17 bottom_edge_EN4 at x1y-2
00  // 18 bottom_edge_EN5 at x1y-2
00  // 19 bottom_edge_EN0 at x2y-2
00  // 20 bottom_edge_EN1 at x2y-2
00  // 21 bottom_edge_EN2 at x2y-2
00  // 22 bottom_edge_EN3 at x2y-2
00  // 23 bottom_edge_EN4 at x2y-2
00  // 24 bottom_edge_EN5 at x2y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x2y0 SB_BIG plane 1
12  // 65 x2y0 SB_BIG plane 1
00  // 66 x2y0 SB_DRIVE plane 2,1
48  // 67 x2y0 SB_BIG plane 2
12  // 68 x2y0 SB_BIG plane 2
48  // 69 x2y0 SB_BIG plane 3
12  // 70 x2y0 SB_BIG plane 3
00  // 71 x2y0 SB_DRIVE plane 4,3
48  // 72 x2y0 SB_BIG plane 4
12  // 73 x2y0 SB_BIG plane 4
48  // 74 x2y0 SB_BIG plane 5
12  // 75 x2y0 SB_BIG plane 5
00  // 76 x2y0 SB_DRIVE plane 6,5
48  // 77 x2y0 SB_BIG plane 6
12  // 78 x2y0 SB_BIG plane 6
48  // 79 x2y0 SB_BIG plane 7
12  // 80 x2y0 SB_BIG plane 7
00  // 81 x2y0 SB_DRIVE plane 8,7
48  // 82 x2y0 SB_BIG plane 8
12  // 83 x2y0 SB_BIG plane 8
48  // 84 x2y0 SB_BIG plane 9
12  // 85 x2y0 SB_BIG plane 9
00  // 86 x2y0 SB_DRIVE plane 10,9
48  // 87 x2y0 SB_BIG plane 10
12  // 88 x2y0 SB_BIG plane 10
48  // 89 x2y0 SB_BIG plane 11
12  // 90 x2y0 SB_BIG plane 11
00  // 91 x2y0 SB_DRIVE plane 12,11
48  // 92 x2y0 SB_BIG plane 12
12  // 93 x2y0 SB_BIG plane 12
A8  // 94 x1y-1 SB_SML plane 1
82  // 95 x1y-1 SB_SML plane 2,1
2A  // 96 x1y-1 SB_SML plane 2
A8  // 97 x1y-1 SB_SML plane 3
82  // 98 x1y-1 SB_SML plane 4,3
2A  // 99 x1y-1 SB_SML plane 4
A8  // 100 x1y-1 SB_SML plane 5
82  // 101 x1y-1 SB_SML plane 6,5
2A  // 102 x1y-1 SB_SML plane 6
A8  // 103 x1y-1 SB_SML plane 7
82  // 104 x1y-1 SB_SML plane 8,7
2A  // 105 x1y-1 SB_SML plane 8
A8  // 106 x1y-1 SB_SML plane 9
82  // 107 x1y-1 SB_SML plane 10,9
2A  // 108 x1y-1 SB_SML plane 10
A8  // 109 x1y-1 SB_SML plane 11
82  // 110 x1y-1 SB_SML plane 12,11
2A  // 111 x1y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 01B3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
00 // y_sel: -1
6E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 01BB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x3y-2
00  // 14 bottom_edge_EN1 at x3y-2
00  // 15 bottom_edge_EN2 at x3y-2
00  // 16 bottom_edge_EN3 at x3y-2
00  // 17 bottom_edge_EN4 at x3y-2
00  // 18 bottom_edge_EN5 at x3y-2
00  // 19 bottom_edge_EN0 at x4y-2
00  // 20 bottom_edge_EN1 at x4y-2
00  // 21 bottom_edge_EN2 at x4y-2
00  // 22 bottom_edge_EN3 at x4y-2
00  // 23 bottom_edge_EN4 at x4y-2
00  // 24 bottom_edge_EN5 at x4y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x3y-1 SB_BIG plane 1
12  // 65 x3y-1 SB_BIG plane 1
00  // 66 x3y-1 SB_DRIVE plane 2,1
48  // 67 x3y-1 SB_BIG plane 2
12  // 68 x3y-1 SB_BIG plane 2
48  // 69 x3y-1 SB_BIG plane 3
12  // 70 x3y-1 SB_BIG plane 3
00  // 71 x3y-1 SB_DRIVE plane 4,3
48  // 72 x3y-1 SB_BIG plane 4
12  // 73 x3y-1 SB_BIG plane 4
48  // 74 x3y-1 SB_BIG plane 5
12  // 75 x3y-1 SB_BIG plane 5
00  // 76 x3y-1 SB_DRIVE plane 6,5
48  // 77 x3y-1 SB_BIG plane 6
12  // 78 x3y-1 SB_BIG plane 6
48  // 79 x3y-1 SB_BIG plane 7
12  // 80 x3y-1 SB_BIG plane 7
00  // 81 x3y-1 SB_DRIVE plane 8,7
48  // 82 x3y-1 SB_BIG plane 8
12  // 83 x3y-1 SB_BIG plane 8
48  // 84 x3y-1 SB_BIG plane 9
12  // 85 x3y-1 SB_BIG plane 9
00  // 86 x3y-1 SB_DRIVE plane 10,9
48  // 87 x3y-1 SB_BIG plane 10
12  // 88 x3y-1 SB_BIG plane 10
48  // 89 x3y-1 SB_BIG plane 11
12  // 90 x3y-1 SB_BIG plane 11
00  // 91 x3y-1 SB_DRIVE plane 12,11
48  // 92 x3y-1 SB_BIG plane 12
12  // 93 x3y-1 SB_BIG plane 12
A8  // 94 x4y0 SB_SML plane 1
82  // 95 x4y0 SB_SML plane 2,1
2A  // 96 x4y0 SB_SML plane 2
A8  // 97 x4y0 SB_SML plane 3
82  // 98 x4y0 SB_SML plane 4,3
2A  // 99 x4y0 SB_SML plane 4
A8  // 100 x4y0 SB_SML plane 5
82  // 101 x4y0 SB_SML plane 6,5
2A  // 102 x4y0 SB_SML plane 6
A8  // 103 x4y0 SB_SML plane 7
82  // 104 x4y0 SB_SML plane 8,7
2A  // 105 x4y0 SB_SML plane 8
A8  // 106 x4y0 SB_SML plane 9
82  // 107 x4y0 SB_SML plane 10,9
2A  // 108 x4y0 SB_SML plane 10
A8  // 109 x4y0 SB_SML plane 11
82  // 110 x4y0 SB_SML plane 12,11
2A  // 111 x4y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x5y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0231     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
00 // y_sel: -1
B6 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0239
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x5y-2
00  // 14 bottom_edge_EN1 at x5y-2
00  // 15 bottom_edge_EN2 at x5y-2
00  // 16 bottom_edge_EN3 at x5y-2
00  // 17 bottom_edge_EN4 at x5y-2
00  // 18 bottom_edge_EN5 at x5y-2
00  // 19 bottom_edge_EN0 at x6y-2
00  // 20 bottom_edge_EN1 at x6y-2
00  // 21 bottom_edge_EN2 at x6y-2
00  // 22 bottom_edge_EN3 at x6y-2
00  // 23 bottom_edge_EN4 at x6y-2
00  // 24 bottom_edge_EN5 at x6y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x6y0 SB_BIG plane 1
12  // 65 x6y0 SB_BIG plane 1
00  // 66 x6y0 SB_DRIVE plane 2,1
48  // 67 x6y0 SB_BIG plane 2
12  // 68 x6y0 SB_BIG plane 2
48  // 69 x6y0 SB_BIG plane 3
12  // 70 x6y0 SB_BIG plane 3
00  // 71 x6y0 SB_DRIVE plane 4,3
48  // 72 x6y0 SB_BIG plane 4
12  // 73 x6y0 SB_BIG plane 4
48  // 74 x6y0 SB_BIG plane 5
12  // 75 x6y0 SB_BIG plane 5
00  // 76 x6y0 SB_DRIVE plane 6,5
48  // 77 x6y0 SB_BIG plane 6
12  // 78 x6y0 SB_BIG plane 6
48  // 79 x6y0 SB_BIG plane 7
12  // 80 x6y0 SB_BIG plane 7
00  // 81 x6y0 SB_DRIVE plane 8,7
48  // 82 x6y0 SB_BIG plane 8
12  // 83 x6y0 SB_BIG plane 8
48  // 84 x6y0 SB_BIG plane 9
12  // 85 x6y0 SB_BIG plane 9
00  // 86 x6y0 SB_DRIVE plane 10,9
48  // 87 x6y0 SB_BIG plane 10
12  // 88 x6y0 SB_BIG plane 10
48  // 89 x6y0 SB_BIG plane 11
12  // 90 x6y0 SB_BIG plane 11
00  // 91 x6y0 SB_DRIVE plane 12,11
48  // 92 x6y0 SB_BIG plane 12
12  // 93 x6y0 SB_BIG plane 12
A8  // 94 x5y-1 SB_SML plane 1
82  // 95 x5y-1 SB_SML plane 2,1
2A  // 96 x5y-1 SB_SML plane 2
A8  // 97 x5y-1 SB_SML plane 3
82  // 98 x5y-1 SB_SML plane 4,3
2A  // 99 x5y-1 SB_SML plane 4
A8  // 100 x5y-1 SB_SML plane 5
82  // 101 x5y-1 SB_SML plane 6,5
2A  // 102 x5y-1 SB_SML plane 6
A8  // 103 x5y-1 SB_SML plane 7
82  // 104 x5y-1 SB_SML plane 8,7
2A  // 105 x5y-1 SB_SML plane 8
A8  // 106 x5y-1 SB_SML plane 9
82  // 107 x5y-1 SB_SML plane 10,9
2A  // 108 x5y-1 SB_SML plane 10
A8  // 109 x5y-1 SB_SML plane 11
82  // 110 x5y-1 SB_SML plane 12,11
2A  // 111 x5y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 02AF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
00 // y_sel: -1
BE // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 02B7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x7y-2
00  // 14 bottom_edge_EN1 at x7y-2
00  // 15 bottom_edge_EN2 at x7y-2
00  // 16 bottom_edge_EN3 at x7y-2
00  // 17 bottom_edge_EN4 at x7y-2
00  // 18 bottom_edge_EN5 at x7y-2
00  // 19 bottom_edge_EN0 at x8y-2
00  // 20 bottom_edge_EN1 at x8y-2
00  // 21 bottom_edge_EN2 at x8y-2
00  // 22 bottom_edge_EN3 at x8y-2
00  // 23 bottom_edge_EN4 at x8y-2
00  // 24 bottom_edge_EN5 at x8y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x7y-1 SB_BIG plane 1
12  // 65 x7y-1 SB_BIG plane 1
00  // 66 x7y-1 SB_DRIVE plane 2,1
48  // 67 x7y-1 SB_BIG plane 2
12  // 68 x7y-1 SB_BIG plane 2
48  // 69 x7y-1 SB_BIG plane 3
12  // 70 x7y-1 SB_BIG plane 3
00  // 71 x7y-1 SB_DRIVE plane 4,3
48  // 72 x7y-1 SB_BIG plane 4
12  // 73 x7y-1 SB_BIG plane 4
48  // 74 x7y-1 SB_BIG plane 5
12  // 75 x7y-1 SB_BIG plane 5
00  // 76 x7y-1 SB_DRIVE plane 6,5
48  // 77 x7y-1 SB_BIG plane 6
12  // 78 x7y-1 SB_BIG plane 6
48  // 79 x7y-1 SB_BIG plane 7
12  // 80 x7y-1 SB_BIG plane 7
00  // 81 x7y-1 SB_DRIVE plane 8,7
48  // 82 x7y-1 SB_BIG plane 8
12  // 83 x7y-1 SB_BIG plane 8
48  // 84 x7y-1 SB_BIG plane 9
12  // 85 x7y-1 SB_BIG plane 9
00  // 86 x7y-1 SB_DRIVE plane 10,9
48  // 87 x7y-1 SB_BIG plane 10
12  // 88 x7y-1 SB_BIG plane 10
48  // 89 x7y-1 SB_BIG plane 11
12  // 90 x7y-1 SB_BIG plane 11
00  // 91 x7y-1 SB_DRIVE plane 12,11
48  // 92 x7y-1 SB_BIG plane 12
12  // 93 x7y-1 SB_BIG plane 12
A8  // 94 x8y0 SB_SML plane 1
82  // 95 x8y0 SB_SML plane 2,1
2A  // 96 x8y0 SB_SML plane 2
A8  // 97 x8y0 SB_SML plane 3
82  // 98 x8y0 SB_SML plane 4,3
2A  // 99 x8y0 SB_SML plane 4
A8  // 100 x8y0 SB_SML plane 5
82  // 101 x8y0 SB_SML plane 6,5
2A  // 102 x8y0 SB_SML plane 6
A8  // 103 x8y0 SB_SML plane 7
82  // 104 x8y0 SB_SML plane 8,7
2A  // 105 x8y0 SB_SML plane 8
A8  // 106 x8y0 SB_SML plane 9
82  // 107 x8y0 SB_SML plane 10,9
2A  // 108 x8y0 SB_SML plane 10
A8  // 109 x8y0 SB_SML plane 11
82  // 110 x8y0 SB_SML plane 12,11
2A  // 111 x8y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x9y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 032D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
00 // y_sel: -1
66 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0335
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x9y-2
00  // 14 bottom_edge_EN1 at x9y-2
00  // 15 bottom_edge_EN2 at x9y-2
00  // 16 bottom_edge_EN3 at x9y-2
00  // 17 bottom_edge_EN4 at x9y-2
00  // 18 bottom_edge_EN5 at x9y-2
00  // 19 bottom_edge_EN0 at x10y-2
00  // 20 bottom_edge_EN1 at x10y-2
00  // 21 bottom_edge_EN2 at x10y-2
00  // 22 bottom_edge_EN3 at x10y-2
00  // 23 bottom_edge_EN4 at x10y-2
00  // 24 bottom_edge_EN5 at x10y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x10y0 SB_BIG plane 1
12  // 65 x10y0 SB_BIG plane 1
00  // 66 x10y0 SB_DRIVE plane 2,1
48  // 67 x10y0 SB_BIG plane 2
12  // 68 x10y0 SB_BIG plane 2
48  // 69 x10y0 SB_BIG plane 3
12  // 70 x10y0 SB_BIG plane 3
00  // 71 x10y0 SB_DRIVE plane 4,3
48  // 72 x10y0 SB_BIG plane 4
12  // 73 x10y0 SB_BIG plane 4
48  // 74 x10y0 SB_BIG plane 5
12  // 75 x10y0 SB_BIG plane 5
00  // 76 x10y0 SB_DRIVE plane 6,5
48  // 77 x10y0 SB_BIG plane 6
12  // 78 x10y0 SB_BIG plane 6
48  // 79 x10y0 SB_BIG plane 7
12  // 80 x10y0 SB_BIG plane 7
00  // 81 x10y0 SB_DRIVE plane 8,7
48  // 82 x10y0 SB_BIG plane 8
12  // 83 x10y0 SB_BIG plane 8
48  // 84 x10y0 SB_BIG plane 9
12  // 85 x10y0 SB_BIG plane 9
00  // 86 x10y0 SB_DRIVE plane 10,9
48  // 87 x10y0 SB_BIG plane 10
12  // 88 x10y0 SB_BIG plane 10
48  // 89 x10y0 SB_BIG plane 11
12  // 90 x10y0 SB_BIG plane 11
00  // 91 x10y0 SB_DRIVE plane 12,11
48  // 92 x10y0 SB_BIG plane 12
12  // 93 x10y0 SB_BIG plane 12
A8  // 94 x9y-1 SB_SML plane 1
82  // 95 x9y-1 SB_SML plane 2,1
2A  // 96 x9y-1 SB_SML plane 2
A8  // 97 x9y-1 SB_SML plane 3
82  // 98 x9y-1 SB_SML plane 4,3
2A  // 99 x9y-1 SB_SML plane 4
A8  // 100 x9y-1 SB_SML plane 5
82  // 101 x9y-1 SB_SML plane 6,5
2A  // 102 x9y-1 SB_SML plane 6
A8  // 103 x9y-1 SB_SML plane 7
82  // 104 x9y-1 SB_SML plane 8,7
2A  // 105 x9y-1 SB_SML plane 8
A8  // 106 x9y-1 SB_SML plane 9
82  // 107 x9y-1 SB_SML plane 10,9
2A  // 108 x9y-1 SB_SML plane 10
A8  // 109 x9y-1 SB_SML plane 11
82  // 110 x9y-1 SB_SML plane 12,11
2A  // 111 x9y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x11y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 03AB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
00 // y_sel: -1
0E // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 03B3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x11y-2
00  // 14 bottom_edge_EN1 at x11y-2
00  // 15 bottom_edge_EN2 at x11y-2
00  // 16 bottom_edge_EN3 at x11y-2
00  // 17 bottom_edge_EN4 at x11y-2
00  // 18 bottom_edge_EN5 at x11y-2
00  // 19 bottom_edge_EN0 at x12y-2
00  // 20 bottom_edge_EN1 at x12y-2
00  // 21 bottom_edge_EN2 at x12y-2
00  // 22 bottom_edge_EN3 at x12y-2
00  // 23 bottom_edge_EN4 at x12y-2
00  // 24 bottom_edge_EN5 at x12y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x11y-1 SB_BIG plane 1
12  // 65 x11y-1 SB_BIG plane 1
00  // 66 x11y-1 SB_DRIVE plane 2,1
48  // 67 x11y-1 SB_BIG plane 2
12  // 68 x11y-1 SB_BIG plane 2
48  // 69 x11y-1 SB_BIG plane 3
12  // 70 x11y-1 SB_BIG plane 3
00  // 71 x11y-1 SB_DRIVE plane 4,3
48  // 72 x11y-1 SB_BIG plane 4
12  // 73 x11y-1 SB_BIG plane 4
48  // 74 x11y-1 SB_BIG plane 5
12  // 75 x11y-1 SB_BIG plane 5
00  // 76 x11y-1 SB_DRIVE plane 6,5
48  // 77 x11y-1 SB_BIG plane 6
12  // 78 x11y-1 SB_BIG plane 6
48  // 79 x11y-1 SB_BIG plane 7
12  // 80 x11y-1 SB_BIG plane 7
00  // 81 x11y-1 SB_DRIVE plane 8,7
48  // 82 x11y-1 SB_BIG plane 8
12  // 83 x11y-1 SB_BIG plane 8
48  // 84 x11y-1 SB_BIG plane 9
12  // 85 x11y-1 SB_BIG plane 9
00  // 86 x11y-1 SB_DRIVE plane 10,9
48  // 87 x11y-1 SB_BIG plane 10
12  // 88 x11y-1 SB_BIG plane 10
48  // 89 x11y-1 SB_BIG plane 11
12  // 90 x11y-1 SB_BIG plane 11
00  // 91 x11y-1 SB_DRIVE plane 12,11
48  // 92 x11y-1 SB_BIG plane 12
12  // 93 x11y-1 SB_BIG plane 12
A8  // 94 x12y0 SB_SML plane 1
82  // 95 x12y0 SB_SML plane 2,1
2A  // 96 x12y0 SB_SML plane 2
A8  // 97 x12y0 SB_SML plane 3
82  // 98 x12y0 SB_SML plane 4,3
2A  // 99 x12y0 SB_SML plane 4
A8  // 100 x12y0 SB_SML plane 5
82  // 101 x12y0 SB_SML plane 6,5
2A  // 102 x12y0 SB_SML plane 6
A8  // 103 x12y0 SB_SML plane 7
82  // 104 x12y0 SB_SML plane 8,7
2A  // 105 x12y0 SB_SML plane 8
A8  // 106 x12y0 SB_SML plane 9
82  // 107 x12y0 SB_SML plane 10,9
2A  // 108 x12y0 SB_SML plane 10
A8  // 109 x12y0 SB_SML plane 11
82  // 110 x12y0 SB_SML plane 12,11
2A  // 111 x12y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x13y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0429     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
00 // y_sel: -1
D6 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0431
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x13y-2
00  // 14 bottom_edge_EN1 at x13y-2
00  // 15 bottom_edge_EN2 at x13y-2
00  // 16 bottom_edge_EN3 at x13y-2
00  // 17 bottom_edge_EN4 at x13y-2
00  // 18 bottom_edge_EN5 at x13y-2
00  // 19 bottom_edge_EN0 at x14y-2
00  // 20 bottom_edge_EN1 at x14y-2
00  // 21 bottom_edge_EN2 at x14y-2
00  // 22 bottom_edge_EN3 at x14y-2
00  // 23 bottom_edge_EN4 at x14y-2
00  // 24 bottom_edge_EN5 at x14y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x14y0 SB_BIG plane 1
12  // 65 x14y0 SB_BIG plane 1
00  // 66 x14y0 SB_DRIVE plane 2,1
48  // 67 x14y0 SB_BIG plane 2
12  // 68 x14y0 SB_BIG plane 2
48  // 69 x14y0 SB_BIG plane 3
12  // 70 x14y0 SB_BIG plane 3
00  // 71 x14y0 SB_DRIVE plane 4,3
48  // 72 x14y0 SB_BIG plane 4
12  // 73 x14y0 SB_BIG plane 4
48  // 74 x14y0 SB_BIG plane 5
12  // 75 x14y0 SB_BIG plane 5
00  // 76 x14y0 SB_DRIVE plane 6,5
48  // 77 x14y0 SB_BIG plane 6
12  // 78 x14y0 SB_BIG plane 6
48  // 79 x14y0 SB_BIG plane 7
12  // 80 x14y0 SB_BIG plane 7
00  // 81 x14y0 SB_DRIVE plane 8,7
48  // 82 x14y0 SB_BIG plane 8
12  // 83 x14y0 SB_BIG plane 8
48  // 84 x14y0 SB_BIG plane 9
12  // 85 x14y0 SB_BIG plane 9
00  // 86 x14y0 SB_DRIVE plane 10,9
48  // 87 x14y0 SB_BIG plane 10
12  // 88 x14y0 SB_BIG plane 10
48  // 89 x14y0 SB_BIG plane 11
12  // 90 x14y0 SB_BIG plane 11
00  // 91 x14y0 SB_DRIVE plane 12,11
48  // 92 x14y0 SB_BIG plane 12
12  // 93 x14y0 SB_BIG plane 12
A8  // 94 x13y-1 SB_SML plane 1
82  // 95 x13y-1 SB_SML plane 2,1
2A  // 96 x13y-1 SB_SML plane 2
A8  // 97 x13y-1 SB_SML plane 3
82  // 98 x13y-1 SB_SML plane 4,3
2A  // 99 x13y-1 SB_SML plane 4
A8  // 100 x13y-1 SB_SML plane 5
82  // 101 x13y-1 SB_SML plane 6,5
2A  // 102 x13y-1 SB_SML plane 6
A8  // 103 x13y-1 SB_SML plane 7
82  // 104 x13y-1 SB_SML plane 8,7
2A  // 105 x13y-1 SB_SML plane 8
A8  // 106 x13y-1 SB_SML plane 9
82  // 107 x13y-1 SB_SML plane 10,9
2A  // 108 x13y-1 SB_SML plane 10
A8  // 109 x13y-1 SB_SML plane 11
82  // 110 x13y-1 SB_SML plane 12,11
2A  // 111 x13y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 04A7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
00 // y_sel: -1
1E // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 04AF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x15y-2
00  // 14 bottom_edge_EN1 at x15y-2
00  // 15 bottom_edge_EN2 at x15y-2
00  // 16 bottom_edge_EN3 at x15y-2
00  // 17 bottom_edge_EN4 at x15y-2
00  // 18 bottom_edge_EN5 at x15y-2
00  // 19 bottom_edge_EN0 at x16y-2
00  // 20 bottom_edge_EN1 at x16y-2
00  // 21 bottom_edge_EN2 at x16y-2
00  // 22 bottom_edge_EN3 at x16y-2
00  // 23 bottom_edge_EN4 at x16y-2
00  // 24 bottom_edge_EN5 at x16y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x15y-1 SB_BIG plane 1
12  // 65 x15y-1 SB_BIG plane 1
00  // 66 x15y-1 SB_DRIVE plane 2,1
48  // 67 x15y-1 SB_BIG plane 2
12  // 68 x15y-1 SB_BIG plane 2
48  // 69 x15y-1 SB_BIG plane 3
12  // 70 x15y-1 SB_BIG plane 3
00  // 71 x15y-1 SB_DRIVE plane 4,3
48  // 72 x15y-1 SB_BIG plane 4
12  // 73 x15y-1 SB_BIG plane 4
48  // 74 x15y-1 SB_BIG plane 5
12  // 75 x15y-1 SB_BIG plane 5
00  // 76 x15y-1 SB_DRIVE plane 6,5
48  // 77 x15y-1 SB_BIG plane 6
12  // 78 x15y-1 SB_BIG plane 6
48  // 79 x15y-1 SB_BIG plane 7
12  // 80 x15y-1 SB_BIG plane 7
00  // 81 x15y-1 SB_DRIVE plane 8,7
48  // 82 x15y-1 SB_BIG plane 8
12  // 83 x15y-1 SB_BIG plane 8
48  // 84 x15y-1 SB_BIG plane 9
12  // 85 x15y-1 SB_BIG plane 9
00  // 86 x15y-1 SB_DRIVE plane 10,9
48  // 87 x15y-1 SB_BIG plane 10
12  // 88 x15y-1 SB_BIG plane 10
48  // 89 x15y-1 SB_BIG plane 11
12  // 90 x15y-1 SB_BIG plane 11
00  // 91 x15y-1 SB_DRIVE plane 12,11
48  // 92 x15y-1 SB_BIG plane 12
12  // 93 x15y-1 SB_BIG plane 12
A8  // 94 x16y0 SB_SML plane 1
82  // 95 x16y0 SB_SML plane 2,1
2A  // 96 x16y0 SB_SML plane 2
A8  // 97 x16y0 SB_SML plane 3
82  // 98 x16y0 SB_SML plane 4,3
2A  // 99 x16y0 SB_SML plane 4
A8  // 100 x16y0 SB_SML plane 5
82  // 101 x16y0 SB_SML plane 6,5
2A  // 102 x16y0 SB_SML plane 6
A8  // 103 x16y0 SB_SML plane 7
82  // 104 x16y0 SB_SML plane 8,7
2A  // 105 x16y0 SB_SML plane 8
A8  // 106 x16y0 SB_SML plane 9
82  // 107 x16y0 SB_SML plane 10,9
2A  // 108 x16y0 SB_SML plane 10
A8  // 109 x16y0 SB_SML plane 11
82  // 110 x16y0 SB_SML plane 12,11
2A  // 111 x16y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x17y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0525     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
00 // y_sel: -1
C6 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 052D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x17y-2
00  // 14 bottom_edge_EN1 at x17y-2
00  // 15 bottom_edge_EN2 at x17y-2
00  // 16 bottom_edge_EN3 at x17y-2
00  // 17 bottom_edge_EN4 at x17y-2
00  // 18 bottom_edge_EN5 at x17y-2
00  // 19 bottom_edge_EN0 at x18y-2
00  // 20 bottom_edge_EN1 at x18y-2
00  // 21 bottom_edge_EN2 at x18y-2
00  // 22 bottom_edge_EN3 at x18y-2
00  // 23 bottom_edge_EN4 at x18y-2
00  // 24 bottom_edge_EN5 at x18y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x18y0 SB_BIG plane 1
12  // 65 x18y0 SB_BIG plane 1
00  // 66 x18y0 SB_DRIVE plane 2,1
48  // 67 x18y0 SB_BIG plane 2
12  // 68 x18y0 SB_BIG plane 2
48  // 69 x18y0 SB_BIG plane 3
12  // 70 x18y0 SB_BIG plane 3
00  // 71 x18y0 SB_DRIVE plane 4,3
48  // 72 x18y0 SB_BIG plane 4
12  // 73 x18y0 SB_BIG plane 4
48  // 74 x18y0 SB_BIG plane 5
12  // 75 x18y0 SB_BIG plane 5
00  // 76 x18y0 SB_DRIVE plane 6,5
48  // 77 x18y0 SB_BIG plane 6
12  // 78 x18y0 SB_BIG plane 6
48  // 79 x18y0 SB_BIG plane 7
12  // 80 x18y0 SB_BIG plane 7
00  // 81 x18y0 SB_DRIVE plane 8,7
48  // 82 x18y0 SB_BIG plane 8
12  // 83 x18y0 SB_BIG plane 8
48  // 84 x18y0 SB_BIG plane 9
12  // 85 x18y0 SB_BIG plane 9
00  // 86 x18y0 SB_DRIVE plane 10,9
48  // 87 x18y0 SB_BIG plane 10
12  // 88 x18y0 SB_BIG plane 10
48  // 89 x18y0 SB_BIG plane 11
12  // 90 x18y0 SB_BIG plane 11
00  // 91 x18y0 SB_DRIVE plane 12,11
48  // 92 x18y0 SB_BIG plane 12
12  // 93 x18y0 SB_BIG plane 12
A8  // 94 x17y-1 SB_SML plane 1
82  // 95 x17y-1 SB_SML plane 2,1
2A  // 96 x17y-1 SB_SML plane 2
A8  // 97 x17y-1 SB_SML plane 3
82  // 98 x17y-1 SB_SML plane 4,3
2A  // 99 x17y-1 SB_SML plane 4
A8  // 100 x17y-1 SB_SML plane 5
82  // 101 x17y-1 SB_SML plane 6,5
2A  // 102 x17y-1 SB_SML plane 6
A8  // 103 x17y-1 SB_SML plane 7
82  // 104 x17y-1 SB_SML plane 8,7
2A  // 105 x17y-1 SB_SML plane 8
A8  // 106 x17y-1 SB_SML plane 9
82  // 107 x17y-1 SB_SML plane 10,9
2A  // 108 x17y-1 SB_SML plane 10
A8  // 109 x17y-1 SB_SML plane 11
82  // 110 x17y-1 SB_SML plane 12,11
2A  // 111 x17y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 05A3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
00 // y_sel: -1
AE // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 05AB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_S3_B[3]  _a348  OBF  at x19y0
09  //  1 GPIO_S3_B[3]
01  //  2 GPIO_S3_B[3]
00  //  3 GPIO_S3_B[3]
01  //  4 GPIO_S3_B[3]
00  //  5 GPIO_S3_B[3]
00  //  6 GPIO_S3_B[3]
00  //  7 GPIO_S3_B[3]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x19y-2
00  // 10 edge_io_EN1 at x19y-2
00  // 11 edge_io_EN0 at x20y-2
00  // 12 edge_io_EN1 at x20y-2
00  // 13 bottom_edge_EN0 at x19y-2
00  // 14 bottom_edge_EN1 at x19y-2
00  // 15 bottom_edge_EN2 at x19y-2
00  // 16 bottom_edge_EN3 at x19y-2
00  // 17 bottom_edge_EN4 at x19y-2
00  // 18 bottom_edge_EN5 at x19y-2
00  // 19 bottom_edge_EN0 at x20y-2
00  // 20 bottom_edge_EN1 at x20y-2
00  // 21 bottom_edge_EN2 at x20y-2
00  // 22 bottom_edge_EN3 at x20y-2
00  // 23 bottom_edge_EN4 at x20y-2
00  // 24 bottom_edge_EN5 at x20y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x19y-1 SB_BIG plane 1
12  // 65 x19y-1 SB_BIG plane 1
00  // 66 x19y-1 SB_DRIVE plane 2,1
48  // 67 x19y-1 SB_BIG plane 2
12  // 68 x19y-1 SB_BIG plane 2
48  // 69 x19y-1 SB_BIG plane 3
12  // 70 x19y-1 SB_BIG plane 3
00  // 71 x19y-1 SB_DRIVE plane 4,3
48  // 72 x19y-1 SB_BIG plane 4
12  // 73 x19y-1 SB_BIG plane 4
48  // 74 x19y-1 SB_BIG plane 5
12  // 75 x19y-1 SB_BIG plane 5
00  // 76 x19y-1 SB_DRIVE plane 6,5
48  // 77 x19y-1 SB_BIG plane 6
12  // 78 x19y-1 SB_BIG plane 6
48  // 79 x19y-1 SB_BIG plane 7
12  // 80 x19y-1 SB_BIG plane 7
00  // 81 x19y-1 SB_DRIVE plane 8,7
48  // 82 x19y-1 SB_BIG plane 8
12  // 83 x19y-1 SB_BIG plane 8
48  // 84 x19y-1 SB_BIG plane 9
12  // 85 x19y-1 SB_BIG plane 9
00  // 86 x19y-1 SB_DRIVE plane 10,9
48  // 87 x19y-1 SB_BIG plane 10
12  // 88 x19y-1 SB_BIG plane 10
48  // 89 x19y-1 SB_BIG plane 11
12  // 90 x19y-1 SB_BIG plane 11
00  // 91 x19y-1 SB_DRIVE plane 12,11
48  // 92 x19y-1 SB_BIG plane 12
12  // 93 x19y-1 SB_BIG plane 12
A8  // 94 x20y0 SB_SML plane 1
82  // 95 x20y0 SB_SML plane 2,1
2A  // 96 x20y0 SB_SML plane 2
A8  // 97 x20y0 SB_SML plane 3
82  // 98 x20y0 SB_SML plane 4,3
2A  // 99 x20y0 SB_SML plane 4
A8  // 100 x20y0 SB_SML plane 5
82  // 101 x20y0 SB_SML plane 6,5
2A  // 102 x20y0 SB_SML plane 6
A8  // 103 x20y0 SB_SML plane 7
82  // 104 x20y0 SB_SML plane 8,7
2A  // 105 x20y0 SB_SML plane 8
A8  // 106 x20y0 SB_SML plane 9
82  // 107 x20y0 SB_SML plane 10,9
2A  // 108 x20y0 SB_SML plane 10
A8  // 109 x20y0 SB_SML plane 11
82  // 110 x20y0 SB_SML plane 12,11
2A  // 111 x20y0 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x21y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0621     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
00 // y_sel: -1
76 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0629
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_S3_A[4]  _a344  IBF  at x21y0
00  //  1 GPIO_S3_A[4]
00  //  2 GPIO_S3_A[4]
00  //  3 GPIO_S3_A[4]
00  //  4 GPIO_S3_A[4]
00  //  5 GPIO_S3_A[4]
01  //  6 GPIO_S3_A[4]
00  //  7 GPIO_S3_A[4]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x21y-2
00  // 10 edge_io_EN1 at x21y-2
00  // 11 edge_io_EN0 at x22y-2
00  // 12 edge_io_EN1 at x22y-2
00  // 13 bottom_edge_EN0 at x21y-2
00  // 14 bottom_edge_EN1 at x21y-2
00  // 15 bottom_edge_EN2 at x21y-2
00  // 16 bottom_edge_EN3 at x21y-2
00  // 17 bottom_edge_EN4 at x21y-2
00  // 18 bottom_edge_EN5 at x21y-2
00  // 19 bottom_edge_EN0 at x22y-2
00  // 20 bottom_edge_EN1 at x22y-2
00  // 21 bottom_edge_EN2 at x22y-2
00  // 22 bottom_edge_EN3 at x22y-2
00  // 23 bottom_edge_EN4 at x22y-2
00  // 24 bottom_edge_EN5 at x22y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x22y0 SB_BIG plane 1
12  // 65 x22y0 SB_BIG plane 1
00  // 66 x22y0 SB_DRIVE plane 2,1
48  // 67 x22y0 SB_BIG plane 2
12  // 68 x22y0 SB_BIG plane 2
48  // 69 x22y0 SB_BIG plane 3
12  // 70 x22y0 SB_BIG plane 3
00  // 71 x22y0 SB_DRIVE plane 4,3
48  // 72 x22y0 SB_BIG plane 4
12  // 73 x22y0 SB_BIG plane 4
48  // 74 x22y0 SB_BIG plane 5
12  // 75 x22y0 SB_BIG plane 5
00  // 76 x22y0 SB_DRIVE plane 6,5
48  // 77 x22y0 SB_BIG plane 6
12  // 78 x22y0 SB_BIG plane 6
48  // 79 x22y0 SB_BIG plane 7
12  // 80 x22y0 SB_BIG plane 7
00  // 81 x22y0 SB_DRIVE plane 8,7
48  // 82 x22y0 SB_BIG plane 8
12  // 83 x22y0 SB_BIG plane 8
48  // 84 x22y0 SB_BIG plane 9
12  // 85 x22y0 SB_BIG plane 9
00  // 86 x22y0 SB_DRIVE plane 10,9
48  // 87 x22y0 SB_BIG plane 10
12  // 88 x22y0 SB_BIG plane 10
48  // 89 x22y0 SB_BIG plane 11
12  // 90 x22y0 SB_BIG plane 11
00  // 91 x22y0 SB_DRIVE plane 12,11
48  // 92 x22y0 SB_BIG plane 12
12  // 93 x22y0 SB_BIG plane 12
A8  // 94 x21y-1 SB_SML plane 1
82  // 95 x21y-1 SB_SML plane 2,1
2A  // 96 x21y-1 SB_SML plane 2
A8  // 97 x21y-1 SB_SML plane 3
82  // 98 x21y-1 SB_SML plane 4,3
2A  // 99 x21y-1 SB_SML plane 4
A8  // 100 x21y-1 SB_SML plane 5
82  // 101 x21y-1 SB_SML plane 6,5
28  // 102 x21y-1 SB_SML plane 6
A8  // 103 x21y-1 SB_SML plane 7
82  // 104 x21y-1 SB_SML plane 8,7
2A  // 105 x21y-1 SB_SML plane 8
A8  // 106 x21y-1 SB_SML plane 9
82  // 107 x21y-1 SB_SML plane 10,9
2A  // 108 x21y-1 SB_SML plane 10
A8  // 109 x21y-1 SB_SML plane 11
82  // 110 x21y-1 SB_SML plane 12,11
2A  // 111 x21y-1 SB_SML plane 12
5C // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x23y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 069F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
00 // y_sel: -1
7E // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 06A7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
10  //  0 GPIO_S3_B[4]  _a346  IBF  at x23y0
00  //  1 GPIO_S3_B[4]
00  //  2 GPIO_S3_B[4]
00  //  3 GPIO_S3_B[4]
00  //  4 GPIO_S3_B[4]
00  //  5 GPIO_S3_B[4]
01  //  6 GPIO_S3_B[4]
00  //  7 GPIO_S3_B[4]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x23y-2
00  // 10 edge_io_EN1 at x23y-2
00  // 11 edge_io_EN0 at x24y-2
00  // 12 edge_io_EN1 at x24y-2
00  // 13 bottom_edge_EN0 at x23y-2
00  // 14 bottom_edge_EN1 at x23y-2
00  // 15 bottom_edge_EN2 at x23y-2
00  // 16 bottom_edge_EN3 at x23y-2
00  // 17 bottom_edge_EN4 at x23y-2
00  // 18 bottom_edge_EN5 at x23y-2
00  // 19 bottom_edge_EN0 at x24y-2
00  // 20 bottom_edge_EN1 at x24y-2
00  // 21 bottom_edge_EN2 at x24y-2
00  // 22 bottom_edge_EN3 at x24y-2
00  // 23 bottom_edge_EN4 at x24y-2
00  // 24 bottom_edge_EN5 at x24y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x23y-1 SB_BIG plane 1
12  // 65 x23y-1 SB_BIG plane 1
10  // 66 x23y-1 SB_DRIVE plane 2,1
41  // 67 x23y-1 SB_BIG plane 2
12  // 68 x23y-1 SB_BIG plane 2
08  // 69 x23y-1 SB_BIG plane 3
12  // 70 x23y-1 SB_BIG plane 3
02  // 71 x23y-1 SB_DRIVE plane 4,3
48  // 72 x23y-1 SB_BIG plane 4
12  // 73 x23y-1 SB_BIG plane 4
48  // 74 x23y-1 SB_BIG plane 5
12  // 75 x23y-1 SB_BIG plane 5
00  // 76 x23y-1 SB_DRIVE plane 6,5
48  // 77 x23y-1 SB_BIG plane 6
12  // 78 x23y-1 SB_BIG plane 6
48  // 79 x23y-1 SB_BIG plane 7
12  // 80 x23y-1 SB_BIG plane 7
00  // 81 x23y-1 SB_DRIVE plane 8,7
48  // 82 x23y-1 SB_BIG plane 8
12  // 83 x23y-1 SB_BIG plane 8
48  // 84 x23y-1 SB_BIG plane 9
12  // 85 x23y-1 SB_BIG plane 9
00  // 86 x23y-1 SB_DRIVE plane 10,9
48  // 87 x23y-1 SB_BIG plane 10
12  // 88 x23y-1 SB_BIG plane 10
41  // 89 x23y-1 SB_BIG plane 11
12  // 90 x23y-1 SB_BIG plane 11
01  // 91 x23y-1 SB_DRIVE plane 12,11
48  // 92 x23y-1 SB_BIG plane 12
12  // 93 x23y-1 SB_BIG plane 12
A8  // 94 x24y0 SB_SML plane 1
82  // 95 x24y0 SB_SML plane 2,1
2A  // 96 x24y0 SB_SML plane 2
A8  // 97 x24y0 SB_SML plane 3
82  // 98 x24y0 SB_SML plane 4,3
2A  // 99 x24y0 SB_SML plane 4
A8  // 100 x24y0 SB_SML plane 5
82  // 101 x24y0 SB_SML plane 6,5
2A  // 102 x24y0 SB_SML plane 6
A8  // 103 x24y0 SB_SML plane 7
82  // 104 x24y0 SB_SML plane 8,7
2A  // 105 x24y0 SB_SML plane 8
A8  // 106 x24y0 SB_SML plane 9
82  // 107 x24y0 SB_SML plane 10,9
2A  // 108 x24y0 SB_SML plane 10
A8  // 109 x24y0 SB_SML plane 11
82  // 110 x24y0 SB_SML plane 12,11
2A  // 111 x24y0 SB_SML plane 12
B5 // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x25y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 071D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
00 // y_sel: -1
A6 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0725
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
90  //  0 GPIO_S3_A[5]  _a345  IBF  at x25y0
00  //  1 GPIO_S3_A[5]
00  //  2 GPIO_S3_A[5]
00  //  3 GPIO_S3_A[5]
00  //  4 GPIO_S3_A[5]
00  //  5 GPIO_S3_A[5]
01  //  6 GPIO_S3_A[5]
00  //  7 GPIO_S3_A[5]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x25y-2
00  // 10 edge_io_EN1 at x25y-2
00  // 11 edge_io_EN0 at x26y-2
00  // 12 edge_io_EN1 at x26y-2
00  // 13 bottom_edge_EN0 at x25y-2
00  // 14 bottom_edge_EN1 at x25y-2
00  // 15 bottom_edge_EN2 at x25y-2
00  // 16 bottom_edge_EN3 at x25y-2
00  // 17 bottom_edge_EN4 at x25y-2
00  // 18 bottom_edge_EN5 at x25y-2
00  // 19 bottom_edge_EN0 at x26y-2
00  // 20 bottom_edge_EN1 at x26y-2
00  // 21 bottom_edge_EN2 at x26y-2
00  // 22 bottom_edge_EN3 at x26y-2
00  // 23 bottom_edge_EN4 at x26y-2
00  // 24 bottom_edge_EN5 at x26y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x26y0 SB_BIG plane 1
12  // 65 x26y0 SB_BIG plane 1
00  // 66 x26y0 SB_DRIVE plane 2,1
48  // 67 x26y0 SB_BIG plane 2
12  // 68 x26y0 SB_BIG plane 2
48  // 69 x26y0 SB_BIG plane 3
12  // 70 x26y0 SB_BIG plane 3
00  // 71 x26y0 SB_DRIVE plane 4,3
48  // 72 x26y0 SB_BIG plane 4
12  // 73 x26y0 SB_BIG plane 4
48  // 74 x26y0 SB_BIG plane 5
12  // 75 x26y0 SB_BIG plane 5
00  // 76 x26y0 SB_DRIVE plane 6,5
48  // 77 x26y0 SB_BIG plane 6
12  // 78 x26y0 SB_BIG plane 6
48  // 79 x26y0 SB_BIG plane 7
12  // 80 x26y0 SB_BIG plane 7
00  // 81 x26y0 SB_DRIVE plane 8,7
48  // 82 x26y0 SB_BIG plane 8
12  // 83 x26y0 SB_BIG plane 8
48  // 84 x26y0 SB_BIG plane 9
12  // 85 x26y0 SB_BIG plane 9
00  // 86 x26y0 SB_DRIVE plane 10,9
48  // 87 x26y0 SB_BIG plane 10
12  // 88 x26y0 SB_BIG plane 10
48  // 89 x26y0 SB_BIG plane 11
12  // 90 x26y0 SB_BIG plane 11
00  // 91 x26y0 SB_DRIVE plane 12,11
48  // 92 x26y0 SB_BIG plane 12
12  // 93 x26y0 SB_BIG plane 12
A8  // 94 x25y-1 SB_SML plane 1
82  // 95 x25y-1 SB_SML plane 2,1
2A  // 96 x25y-1 SB_SML plane 2
A8  // 97 x25y-1 SB_SML plane 3
82  // 98 x25y-1 SB_SML plane 4,3
2A  // 99 x25y-1 SB_SML plane 4
A8  // 100 x25y-1 SB_SML plane 5
82  // 101 x25y-1 SB_SML plane 6,5
2A  // 102 x25y-1 SB_SML plane 6
A8  // 103 x25y-1 SB_SML plane 7
12  // 104 x25y-1 SB_SML plane 8,7
2A  // 105 x25y-1 SB_SML plane 8
82  // 106 x25y-1 SB_SML plane 9
82  // 107 x25y-1 SB_SML plane 10,9
2A  // 108 x25y-1 SB_SML plane 10
A8  // 109 x25y-1 SB_SML plane 11
82  // 110 x25y-1 SB_SML plane 12,11
2A  // 111 x25y-1 SB_SML plane 12
53 // -- CRC low byte
DD // -- CRC high byte


// Config Latches on x27y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 079B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
00 // y_sel: -1
CE // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 07A3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x27y-2
00  // 14 bottom_edge_EN1 at x27y-2
00  // 15 bottom_edge_EN2 at x27y-2
00  // 16 bottom_edge_EN3 at x27y-2
00  // 17 bottom_edge_EN4 at x27y-2
00  // 18 bottom_edge_EN5 at x27y-2
00  // 19 bottom_edge_EN0 at x28y-2
00  // 20 bottom_edge_EN1 at x28y-2
00  // 21 bottom_edge_EN2 at x28y-2
00  // 22 bottom_edge_EN3 at x28y-2
00  // 23 bottom_edge_EN4 at x28y-2
00  // 24 bottom_edge_EN5 at x28y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x27y-1 SB_BIG plane 1
12  // 65 x27y-1 SB_BIG plane 1
00  // 66 x27y-1 SB_DRIVE plane 2,1
48  // 67 x27y-1 SB_BIG plane 2
12  // 68 x27y-1 SB_BIG plane 2
48  // 69 x27y-1 SB_BIG plane 3
12  // 70 x27y-1 SB_BIG plane 3
00  // 71 x27y-1 SB_DRIVE plane 4,3
48  // 72 x27y-1 SB_BIG plane 4
12  // 73 x27y-1 SB_BIG plane 4
48  // 74 x27y-1 SB_BIG plane 5
12  // 75 x27y-1 SB_BIG plane 5
00  // 76 x27y-1 SB_DRIVE plane 6,5
48  // 77 x27y-1 SB_BIG plane 6
12  // 78 x27y-1 SB_BIG plane 6
48  // 79 x27y-1 SB_BIG plane 7
12  // 80 x27y-1 SB_BIG plane 7
10  // 81 x27y-1 SB_DRIVE plane 8,7
51  // 82 x27y-1 SB_BIG plane 8
12  // 83 x27y-1 SB_BIG plane 8
51  // 84 x27y-1 SB_BIG plane 9
12  // 85 x27y-1 SB_BIG plane 9
01  // 86 x27y-1 SB_DRIVE plane 10,9
48  // 87 x27y-1 SB_BIG plane 10
12  // 88 x27y-1 SB_BIG plane 10
48  // 89 x27y-1 SB_BIG plane 11
12  // 90 x27y-1 SB_BIG plane 11
00  // 91 x27y-1 SB_DRIVE plane 12,11
48  // 92 x27y-1 SB_BIG plane 12
12  // 93 x27y-1 SB_BIG plane 12
A8  // 94 x28y0 SB_SML plane 1
82  // 95 x28y0 SB_SML plane 2,1
2A  // 96 x28y0 SB_SML plane 2
A8  // 97 x28y0 SB_SML plane 3
82  // 98 x28y0 SB_SML plane 4,3
2A  // 99 x28y0 SB_SML plane 4
A8  // 100 x28y0 SB_SML plane 5
82  // 101 x28y0 SB_SML plane 6,5
2A  // 102 x28y0 SB_SML plane 6
A8  // 103 x28y0 SB_SML plane 7
82  // 104 x28y0 SB_SML plane 8,7
2A  // 105 x28y0 SB_SML plane 8
A8  // 106 x28y0 SB_SML plane 9
82  // 107 x28y0 SB_SML plane 10,9
2A  // 108 x28y0 SB_SML plane 10
A8  // 109 x28y0 SB_SML plane 11
82  // 110 x28y0 SB_SML plane 12,11
2A  // 111 x28y0 SB_SML plane 12
0A // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x29y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0819     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
00 // y_sel: -1
16 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0821
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x29y-2
00  // 14 bottom_edge_EN1 at x29y-2
00  // 15 bottom_edge_EN2 at x29y-2
00  // 16 bottom_edge_EN3 at x29y-2
00  // 17 bottom_edge_EN4 at x29y-2
00  // 18 bottom_edge_EN5 at x29y-2
00  // 19 bottom_edge_EN0 at x30y-2
00  // 20 bottom_edge_EN1 at x30y-2
00  // 21 bottom_edge_EN2 at x30y-2
00  // 22 bottom_edge_EN3 at x30y-2
00  // 23 bottom_edge_EN4 at x30y-2
00  // 24 bottom_edge_EN5 at x30y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x30y0 SB_BIG plane 1
12  // 65 x30y0 SB_BIG plane 1
00  // 66 x30y0 SB_DRIVE plane 2,1
48  // 67 x30y0 SB_BIG plane 2
12  // 68 x30y0 SB_BIG plane 2
48  // 69 x30y0 SB_BIG plane 3
12  // 70 x30y0 SB_BIG plane 3
00  // 71 x30y0 SB_DRIVE plane 4,3
48  // 72 x30y0 SB_BIG plane 4
12  // 73 x30y0 SB_BIG plane 4
48  // 74 x30y0 SB_BIG plane 5
12  // 75 x30y0 SB_BIG plane 5
00  // 76 x30y0 SB_DRIVE plane 6,5
48  // 77 x30y0 SB_BIG plane 6
12  // 78 x30y0 SB_BIG plane 6
48  // 79 x30y0 SB_BIG plane 7
12  // 80 x30y0 SB_BIG plane 7
00  // 81 x30y0 SB_DRIVE plane 8,7
48  // 82 x30y0 SB_BIG plane 8
12  // 83 x30y0 SB_BIG plane 8
48  // 84 x30y0 SB_BIG plane 9
12  // 85 x30y0 SB_BIG plane 9
00  // 86 x30y0 SB_DRIVE plane 10,9
48  // 87 x30y0 SB_BIG plane 10
12  // 88 x30y0 SB_BIG plane 10
48  // 89 x30y0 SB_BIG plane 11
12  // 90 x30y0 SB_BIG plane 11
00  // 91 x30y0 SB_DRIVE plane 12,11
48  // 92 x30y0 SB_BIG plane 12
12  // 93 x30y0 SB_BIG plane 12
A8  // 94 x29y-1 SB_SML plane 1
82  // 95 x29y-1 SB_SML plane 2,1
2A  // 96 x29y-1 SB_SML plane 2
A8  // 97 x29y-1 SB_SML plane 3
82  // 98 x29y-1 SB_SML plane 4,3
2A  // 99 x29y-1 SB_SML plane 4
A8  // 100 x29y-1 SB_SML plane 5
82  // 101 x29y-1 SB_SML plane 6,5
2A  // 102 x29y-1 SB_SML plane 6
A8  // 103 x29y-1 SB_SML plane 7
82  // 104 x29y-1 SB_SML plane 8,7
2A  // 105 x29y-1 SB_SML plane 8
A8  // 106 x29y-1 SB_SML plane 9
82  // 107 x29y-1 SB_SML plane 10,9
2A  // 108 x29y-1 SB_SML plane 10
A8  // 109 x29y-1 SB_SML plane 11
82  // 110 x29y-1 SB_SML plane 12,11
2A  // 111 x29y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0897     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
00 // y_sel: -1
4F // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 089F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x31y-2
00  // 14 bottom_edge_EN1 at x31y-2
00  // 15 bottom_edge_EN2 at x31y-2
00  // 16 bottom_edge_EN3 at x31y-2
00  // 17 bottom_edge_EN4 at x31y-2
00  // 18 bottom_edge_EN5 at x31y-2
00  // 19 bottom_edge_EN0 at x32y-2
00  // 20 bottom_edge_EN1 at x32y-2
00  // 21 bottom_edge_EN2 at x32y-2
00  // 22 bottom_edge_EN3 at x32y-2
00  // 23 bottom_edge_EN4 at x32y-2
00  // 24 bottom_edge_EN5 at x32y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x31y-1 SB_BIG plane 1
12  // 65 x31y-1 SB_BIG plane 1
00  // 66 x31y-1 SB_DRIVE plane 2,1
48  // 67 x31y-1 SB_BIG plane 2
12  // 68 x31y-1 SB_BIG plane 2
48  // 69 x31y-1 SB_BIG plane 3
12  // 70 x31y-1 SB_BIG plane 3
00  // 71 x31y-1 SB_DRIVE plane 4,3
48  // 72 x31y-1 SB_BIG plane 4
12  // 73 x31y-1 SB_BIG plane 4
48  // 74 x31y-1 SB_BIG plane 5
12  // 75 x31y-1 SB_BIG plane 5
00  // 76 x31y-1 SB_DRIVE plane 6,5
48  // 77 x31y-1 SB_BIG plane 6
12  // 78 x31y-1 SB_BIG plane 6
48  // 79 x31y-1 SB_BIG plane 7
12  // 80 x31y-1 SB_BIG plane 7
00  // 81 x31y-1 SB_DRIVE plane 8,7
48  // 82 x31y-1 SB_BIG plane 8
12  // 83 x31y-1 SB_BIG plane 8
48  // 84 x31y-1 SB_BIG plane 9
12  // 85 x31y-1 SB_BIG plane 9
00  // 86 x31y-1 SB_DRIVE plane 10,9
48  // 87 x31y-1 SB_BIG plane 10
12  // 88 x31y-1 SB_BIG plane 10
48  // 89 x31y-1 SB_BIG plane 11
12  // 90 x31y-1 SB_BIG plane 11
00  // 91 x31y-1 SB_DRIVE plane 12,11
48  // 92 x31y-1 SB_BIG plane 12
12  // 93 x31y-1 SB_BIG plane 12
A8  // 94 x32y0 SB_SML plane 1
82  // 95 x32y0 SB_SML plane 2,1
2A  // 96 x32y0 SB_SML plane 2
A8  // 97 x32y0 SB_SML plane 3
82  // 98 x32y0 SB_SML plane 4,3
2A  // 99 x32y0 SB_SML plane 4
A8  // 100 x32y0 SB_SML plane 5
82  // 101 x32y0 SB_SML plane 6,5
2A  // 102 x32y0 SB_SML plane 6
A8  // 103 x32y0 SB_SML plane 7
82  // 104 x32y0 SB_SML plane 8,7
2A  // 105 x32y0 SB_SML plane 8
A8  // 106 x32y0 SB_SML plane 9
82  // 107 x32y0 SB_SML plane 10,9
2A  // 108 x32y0 SB_SML plane 10
A8  // 109 x32y0 SB_SML plane 11
82  // 110 x32y0 SB_SML plane 12,11
2A  // 111 x32y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0915     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
00 // y_sel: -1
97 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 091D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x33y-2
00  // 14 bottom_edge_EN1 at x33y-2
00  // 15 bottom_edge_EN2 at x33y-2
00  // 16 bottom_edge_EN3 at x33y-2
00  // 17 bottom_edge_EN4 at x33y-2
00  // 18 bottom_edge_EN5 at x33y-2
00  // 19 bottom_edge_EN0 at x34y-2
00  // 20 bottom_edge_EN1 at x34y-2
00  // 21 bottom_edge_EN2 at x34y-2
00  // 22 bottom_edge_EN3 at x34y-2
00  // 23 bottom_edge_EN4 at x34y-2
00  // 24 bottom_edge_EN5 at x34y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x34y0 SB_BIG plane 1
12  // 65 x34y0 SB_BIG plane 1
00  // 66 x34y0 SB_DRIVE plane 2,1
48  // 67 x34y0 SB_BIG plane 2
12  // 68 x34y0 SB_BIG plane 2
48  // 69 x34y0 SB_BIG plane 3
12  // 70 x34y0 SB_BIG plane 3
00  // 71 x34y0 SB_DRIVE plane 4,3
48  // 72 x34y0 SB_BIG plane 4
12  // 73 x34y0 SB_BIG plane 4
48  // 74 x34y0 SB_BIG plane 5
12  // 75 x34y0 SB_BIG plane 5
00  // 76 x34y0 SB_DRIVE plane 6,5
48  // 77 x34y0 SB_BIG plane 6
12  // 78 x34y0 SB_BIG plane 6
48  // 79 x34y0 SB_BIG plane 7
12  // 80 x34y0 SB_BIG plane 7
00  // 81 x34y0 SB_DRIVE plane 8,7
48  // 82 x34y0 SB_BIG plane 8
12  // 83 x34y0 SB_BIG plane 8
48  // 84 x34y0 SB_BIG plane 9
12  // 85 x34y0 SB_BIG plane 9
00  // 86 x34y0 SB_DRIVE plane 10,9
48  // 87 x34y0 SB_BIG plane 10
12  // 88 x34y0 SB_BIG plane 10
48  // 89 x34y0 SB_BIG plane 11
12  // 90 x34y0 SB_BIG plane 11
00  // 91 x34y0 SB_DRIVE plane 12,11
48  // 92 x34y0 SB_BIG plane 12
12  // 93 x34y0 SB_BIG plane 12
A8  // 94 x33y-1 SB_SML plane 1
82  // 95 x33y-1 SB_SML plane 2,1
2A  // 96 x33y-1 SB_SML plane 2
A8  // 97 x33y-1 SB_SML plane 3
82  // 98 x33y-1 SB_SML plane 4,3
2A  // 99 x33y-1 SB_SML plane 4
A8  // 100 x33y-1 SB_SML plane 5
82  // 101 x33y-1 SB_SML plane 6,5
2A  // 102 x33y-1 SB_SML plane 6
A8  // 103 x33y-1 SB_SML plane 7
82  // 104 x33y-1 SB_SML plane 8,7
2A  // 105 x33y-1 SB_SML plane 8
A8  // 106 x33y-1 SB_SML plane 9
82  // 107 x33y-1 SB_SML plane 10,9
2A  // 108 x33y-1 SB_SML plane 10
A8  // 109 x33y-1 SB_SML plane 11
82  // 110 x33y-1 SB_SML plane 12,11
2A  // 111 x33y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0993     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
00 // y_sel: -1
FF // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 099B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x35y-2
00  // 14 bottom_edge_EN1 at x35y-2
00  // 15 bottom_edge_EN2 at x35y-2
00  // 16 bottom_edge_EN3 at x35y-2
00  // 17 bottom_edge_EN4 at x35y-2
00  // 18 bottom_edge_EN5 at x35y-2
00  // 19 bottom_edge_EN0 at x36y-2
00  // 20 bottom_edge_EN1 at x36y-2
00  // 21 bottom_edge_EN2 at x36y-2
00  // 22 bottom_edge_EN3 at x36y-2
00  // 23 bottom_edge_EN4 at x36y-2
00  // 24 bottom_edge_EN5 at x36y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x35y-1 SB_BIG plane 1
12  // 65 x35y-1 SB_BIG plane 1
20  // 66 x35y-1 SB_DRIVE plane 2,1
68  // 67 x35y-1 SB_BIG plane 2
24  // 68 x35y-1 SB_BIG plane 2
48  // 69 x35y-1 SB_BIG plane 3
12  // 70 x35y-1 SB_BIG plane 3
00  // 71 x35y-1 SB_DRIVE plane 4,3
48  // 72 x35y-1 SB_BIG plane 4
12  // 73 x35y-1 SB_BIG plane 4
48  // 74 x35y-1 SB_BIG plane 5
12  // 75 x35y-1 SB_BIG plane 5
00  // 76 x35y-1 SB_DRIVE plane 6,5
48  // 77 x35y-1 SB_BIG plane 6
12  // 78 x35y-1 SB_BIG plane 6
48  // 79 x35y-1 SB_BIG plane 7
12  // 80 x35y-1 SB_BIG plane 7
20  // 81 x35y-1 SB_DRIVE plane 8,7
60  // 82 x35y-1 SB_BIG plane 8
24  // 83 x35y-1 SB_BIG plane 8
60  // 84 x35y-1 SB_BIG plane 9
24  // 85 x35y-1 SB_BIG plane 9
02  // 86 x35y-1 SB_DRIVE plane 10,9
48  // 87 x35y-1 SB_BIG plane 10
12  // 88 x35y-1 SB_BIG plane 10
68  // 89 x35y-1 SB_BIG plane 11
24  // 90 x35y-1 SB_BIG plane 11
02  // 91 x35y-1 SB_DRIVE plane 12,11
48  // 92 x35y-1 SB_BIG plane 12
12  // 93 x35y-1 SB_BIG plane 12
A8  // 94 x36y0 SB_SML plane 1
82  // 95 x36y0 SB_SML plane 2,1
2A  // 96 x36y0 SB_SML plane 2
A8  // 97 x36y0 SB_SML plane 3
82  // 98 x36y0 SB_SML plane 4,3
2A  // 99 x36y0 SB_SML plane 4
A8  // 100 x36y0 SB_SML plane 5
82  // 101 x36y0 SB_SML plane 6,5
2A  // 102 x36y0 SB_SML plane 6
A8  // 103 x36y0 SB_SML plane 7
82  // 104 x36y0 SB_SML plane 8,7
2A  // 105 x36y0 SB_SML plane 8
A8  // 106 x36y0 SB_SML plane 9
82  // 107 x36y0 SB_SML plane 10,9
2A  // 108 x36y0 SB_SML plane 10
A8  // 109 x36y0 SB_SML plane 11
82  // 110 x36y0 SB_SML plane 12,11
2A  // 111 x36y0 SB_SML plane 12
4E // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x37y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0A11     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
00 // y_sel: -1
27 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0A19
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x37y-2
00  // 14 bottom_edge_EN1 at x37y-2
00  // 15 bottom_edge_EN2 at x37y-2
00  // 16 bottom_edge_EN3 at x37y-2
00  // 17 bottom_edge_EN4 at x37y-2
00  // 18 bottom_edge_EN5 at x37y-2
00  // 19 bottom_edge_EN0 at x38y-2
00  // 20 bottom_edge_EN1 at x38y-2
00  // 21 bottom_edge_EN2 at x38y-2
00  // 22 bottom_edge_EN3 at x38y-2
00  // 23 bottom_edge_EN4 at x38y-2
00  // 24 bottom_edge_EN5 at x38y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x38y0 SB_BIG plane 1
12  // 65 x38y0 SB_BIG plane 1
00  // 66 x38y0 SB_DRIVE plane 2,1
48  // 67 x38y0 SB_BIG plane 2
12  // 68 x38y0 SB_BIG plane 2
48  // 69 x38y0 SB_BIG plane 3
12  // 70 x38y0 SB_BIG plane 3
00  // 71 x38y0 SB_DRIVE plane 4,3
48  // 72 x38y0 SB_BIG plane 4
12  // 73 x38y0 SB_BIG plane 4
48  // 74 x38y0 SB_BIG plane 5
12  // 75 x38y0 SB_BIG plane 5
00  // 76 x38y0 SB_DRIVE plane 6,5
48  // 77 x38y0 SB_BIG plane 6
12  // 78 x38y0 SB_BIG plane 6
48  // 79 x38y0 SB_BIG plane 7
12  // 80 x38y0 SB_BIG plane 7
00  // 81 x38y0 SB_DRIVE plane 8,7
48  // 82 x38y0 SB_BIG plane 8
12  // 83 x38y0 SB_BIG plane 8
48  // 84 x38y0 SB_BIG plane 9
12  // 85 x38y0 SB_BIG plane 9
00  // 86 x38y0 SB_DRIVE plane 10,9
48  // 87 x38y0 SB_BIG plane 10
12  // 88 x38y0 SB_BIG plane 10
48  // 89 x38y0 SB_BIG plane 11
12  // 90 x38y0 SB_BIG plane 11
00  // 91 x38y0 SB_DRIVE plane 12,11
48  // 92 x38y0 SB_BIG plane 12
12  // 93 x38y0 SB_BIG plane 12
A8  // 94 x37y-1 SB_SML plane 1
82  // 95 x37y-1 SB_SML plane 2,1
2A  // 96 x37y-1 SB_SML plane 2
A8  // 97 x37y-1 SB_SML plane 3
82  // 98 x37y-1 SB_SML plane 4,3
2A  // 99 x37y-1 SB_SML plane 4
A8  // 100 x37y-1 SB_SML plane 5
82  // 101 x37y-1 SB_SML plane 6,5
2A  // 102 x37y-1 SB_SML plane 6
A8  // 103 x37y-1 SB_SML plane 7
82  // 104 x37y-1 SB_SML plane 8,7
2A  // 105 x37y-1 SB_SML plane 8
A8  // 106 x37y-1 SB_SML plane 9
82  // 107 x37y-1 SB_SML plane 10,9
2A  // 108 x37y-1 SB_SML plane 10
A8  // 109 x37y-1 SB_SML plane 11
82  // 110 x37y-1 SB_SML plane 12,11
2A  // 111 x37y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0A8F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
00 // y_sel: -1
2F // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0A97
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x39y-2
00  // 14 bottom_edge_EN1 at x39y-2
00  // 15 bottom_edge_EN2 at x39y-2
00  // 16 bottom_edge_EN3 at x39y-2
00  // 17 bottom_edge_EN4 at x39y-2
00  // 18 bottom_edge_EN5 at x39y-2
00  // 19 bottom_edge_EN0 at x40y-2
00  // 20 bottom_edge_EN1 at x40y-2
00  // 21 bottom_edge_EN2 at x40y-2
00  // 22 bottom_edge_EN3 at x40y-2
00  // 23 bottom_edge_EN4 at x40y-2
00  // 24 bottom_edge_EN5 at x40y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x39y-1 SB_BIG plane 1
12  // 65 x39y-1 SB_BIG plane 1
20  // 66 x39y-1 SB_DRIVE plane 2,1
70  // 67 x39y-1 SB_BIG plane 2
24  // 68 x39y-1 SB_BIG plane 2
48  // 69 x39y-1 SB_BIG plane 3
12  // 70 x39y-1 SB_BIG plane 3
00  // 71 x39y-1 SB_DRIVE plane 4,3
48  // 72 x39y-1 SB_BIG plane 4
12  // 73 x39y-1 SB_BIG plane 4
48  // 74 x39y-1 SB_BIG plane 5
12  // 75 x39y-1 SB_BIG plane 5
00  // 76 x39y-1 SB_DRIVE plane 6,5
48  // 77 x39y-1 SB_BIG plane 6
12  // 78 x39y-1 SB_BIG plane 6
48  // 79 x39y-1 SB_BIG plane 7
12  // 80 x39y-1 SB_BIG plane 7
00  // 81 x39y-1 SB_DRIVE plane 8,7
48  // 82 x39y-1 SB_BIG plane 8
12  // 83 x39y-1 SB_BIG plane 8
68  // 84 x39y-1 SB_BIG plane 9
24  // 85 x39y-1 SB_BIG plane 9
02  // 86 x39y-1 SB_DRIVE plane 10,9
48  // 87 x39y-1 SB_BIG plane 10
12  // 88 x39y-1 SB_BIG plane 10
70  // 89 x39y-1 SB_BIG plane 11
24  // 90 x39y-1 SB_BIG plane 11
02  // 91 x39y-1 SB_DRIVE plane 12,11
48  // 92 x39y-1 SB_BIG plane 12
12  // 93 x39y-1 SB_BIG plane 12
A8  // 94 x40y0 SB_SML plane 1
82  // 95 x40y0 SB_SML plane 2,1
2A  // 96 x40y0 SB_SML plane 2
A8  // 97 x40y0 SB_SML plane 3
82  // 98 x40y0 SB_SML plane 4,3
2A  // 99 x40y0 SB_SML plane 4
A8  // 100 x40y0 SB_SML plane 5
82  // 101 x40y0 SB_SML plane 6,5
2A  // 102 x40y0 SB_SML plane 6
A8  // 103 x40y0 SB_SML plane 7
82  // 104 x40y0 SB_SML plane 8,7
2A  // 105 x40y0 SB_SML plane 8
A8  // 106 x40y0 SB_SML plane 9
82  // 107 x40y0 SB_SML plane 10,9
2A  // 108 x40y0 SB_SML plane 10
A8  // 109 x40y0 SB_SML plane 11
82  // 110 x40y0 SB_SML plane 12,11
2A  // 111 x40y0 SB_SML plane 12
97 // -- CRC low byte
F2 // -- CRC high byte


// Config Latches on x41y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0B0D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
00 // y_sel: -1
F7 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0B15
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x41y-2
00  // 14 bottom_edge_EN1 at x41y-2
00  // 15 bottom_edge_EN2 at x41y-2
00  // 16 bottom_edge_EN3 at x41y-2
00  // 17 bottom_edge_EN4 at x41y-2
00  // 18 bottom_edge_EN5 at x41y-2
00  // 19 bottom_edge_EN0 at x42y-2
00  // 20 bottom_edge_EN1 at x42y-2
00  // 21 bottom_edge_EN2 at x42y-2
00  // 22 bottom_edge_EN3 at x42y-2
00  // 23 bottom_edge_EN4 at x42y-2
00  // 24 bottom_edge_EN5 at x42y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x42y0 SB_BIG plane 1
12  // 65 x42y0 SB_BIG plane 1
00  // 66 x42y0 SB_DRIVE plane 2,1
48  // 67 x42y0 SB_BIG plane 2
12  // 68 x42y0 SB_BIG plane 2
48  // 69 x42y0 SB_BIG plane 3
12  // 70 x42y0 SB_BIG plane 3
00  // 71 x42y0 SB_DRIVE plane 4,3
48  // 72 x42y0 SB_BIG plane 4
12  // 73 x42y0 SB_BIG plane 4
48  // 74 x42y0 SB_BIG plane 5
12  // 75 x42y0 SB_BIG plane 5
00  // 76 x42y0 SB_DRIVE plane 6,5
48  // 77 x42y0 SB_BIG plane 6
12  // 78 x42y0 SB_BIG plane 6
48  // 79 x42y0 SB_BIG plane 7
12  // 80 x42y0 SB_BIG plane 7
00  // 81 x42y0 SB_DRIVE plane 8,7
48  // 82 x42y0 SB_BIG plane 8
12  // 83 x42y0 SB_BIG plane 8
C8  // 84 x42y0 SB_BIG plane 9
13  // 85 x42y0 SB_BIG plane 9
02  // 86 x42y0 SB_DRIVE plane 10,9
48  // 87 x42y0 SB_BIG plane 10
12  // 88 x42y0 SB_BIG plane 10
48  // 89 x42y0 SB_BIG plane 11
12  // 90 x42y0 SB_BIG plane 11
00  // 91 x42y0 SB_DRIVE plane 12,11
48  // 92 x42y0 SB_BIG plane 12
12  // 93 x42y0 SB_BIG plane 12
A8  // 94 x41y-1 SB_SML plane 1
82  // 95 x41y-1 SB_SML plane 2,1
2A  // 96 x41y-1 SB_SML plane 2
A8  // 97 x41y-1 SB_SML plane 3
82  // 98 x41y-1 SB_SML plane 4,3
2A  // 99 x41y-1 SB_SML plane 4
A8  // 100 x41y-1 SB_SML plane 5
82  // 101 x41y-1 SB_SML plane 6,5
2A  // 102 x41y-1 SB_SML plane 6
A8  // 103 x41y-1 SB_SML plane 7
82  // 104 x41y-1 SB_SML plane 8,7
2A  // 105 x41y-1 SB_SML plane 8
A8  // 106 x41y-1 SB_SML plane 9
82  // 107 x41y-1 SB_SML plane 10,9
2A  // 108 x41y-1 SB_SML plane 10
A8  // 109 x41y-1 SB_SML plane 11
82  // 110 x41y-1 SB_SML plane 12,11
2A  // 111 x41y-1 SB_SML plane 12
C7 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x43y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0B8B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
00 // y_sel: -1
9F // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0B93
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x43y-2
00  // 14 bottom_edge_EN1 at x43y-2
00  // 15 bottom_edge_EN2 at x43y-2
00  // 16 bottom_edge_EN3 at x43y-2
00  // 17 bottom_edge_EN4 at x43y-2
00  // 18 bottom_edge_EN5 at x43y-2
00  // 19 bottom_edge_EN0 at x44y-2
00  // 20 bottom_edge_EN1 at x44y-2
00  // 21 bottom_edge_EN2 at x44y-2
00  // 22 bottom_edge_EN3 at x44y-2
00  // 23 bottom_edge_EN4 at x44y-2
00  // 24 bottom_edge_EN5 at x44y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x43y-1 SB_BIG plane 1
12  // 65 x43y-1 SB_BIG plane 1
00  // 66 x43y-1 SB_DRIVE plane 2,1
48  // 67 x43y-1 SB_BIG plane 2
12  // 68 x43y-1 SB_BIG plane 2
48  // 69 x43y-1 SB_BIG plane 3
12  // 70 x43y-1 SB_BIG plane 3
00  // 71 x43y-1 SB_DRIVE plane 4,3
48  // 72 x43y-1 SB_BIG plane 4
12  // 73 x43y-1 SB_BIG plane 4
48  // 74 x43y-1 SB_BIG plane 5
12  // 75 x43y-1 SB_BIG plane 5
00  // 76 x43y-1 SB_DRIVE plane 6,5
48  // 77 x43y-1 SB_BIG plane 6
12  // 78 x43y-1 SB_BIG plane 6
48  // 79 x43y-1 SB_BIG plane 7
12  // 80 x43y-1 SB_BIG plane 7
00  // 81 x43y-1 SB_DRIVE plane 8,7
48  // 82 x43y-1 SB_BIG plane 8
12  // 83 x43y-1 SB_BIG plane 8
48  // 84 x43y-1 SB_BIG plane 9
12  // 85 x43y-1 SB_BIG plane 9
00  // 86 x43y-1 SB_DRIVE plane 10,9
48  // 87 x43y-1 SB_BIG plane 10
12  // 88 x43y-1 SB_BIG plane 10
48  // 89 x43y-1 SB_BIG plane 11
12  // 90 x43y-1 SB_BIG plane 11
00  // 91 x43y-1 SB_DRIVE plane 12,11
48  // 92 x43y-1 SB_BIG plane 12
12  // 93 x43y-1 SB_BIG plane 12
A8  // 94 x44y0 SB_SML plane 1
82  // 95 x44y0 SB_SML plane 2,1
2A  // 96 x44y0 SB_SML plane 2
A8  // 97 x44y0 SB_SML plane 3
82  // 98 x44y0 SB_SML plane 4,3
2A  // 99 x44y0 SB_SML plane 4
A8  // 100 x44y0 SB_SML plane 5
82  // 101 x44y0 SB_SML plane 6,5
2A  // 102 x44y0 SB_SML plane 6
A8  // 103 x44y0 SB_SML plane 7
82  // 104 x44y0 SB_SML plane 8,7
2A  // 105 x44y0 SB_SML plane 8
A8  // 106 x44y0 SB_SML plane 9
82  // 107 x44y0 SB_SML plane 10,9
2A  // 108 x44y0 SB_SML plane 10
A8  // 109 x44y0 SB_SML plane 11
82  // 110 x44y0 SB_SML plane 12,11
2A  // 111 x44y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x45y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0C09     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
00 // y_sel: -1
47 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0C11
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x45y-2
00  // 14 bottom_edge_EN1 at x45y-2
00  // 15 bottom_edge_EN2 at x45y-2
00  // 16 bottom_edge_EN3 at x45y-2
00  // 17 bottom_edge_EN4 at x45y-2
00  // 18 bottom_edge_EN5 at x45y-2
00  // 19 bottom_edge_EN0 at x46y-2
00  // 20 bottom_edge_EN1 at x46y-2
00  // 21 bottom_edge_EN2 at x46y-2
00  // 22 bottom_edge_EN3 at x46y-2
00  // 23 bottom_edge_EN4 at x46y-2
00  // 24 bottom_edge_EN5 at x46y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x46y0 SB_BIG plane 1
12  // 65 x46y0 SB_BIG plane 1
00  // 66 x46y0 SB_DRIVE plane 2,1
48  // 67 x46y0 SB_BIG plane 2
12  // 68 x46y0 SB_BIG plane 2
48  // 69 x46y0 SB_BIG plane 3
12  // 70 x46y0 SB_BIG plane 3
00  // 71 x46y0 SB_DRIVE plane 4,3
48  // 72 x46y0 SB_BIG plane 4
12  // 73 x46y0 SB_BIG plane 4
48  // 74 x46y0 SB_BIG plane 5
12  // 75 x46y0 SB_BIG plane 5
00  // 76 x46y0 SB_DRIVE plane 6,5
48  // 77 x46y0 SB_BIG plane 6
12  // 78 x46y0 SB_BIG plane 6
48  // 79 x46y0 SB_BIG plane 7
12  // 80 x46y0 SB_BIG plane 7
00  // 81 x46y0 SB_DRIVE plane 8,7
48  // 82 x46y0 SB_BIG plane 8
12  // 83 x46y0 SB_BIG plane 8
48  // 84 x46y0 SB_BIG plane 9
12  // 85 x46y0 SB_BIG plane 9
00  // 86 x46y0 SB_DRIVE plane 10,9
48  // 87 x46y0 SB_BIG plane 10
12  // 88 x46y0 SB_BIG plane 10
48  // 89 x46y0 SB_BIG plane 11
12  // 90 x46y0 SB_BIG plane 11
00  // 91 x46y0 SB_DRIVE plane 12,11
48  // 92 x46y0 SB_BIG plane 12
12  // 93 x46y0 SB_BIG plane 12
A8  // 94 x45y-1 SB_SML plane 1
82  // 95 x45y-1 SB_SML plane 2,1
2A  // 96 x45y-1 SB_SML plane 2
A8  // 97 x45y-1 SB_SML plane 3
82  // 98 x45y-1 SB_SML plane 4,3
2A  // 99 x45y-1 SB_SML plane 4
A8  // 100 x45y-1 SB_SML plane 5
82  // 101 x45y-1 SB_SML plane 6,5
2A  // 102 x45y-1 SB_SML plane 6
A8  // 103 x45y-1 SB_SML plane 7
82  // 104 x45y-1 SB_SML plane 8,7
2A  // 105 x45y-1 SB_SML plane 8
A8  // 106 x45y-1 SB_SML plane 9
82  // 107 x45y-1 SB_SML plane 10,9
2A  // 108 x45y-1 SB_SML plane 10
A8  // 109 x45y-1 SB_SML plane 11
82  // 110 x45y-1 SB_SML plane 12,11
2A  // 111 x45y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0C87     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
00 // y_sel: -1
8F // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0C8F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x47y-2
00  // 14 bottom_edge_EN1 at x47y-2
00  // 15 bottom_edge_EN2 at x47y-2
00  // 16 bottom_edge_EN3 at x47y-2
00  // 17 bottom_edge_EN4 at x47y-2
00  // 18 bottom_edge_EN5 at x47y-2
00  // 19 bottom_edge_EN0 at x48y-2
00  // 20 bottom_edge_EN1 at x48y-2
00  // 21 bottom_edge_EN2 at x48y-2
00  // 22 bottom_edge_EN3 at x48y-2
00  // 23 bottom_edge_EN4 at x48y-2
00  // 24 bottom_edge_EN5 at x48y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x47y-1 SB_BIG plane 1
12  // 65 x47y-1 SB_BIG plane 1
00  // 66 x47y-1 SB_DRIVE plane 2,1
48  // 67 x47y-1 SB_BIG plane 2
12  // 68 x47y-1 SB_BIG plane 2
48  // 69 x47y-1 SB_BIG plane 3
12  // 70 x47y-1 SB_BIG plane 3
00  // 71 x47y-1 SB_DRIVE plane 4,3
48  // 72 x47y-1 SB_BIG plane 4
12  // 73 x47y-1 SB_BIG plane 4
48  // 74 x47y-1 SB_BIG plane 5
12  // 75 x47y-1 SB_BIG plane 5
00  // 76 x47y-1 SB_DRIVE plane 6,5
48  // 77 x47y-1 SB_BIG plane 6
12  // 78 x47y-1 SB_BIG plane 6
48  // 79 x47y-1 SB_BIG plane 7
12  // 80 x47y-1 SB_BIG plane 7
00  // 81 x47y-1 SB_DRIVE plane 8,7
48  // 82 x47y-1 SB_BIG plane 8
12  // 83 x47y-1 SB_BIG plane 8
48  // 84 x47y-1 SB_BIG plane 9
12  // 85 x47y-1 SB_BIG plane 9
00  // 86 x47y-1 SB_DRIVE plane 10,9
48  // 87 x47y-1 SB_BIG plane 10
12  // 88 x47y-1 SB_BIG plane 10
48  // 89 x47y-1 SB_BIG plane 11
12  // 90 x47y-1 SB_BIG plane 11
00  // 91 x47y-1 SB_DRIVE plane 12,11
48  // 92 x47y-1 SB_BIG plane 12
12  // 93 x47y-1 SB_BIG plane 12
A8  // 94 x48y0 SB_SML plane 1
82  // 95 x48y0 SB_SML plane 2,1
2A  // 96 x48y0 SB_SML plane 2
A8  // 97 x48y0 SB_SML plane 3
82  // 98 x48y0 SB_SML plane 4,3
2A  // 99 x48y0 SB_SML plane 4
A8  // 100 x48y0 SB_SML plane 5
82  // 101 x48y0 SB_SML plane 6,5
2A  // 102 x48y0 SB_SML plane 6
A8  // 103 x48y0 SB_SML plane 7
82  // 104 x48y0 SB_SML plane 8,7
2A  // 105 x48y0 SB_SML plane 8
A8  // 106 x48y0 SB_SML plane 9
82  // 107 x48y0 SB_SML plane 10,9
2A  // 108 x48y0 SB_SML plane 10
A8  // 109 x48y0 SB_SML plane 11
82  // 110 x48y0 SB_SML plane 12,11
2A  // 111 x48y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x49y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0D05     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
00 // y_sel: -1
57 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0D0D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x49y-2
00  // 14 bottom_edge_EN1 at x49y-2
00  // 15 bottom_edge_EN2 at x49y-2
00  // 16 bottom_edge_EN3 at x49y-2
00  // 17 bottom_edge_EN4 at x49y-2
00  // 18 bottom_edge_EN5 at x49y-2
00  // 19 bottom_edge_EN0 at x50y-2
00  // 20 bottom_edge_EN1 at x50y-2
00  // 21 bottom_edge_EN2 at x50y-2
00  // 22 bottom_edge_EN3 at x50y-2
00  // 23 bottom_edge_EN4 at x50y-2
00  // 24 bottom_edge_EN5 at x50y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x50y0 SB_BIG plane 1
12  // 65 x50y0 SB_BIG plane 1
00  // 66 x50y0 SB_DRIVE plane 2,1
48  // 67 x50y0 SB_BIG plane 2
12  // 68 x50y0 SB_BIG plane 2
48  // 69 x50y0 SB_BIG plane 3
12  // 70 x50y0 SB_BIG plane 3
00  // 71 x50y0 SB_DRIVE plane 4,3
48  // 72 x50y0 SB_BIG plane 4
12  // 73 x50y0 SB_BIG plane 4
48  // 74 x50y0 SB_BIG plane 5
12  // 75 x50y0 SB_BIG plane 5
00  // 76 x50y0 SB_DRIVE plane 6,5
48  // 77 x50y0 SB_BIG plane 6
12  // 78 x50y0 SB_BIG plane 6
48  // 79 x50y0 SB_BIG plane 7
12  // 80 x50y0 SB_BIG plane 7
00  // 81 x50y0 SB_DRIVE plane 8,7
48  // 82 x50y0 SB_BIG plane 8
12  // 83 x50y0 SB_BIG plane 8
48  // 84 x50y0 SB_BIG plane 9
12  // 85 x50y0 SB_BIG plane 9
00  // 86 x50y0 SB_DRIVE plane 10,9
48  // 87 x50y0 SB_BIG plane 10
12  // 88 x50y0 SB_BIG plane 10
48  // 89 x50y0 SB_BIG plane 11
12  // 90 x50y0 SB_BIG plane 11
00  // 91 x50y0 SB_DRIVE plane 12,11
48  // 92 x50y0 SB_BIG plane 12
12  // 93 x50y0 SB_BIG plane 12
A8  // 94 x49y-1 SB_SML plane 1
82  // 95 x49y-1 SB_SML plane 2,1
2A  // 96 x49y-1 SB_SML plane 2
A8  // 97 x49y-1 SB_SML plane 3
82  // 98 x49y-1 SB_SML plane 4,3
2A  // 99 x49y-1 SB_SML plane 4
A8  // 100 x49y-1 SB_SML plane 5
82  // 101 x49y-1 SB_SML plane 6,5
2A  // 102 x49y-1 SB_SML plane 6
A8  // 103 x49y-1 SB_SML plane 7
82  // 104 x49y-1 SB_SML plane 8,7
2A  // 105 x49y-1 SB_SML plane 8
A8  // 106 x49y-1 SB_SML plane 9
82  // 107 x49y-1 SB_SML plane 10,9
2A  // 108 x49y-1 SB_SML plane 10
A8  // 109 x49y-1 SB_SML plane 11
82  // 110 x49y-1 SB_SML plane 12,11
2A  // 111 x49y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x51y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0D83     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
00 // y_sel: -1
3F // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0D8B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x51y-2
00  // 14 bottom_edge_EN1 at x51y-2
00  // 15 bottom_edge_EN2 at x51y-2
00  // 16 bottom_edge_EN3 at x51y-2
00  // 17 bottom_edge_EN4 at x51y-2
00  // 18 bottom_edge_EN5 at x51y-2
00  // 19 bottom_edge_EN0 at x52y-2
00  // 20 bottom_edge_EN1 at x52y-2
00  // 21 bottom_edge_EN2 at x52y-2
00  // 22 bottom_edge_EN3 at x52y-2
00  // 23 bottom_edge_EN4 at x52y-2
00  // 24 bottom_edge_EN5 at x52y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x51y-1 SB_BIG plane 1
12  // 65 x51y-1 SB_BIG plane 1
00  // 66 x51y-1 SB_DRIVE plane 2,1
48  // 67 x51y-1 SB_BIG plane 2
12  // 68 x51y-1 SB_BIG plane 2
48  // 69 x51y-1 SB_BIG plane 3
12  // 70 x51y-1 SB_BIG plane 3
00  // 71 x51y-1 SB_DRIVE plane 4,3
48  // 72 x51y-1 SB_BIG plane 4
12  // 73 x51y-1 SB_BIG plane 4
48  // 74 x51y-1 SB_BIG plane 5
12  // 75 x51y-1 SB_BIG plane 5
00  // 76 x51y-1 SB_DRIVE plane 6,5
48  // 77 x51y-1 SB_BIG plane 6
12  // 78 x51y-1 SB_BIG plane 6
48  // 79 x51y-1 SB_BIG plane 7
12  // 80 x51y-1 SB_BIG plane 7
00  // 81 x51y-1 SB_DRIVE plane 8,7
48  // 82 x51y-1 SB_BIG plane 8
12  // 83 x51y-1 SB_BIG plane 8
48  // 84 x51y-1 SB_BIG plane 9
12  // 85 x51y-1 SB_BIG plane 9
00  // 86 x51y-1 SB_DRIVE plane 10,9
48  // 87 x51y-1 SB_BIG plane 10
12  // 88 x51y-1 SB_BIG plane 10
48  // 89 x51y-1 SB_BIG plane 11
12  // 90 x51y-1 SB_BIG plane 11
00  // 91 x51y-1 SB_DRIVE plane 12,11
48  // 92 x51y-1 SB_BIG plane 12
12  // 93 x51y-1 SB_BIG plane 12
A8  // 94 x52y0 SB_SML plane 1
82  // 95 x52y0 SB_SML plane 2,1
2A  // 96 x52y0 SB_SML plane 2
A8  // 97 x52y0 SB_SML plane 3
82  // 98 x52y0 SB_SML plane 4,3
2A  // 99 x52y0 SB_SML plane 4
A8  // 100 x52y0 SB_SML plane 5
82  // 101 x52y0 SB_SML plane 6,5
2A  // 102 x52y0 SB_SML plane 6
A8  // 103 x52y0 SB_SML plane 7
82  // 104 x52y0 SB_SML plane 8,7
2A  // 105 x52y0 SB_SML plane 8
A8  // 106 x52y0 SB_SML plane 9
82  // 107 x52y0 SB_SML plane 10,9
2A  // 108 x52y0 SB_SML plane 10
A8  // 109 x52y0 SB_SML plane 11
82  // 110 x52y0 SB_SML plane 12,11
2A  // 111 x52y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0E01     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
00 // y_sel: -1
E7 // -- CRC low byte
8D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0E09
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x53y-2
00  // 14 bottom_edge_EN1 at x53y-2
00  // 15 bottom_edge_EN2 at x53y-2
00  // 16 bottom_edge_EN3 at x53y-2
00  // 17 bottom_edge_EN4 at x53y-2
00  // 18 bottom_edge_EN5 at x53y-2
00  // 19 bottom_edge_EN0 at x54y-2
00  // 20 bottom_edge_EN1 at x54y-2
00  // 21 bottom_edge_EN2 at x54y-2
00  // 22 bottom_edge_EN3 at x54y-2
00  // 23 bottom_edge_EN4 at x54y-2
00  // 24 bottom_edge_EN5 at x54y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x54y0 SB_BIG plane 1
12  // 65 x54y0 SB_BIG plane 1
00  // 66 x54y0 SB_DRIVE plane 2,1
48  // 67 x54y0 SB_BIG plane 2
12  // 68 x54y0 SB_BIG plane 2
48  // 69 x54y0 SB_BIG plane 3
12  // 70 x54y0 SB_BIG plane 3
00  // 71 x54y0 SB_DRIVE plane 4,3
48  // 72 x54y0 SB_BIG plane 4
12  // 73 x54y0 SB_BIG plane 4
48  // 74 x54y0 SB_BIG plane 5
12  // 75 x54y0 SB_BIG plane 5
00  // 76 x54y0 SB_DRIVE plane 6,5
48  // 77 x54y0 SB_BIG plane 6
12  // 78 x54y0 SB_BIG plane 6
48  // 79 x54y0 SB_BIG plane 7
12  // 80 x54y0 SB_BIG plane 7
00  // 81 x54y0 SB_DRIVE plane 8,7
48  // 82 x54y0 SB_BIG plane 8
12  // 83 x54y0 SB_BIG plane 8
48  // 84 x54y0 SB_BIG plane 9
12  // 85 x54y0 SB_BIG plane 9
00  // 86 x54y0 SB_DRIVE plane 10,9
48  // 87 x54y0 SB_BIG plane 10
12  // 88 x54y0 SB_BIG plane 10
48  // 89 x54y0 SB_BIG plane 11
12  // 90 x54y0 SB_BIG plane 11
00  // 91 x54y0 SB_DRIVE plane 12,11
48  // 92 x54y0 SB_BIG plane 12
12  // 93 x54y0 SB_BIG plane 12
A8  // 94 x53y-1 SB_SML plane 1
82  // 95 x53y-1 SB_SML plane 2,1
2A  // 96 x53y-1 SB_SML plane 2
A8  // 97 x53y-1 SB_SML plane 3
82  // 98 x53y-1 SB_SML plane 4,3
2A  // 99 x53y-1 SB_SML plane 4
A8  // 100 x53y-1 SB_SML plane 5
82  // 101 x53y-1 SB_SML plane 6,5
2A  // 102 x53y-1 SB_SML plane 6
A8  // 103 x53y-1 SB_SML plane 7
82  // 104 x53y-1 SB_SML plane 8,7
2A  // 105 x53y-1 SB_SML plane 8
A8  // 106 x53y-1 SB_SML plane 9
82  // 107 x53y-1 SB_SML plane 10,9
2A  // 108 x53y-1 SB_SML plane 10
A8  // 109 x53y-1 SB_SML plane 11
82  // 110 x53y-1 SB_SML plane 12,11
2A  // 111 x53y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x55y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0E7F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
00 // y_sel: -1
EF // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0E87
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x55y-2
00  // 14 bottom_edge_EN1 at x55y-2
00  // 15 bottom_edge_EN2 at x55y-2
00  // 16 bottom_edge_EN3 at x55y-2
00  // 17 bottom_edge_EN4 at x55y-2
00  // 18 bottom_edge_EN5 at x55y-2
00  // 19 bottom_edge_EN0 at x56y-2
00  // 20 bottom_edge_EN1 at x56y-2
00  // 21 bottom_edge_EN2 at x56y-2
00  // 22 bottom_edge_EN3 at x56y-2
00  // 23 bottom_edge_EN4 at x56y-2
00  // 24 bottom_edge_EN5 at x56y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x55y-1 SB_BIG plane 1
12  // 65 x55y-1 SB_BIG plane 1
00  // 66 x55y-1 SB_DRIVE plane 2,1
48  // 67 x55y-1 SB_BIG plane 2
12  // 68 x55y-1 SB_BIG plane 2
48  // 69 x55y-1 SB_BIG plane 3
12  // 70 x55y-1 SB_BIG plane 3
00  // 71 x55y-1 SB_DRIVE plane 4,3
48  // 72 x55y-1 SB_BIG plane 4
12  // 73 x55y-1 SB_BIG plane 4
48  // 74 x55y-1 SB_BIG plane 5
12  // 75 x55y-1 SB_BIG plane 5
00  // 76 x55y-1 SB_DRIVE plane 6,5
48  // 77 x55y-1 SB_BIG plane 6
12  // 78 x55y-1 SB_BIG plane 6
48  // 79 x55y-1 SB_BIG plane 7
12  // 80 x55y-1 SB_BIG plane 7
00  // 81 x55y-1 SB_DRIVE plane 8,7
48  // 82 x55y-1 SB_BIG plane 8
12  // 83 x55y-1 SB_BIG plane 8
48  // 84 x55y-1 SB_BIG plane 9
12  // 85 x55y-1 SB_BIG plane 9
00  // 86 x55y-1 SB_DRIVE plane 10,9
48  // 87 x55y-1 SB_BIG plane 10
12  // 88 x55y-1 SB_BIG plane 10
48  // 89 x55y-1 SB_BIG plane 11
12  // 90 x55y-1 SB_BIG plane 11
00  // 91 x55y-1 SB_DRIVE plane 12,11
48  // 92 x55y-1 SB_BIG plane 12
12  // 93 x55y-1 SB_BIG plane 12
A8  // 94 x56y0 SB_SML plane 1
82  // 95 x56y0 SB_SML plane 2,1
2A  // 96 x56y0 SB_SML plane 2
A8  // 97 x56y0 SB_SML plane 3
82  // 98 x56y0 SB_SML plane 4,3
2A  // 99 x56y0 SB_SML plane 4
A8  // 100 x56y0 SB_SML plane 5
82  // 101 x56y0 SB_SML plane 6,5
2A  // 102 x56y0 SB_SML plane 6
A8  // 103 x56y0 SB_SML plane 7
82  // 104 x56y0 SB_SML plane 8,7
2A  // 105 x56y0 SB_SML plane 8
A8  // 106 x56y0 SB_SML plane 9
82  // 107 x56y0 SB_SML plane 10,9
2A  // 108 x56y0 SB_SML plane 10
A8  // 109 x56y0 SB_SML plane 11
82  // 110 x56y0 SB_SML plane 12,11
2A  // 111 x56y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0EFD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
00 // y_sel: -1
37 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0F05
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x57y-2
00  // 14 bottom_edge_EN1 at x57y-2
00  // 15 bottom_edge_EN2 at x57y-2
00  // 16 bottom_edge_EN3 at x57y-2
00  // 17 bottom_edge_EN4 at x57y-2
00  // 18 bottom_edge_EN5 at x57y-2
00  // 19 bottom_edge_EN0 at x58y-2
00  // 20 bottom_edge_EN1 at x58y-2
00  // 21 bottom_edge_EN2 at x58y-2
00  // 22 bottom_edge_EN3 at x58y-2
00  // 23 bottom_edge_EN4 at x58y-2
00  // 24 bottom_edge_EN5 at x58y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x58y0 SB_BIG plane 1
12  // 65 x58y0 SB_BIG plane 1
00  // 66 x58y0 SB_DRIVE plane 2,1
48  // 67 x58y0 SB_BIG plane 2
12  // 68 x58y0 SB_BIG plane 2
48  // 69 x58y0 SB_BIG plane 3
12  // 70 x58y0 SB_BIG plane 3
00  // 71 x58y0 SB_DRIVE plane 4,3
48  // 72 x58y0 SB_BIG plane 4
12  // 73 x58y0 SB_BIG plane 4
48  // 74 x58y0 SB_BIG plane 5
12  // 75 x58y0 SB_BIG plane 5
00  // 76 x58y0 SB_DRIVE plane 6,5
48  // 77 x58y0 SB_BIG plane 6
12  // 78 x58y0 SB_BIG plane 6
48  // 79 x58y0 SB_BIG plane 7
12  // 80 x58y0 SB_BIG plane 7
00  // 81 x58y0 SB_DRIVE plane 8,7
48  // 82 x58y0 SB_BIG plane 8
12  // 83 x58y0 SB_BIG plane 8
48  // 84 x58y0 SB_BIG plane 9
12  // 85 x58y0 SB_BIG plane 9
00  // 86 x58y0 SB_DRIVE plane 10,9
48  // 87 x58y0 SB_BIG plane 10
12  // 88 x58y0 SB_BIG plane 10
48  // 89 x58y0 SB_BIG plane 11
12  // 90 x58y0 SB_BIG plane 11
00  // 91 x58y0 SB_DRIVE plane 12,11
48  // 92 x58y0 SB_BIG plane 12
12  // 93 x58y0 SB_BIG plane 12
A8  // 94 x57y-1 SB_SML plane 1
82  // 95 x57y-1 SB_SML plane 2,1
2A  // 96 x57y-1 SB_SML plane 2
A8  // 97 x57y-1 SB_SML plane 3
82  // 98 x57y-1 SB_SML plane 4,3
2A  // 99 x57y-1 SB_SML plane 4
A8  // 100 x57y-1 SB_SML plane 5
82  // 101 x57y-1 SB_SML plane 6,5
2A  // 102 x57y-1 SB_SML plane 6
A8  // 103 x57y-1 SB_SML plane 7
82  // 104 x57y-1 SB_SML plane 8,7
2A  // 105 x57y-1 SB_SML plane 8
A8  // 106 x57y-1 SB_SML plane 9
82  // 107 x57y-1 SB_SML plane 10,9
2A  // 108 x57y-1 SB_SML plane 10
A8  // 109 x57y-1 SB_SML plane 11
82  // 110 x57y-1 SB_SML plane 12,11
2A  // 111 x57y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0F7B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
00 // y_sel: -1
5F // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0F83
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x59y-2
00  // 14 bottom_edge_EN1 at x59y-2
00  // 15 bottom_edge_EN2 at x59y-2
00  // 16 bottom_edge_EN3 at x59y-2
00  // 17 bottom_edge_EN4 at x59y-2
00  // 18 bottom_edge_EN5 at x59y-2
00  // 19 bottom_edge_EN0 at x60y-2
00  // 20 bottom_edge_EN1 at x60y-2
00  // 21 bottom_edge_EN2 at x60y-2
00  // 22 bottom_edge_EN3 at x60y-2
00  // 23 bottom_edge_EN4 at x60y-2
00  // 24 bottom_edge_EN5 at x60y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x59y-1 SB_BIG plane 1
12  // 65 x59y-1 SB_BIG plane 1
00  // 66 x59y-1 SB_DRIVE plane 2,1
48  // 67 x59y-1 SB_BIG plane 2
12  // 68 x59y-1 SB_BIG plane 2
48  // 69 x59y-1 SB_BIG plane 3
12  // 70 x59y-1 SB_BIG plane 3
00  // 71 x59y-1 SB_DRIVE plane 4,3
48  // 72 x59y-1 SB_BIG plane 4
12  // 73 x59y-1 SB_BIG plane 4
48  // 74 x59y-1 SB_BIG plane 5
12  // 75 x59y-1 SB_BIG plane 5
00  // 76 x59y-1 SB_DRIVE plane 6,5
48  // 77 x59y-1 SB_BIG plane 6
12  // 78 x59y-1 SB_BIG plane 6
48  // 79 x59y-1 SB_BIG plane 7
12  // 80 x59y-1 SB_BIG plane 7
00  // 81 x59y-1 SB_DRIVE plane 8,7
48  // 82 x59y-1 SB_BIG plane 8
12  // 83 x59y-1 SB_BIG plane 8
48  // 84 x59y-1 SB_BIG plane 9
12  // 85 x59y-1 SB_BIG plane 9
00  // 86 x59y-1 SB_DRIVE plane 10,9
48  // 87 x59y-1 SB_BIG plane 10
12  // 88 x59y-1 SB_BIG plane 10
48  // 89 x59y-1 SB_BIG plane 11
12  // 90 x59y-1 SB_BIG plane 11
00  // 91 x59y-1 SB_DRIVE plane 12,11
48  // 92 x59y-1 SB_BIG plane 12
12  // 93 x59y-1 SB_BIG plane 12
A8  // 94 x60y0 SB_SML plane 1
82  // 95 x60y0 SB_SML plane 2,1
2A  // 96 x60y0 SB_SML plane 2
A8  // 97 x60y0 SB_SML plane 3
82  // 98 x60y0 SB_SML plane 4,3
2A  // 99 x60y0 SB_SML plane 4
A8  // 100 x60y0 SB_SML plane 5
82  // 101 x60y0 SB_SML plane 6,5
2A  // 102 x60y0 SB_SML plane 6
A8  // 103 x60y0 SB_SML plane 7
82  // 104 x60y0 SB_SML plane 8,7
2A  // 105 x60y0 SB_SML plane 8
A8  // 106 x60y0 SB_SML plane 9
82  // 107 x60y0 SB_SML plane 10,9
2A  // 108 x60y0 SB_SML plane 10
A8  // 109 x60y0 SB_SML plane 11
82  // 110 x60y0 SB_SML plane 12,11
2A  // 111 x60y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x61y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0FF9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
00 // y_sel: -1
87 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1001
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x61y-2
00  // 14 bottom_edge_EN1 at x61y-2
00  // 15 bottom_edge_EN2 at x61y-2
00  // 16 bottom_edge_EN3 at x61y-2
00  // 17 bottom_edge_EN4 at x61y-2
00  // 18 bottom_edge_EN5 at x61y-2
00  // 19 bottom_edge_EN0 at x62y-2
00  // 20 bottom_edge_EN1 at x62y-2
00  // 21 bottom_edge_EN2 at x62y-2
00  // 22 bottom_edge_EN3 at x62y-2
00  // 23 bottom_edge_EN4 at x62y-2
00  // 24 bottom_edge_EN5 at x62y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x62y0 SB_BIG plane 1
12  // 65 x62y0 SB_BIG plane 1
00  // 66 x62y0 SB_DRIVE plane 2,1
48  // 67 x62y0 SB_BIG plane 2
12  // 68 x62y0 SB_BIG plane 2
48  // 69 x62y0 SB_BIG plane 3
12  // 70 x62y0 SB_BIG plane 3
00  // 71 x62y0 SB_DRIVE plane 4,3
48  // 72 x62y0 SB_BIG plane 4
12  // 73 x62y0 SB_BIG plane 4
48  // 74 x62y0 SB_BIG plane 5
12  // 75 x62y0 SB_BIG plane 5
00  // 76 x62y0 SB_DRIVE plane 6,5
48  // 77 x62y0 SB_BIG plane 6
12  // 78 x62y0 SB_BIG plane 6
48  // 79 x62y0 SB_BIG plane 7
12  // 80 x62y0 SB_BIG plane 7
00  // 81 x62y0 SB_DRIVE plane 8,7
48  // 82 x62y0 SB_BIG plane 8
12  // 83 x62y0 SB_BIG plane 8
48  // 84 x62y0 SB_BIG plane 9
12  // 85 x62y0 SB_BIG plane 9
00  // 86 x62y0 SB_DRIVE plane 10,9
48  // 87 x62y0 SB_BIG plane 10
12  // 88 x62y0 SB_BIG plane 10
48  // 89 x62y0 SB_BIG plane 11
12  // 90 x62y0 SB_BIG plane 11
00  // 91 x62y0 SB_DRIVE plane 12,11
48  // 92 x62y0 SB_BIG plane 12
12  // 93 x62y0 SB_BIG plane 12
A8  // 94 x61y-1 SB_SML plane 1
82  // 95 x61y-1 SB_SML plane 2,1
2A  // 96 x61y-1 SB_SML plane 2
A8  // 97 x61y-1 SB_SML plane 3
82  // 98 x61y-1 SB_SML plane 4,3
2A  // 99 x61y-1 SB_SML plane 4
A8  // 100 x61y-1 SB_SML plane 5
82  // 101 x61y-1 SB_SML plane 6,5
2A  // 102 x61y-1 SB_SML plane 6
A8  // 103 x61y-1 SB_SML plane 7
82  // 104 x61y-1 SB_SML plane 8,7
2A  // 105 x61y-1 SB_SML plane 8
A8  // 106 x61y-1 SB_SML plane 9
82  // 107 x61y-1 SB_SML plane 10,9
2A  // 108 x61y-1 SB_SML plane 10
A8  // 109 x61y-1 SB_SML plane 11
82  // 110 x61y-1 SB_SML plane 12,11
2A  // 111 x61y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x63y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1077     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
00 // y_sel: -1
ED // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 107F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x63y-2
00  // 14 bottom_edge_EN1 at x63y-2
00  // 15 bottom_edge_EN2 at x63y-2
00  // 16 bottom_edge_EN3 at x63y-2
00  // 17 bottom_edge_EN4 at x63y-2
00  // 18 bottom_edge_EN5 at x63y-2
00  // 19 bottom_edge_EN0 at x64y-2
00  // 20 bottom_edge_EN1 at x64y-2
00  // 21 bottom_edge_EN2 at x64y-2
00  // 22 bottom_edge_EN3 at x64y-2
00  // 23 bottom_edge_EN4 at x64y-2
00  // 24 bottom_edge_EN5 at x64y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x63y-1 SB_BIG plane 1
12  // 65 x63y-1 SB_BIG plane 1
00  // 66 x63y-1 SB_DRIVE plane 2,1
48  // 67 x63y-1 SB_BIG plane 2
12  // 68 x63y-1 SB_BIG plane 2
48  // 69 x63y-1 SB_BIG plane 3
12  // 70 x63y-1 SB_BIG plane 3
00  // 71 x63y-1 SB_DRIVE plane 4,3
48  // 72 x63y-1 SB_BIG plane 4
12  // 73 x63y-1 SB_BIG plane 4
48  // 74 x63y-1 SB_BIG plane 5
12  // 75 x63y-1 SB_BIG plane 5
00  // 76 x63y-1 SB_DRIVE plane 6,5
48  // 77 x63y-1 SB_BIG plane 6
12  // 78 x63y-1 SB_BIG plane 6
48  // 79 x63y-1 SB_BIG plane 7
12  // 80 x63y-1 SB_BIG plane 7
00  // 81 x63y-1 SB_DRIVE plane 8,7
48  // 82 x63y-1 SB_BIG plane 8
12  // 83 x63y-1 SB_BIG plane 8
48  // 84 x63y-1 SB_BIG plane 9
12  // 85 x63y-1 SB_BIG plane 9
00  // 86 x63y-1 SB_DRIVE plane 10,9
48  // 87 x63y-1 SB_BIG plane 10
12  // 88 x63y-1 SB_BIG plane 10
48  // 89 x63y-1 SB_BIG plane 11
12  // 90 x63y-1 SB_BIG plane 11
00  // 91 x63y-1 SB_DRIVE plane 12,11
48  // 92 x63y-1 SB_BIG plane 12
12  // 93 x63y-1 SB_BIG plane 12
A8  // 94 x64y0 SB_SML plane 1
82  // 95 x64y0 SB_SML plane 2,1
2A  // 96 x64y0 SB_SML plane 2
A8  // 97 x64y0 SB_SML plane 3
82  // 98 x64y0 SB_SML plane 4,3
2A  // 99 x64y0 SB_SML plane 4
A8  // 100 x64y0 SB_SML plane 5
82  // 101 x64y0 SB_SML plane 6,5
2A  // 102 x64y0 SB_SML plane 6
A8  // 103 x64y0 SB_SML plane 7
82  // 104 x64y0 SB_SML plane 8,7
2A  // 105 x64y0 SB_SML plane 8
A8  // 106 x64y0 SB_SML plane 9
82  // 107 x64y0 SB_SML plane 10,9
2A  // 108 x64y0 SB_SML plane 10
A8  // 109 x64y0 SB_SML plane 11
82  // 110 x64y0 SB_SML plane 12,11
2A  // 111 x64y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x65y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 10F5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
00 // y_sel: -1
35 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 10FD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x65y-2
00  // 14 bottom_edge_EN1 at x65y-2
00  // 15 bottom_edge_EN2 at x65y-2
00  // 16 bottom_edge_EN3 at x65y-2
00  // 17 bottom_edge_EN4 at x65y-2
00  // 18 bottom_edge_EN5 at x65y-2
00  // 19 bottom_edge_EN0 at x66y-2
00  // 20 bottom_edge_EN1 at x66y-2
00  // 21 bottom_edge_EN2 at x66y-2
00  // 22 bottom_edge_EN3 at x66y-2
00  // 23 bottom_edge_EN4 at x66y-2
00  // 24 bottom_edge_EN5 at x66y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x66y0 SB_BIG plane 1
12  // 65 x66y0 SB_BIG plane 1
00  // 66 x66y0 SB_DRIVE plane 2,1
48  // 67 x66y0 SB_BIG plane 2
12  // 68 x66y0 SB_BIG plane 2
48  // 69 x66y0 SB_BIG plane 3
12  // 70 x66y0 SB_BIG plane 3
00  // 71 x66y0 SB_DRIVE plane 4,3
48  // 72 x66y0 SB_BIG plane 4
12  // 73 x66y0 SB_BIG plane 4
48  // 74 x66y0 SB_BIG plane 5
12  // 75 x66y0 SB_BIG plane 5
00  // 76 x66y0 SB_DRIVE plane 6,5
48  // 77 x66y0 SB_BIG plane 6
12  // 78 x66y0 SB_BIG plane 6
48  // 79 x66y0 SB_BIG plane 7
12  // 80 x66y0 SB_BIG plane 7
00  // 81 x66y0 SB_DRIVE plane 8,7
48  // 82 x66y0 SB_BIG plane 8
12  // 83 x66y0 SB_BIG plane 8
48  // 84 x66y0 SB_BIG plane 9
12  // 85 x66y0 SB_BIG plane 9
00  // 86 x66y0 SB_DRIVE plane 10,9
48  // 87 x66y0 SB_BIG plane 10
12  // 88 x66y0 SB_BIG plane 10
48  // 89 x66y0 SB_BIG plane 11
12  // 90 x66y0 SB_BIG plane 11
00  // 91 x66y0 SB_DRIVE plane 12,11
48  // 92 x66y0 SB_BIG plane 12
12  // 93 x66y0 SB_BIG plane 12
A8  // 94 x65y-1 SB_SML plane 1
82  // 95 x65y-1 SB_SML plane 2,1
2A  // 96 x65y-1 SB_SML plane 2
A8  // 97 x65y-1 SB_SML plane 3
82  // 98 x65y-1 SB_SML plane 4,3
2A  // 99 x65y-1 SB_SML plane 4
A8  // 100 x65y-1 SB_SML plane 5
82  // 101 x65y-1 SB_SML plane 6,5
2A  // 102 x65y-1 SB_SML plane 6
A8  // 103 x65y-1 SB_SML plane 7
82  // 104 x65y-1 SB_SML plane 8,7
2A  // 105 x65y-1 SB_SML plane 8
A8  // 106 x65y-1 SB_SML plane 9
82  // 107 x65y-1 SB_SML plane 10,9
2A  // 108 x65y-1 SB_SML plane 10
A8  // 109 x65y-1 SB_SML plane 11
82  // 110 x65y-1 SB_SML plane 12,11
2A  // 111 x65y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x67y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1173     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
00 // y_sel: -1
5D // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 117B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x67y-2
00  // 14 bottom_edge_EN1 at x67y-2
00  // 15 bottom_edge_EN2 at x67y-2
00  // 16 bottom_edge_EN3 at x67y-2
00  // 17 bottom_edge_EN4 at x67y-2
00  // 18 bottom_edge_EN5 at x67y-2
00  // 19 bottom_edge_EN0 at x68y-2
00  // 20 bottom_edge_EN1 at x68y-2
00  // 21 bottom_edge_EN2 at x68y-2
00  // 22 bottom_edge_EN3 at x68y-2
00  // 23 bottom_edge_EN4 at x68y-2
00  // 24 bottom_edge_EN5 at x68y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x67y-1 SB_BIG plane 1
12  // 65 x67y-1 SB_BIG plane 1
00  // 66 x67y-1 SB_DRIVE plane 2,1
48  // 67 x67y-1 SB_BIG plane 2
12  // 68 x67y-1 SB_BIG plane 2
48  // 69 x67y-1 SB_BIG plane 3
12  // 70 x67y-1 SB_BIG plane 3
00  // 71 x67y-1 SB_DRIVE plane 4,3
48  // 72 x67y-1 SB_BIG plane 4
12  // 73 x67y-1 SB_BIG plane 4
48  // 74 x67y-1 SB_BIG plane 5
12  // 75 x67y-1 SB_BIG plane 5
00  // 76 x67y-1 SB_DRIVE plane 6,5
48  // 77 x67y-1 SB_BIG plane 6
12  // 78 x67y-1 SB_BIG plane 6
48  // 79 x67y-1 SB_BIG plane 7
12  // 80 x67y-1 SB_BIG plane 7
00  // 81 x67y-1 SB_DRIVE plane 8,7
48  // 82 x67y-1 SB_BIG plane 8
12  // 83 x67y-1 SB_BIG plane 8
48  // 84 x67y-1 SB_BIG plane 9
12  // 85 x67y-1 SB_BIG plane 9
00  // 86 x67y-1 SB_DRIVE plane 10,9
48  // 87 x67y-1 SB_BIG plane 10
12  // 88 x67y-1 SB_BIG plane 10
48  // 89 x67y-1 SB_BIG plane 11
12  // 90 x67y-1 SB_BIG plane 11
00  // 91 x67y-1 SB_DRIVE plane 12,11
48  // 92 x67y-1 SB_BIG plane 12
12  // 93 x67y-1 SB_BIG plane 12
A8  // 94 x68y0 SB_SML plane 1
82  // 95 x68y0 SB_SML plane 2,1
2A  // 96 x68y0 SB_SML plane 2
A8  // 97 x68y0 SB_SML plane 3
82  // 98 x68y0 SB_SML plane 4,3
2A  // 99 x68y0 SB_SML plane 4
A8  // 100 x68y0 SB_SML plane 5
82  // 101 x68y0 SB_SML plane 6,5
2A  // 102 x68y0 SB_SML plane 6
A8  // 103 x68y0 SB_SML plane 7
82  // 104 x68y0 SB_SML plane 8,7
2A  // 105 x68y0 SB_SML plane 8
A8  // 106 x68y0 SB_SML plane 9
82  // 107 x68y0 SB_SML plane 10,9
2A  // 108 x68y0 SB_SML plane 10
A8  // 109 x68y0 SB_SML plane 11
82  // 110 x68y0 SB_SML plane 12,11
2A  // 111 x68y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x69y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 11F1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
00 // y_sel: -1
85 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 11F9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x69y-2
00  // 14 bottom_edge_EN1 at x69y-2
00  // 15 bottom_edge_EN2 at x69y-2
00  // 16 bottom_edge_EN3 at x69y-2
00  // 17 bottom_edge_EN4 at x69y-2
00  // 18 bottom_edge_EN5 at x69y-2
00  // 19 bottom_edge_EN0 at x70y-2
00  // 20 bottom_edge_EN1 at x70y-2
00  // 21 bottom_edge_EN2 at x70y-2
00  // 22 bottom_edge_EN3 at x70y-2
00  // 23 bottom_edge_EN4 at x70y-2
00  // 24 bottom_edge_EN5 at x70y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x70y0 SB_BIG plane 1
12  // 65 x70y0 SB_BIG plane 1
00  // 66 x70y0 SB_DRIVE plane 2,1
48  // 67 x70y0 SB_BIG plane 2
12  // 68 x70y0 SB_BIG plane 2
48  // 69 x70y0 SB_BIG plane 3
12  // 70 x70y0 SB_BIG plane 3
00  // 71 x70y0 SB_DRIVE plane 4,3
48  // 72 x70y0 SB_BIG plane 4
12  // 73 x70y0 SB_BIG plane 4
48  // 74 x70y0 SB_BIG plane 5
12  // 75 x70y0 SB_BIG plane 5
00  // 76 x70y0 SB_DRIVE plane 6,5
48  // 77 x70y0 SB_BIG plane 6
12  // 78 x70y0 SB_BIG plane 6
48  // 79 x70y0 SB_BIG plane 7
12  // 80 x70y0 SB_BIG plane 7
00  // 81 x70y0 SB_DRIVE plane 8,7
48  // 82 x70y0 SB_BIG plane 8
12  // 83 x70y0 SB_BIG plane 8
48  // 84 x70y0 SB_BIG plane 9
12  // 85 x70y0 SB_BIG plane 9
00  // 86 x70y0 SB_DRIVE plane 10,9
48  // 87 x70y0 SB_BIG plane 10
12  // 88 x70y0 SB_BIG plane 10
48  // 89 x70y0 SB_BIG plane 11
12  // 90 x70y0 SB_BIG plane 11
00  // 91 x70y0 SB_DRIVE plane 12,11
48  // 92 x70y0 SB_BIG plane 12
12  // 93 x70y0 SB_BIG plane 12
A8  // 94 x69y-1 SB_SML plane 1
82  // 95 x69y-1 SB_SML plane 2,1
2A  // 96 x69y-1 SB_SML plane 2
A8  // 97 x69y-1 SB_SML plane 3
82  // 98 x69y-1 SB_SML plane 4,3
2A  // 99 x69y-1 SB_SML plane 4
A8  // 100 x69y-1 SB_SML plane 5
82  // 101 x69y-1 SB_SML plane 6,5
2A  // 102 x69y-1 SB_SML plane 6
A8  // 103 x69y-1 SB_SML plane 7
82  // 104 x69y-1 SB_SML plane 8,7
2A  // 105 x69y-1 SB_SML plane 8
A8  // 106 x69y-1 SB_SML plane 9
82  // 107 x69y-1 SB_SML plane 10,9
2A  // 108 x69y-1 SB_SML plane 10
A8  // 109 x69y-1 SB_SML plane 11
82  // 110 x69y-1 SB_SML plane 12,11
2A  // 111 x69y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x71y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 126F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
00 // y_sel: -1
8D // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1277
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x71y-2
00  // 14 bottom_edge_EN1 at x71y-2
00  // 15 bottom_edge_EN2 at x71y-2
00  // 16 bottom_edge_EN3 at x71y-2
00  // 17 bottom_edge_EN4 at x71y-2
00  // 18 bottom_edge_EN5 at x71y-2
00  // 19 bottom_edge_EN0 at x72y-2
00  // 20 bottom_edge_EN1 at x72y-2
00  // 21 bottom_edge_EN2 at x72y-2
00  // 22 bottom_edge_EN3 at x72y-2
00  // 23 bottom_edge_EN4 at x72y-2
00  // 24 bottom_edge_EN5 at x72y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x71y-1 SB_BIG plane 1
12  // 65 x71y-1 SB_BIG plane 1
00  // 66 x71y-1 SB_DRIVE plane 2,1
48  // 67 x71y-1 SB_BIG plane 2
12  // 68 x71y-1 SB_BIG plane 2
48  // 69 x71y-1 SB_BIG plane 3
12  // 70 x71y-1 SB_BIG plane 3
00  // 71 x71y-1 SB_DRIVE plane 4,3
48  // 72 x71y-1 SB_BIG plane 4
12  // 73 x71y-1 SB_BIG plane 4
48  // 74 x71y-1 SB_BIG plane 5
12  // 75 x71y-1 SB_BIG plane 5
00  // 76 x71y-1 SB_DRIVE plane 6,5
48  // 77 x71y-1 SB_BIG plane 6
12  // 78 x71y-1 SB_BIG plane 6
48  // 79 x71y-1 SB_BIG plane 7
12  // 80 x71y-1 SB_BIG plane 7
00  // 81 x71y-1 SB_DRIVE plane 8,7
48  // 82 x71y-1 SB_BIG plane 8
12  // 83 x71y-1 SB_BIG plane 8
48  // 84 x71y-1 SB_BIG plane 9
12  // 85 x71y-1 SB_BIG plane 9
00  // 86 x71y-1 SB_DRIVE plane 10,9
48  // 87 x71y-1 SB_BIG plane 10
12  // 88 x71y-1 SB_BIG plane 10
48  // 89 x71y-1 SB_BIG plane 11
12  // 90 x71y-1 SB_BIG plane 11
00  // 91 x71y-1 SB_DRIVE plane 12,11
48  // 92 x71y-1 SB_BIG plane 12
12  // 93 x71y-1 SB_BIG plane 12
A8  // 94 x72y0 SB_SML plane 1
82  // 95 x72y0 SB_SML plane 2,1
2A  // 96 x72y0 SB_SML plane 2
A8  // 97 x72y0 SB_SML plane 3
82  // 98 x72y0 SB_SML plane 4,3
2A  // 99 x72y0 SB_SML plane 4
A8  // 100 x72y0 SB_SML plane 5
82  // 101 x72y0 SB_SML plane 6,5
2A  // 102 x72y0 SB_SML plane 6
A8  // 103 x72y0 SB_SML plane 7
82  // 104 x72y0 SB_SML plane 8,7
2A  // 105 x72y0 SB_SML plane 8
A8  // 106 x72y0 SB_SML plane 9
82  // 107 x72y0 SB_SML plane 10,9
2A  // 108 x72y0 SB_SML plane 10
A8  // 109 x72y0 SB_SML plane 11
82  // 110 x72y0 SB_SML plane 12,11
2A  // 111 x72y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 12ED     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
00 // y_sel: -1
55 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 12F5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x73y-2
00  // 14 bottom_edge_EN1 at x73y-2
00  // 15 bottom_edge_EN2 at x73y-2
00  // 16 bottom_edge_EN3 at x73y-2
00  // 17 bottom_edge_EN4 at x73y-2
00  // 18 bottom_edge_EN5 at x73y-2
00  // 19 bottom_edge_EN0 at x74y-2
00  // 20 bottom_edge_EN1 at x74y-2
00  // 21 bottom_edge_EN2 at x74y-2
00  // 22 bottom_edge_EN3 at x74y-2
00  // 23 bottom_edge_EN4 at x74y-2
00  // 24 bottom_edge_EN5 at x74y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x74y0 SB_BIG plane 1
12  // 65 x74y0 SB_BIG plane 1
00  // 66 x74y0 SB_DRIVE plane 2,1
48  // 67 x74y0 SB_BIG plane 2
12  // 68 x74y0 SB_BIG plane 2
48  // 69 x74y0 SB_BIG plane 3
12  // 70 x74y0 SB_BIG plane 3
00  // 71 x74y0 SB_DRIVE plane 4,3
48  // 72 x74y0 SB_BIG plane 4
12  // 73 x74y0 SB_BIG plane 4
48  // 74 x74y0 SB_BIG plane 5
12  // 75 x74y0 SB_BIG plane 5
00  // 76 x74y0 SB_DRIVE plane 6,5
48  // 77 x74y0 SB_BIG plane 6
12  // 78 x74y0 SB_BIG plane 6
48  // 79 x74y0 SB_BIG plane 7
12  // 80 x74y0 SB_BIG plane 7
00  // 81 x74y0 SB_DRIVE plane 8,7
48  // 82 x74y0 SB_BIG plane 8
12  // 83 x74y0 SB_BIG plane 8
48  // 84 x74y0 SB_BIG plane 9
12  // 85 x74y0 SB_BIG plane 9
00  // 86 x74y0 SB_DRIVE plane 10,9
48  // 87 x74y0 SB_BIG plane 10
12  // 88 x74y0 SB_BIG plane 10
48  // 89 x74y0 SB_BIG plane 11
12  // 90 x74y0 SB_BIG plane 11
00  // 91 x74y0 SB_DRIVE plane 12,11
48  // 92 x74y0 SB_BIG plane 12
12  // 93 x74y0 SB_BIG plane 12
A8  // 94 x73y-1 SB_SML plane 1
82  // 95 x73y-1 SB_SML plane 2,1
2A  // 96 x73y-1 SB_SML plane 2
A8  // 97 x73y-1 SB_SML plane 3
82  // 98 x73y-1 SB_SML plane 4,3
2A  // 99 x73y-1 SB_SML plane 4
A8  // 100 x73y-1 SB_SML plane 5
82  // 101 x73y-1 SB_SML plane 6,5
2A  // 102 x73y-1 SB_SML plane 6
A8  // 103 x73y-1 SB_SML plane 7
82  // 104 x73y-1 SB_SML plane 8,7
2A  // 105 x73y-1 SB_SML plane 8
A8  // 106 x73y-1 SB_SML plane 9
82  // 107 x73y-1 SB_SML plane 10,9
2A  // 108 x73y-1 SB_SML plane 10
A8  // 109 x73y-1 SB_SML plane 11
82  // 110 x73y-1 SB_SML plane 12,11
2A  // 111 x73y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x75y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 136B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
00 // y_sel: -1
3D // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1373
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x75y-2
00  // 14 bottom_edge_EN1 at x75y-2
00  // 15 bottom_edge_EN2 at x75y-2
00  // 16 bottom_edge_EN3 at x75y-2
00  // 17 bottom_edge_EN4 at x75y-2
00  // 18 bottom_edge_EN5 at x75y-2
00  // 19 bottom_edge_EN0 at x76y-2
00  // 20 bottom_edge_EN1 at x76y-2
00  // 21 bottom_edge_EN2 at x76y-2
00  // 22 bottom_edge_EN3 at x76y-2
00  // 23 bottom_edge_EN4 at x76y-2
00  // 24 bottom_edge_EN5 at x76y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x75y-1 SB_BIG plane 1
12  // 65 x75y-1 SB_BIG plane 1
00  // 66 x75y-1 SB_DRIVE plane 2,1
48  // 67 x75y-1 SB_BIG plane 2
12  // 68 x75y-1 SB_BIG plane 2
48  // 69 x75y-1 SB_BIG plane 3
12  // 70 x75y-1 SB_BIG plane 3
00  // 71 x75y-1 SB_DRIVE plane 4,3
48  // 72 x75y-1 SB_BIG plane 4
12  // 73 x75y-1 SB_BIG plane 4
48  // 74 x75y-1 SB_BIG plane 5
12  // 75 x75y-1 SB_BIG plane 5
00  // 76 x75y-1 SB_DRIVE plane 6,5
48  // 77 x75y-1 SB_BIG plane 6
12  // 78 x75y-1 SB_BIG plane 6
48  // 79 x75y-1 SB_BIG plane 7
12  // 80 x75y-1 SB_BIG plane 7
00  // 81 x75y-1 SB_DRIVE plane 8,7
48  // 82 x75y-1 SB_BIG plane 8
12  // 83 x75y-1 SB_BIG plane 8
48  // 84 x75y-1 SB_BIG plane 9
12  // 85 x75y-1 SB_BIG plane 9
00  // 86 x75y-1 SB_DRIVE plane 10,9
48  // 87 x75y-1 SB_BIG plane 10
12  // 88 x75y-1 SB_BIG plane 10
48  // 89 x75y-1 SB_BIG plane 11
12  // 90 x75y-1 SB_BIG plane 11
00  // 91 x75y-1 SB_DRIVE plane 12,11
48  // 92 x75y-1 SB_BIG plane 12
12  // 93 x75y-1 SB_BIG plane 12
A8  // 94 x76y0 SB_SML plane 1
82  // 95 x76y0 SB_SML plane 2,1
2A  // 96 x76y0 SB_SML plane 2
A8  // 97 x76y0 SB_SML plane 3
82  // 98 x76y0 SB_SML plane 4,3
2A  // 99 x76y0 SB_SML plane 4
A8  // 100 x76y0 SB_SML plane 5
82  // 101 x76y0 SB_SML plane 6,5
2A  // 102 x76y0 SB_SML plane 6
A8  // 103 x76y0 SB_SML plane 7
82  // 104 x76y0 SB_SML plane 8,7
2A  // 105 x76y0 SB_SML plane 8
A8  // 106 x76y0 SB_SML plane 9
82  // 107 x76y0 SB_SML plane 10,9
2A  // 108 x76y0 SB_SML plane 10
A8  // 109 x76y0 SB_SML plane 11
82  // 110 x76y0 SB_SML plane 12,11
2A  // 111 x76y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x77y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 13E9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
00 // y_sel: -1
E5 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 13F1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x77y-2
00  // 14 bottom_edge_EN1 at x77y-2
00  // 15 bottom_edge_EN2 at x77y-2
00  // 16 bottom_edge_EN3 at x77y-2
00  // 17 bottom_edge_EN4 at x77y-2
00  // 18 bottom_edge_EN5 at x77y-2
00  // 19 bottom_edge_EN0 at x78y-2
00  // 20 bottom_edge_EN1 at x78y-2
00  // 21 bottom_edge_EN2 at x78y-2
00  // 22 bottom_edge_EN3 at x78y-2
00  // 23 bottom_edge_EN4 at x78y-2
00  // 24 bottom_edge_EN5 at x78y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x78y0 SB_BIG plane 1
12  // 65 x78y0 SB_BIG plane 1
00  // 66 x78y0 SB_DRIVE plane 2,1
48  // 67 x78y0 SB_BIG plane 2
12  // 68 x78y0 SB_BIG plane 2
48  // 69 x78y0 SB_BIG plane 3
12  // 70 x78y0 SB_BIG plane 3
00  // 71 x78y0 SB_DRIVE plane 4,3
48  // 72 x78y0 SB_BIG plane 4
12  // 73 x78y0 SB_BIG plane 4
48  // 74 x78y0 SB_BIG plane 5
12  // 75 x78y0 SB_BIG plane 5
00  // 76 x78y0 SB_DRIVE plane 6,5
48  // 77 x78y0 SB_BIG plane 6
12  // 78 x78y0 SB_BIG plane 6
48  // 79 x78y0 SB_BIG plane 7
12  // 80 x78y0 SB_BIG plane 7
00  // 81 x78y0 SB_DRIVE plane 8,7
48  // 82 x78y0 SB_BIG plane 8
12  // 83 x78y0 SB_BIG plane 8
48  // 84 x78y0 SB_BIG plane 9
12  // 85 x78y0 SB_BIG plane 9
00  // 86 x78y0 SB_DRIVE plane 10,9
48  // 87 x78y0 SB_BIG plane 10
12  // 88 x78y0 SB_BIG plane 10
48  // 89 x78y0 SB_BIG plane 11
12  // 90 x78y0 SB_BIG plane 11
00  // 91 x78y0 SB_DRIVE plane 12,11
48  // 92 x78y0 SB_BIG plane 12
12  // 93 x78y0 SB_BIG plane 12
A8  // 94 x77y-1 SB_SML plane 1
82  // 95 x77y-1 SB_SML plane 2,1
2A  // 96 x77y-1 SB_SML plane 2
A8  // 97 x77y-1 SB_SML plane 3
82  // 98 x77y-1 SB_SML plane 4,3
2A  // 99 x77y-1 SB_SML plane 4
A8  // 100 x77y-1 SB_SML plane 5
82  // 101 x77y-1 SB_SML plane 6,5
2A  // 102 x77y-1 SB_SML plane 6
A8  // 103 x77y-1 SB_SML plane 7
82  // 104 x77y-1 SB_SML plane 8,7
2A  // 105 x77y-1 SB_SML plane 8
A8  // 106 x77y-1 SB_SML plane 9
82  // 107 x77y-1 SB_SML plane 10,9
2A  // 108 x77y-1 SB_SML plane 10
A8  // 109 x77y-1 SB_SML plane 11
82  // 110 x77y-1 SB_SML plane 12,11
2A  // 111 x77y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x79y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1467     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
00 // y_sel: -1
2D // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 146F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x79y-2
00  // 14 bottom_edge_EN1 at x79y-2
00  // 15 bottom_edge_EN2 at x79y-2
00  // 16 bottom_edge_EN3 at x79y-2
00  // 17 bottom_edge_EN4 at x79y-2
00  // 18 bottom_edge_EN5 at x79y-2
00  // 19 bottom_edge_EN0 at x80y-2
00  // 20 bottom_edge_EN1 at x80y-2
00  // 21 bottom_edge_EN2 at x80y-2
00  // 22 bottom_edge_EN3 at x80y-2
00  // 23 bottom_edge_EN4 at x80y-2
00  // 24 bottom_edge_EN5 at x80y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x79y-1 SB_BIG plane 1
12  // 65 x79y-1 SB_BIG plane 1
00  // 66 x79y-1 SB_DRIVE plane 2,1
48  // 67 x79y-1 SB_BIG plane 2
12  // 68 x79y-1 SB_BIG plane 2
48  // 69 x79y-1 SB_BIG plane 3
12  // 70 x79y-1 SB_BIG plane 3
00  // 71 x79y-1 SB_DRIVE plane 4,3
48  // 72 x79y-1 SB_BIG plane 4
12  // 73 x79y-1 SB_BIG plane 4
48  // 74 x79y-1 SB_BIG plane 5
12  // 75 x79y-1 SB_BIG plane 5
00  // 76 x79y-1 SB_DRIVE plane 6,5
48  // 77 x79y-1 SB_BIG plane 6
12  // 78 x79y-1 SB_BIG plane 6
48  // 79 x79y-1 SB_BIG plane 7
12  // 80 x79y-1 SB_BIG plane 7
00  // 81 x79y-1 SB_DRIVE plane 8,7
48  // 82 x79y-1 SB_BIG plane 8
12  // 83 x79y-1 SB_BIG plane 8
48  // 84 x79y-1 SB_BIG plane 9
12  // 85 x79y-1 SB_BIG plane 9
00  // 86 x79y-1 SB_DRIVE plane 10,9
48  // 87 x79y-1 SB_BIG plane 10
12  // 88 x79y-1 SB_BIG plane 10
48  // 89 x79y-1 SB_BIG plane 11
12  // 90 x79y-1 SB_BIG plane 11
00  // 91 x79y-1 SB_DRIVE plane 12,11
48  // 92 x79y-1 SB_BIG plane 12
12  // 93 x79y-1 SB_BIG plane 12
A8  // 94 x80y0 SB_SML plane 1
82  // 95 x80y0 SB_SML plane 2,1
2A  // 96 x80y0 SB_SML plane 2
A8  // 97 x80y0 SB_SML plane 3
82  // 98 x80y0 SB_SML plane 4,3
2A  // 99 x80y0 SB_SML plane 4
A8  // 100 x80y0 SB_SML plane 5
82  // 101 x80y0 SB_SML plane 6,5
2A  // 102 x80y0 SB_SML plane 6
A8  // 103 x80y0 SB_SML plane 7
82  // 104 x80y0 SB_SML plane 8,7
2A  // 105 x80y0 SB_SML plane 8
A8  // 106 x80y0 SB_SML plane 9
82  // 107 x80y0 SB_SML plane 10,9
2A  // 108 x80y0 SB_SML plane 10
A8  // 109 x80y0 SB_SML plane 11
82  // 110 x80y0 SB_SML plane 12,11
2A  // 111 x80y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x81y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 14E5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
00 // y_sel: -1
F5 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 14ED
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x81y-2
00  // 14 bottom_edge_EN1 at x81y-2
00  // 15 bottom_edge_EN2 at x81y-2
00  // 16 bottom_edge_EN3 at x81y-2
00  // 17 bottom_edge_EN4 at x81y-2
00  // 18 bottom_edge_EN5 at x81y-2
00  // 19 bottom_edge_EN0 at x82y-2
00  // 20 bottom_edge_EN1 at x82y-2
00  // 21 bottom_edge_EN2 at x82y-2
00  // 22 bottom_edge_EN3 at x82y-2
00  // 23 bottom_edge_EN4 at x82y-2
00  // 24 bottom_edge_EN5 at x82y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x82y0 SB_BIG plane 1
12  // 65 x82y0 SB_BIG plane 1
00  // 66 x82y0 SB_DRIVE plane 2,1
48  // 67 x82y0 SB_BIG plane 2
12  // 68 x82y0 SB_BIG plane 2
48  // 69 x82y0 SB_BIG plane 3
12  // 70 x82y0 SB_BIG plane 3
00  // 71 x82y0 SB_DRIVE plane 4,3
48  // 72 x82y0 SB_BIG plane 4
12  // 73 x82y0 SB_BIG plane 4
48  // 74 x82y0 SB_BIG plane 5
12  // 75 x82y0 SB_BIG plane 5
00  // 76 x82y0 SB_DRIVE plane 6,5
48  // 77 x82y0 SB_BIG plane 6
12  // 78 x82y0 SB_BIG plane 6
48  // 79 x82y0 SB_BIG plane 7
12  // 80 x82y0 SB_BIG plane 7
00  // 81 x82y0 SB_DRIVE plane 8,7
48  // 82 x82y0 SB_BIG plane 8
12  // 83 x82y0 SB_BIG plane 8
48  // 84 x82y0 SB_BIG plane 9
12  // 85 x82y0 SB_BIG plane 9
00  // 86 x82y0 SB_DRIVE plane 10,9
48  // 87 x82y0 SB_BIG plane 10
12  // 88 x82y0 SB_BIG plane 10
48  // 89 x82y0 SB_BIG plane 11
12  // 90 x82y0 SB_BIG plane 11
00  // 91 x82y0 SB_DRIVE plane 12,11
48  // 92 x82y0 SB_BIG plane 12
12  // 93 x82y0 SB_BIG plane 12
A8  // 94 x81y-1 SB_SML plane 1
82  // 95 x81y-1 SB_SML plane 2,1
2A  // 96 x81y-1 SB_SML plane 2
A8  // 97 x81y-1 SB_SML plane 3
82  // 98 x81y-1 SB_SML plane 4,3
2A  // 99 x81y-1 SB_SML plane 4
A8  // 100 x81y-1 SB_SML plane 5
82  // 101 x81y-1 SB_SML plane 6,5
2A  // 102 x81y-1 SB_SML plane 6
A8  // 103 x81y-1 SB_SML plane 7
82  // 104 x81y-1 SB_SML plane 8,7
2A  // 105 x81y-1 SB_SML plane 8
A8  // 106 x81y-1 SB_SML plane 9
82  // 107 x81y-1 SB_SML plane 10,9
2A  // 108 x81y-1 SB_SML plane 10
A8  // 109 x81y-1 SB_SML plane 11
82  // 110 x81y-1 SB_SML plane 12,11
2A  // 111 x81y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x83y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1563     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
00 // y_sel: -1
9D // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 156B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x83y-2
00  // 14 bottom_edge_EN1 at x83y-2
00  // 15 bottom_edge_EN2 at x83y-2
00  // 16 bottom_edge_EN3 at x83y-2
00  // 17 bottom_edge_EN4 at x83y-2
00  // 18 bottom_edge_EN5 at x83y-2
00  // 19 bottom_edge_EN0 at x84y-2
00  // 20 bottom_edge_EN1 at x84y-2
00  // 21 bottom_edge_EN2 at x84y-2
00  // 22 bottom_edge_EN3 at x84y-2
00  // 23 bottom_edge_EN4 at x84y-2
00  // 24 bottom_edge_EN5 at x84y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x83y-1 SB_BIG plane 1
12  // 65 x83y-1 SB_BIG plane 1
00  // 66 x83y-1 SB_DRIVE plane 2,1
48  // 67 x83y-1 SB_BIG plane 2
12  // 68 x83y-1 SB_BIG plane 2
48  // 69 x83y-1 SB_BIG plane 3
12  // 70 x83y-1 SB_BIG plane 3
00  // 71 x83y-1 SB_DRIVE plane 4,3
48  // 72 x83y-1 SB_BIG plane 4
12  // 73 x83y-1 SB_BIG plane 4
48  // 74 x83y-1 SB_BIG plane 5
12  // 75 x83y-1 SB_BIG plane 5
00  // 76 x83y-1 SB_DRIVE plane 6,5
48  // 77 x83y-1 SB_BIG plane 6
12  // 78 x83y-1 SB_BIG plane 6
48  // 79 x83y-1 SB_BIG plane 7
12  // 80 x83y-1 SB_BIG plane 7
00  // 81 x83y-1 SB_DRIVE plane 8,7
48  // 82 x83y-1 SB_BIG plane 8
12  // 83 x83y-1 SB_BIG plane 8
48  // 84 x83y-1 SB_BIG plane 9
12  // 85 x83y-1 SB_BIG plane 9
00  // 86 x83y-1 SB_DRIVE plane 10,9
48  // 87 x83y-1 SB_BIG plane 10
12  // 88 x83y-1 SB_BIG plane 10
48  // 89 x83y-1 SB_BIG plane 11
12  // 90 x83y-1 SB_BIG plane 11
00  // 91 x83y-1 SB_DRIVE plane 12,11
48  // 92 x83y-1 SB_BIG plane 12
12  // 93 x83y-1 SB_BIG plane 12
A8  // 94 x84y0 SB_SML plane 1
82  // 95 x84y0 SB_SML plane 2,1
2A  // 96 x84y0 SB_SML plane 2
A8  // 97 x84y0 SB_SML plane 3
82  // 98 x84y0 SB_SML plane 4,3
2A  // 99 x84y0 SB_SML plane 4
A8  // 100 x84y0 SB_SML plane 5
82  // 101 x84y0 SB_SML plane 6,5
2A  // 102 x84y0 SB_SML plane 6
A8  // 103 x84y0 SB_SML plane 7
82  // 104 x84y0 SB_SML plane 8,7
2A  // 105 x84y0 SB_SML plane 8
A8  // 106 x84y0 SB_SML plane 9
82  // 107 x84y0 SB_SML plane 10,9
2A  // 108 x84y0 SB_SML plane 10
A8  // 109 x84y0 SB_SML plane 11
82  // 110 x84y0 SB_SML plane 12,11
2A  // 111 x84y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x85y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 15E1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
00 // y_sel: -1
45 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 15E9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x85y-2
00  // 14 bottom_edge_EN1 at x85y-2
00  // 15 bottom_edge_EN2 at x85y-2
00  // 16 bottom_edge_EN3 at x85y-2
00  // 17 bottom_edge_EN4 at x85y-2
00  // 18 bottom_edge_EN5 at x85y-2
00  // 19 bottom_edge_EN0 at x86y-2
00  // 20 bottom_edge_EN1 at x86y-2
00  // 21 bottom_edge_EN2 at x86y-2
00  // 22 bottom_edge_EN3 at x86y-2
00  // 23 bottom_edge_EN4 at x86y-2
00  // 24 bottom_edge_EN5 at x86y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x86y0 SB_BIG plane 1
12  // 65 x86y0 SB_BIG plane 1
00  // 66 x86y0 SB_DRIVE plane 2,1
48  // 67 x86y0 SB_BIG plane 2
12  // 68 x86y0 SB_BIG plane 2
48  // 69 x86y0 SB_BIG plane 3
12  // 70 x86y0 SB_BIG plane 3
00  // 71 x86y0 SB_DRIVE plane 4,3
48  // 72 x86y0 SB_BIG plane 4
12  // 73 x86y0 SB_BIG plane 4
48  // 74 x86y0 SB_BIG plane 5
12  // 75 x86y0 SB_BIG plane 5
00  // 76 x86y0 SB_DRIVE plane 6,5
48  // 77 x86y0 SB_BIG plane 6
12  // 78 x86y0 SB_BIG plane 6
48  // 79 x86y0 SB_BIG plane 7
12  // 80 x86y0 SB_BIG plane 7
00  // 81 x86y0 SB_DRIVE plane 8,7
48  // 82 x86y0 SB_BIG plane 8
12  // 83 x86y0 SB_BIG plane 8
48  // 84 x86y0 SB_BIG plane 9
12  // 85 x86y0 SB_BIG plane 9
00  // 86 x86y0 SB_DRIVE plane 10,9
48  // 87 x86y0 SB_BIG plane 10
12  // 88 x86y0 SB_BIG plane 10
48  // 89 x86y0 SB_BIG plane 11
12  // 90 x86y0 SB_BIG plane 11
00  // 91 x86y0 SB_DRIVE plane 12,11
48  // 92 x86y0 SB_BIG plane 12
12  // 93 x86y0 SB_BIG plane 12
A8  // 94 x85y-1 SB_SML plane 1
82  // 95 x85y-1 SB_SML plane 2,1
2A  // 96 x85y-1 SB_SML plane 2
A8  // 97 x85y-1 SB_SML plane 3
82  // 98 x85y-1 SB_SML plane 4,3
2A  // 99 x85y-1 SB_SML plane 4
A8  // 100 x85y-1 SB_SML plane 5
82  // 101 x85y-1 SB_SML plane 6,5
2A  // 102 x85y-1 SB_SML plane 6
A8  // 103 x85y-1 SB_SML plane 7
82  // 104 x85y-1 SB_SML plane 8,7
2A  // 105 x85y-1 SB_SML plane 8
A8  // 106 x85y-1 SB_SML plane 9
82  // 107 x85y-1 SB_SML plane 10,9
2A  // 108 x85y-1 SB_SML plane 10
A8  // 109 x85y-1 SB_SML plane 11
82  // 110 x85y-1 SB_SML plane 12,11
2A  // 111 x85y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 165F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
00 // y_sel: -1
4D // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1667
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x87y-2
00  // 14 bottom_edge_EN1 at x87y-2
00  // 15 bottom_edge_EN2 at x87y-2
00  // 16 bottom_edge_EN3 at x87y-2
00  // 17 bottom_edge_EN4 at x87y-2
00  // 18 bottom_edge_EN5 at x87y-2
00  // 19 bottom_edge_EN0 at x88y-2
00  // 20 bottom_edge_EN1 at x88y-2
00  // 21 bottom_edge_EN2 at x88y-2
00  // 22 bottom_edge_EN3 at x88y-2
00  // 23 bottom_edge_EN4 at x88y-2
00  // 24 bottom_edge_EN5 at x88y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x87y-1 SB_BIG plane 1
12  // 65 x87y-1 SB_BIG plane 1
00  // 66 x87y-1 SB_DRIVE plane 2,1
48  // 67 x87y-1 SB_BIG plane 2
12  // 68 x87y-1 SB_BIG plane 2
48  // 69 x87y-1 SB_BIG plane 3
12  // 70 x87y-1 SB_BIG plane 3
00  // 71 x87y-1 SB_DRIVE plane 4,3
48  // 72 x87y-1 SB_BIG plane 4
12  // 73 x87y-1 SB_BIG plane 4
48  // 74 x87y-1 SB_BIG plane 5
12  // 75 x87y-1 SB_BIG plane 5
00  // 76 x87y-1 SB_DRIVE plane 6,5
48  // 77 x87y-1 SB_BIG plane 6
12  // 78 x87y-1 SB_BIG plane 6
48  // 79 x87y-1 SB_BIG plane 7
12  // 80 x87y-1 SB_BIG plane 7
00  // 81 x87y-1 SB_DRIVE plane 8,7
48  // 82 x87y-1 SB_BIG plane 8
12  // 83 x87y-1 SB_BIG plane 8
48  // 84 x87y-1 SB_BIG plane 9
12  // 85 x87y-1 SB_BIG plane 9
00  // 86 x87y-1 SB_DRIVE plane 10,9
48  // 87 x87y-1 SB_BIG plane 10
12  // 88 x87y-1 SB_BIG plane 10
48  // 89 x87y-1 SB_BIG plane 11
12  // 90 x87y-1 SB_BIG plane 11
00  // 91 x87y-1 SB_DRIVE plane 12,11
48  // 92 x87y-1 SB_BIG plane 12
12  // 93 x87y-1 SB_BIG plane 12
A8  // 94 x88y0 SB_SML plane 1
82  // 95 x88y0 SB_SML plane 2,1
2A  // 96 x88y0 SB_SML plane 2
A8  // 97 x88y0 SB_SML plane 3
82  // 98 x88y0 SB_SML plane 4,3
2A  // 99 x88y0 SB_SML plane 4
A8  // 100 x88y0 SB_SML plane 5
82  // 101 x88y0 SB_SML plane 6,5
2A  // 102 x88y0 SB_SML plane 6
A8  // 103 x88y0 SB_SML plane 7
82  // 104 x88y0 SB_SML plane 8,7
2A  // 105 x88y0 SB_SML plane 8
A8  // 106 x88y0 SB_SML plane 9
82  // 107 x88y0 SB_SML plane 10,9
2A  // 108 x88y0 SB_SML plane 10
A8  // 109 x88y0 SB_SML plane 11
82  // 110 x88y0 SB_SML plane 12,11
2A  // 111 x88y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 16DD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
00 // y_sel: -1
95 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 16E5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x89y-2
00  // 14 bottom_edge_EN1 at x89y-2
00  // 15 bottom_edge_EN2 at x89y-2
00  // 16 bottom_edge_EN3 at x89y-2
00  // 17 bottom_edge_EN4 at x89y-2
00  // 18 bottom_edge_EN5 at x89y-2
00  // 19 bottom_edge_EN0 at x90y-2
00  // 20 bottom_edge_EN1 at x90y-2
00  // 21 bottom_edge_EN2 at x90y-2
00  // 22 bottom_edge_EN3 at x90y-2
00  // 23 bottom_edge_EN4 at x90y-2
00  // 24 bottom_edge_EN5 at x90y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x90y0 SB_BIG plane 1
12  // 65 x90y0 SB_BIG plane 1
00  // 66 x90y0 SB_DRIVE plane 2,1
48  // 67 x90y0 SB_BIG plane 2
12  // 68 x90y0 SB_BIG plane 2
48  // 69 x90y0 SB_BIG plane 3
12  // 70 x90y0 SB_BIG plane 3
00  // 71 x90y0 SB_DRIVE plane 4,3
48  // 72 x90y0 SB_BIG plane 4
12  // 73 x90y0 SB_BIG plane 4
48  // 74 x90y0 SB_BIG plane 5
12  // 75 x90y0 SB_BIG plane 5
00  // 76 x90y0 SB_DRIVE plane 6,5
48  // 77 x90y0 SB_BIG plane 6
12  // 78 x90y0 SB_BIG plane 6
48  // 79 x90y0 SB_BIG plane 7
12  // 80 x90y0 SB_BIG plane 7
00  // 81 x90y0 SB_DRIVE plane 8,7
48  // 82 x90y0 SB_BIG plane 8
12  // 83 x90y0 SB_BIG plane 8
48  // 84 x90y0 SB_BIG plane 9
12  // 85 x90y0 SB_BIG plane 9
00  // 86 x90y0 SB_DRIVE plane 10,9
48  // 87 x90y0 SB_BIG plane 10
12  // 88 x90y0 SB_BIG plane 10
48  // 89 x90y0 SB_BIG plane 11
12  // 90 x90y0 SB_BIG plane 11
00  // 91 x90y0 SB_DRIVE plane 12,11
48  // 92 x90y0 SB_BIG plane 12
12  // 93 x90y0 SB_BIG plane 12
A8  // 94 x89y-1 SB_SML plane 1
82  // 95 x89y-1 SB_SML plane 2,1
2A  // 96 x89y-1 SB_SML plane 2
A8  // 97 x89y-1 SB_SML plane 3
82  // 98 x89y-1 SB_SML plane 4,3
2A  // 99 x89y-1 SB_SML plane 4
A8  // 100 x89y-1 SB_SML plane 5
82  // 101 x89y-1 SB_SML plane 6,5
2A  // 102 x89y-1 SB_SML plane 6
A8  // 103 x89y-1 SB_SML plane 7
82  // 104 x89y-1 SB_SML plane 8,7
2A  // 105 x89y-1 SB_SML plane 8
A8  // 106 x89y-1 SB_SML plane 9
82  // 107 x89y-1 SB_SML plane 10,9
2A  // 108 x89y-1 SB_SML plane 10
A8  // 109 x89y-1 SB_SML plane 11
82  // 110 x89y-1 SB_SML plane 12,11
2A  // 111 x89y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x91y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 175B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
00 // y_sel: -1
FD // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1763
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x91y-2
00  // 14 bottom_edge_EN1 at x91y-2
00  // 15 bottom_edge_EN2 at x91y-2
00  // 16 bottom_edge_EN3 at x91y-2
00  // 17 bottom_edge_EN4 at x91y-2
00  // 18 bottom_edge_EN5 at x91y-2
00  // 19 bottom_edge_EN0 at x92y-2
00  // 20 bottom_edge_EN1 at x92y-2
00  // 21 bottom_edge_EN2 at x92y-2
00  // 22 bottom_edge_EN3 at x92y-2
00  // 23 bottom_edge_EN4 at x92y-2
00  // 24 bottom_edge_EN5 at x92y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x91y-1 SB_BIG plane 1
12  // 65 x91y-1 SB_BIG plane 1
00  // 66 x91y-1 SB_DRIVE plane 2,1
48  // 67 x91y-1 SB_BIG plane 2
12  // 68 x91y-1 SB_BIG plane 2
48  // 69 x91y-1 SB_BIG plane 3
12  // 70 x91y-1 SB_BIG plane 3
00  // 71 x91y-1 SB_DRIVE plane 4,3
48  // 72 x91y-1 SB_BIG plane 4
12  // 73 x91y-1 SB_BIG plane 4
48  // 74 x91y-1 SB_BIG plane 5
12  // 75 x91y-1 SB_BIG plane 5
00  // 76 x91y-1 SB_DRIVE plane 6,5
48  // 77 x91y-1 SB_BIG plane 6
12  // 78 x91y-1 SB_BIG plane 6
48  // 79 x91y-1 SB_BIG plane 7
12  // 80 x91y-1 SB_BIG plane 7
00  // 81 x91y-1 SB_DRIVE plane 8,7
48  // 82 x91y-1 SB_BIG plane 8
12  // 83 x91y-1 SB_BIG plane 8
48  // 84 x91y-1 SB_BIG plane 9
12  // 85 x91y-1 SB_BIG plane 9
00  // 86 x91y-1 SB_DRIVE plane 10,9
48  // 87 x91y-1 SB_BIG plane 10
12  // 88 x91y-1 SB_BIG plane 10
48  // 89 x91y-1 SB_BIG plane 11
12  // 90 x91y-1 SB_BIG plane 11
00  // 91 x91y-1 SB_DRIVE plane 12,11
48  // 92 x91y-1 SB_BIG plane 12
12  // 93 x91y-1 SB_BIG plane 12
A8  // 94 x92y0 SB_SML plane 1
82  // 95 x92y0 SB_SML plane 2,1
2A  // 96 x92y0 SB_SML plane 2
A8  // 97 x92y0 SB_SML plane 3
82  // 98 x92y0 SB_SML plane 4,3
2A  // 99 x92y0 SB_SML plane 4
A8  // 100 x92y0 SB_SML plane 5
82  // 101 x92y0 SB_SML plane 6,5
2A  // 102 x92y0 SB_SML plane 6
A8  // 103 x92y0 SB_SML plane 7
82  // 104 x92y0 SB_SML plane 8,7
2A  // 105 x92y0 SB_SML plane 8
A8  // 106 x92y0 SB_SML plane 9
82  // 107 x92y0 SB_SML plane 10,9
2A  // 108 x92y0 SB_SML plane 10
A8  // 109 x92y0 SB_SML plane 11
82  // 110 x92y0 SB_SML plane 12,11
2A  // 111 x92y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x93y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 17D9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
00 // y_sel: -1
25 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 17E1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x93y-2
00  // 14 bottom_edge_EN1 at x93y-2
00  // 15 bottom_edge_EN2 at x93y-2
00  // 16 bottom_edge_EN3 at x93y-2
00  // 17 bottom_edge_EN4 at x93y-2
00  // 18 bottom_edge_EN5 at x93y-2
00  // 19 bottom_edge_EN0 at x94y-2
00  // 20 bottom_edge_EN1 at x94y-2
00  // 21 bottom_edge_EN2 at x94y-2
00  // 22 bottom_edge_EN3 at x94y-2
00  // 23 bottom_edge_EN4 at x94y-2
00  // 24 bottom_edge_EN5 at x94y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x94y0 SB_BIG plane 1
12  // 65 x94y0 SB_BIG plane 1
00  // 66 x94y0 SB_DRIVE plane 2,1
48  // 67 x94y0 SB_BIG plane 2
12  // 68 x94y0 SB_BIG plane 2
48  // 69 x94y0 SB_BIG plane 3
12  // 70 x94y0 SB_BIG plane 3
00  // 71 x94y0 SB_DRIVE plane 4,3
48  // 72 x94y0 SB_BIG plane 4
12  // 73 x94y0 SB_BIG plane 4
48  // 74 x94y0 SB_BIG plane 5
12  // 75 x94y0 SB_BIG plane 5
00  // 76 x94y0 SB_DRIVE plane 6,5
48  // 77 x94y0 SB_BIG plane 6
12  // 78 x94y0 SB_BIG plane 6
48  // 79 x94y0 SB_BIG plane 7
12  // 80 x94y0 SB_BIG plane 7
00  // 81 x94y0 SB_DRIVE plane 8,7
48  // 82 x94y0 SB_BIG plane 8
12  // 83 x94y0 SB_BIG plane 8
48  // 84 x94y0 SB_BIG plane 9
12  // 85 x94y0 SB_BIG plane 9
00  // 86 x94y0 SB_DRIVE plane 10,9
48  // 87 x94y0 SB_BIG plane 10
12  // 88 x94y0 SB_BIG plane 10
48  // 89 x94y0 SB_BIG plane 11
12  // 90 x94y0 SB_BIG plane 11
00  // 91 x94y0 SB_DRIVE plane 12,11
48  // 92 x94y0 SB_BIG plane 12
12  // 93 x94y0 SB_BIG plane 12
A8  // 94 x93y-1 SB_SML plane 1
82  // 95 x93y-1 SB_SML plane 2,1
2A  // 96 x93y-1 SB_SML plane 2
A8  // 97 x93y-1 SB_SML plane 3
82  // 98 x93y-1 SB_SML plane 4,3
2A  // 99 x93y-1 SB_SML plane 4
A8  // 100 x93y-1 SB_SML plane 5
82  // 101 x93y-1 SB_SML plane 6,5
2A  // 102 x93y-1 SB_SML plane 6
A8  // 103 x93y-1 SB_SML plane 7
82  // 104 x93y-1 SB_SML plane 8,7
2A  // 105 x93y-1 SB_SML plane 8
A8  // 106 x93y-1 SB_SML plane 9
82  // 107 x93y-1 SB_SML plane 10,9
2A  // 108 x93y-1 SB_SML plane 10
A8  // 109 x93y-1 SB_SML plane 11
82  // 110 x93y-1 SB_SML plane 12,11
2A  // 111 x93y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1857     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
00 // y_sel: -1
7C // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 185F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x95y-2
00  // 14 bottom_edge_EN1 at x95y-2
00  // 15 bottom_edge_EN2 at x95y-2
00  // 16 bottom_edge_EN3 at x95y-2
00  // 17 bottom_edge_EN4 at x95y-2
00  // 18 bottom_edge_EN5 at x95y-2
00  // 19 bottom_edge_EN0 at x96y-2
00  // 20 bottom_edge_EN1 at x96y-2
00  // 21 bottom_edge_EN2 at x96y-2
00  // 22 bottom_edge_EN3 at x96y-2
00  // 23 bottom_edge_EN4 at x96y-2
00  // 24 bottom_edge_EN5 at x96y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x95y-1 SB_BIG plane 1
12  // 65 x95y-1 SB_BIG plane 1
00  // 66 x95y-1 SB_DRIVE plane 2,1
48  // 67 x95y-1 SB_BIG plane 2
12  // 68 x95y-1 SB_BIG plane 2
48  // 69 x95y-1 SB_BIG plane 3
12  // 70 x95y-1 SB_BIG plane 3
00  // 71 x95y-1 SB_DRIVE plane 4,3
48  // 72 x95y-1 SB_BIG plane 4
12  // 73 x95y-1 SB_BIG plane 4
48  // 74 x95y-1 SB_BIG plane 5
12  // 75 x95y-1 SB_BIG plane 5
00  // 76 x95y-1 SB_DRIVE plane 6,5
48  // 77 x95y-1 SB_BIG plane 6
12  // 78 x95y-1 SB_BIG plane 6
48  // 79 x95y-1 SB_BIG plane 7
12  // 80 x95y-1 SB_BIG plane 7
00  // 81 x95y-1 SB_DRIVE plane 8,7
48  // 82 x95y-1 SB_BIG plane 8
12  // 83 x95y-1 SB_BIG plane 8
48  // 84 x95y-1 SB_BIG plane 9
12  // 85 x95y-1 SB_BIG plane 9
00  // 86 x95y-1 SB_DRIVE plane 10,9
48  // 87 x95y-1 SB_BIG plane 10
12  // 88 x95y-1 SB_BIG plane 10
48  // 89 x95y-1 SB_BIG plane 11
12  // 90 x95y-1 SB_BIG plane 11
00  // 91 x95y-1 SB_DRIVE plane 12,11
48  // 92 x95y-1 SB_BIG plane 12
12  // 93 x95y-1 SB_BIG plane 12
A8  // 94 x96y0 SB_SML plane 1
82  // 95 x96y0 SB_SML plane 2,1
2A  // 96 x96y0 SB_SML plane 2
A8  // 97 x96y0 SB_SML plane 3
82  // 98 x96y0 SB_SML plane 4,3
2A  // 99 x96y0 SB_SML plane 4
A8  // 100 x96y0 SB_SML plane 5
82  // 101 x96y0 SB_SML plane 6,5
2A  // 102 x96y0 SB_SML plane 6
A8  // 103 x96y0 SB_SML plane 7
82  // 104 x96y0 SB_SML plane 8,7
2A  // 105 x96y0 SB_SML plane 8
A8  // 106 x96y0 SB_SML plane 9
82  // 107 x96y0 SB_SML plane 10,9
2A  // 108 x96y0 SB_SML plane 10
A8  // 109 x96y0 SB_SML plane 11
82  // 110 x96y0 SB_SML plane 12,11
2A  // 111 x96y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x97y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 18D5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
00 // y_sel: -1
A4 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 18DD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x97y-2
00  // 14 bottom_edge_EN1 at x97y-2
00  // 15 bottom_edge_EN2 at x97y-2
00  // 16 bottom_edge_EN3 at x97y-2
00  // 17 bottom_edge_EN4 at x97y-2
00  // 18 bottom_edge_EN5 at x97y-2
00  // 19 bottom_edge_EN0 at x98y-2
00  // 20 bottom_edge_EN1 at x98y-2
00  // 21 bottom_edge_EN2 at x98y-2
00  // 22 bottom_edge_EN3 at x98y-2
00  // 23 bottom_edge_EN4 at x98y-2
00  // 24 bottom_edge_EN5 at x98y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x98y0 SB_BIG plane 1
12  // 65 x98y0 SB_BIG plane 1
00  // 66 x98y0 SB_DRIVE plane 2,1
48  // 67 x98y0 SB_BIG plane 2
12  // 68 x98y0 SB_BIG plane 2
48  // 69 x98y0 SB_BIG plane 3
12  // 70 x98y0 SB_BIG plane 3
00  // 71 x98y0 SB_DRIVE plane 4,3
48  // 72 x98y0 SB_BIG plane 4
12  // 73 x98y0 SB_BIG plane 4
48  // 74 x98y0 SB_BIG plane 5
12  // 75 x98y0 SB_BIG plane 5
00  // 76 x98y0 SB_DRIVE plane 6,5
48  // 77 x98y0 SB_BIG plane 6
12  // 78 x98y0 SB_BIG plane 6
48  // 79 x98y0 SB_BIG plane 7
12  // 80 x98y0 SB_BIG plane 7
00  // 81 x98y0 SB_DRIVE plane 8,7
48  // 82 x98y0 SB_BIG plane 8
12  // 83 x98y0 SB_BIG plane 8
48  // 84 x98y0 SB_BIG plane 9
12  // 85 x98y0 SB_BIG plane 9
00  // 86 x98y0 SB_DRIVE plane 10,9
48  // 87 x98y0 SB_BIG plane 10
12  // 88 x98y0 SB_BIG plane 10
48  // 89 x98y0 SB_BIG plane 11
12  // 90 x98y0 SB_BIG plane 11
00  // 91 x98y0 SB_DRIVE plane 12,11
48  // 92 x98y0 SB_BIG plane 12
12  // 93 x98y0 SB_BIG plane 12
A8  // 94 x97y-1 SB_SML plane 1
82  // 95 x97y-1 SB_SML plane 2,1
2A  // 96 x97y-1 SB_SML plane 2
A8  // 97 x97y-1 SB_SML plane 3
82  // 98 x97y-1 SB_SML plane 4,3
2A  // 99 x97y-1 SB_SML plane 4
A8  // 100 x97y-1 SB_SML plane 5
82  // 101 x97y-1 SB_SML plane 6,5
2A  // 102 x97y-1 SB_SML plane 6
A8  // 103 x97y-1 SB_SML plane 7
82  // 104 x97y-1 SB_SML plane 8,7
2A  // 105 x97y-1 SB_SML plane 8
A8  // 106 x97y-1 SB_SML plane 9
82  // 107 x97y-1 SB_SML plane 10,9
2A  // 108 x97y-1 SB_SML plane 10
A8  // 109 x97y-1 SB_SML plane 11
82  // 110 x97y-1 SB_SML plane 12,11
2A  // 111 x97y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1953     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
00 // y_sel: -1
CC // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 195B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x99y-2
00  // 14 bottom_edge_EN1 at x99y-2
00  // 15 bottom_edge_EN2 at x99y-2
00  // 16 bottom_edge_EN3 at x99y-2
00  // 17 bottom_edge_EN4 at x99y-2
00  // 18 bottom_edge_EN5 at x99y-2
00  // 19 bottom_edge_EN0 at x100y-2
00  // 20 bottom_edge_EN1 at x100y-2
00  // 21 bottom_edge_EN2 at x100y-2
00  // 22 bottom_edge_EN3 at x100y-2
00  // 23 bottom_edge_EN4 at x100y-2
00  // 24 bottom_edge_EN5 at x100y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x99y-1 SB_BIG plane 1
12  // 65 x99y-1 SB_BIG plane 1
00  // 66 x99y-1 SB_DRIVE plane 2,1
48  // 67 x99y-1 SB_BIG plane 2
12  // 68 x99y-1 SB_BIG plane 2
48  // 69 x99y-1 SB_BIG plane 3
12  // 70 x99y-1 SB_BIG plane 3
00  // 71 x99y-1 SB_DRIVE plane 4,3
48  // 72 x99y-1 SB_BIG plane 4
12  // 73 x99y-1 SB_BIG plane 4
48  // 74 x99y-1 SB_BIG plane 5
12  // 75 x99y-1 SB_BIG plane 5
00  // 76 x99y-1 SB_DRIVE plane 6,5
48  // 77 x99y-1 SB_BIG plane 6
12  // 78 x99y-1 SB_BIG plane 6
48  // 79 x99y-1 SB_BIG plane 7
12  // 80 x99y-1 SB_BIG plane 7
00  // 81 x99y-1 SB_DRIVE plane 8,7
48  // 82 x99y-1 SB_BIG plane 8
12  // 83 x99y-1 SB_BIG plane 8
48  // 84 x99y-1 SB_BIG plane 9
12  // 85 x99y-1 SB_BIG plane 9
00  // 86 x99y-1 SB_DRIVE plane 10,9
48  // 87 x99y-1 SB_BIG plane 10
12  // 88 x99y-1 SB_BIG plane 10
48  // 89 x99y-1 SB_BIG plane 11
12  // 90 x99y-1 SB_BIG plane 11
00  // 91 x99y-1 SB_DRIVE plane 12,11
48  // 92 x99y-1 SB_BIG plane 12
12  // 93 x99y-1 SB_BIG plane 12
A8  // 94 x100y0 SB_SML plane 1
82  // 95 x100y0 SB_SML plane 2,1
2A  // 96 x100y0 SB_SML plane 2
A8  // 97 x100y0 SB_SML plane 3
82  // 98 x100y0 SB_SML plane 4,3
2A  // 99 x100y0 SB_SML plane 4
A8  // 100 x100y0 SB_SML plane 5
82  // 101 x100y0 SB_SML plane 6,5
2A  // 102 x100y0 SB_SML plane 6
A8  // 103 x100y0 SB_SML plane 7
82  // 104 x100y0 SB_SML plane 8,7
2A  // 105 x100y0 SB_SML plane 8
A8  // 106 x100y0 SB_SML plane 9
82  // 107 x100y0 SB_SML plane 10,9
2A  // 108 x100y0 SB_SML plane 10
A8  // 109 x100y0 SB_SML plane 11
82  // 110 x100y0 SB_SML plane 12,11
2A  // 111 x100y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x101y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 19D1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
00 // y_sel: -1
14 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 19D9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x101y-2
00  // 14 bottom_edge_EN1 at x101y-2
00  // 15 bottom_edge_EN2 at x101y-2
00  // 16 bottom_edge_EN3 at x101y-2
00  // 17 bottom_edge_EN4 at x101y-2
00  // 18 bottom_edge_EN5 at x101y-2
00  // 19 bottom_edge_EN0 at x102y-2
00  // 20 bottom_edge_EN1 at x102y-2
00  // 21 bottom_edge_EN2 at x102y-2
00  // 22 bottom_edge_EN3 at x102y-2
00  // 23 bottom_edge_EN4 at x102y-2
00  // 24 bottom_edge_EN5 at x102y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x102y0 SB_BIG plane 1
12  // 65 x102y0 SB_BIG plane 1
00  // 66 x102y0 SB_DRIVE plane 2,1
48  // 67 x102y0 SB_BIG plane 2
12  // 68 x102y0 SB_BIG plane 2
48  // 69 x102y0 SB_BIG plane 3
12  // 70 x102y0 SB_BIG plane 3
00  // 71 x102y0 SB_DRIVE plane 4,3
48  // 72 x102y0 SB_BIG plane 4
12  // 73 x102y0 SB_BIG plane 4
48  // 74 x102y0 SB_BIG plane 5
12  // 75 x102y0 SB_BIG plane 5
00  // 76 x102y0 SB_DRIVE plane 6,5
48  // 77 x102y0 SB_BIG plane 6
12  // 78 x102y0 SB_BIG plane 6
48  // 79 x102y0 SB_BIG plane 7
12  // 80 x102y0 SB_BIG plane 7
00  // 81 x102y0 SB_DRIVE plane 8,7
48  // 82 x102y0 SB_BIG plane 8
12  // 83 x102y0 SB_BIG plane 8
48  // 84 x102y0 SB_BIG plane 9
12  // 85 x102y0 SB_BIG plane 9
00  // 86 x102y0 SB_DRIVE plane 10,9
48  // 87 x102y0 SB_BIG plane 10
12  // 88 x102y0 SB_BIG plane 10
48  // 89 x102y0 SB_BIG plane 11
12  // 90 x102y0 SB_BIG plane 11
00  // 91 x102y0 SB_DRIVE plane 12,11
48  // 92 x102y0 SB_BIG plane 12
12  // 93 x102y0 SB_BIG plane 12
A8  // 94 x101y-1 SB_SML plane 1
82  // 95 x101y-1 SB_SML plane 2,1
2A  // 96 x101y-1 SB_SML plane 2
A8  // 97 x101y-1 SB_SML plane 3
82  // 98 x101y-1 SB_SML plane 4,3
2A  // 99 x101y-1 SB_SML plane 4
A8  // 100 x101y-1 SB_SML plane 5
82  // 101 x101y-1 SB_SML plane 6,5
2A  // 102 x101y-1 SB_SML plane 6
A8  // 103 x101y-1 SB_SML plane 7
82  // 104 x101y-1 SB_SML plane 8,7
2A  // 105 x101y-1 SB_SML plane 8
A8  // 106 x101y-1 SB_SML plane 9
82  // 107 x101y-1 SB_SML plane 10,9
2A  // 108 x101y-1 SB_SML plane 10
A8  // 109 x101y-1 SB_SML plane 11
82  // 110 x101y-1 SB_SML plane 12,11
2A  // 111 x101y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x103y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1A4F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
00 // y_sel: -1
1C // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1A57
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x103y-2
00  // 14 bottom_edge_EN1 at x103y-2
00  // 15 bottom_edge_EN2 at x103y-2
00  // 16 bottom_edge_EN3 at x103y-2
00  // 17 bottom_edge_EN4 at x103y-2
00  // 18 bottom_edge_EN5 at x103y-2
00  // 19 bottom_edge_EN0 at x104y-2
00  // 20 bottom_edge_EN1 at x104y-2
00  // 21 bottom_edge_EN2 at x104y-2
00  // 22 bottom_edge_EN3 at x104y-2
00  // 23 bottom_edge_EN4 at x104y-2
00  // 24 bottom_edge_EN5 at x104y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x103y-1 SB_BIG plane 1
12  // 65 x103y-1 SB_BIG plane 1
00  // 66 x103y-1 SB_DRIVE plane 2,1
48  // 67 x103y-1 SB_BIG plane 2
12  // 68 x103y-1 SB_BIG plane 2
48  // 69 x103y-1 SB_BIG plane 3
12  // 70 x103y-1 SB_BIG plane 3
00  // 71 x103y-1 SB_DRIVE plane 4,3
48  // 72 x103y-1 SB_BIG plane 4
12  // 73 x103y-1 SB_BIG plane 4
48  // 74 x103y-1 SB_BIG plane 5
12  // 75 x103y-1 SB_BIG plane 5
00  // 76 x103y-1 SB_DRIVE plane 6,5
48  // 77 x103y-1 SB_BIG plane 6
12  // 78 x103y-1 SB_BIG plane 6
48  // 79 x103y-1 SB_BIG plane 7
12  // 80 x103y-1 SB_BIG plane 7
00  // 81 x103y-1 SB_DRIVE plane 8,7
48  // 82 x103y-1 SB_BIG plane 8
12  // 83 x103y-1 SB_BIG plane 8
48  // 84 x103y-1 SB_BIG plane 9
12  // 85 x103y-1 SB_BIG plane 9
00  // 86 x103y-1 SB_DRIVE plane 10,9
48  // 87 x103y-1 SB_BIG plane 10
12  // 88 x103y-1 SB_BIG plane 10
48  // 89 x103y-1 SB_BIG plane 11
12  // 90 x103y-1 SB_BIG plane 11
00  // 91 x103y-1 SB_DRIVE plane 12,11
48  // 92 x103y-1 SB_BIG plane 12
12  // 93 x103y-1 SB_BIG plane 12
A8  // 94 x104y0 SB_SML plane 1
82  // 95 x104y0 SB_SML plane 2,1
2A  // 96 x104y0 SB_SML plane 2
A8  // 97 x104y0 SB_SML plane 3
82  // 98 x104y0 SB_SML plane 4,3
2A  // 99 x104y0 SB_SML plane 4
A8  // 100 x104y0 SB_SML plane 5
82  // 101 x104y0 SB_SML plane 6,5
2A  // 102 x104y0 SB_SML plane 6
A8  // 103 x104y0 SB_SML plane 7
82  // 104 x104y0 SB_SML plane 8,7
2A  // 105 x104y0 SB_SML plane 8
A8  // 106 x104y0 SB_SML plane 9
82  // 107 x104y0 SB_SML plane 10,9
2A  // 108 x104y0 SB_SML plane 10
A8  // 109 x104y0 SB_SML plane 11
82  // 110 x104y0 SB_SML plane 12,11
2A  // 111 x104y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x105y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1ACD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
00 // y_sel: -1
C4 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1AD5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x105y-2
00  // 14 bottom_edge_EN1 at x105y-2
00  // 15 bottom_edge_EN2 at x105y-2
00  // 16 bottom_edge_EN3 at x105y-2
00  // 17 bottom_edge_EN4 at x105y-2
00  // 18 bottom_edge_EN5 at x105y-2
00  // 19 bottom_edge_EN0 at x106y-2
00  // 20 bottom_edge_EN1 at x106y-2
00  // 21 bottom_edge_EN2 at x106y-2
00  // 22 bottom_edge_EN3 at x106y-2
00  // 23 bottom_edge_EN4 at x106y-2
00  // 24 bottom_edge_EN5 at x106y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x106y0 SB_BIG plane 1
12  // 65 x106y0 SB_BIG plane 1
00  // 66 x106y0 SB_DRIVE plane 2,1
48  // 67 x106y0 SB_BIG plane 2
12  // 68 x106y0 SB_BIG plane 2
48  // 69 x106y0 SB_BIG plane 3
12  // 70 x106y0 SB_BIG plane 3
00  // 71 x106y0 SB_DRIVE plane 4,3
48  // 72 x106y0 SB_BIG plane 4
12  // 73 x106y0 SB_BIG plane 4
48  // 74 x106y0 SB_BIG plane 5
12  // 75 x106y0 SB_BIG plane 5
00  // 76 x106y0 SB_DRIVE plane 6,5
48  // 77 x106y0 SB_BIG plane 6
12  // 78 x106y0 SB_BIG plane 6
48  // 79 x106y0 SB_BIG plane 7
12  // 80 x106y0 SB_BIG plane 7
00  // 81 x106y0 SB_DRIVE plane 8,7
48  // 82 x106y0 SB_BIG plane 8
12  // 83 x106y0 SB_BIG plane 8
48  // 84 x106y0 SB_BIG plane 9
12  // 85 x106y0 SB_BIG plane 9
00  // 86 x106y0 SB_DRIVE plane 10,9
48  // 87 x106y0 SB_BIG plane 10
12  // 88 x106y0 SB_BIG plane 10
48  // 89 x106y0 SB_BIG plane 11
12  // 90 x106y0 SB_BIG plane 11
00  // 91 x106y0 SB_DRIVE plane 12,11
48  // 92 x106y0 SB_BIG plane 12
12  // 93 x106y0 SB_BIG plane 12
A8  // 94 x105y-1 SB_SML plane 1
82  // 95 x105y-1 SB_SML plane 2,1
2A  // 96 x105y-1 SB_SML plane 2
A8  // 97 x105y-1 SB_SML plane 3
82  // 98 x105y-1 SB_SML plane 4,3
2A  // 99 x105y-1 SB_SML plane 4
A8  // 100 x105y-1 SB_SML plane 5
82  // 101 x105y-1 SB_SML plane 6,5
2A  // 102 x105y-1 SB_SML plane 6
A8  // 103 x105y-1 SB_SML plane 7
82  // 104 x105y-1 SB_SML plane 8,7
2A  // 105 x105y-1 SB_SML plane 8
A8  // 106 x105y-1 SB_SML plane 9
82  // 107 x105y-1 SB_SML plane 10,9
2A  // 108 x105y-1 SB_SML plane 10
A8  // 109 x105y-1 SB_SML plane 11
82  // 110 x105y-1 SB_SML plane 12,11
2A  // 111 x105y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x107y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1B4B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
00 // y_sel: -1
AC // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1B53
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x107y-2
00  // 14 bottom_edge_EN1 at x107y-2
00  // 15 bottom_edge_EN2 at x107y-2
00  // 16 bottom_edge_EN3 at x107y-2
00  // 17 bottom_edge_EN4 at x107y-2
00  // 18 bottom_edge_EN5 at x107y-2
00  // 19 bottom_edge_EN0 at x108y-2
00  // 20 bottom_edge_EN1 at x108y-2
00  // 21 bottom_edge_EN2 at x108y-2
00  // 22 bottom_edge_EN3 at x108y-2
00  // 23 bottom_edge_EN4 at x108y-2
00  // 24 bottom_edge_EN5 at x108y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x107y-1 SB_BIG plane 1
12  // 65 x107y-1 SB_BIG plane 1
00  // 66 x107y-1 SB_DRIVE plane 2,1
48  // 67 x107y-1 SB_BIG plane 2
12  // 68 x107y-1 SB_BIG plane 2
48  // 69 x107y-1 SB_BIG plane 3
12  // 70 x107y-1 SB_BIG plane 3
00  // 71 x107y-1 SB_DRIVE plane 4,3
48  // 72 x107y-1 SB_BIG plane 4
12  // 73 x107y-1 SB_BIG plane 4
48  // 74 x107y-1 SB_BIG plane 5
12  // 75 x107y-1 SB_BIG plane 5
00  // 76 x107y-1 SB_DRIVE plane 6,5
48  // 77 x107y-1 SB_BIG plane 6
12  // 78 x107y-1 SB_BIG plane 6
48  // 79 x107y-1 SB_BIG plane 7
12  // 80 x107y-1 SB_BIG plane 7
00  // 81 x107y-1 SB_DRIVE plane 8,7
48  // 82 x107y-1 SB_BIG plane 8
12  // 83 x107y-1 SB_BIG plane 8
48  // 84 x107y-1 SB_BIG plane 9
12  // 85 x107y-1 SB_BIG plane 9
00  // 86 x107y-1 SB_DRIVE plane 10,9
48  // 87 x107y-1 SB_BIG plane 10
12  // 88 x107y-1 SB_BIG plane 10
48  // 89 x107y-1 SB_BIG plane 11
12  // 90 x107y-1 SB_BIG plane 11
00  // 91 x107y-1 SB_DRIVE plane 12,11
48  // 92 x107y-1 SB_BIG plane 12
12  // 93 x107y-1 SB_BIG plane 12
A8  // 94 x108y0 SB_SML plane 1
82  // 95 x108y0 SB_SML plane 2,1
2A  // 96 x108y0 SB_SML plane 2
A8  // 97 x108y0 SB_SML plane 3
82  // 98 x108y0 SB_SML plane 4,3
2A  // 99 x108y0 SB_SML plane 4
A8  // 100 x108y0 SB_SML plane 5
82  // 101 x108y0 SB_SML plane 6,5
2A  // 102 x108y0 SB_SML plane 6
A8  // 103 x108y0 SB_SML plane 7
82  // 104 x108y0 SB_SML plane 8,7
2A  // 105 x108y0 SB_SML plane 8
A8  // 106 x108y0 SB_SML plane 9
82  // 107 x108y0 SB_SML plane 10,9
2A  // 108 x108y0 SB_SML plane 10
A8  // 109 x108y0 SB_SML plane 11
82  // 110 x108y0 SB_SML plane 12,11
2A  // 111 x108y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x109y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1BC9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
00 // y_sel: -1
74 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1BD1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x109y-2
00  // 14 bottom_edge_EN1 at x109y-2
00  // 15 bottom_edge_EN2 at x109y-2
00  // 16 bottom_edge_EN3 at x109y-2
00  // 17 bottom_edge_EN4 at x109y-2
00  // 18 bottom_edge_EN5 at x109y-2
00  // 19 bottom_edge_EN0 at x110y-2
00  // 20 bottom_edge_EN1 at x110y-2
00  // 21 bottom_edge_EN2 at x110y-2
00  // 22 bottom_edge_EN3 at x110y-2
00  // 23 bottom_edge_EN4 at x110y-2
00  // 24 bottom_edge_EN5 at x110y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x110y0 SB_BIG plane 1
12  // 65 x110y0 SB_BIG plane 1
00  // 66 x110y0 SB_DRIVE plane 2,1
48  // 67 x110y0 SB_BIG plane 2
12  // 68 x110y0 SB_BIG plane 2
48  // 69 x110y0 SB_BIG plane 3
12  // 70 x110y0 SB_BIG plane 3
00  // 71 x110y0 SB_DRIVE plane 4,3
48  // 72 x110y0 SB_BIG plane 4
12  // 73 x110y0 SB_BIG plane 4
48  // 74 x110y0 SB_BIG plane 5
12  // 75 x110y0 SB_BIG plane 5
00  // 76 x110y0 SB_DRIVE plane 6,5
48  // 77 x110y0 SB_BIG plane 6
12  // 78 x110y0 SB_BIG plane 6
48  // 79 x110y0 SB_BIG plane 7
12  // 80 x110y0 SB_BIG plane 7
00  // 81 x110y0 SB_DRIVE plane 8,7
48  // 82 x110y0 SB_BIG plane 8
12  // 83 x110y0 SB_BIG plane 8
48  // 84 x110y0 SB_BIG plane 9
12  // 85 x110y0 SB_BIG plane 9
00  // 86 x110y0 SB_DRIVE plane 10,9
48  // 87 x110y0 SB_BIG plane 10
12  // 88 x110y0 SB_BIG plane 10
48  // 89 x110y0 SB_BIG plane 11
12  // 90 x110y0 SB_BIG plane 11
00  // 91 x110y0 SB_DRIVE plane 12,11
48  // 92 x110y0 SB_BIG plane 12
12  // 93 x110y0 SB_BIG plane 12
A8  // 94 x109y-1 SB_SML plane 1
82  // 95 x109y-1 SB_SML plane 2,1
2A  // 96 x109y-1 SB_SML plane 2
A8  // 97 x109y-1 SB_SML plane 3
82  // 98 x109y-1 SB_SML plane 4,3
2A  // 99 x109y-1 SB_SML plane 4
A8  // 100 x109y-1 SB_SML plane 5
82  // 101 x109y-1 SB_SML plane 6,5
2A  // 102 x109y-1 SB_SML plane 6
A8  // 103 x109y-1 SB_SML plane 7
82  // 104 x109y-1 SB_SML plane 8,7
2A  // 105 x109y-1 SB_SML plane 8
A8  // 106 x109y-1 SB_SML plane 9
82  // 107 x109y-1 SB_SML plane 10,9
2A  // 108 x109y-1 SB_SML plane 10
A8  // 109 x109y-1 SB_SML plane 11
82  // 110 x109y-1 SB_SML plane 12,11
2A  // 111 x109y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x111y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1C47     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
00 // y_sel: -1
BC // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1C4F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x111y-2
00  // 14 bottom_edge_EN1 at x111y-2
00  // 15 bottom_edge_EN2 at x111y-2
00  // 16 bottom_edge_EN3 at x111y-2
00  // 17 bottom_edge_EN4 at x111y-2
00  // 18 bottom_edge_EN5 at x111y-2
00  // 19 bottom_edge_EN0 at x112y-2
00  // 20 bottom_edge_EN1 at x112y-2
00  // 21 bottom_edge_EN2 at x112y-2
00  // 22 bottom_edge_EN3 at x112y-2
00  // 23 bottom_edge_EN4 at x112y-2
00  // 24 bottom_edge_EN5 at x112y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x111y-1 SB_BIG plane 1
12  // 65 x111y-1 SB_BIG plane 1
00  // 66 x111y-1 SB_DRIVE plane 2,1
48  // 67 x111y-1 SB_BIG plane 2
12  // 68 x111y-1 SB_BIG plane 2
48  // 69 x111y-1 SB_BIG plane 3
12  // 70 x111y-1 SB_BIG plane 3
00  // 71 x111y-1 SB_DRIVE plane 4,3
48  // 72 x111y-1 SB_BIG plane 4
12  // 73 x111y-1 SB_BIG plane 4
48  // 74 x111y-1 SB_BIG plane 5
12  // 75 x111y-1 SB_BIG plane 5
00  // 76 x111y-1 SB_DRIVE plane 6,5
48  // 77 x111y-1 SB_BIG plane 6
12  // 78 x111y-1 SB_BIG plane 6
48  // 79 x111y-1 SB_BIG plane 7
12  // 80 x111y-1 SB_BIG plane 7
00  // 81 x111y-1 SB_DRIVE plane 8,7
48  // 82 x111y-1 SB_BIG plane 8
12  // 83 x111y-1 SB_BIG plane 8
48  // 84 x111y-1 SB_BIG plane 9
12  // 85 x111y-1 SB_BIG plane 9
00  // 86 x111y-1 SB_DRIVE plane 10,9
48  // 87 x111y-1 SB_BIG plane 10
12  // 88 x111y-1 SB_BIG plane 10
48  // 89 x111y-1 SB_BIG plane 11
12  // 90 x111y-1 SB_BIG plane 11
00  // 91 x111y-1 SB_DRIVE plane 12,11
48  // 92 x111y-1 SB_BIG plane 12
12  // 93 x111y-1 SB_BIG plane 12
A8  // 94 x112y0 SB_SML plane 1
82  // 95 x112y0 SB_SML plane 2,1
2A  // 96 x112y0 SB_SML plane 2
A8  // 97 x112y0 SB_SML plane 3
82  // 98 x112y0 SB_SML plane 4,3
2A  // 99 x112y0 SB_SML plane 4
A8  // 100 x112y0 SB_SML plane 5
82  // 101 x112y0 SB_SML plane 6,5
2A  // 102 x112y0 SB_SML plane 6
A8  // 103 x112y0 SB_SML plane 7
82  // 104 x112y0 SB_SML plane 8,7
2A  // 105 x112y0 SB_SML plane 8
A8  // 106 x112y0 SB_SML plane 9
82  // 107 x112y0 SB_SML plane 10,9
2A  // 108 x112y0 SB_SML plane 10
A8  // 109 x112y0 SB_SML plane 11
82  // 110 x112y0 SB_SML plane 12,11
2A  // 111 x112y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x113y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1CC5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
00 // y_sel: -1
64 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1CCD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x113y-2
00  // 14 bottom_edge_EN1 at x113y-2
00  // 15 bottom_edge_EN2 at x113y-2
00  // 16 bottom_edge_EN3 at x113y-2
00  // 17 bottom_edge_EN4 at x113y-2
00  // 18 bottom_edge_EN5 at x113y-2
00  // 19 bottom_edge_EN0 at x114y-2
00  // 20 bottom_edge_EN1 at x114y-2
00  // 21 bottom_edge_EN2 at x114y-2
00  // 22 bottom_edge_EN3 at x114y-2
00  // 23 bottom_edge_EN4 at x114y-2
00  // 24 bottom_edge_EN5 at x114y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x114y0 SB_BIG plane 1
12  // 65 x114y0 SB_BIG plane 1
00  // 66 x114y0 SB_DRIVE plane 2,1
48  // 67 x114y0 SB_BIG plane 2
12  // 68 x114y0 SB_BIG plane 2
48  // 69 x114y0 SB_BIG plane 3
12  // 70 x114y0 SB_BIG plane 3
00  // 71 x114y0 SB_DRIVE plane 4,3
48  // 72 x114y0 SB_BIG plane 4
12  // 73 x114y0 SB_BIG plane 4
48  // 74 x114y0 SB_BIG plane 5
12  // 75 x114y0 SB_BIG plane 5
00  // 76 x114y0 SB_DRIVE plane 6,5
48  // 77 x114y0 SB_BIG plane 6
12  // 78 x114y0 SB_BIG plane 6
48  // 79 x114y0 SB_BIG plane 7
12  // 80 x114y0 SB_BIG plane 7
00  // 81 x114y0 SB_DRIVE plane 8,7
48  // 82 x114y0 SB_BIG plane 8
12  // 83 x114y0 SB_BIG plane 8
48  // 84 x114y0 SB_BIG plane 9
12  // 85 x114y0 SB_BIG plane 9
00  // 86 x114y0 SB_DRIVE plane 10,9
48  // 87 x114y0 SB_BIG plane 10
12  // 88 x114y0 SB_BIG plane 10
48  // 89 x114y0 SB_BIG plane 11
12  // 90 x114y0 SB_BIG plane 11
00  // 91 x114y0 SB_DRIVE plane 12,11
48  // 92 x114y0 SB_BIG plane 12
12  // 93 x114y0 SB_BIG plane 12
A8  // 94 x113y-1 SB_SML plane 1
82  // 95 x113y-1 SB_SML plane 2,1
2A  // 96 x113y-1 SB_SML plane 2
A8  // 97 x113y-1 SB_SML plane 3
82  // 98 x113y-1 SB_SML plane 4,3
2A  // 99 x113y-1 SB_SML plane 4
A8  // 100 x113y-1 SB_SML plane 5
82  // 101 x113y-1 SB_SML plane 6,5
2A  // 102 x113y-1 SB_SML plane 6
A8  // 103 x113y-1 SB_SML plane 7
82  // 104 x113y-1 SB_SML plane 8,7
2A  // 105 x113y-1 SB_SML plane 8
A8  // 106 x113y-1 SB_SML plane 9
82  // 107 x113y-1 SB_SML plane 10,9
2A  // 108 x113y-1 SB_SML plane 10
A8  // 109 x113y-1 SB_SML plane 11
82  // 110 x113y-1 SB_SML plane 12,11
2A  // 111 x113y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x115y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1D43     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
00 // y_sel: -1
0C // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1D4B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x115y-2
00  // 14 bottom_edge_EN1 at x115y-2
00  // 15 bottom_edge_EN2 at x115y-2
00  // 16 bottom_edge_EN3 at x115y-2
00  // 17 bottom_edge_EN4 at x115y-2
00  // 18 bottom_edge_EN5 at x115y-2
00  // 19 bottom_edge_EN0 at x116y-2
00  // 20 bottom_edge_EN1 at x116y-2
00  // 21 bottom_edge_EN2 at x116y-2
00  // 22 bottom_edge_EN3 at x116y-2
00  // 23 bottom_edge_EN4 at x116y-2
00  // 24 bottom_edge_EN5 at x116y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x115y-1 SB_BIG plane 1
12  // 65 x115y-1 SB_BIG plane 1
00  // 66 x115y-1 SB_DRIVE plane 2,1
48  // 67 x115y-1 SB_BIG plane 2
12  // 68 x115y-1 SB_BIG plane 2
48  // 69 x115y-1 SB_BIG plane 3
12  // 70 x115y-1 SB_BIG plane 3
00  // 71 x115y-1 SB_DRIVE plane 4,3
48  // 72 x115y-1 SB_BIG plane 4
12  // 73 x115y-1 SB_BIG plane 4
48  // 74 x115y-1 SB_BIG plane 5
12  // 75 x115y-1 SB_BIG plane 5
00  // 76 x115y-1 SB_DRIVE plane 6,5
48  // 77 x115y-1 SB_BIG plane 6
12  // 78 x115y-1 SB_BIG plane 6
48  // 79 x115y-1 SB_BIG plane 7
12  // 80 x115y-1 SB_BIG plane 7
00  // 81 x115y-1 SB_DRIVE plane 8,7
48  // 82 x115y-1 SB_BIG plane 8
12  // 83 x115y-1 SB_BIG plane 8
48  // 84 x115y-1 SB_BIG plane 9
12  // 85 x115y-1 SB_BIG plane 9
00  // 86 x115y-1 SB_DRIVE plane 10,9
48  // 87 x115y-1 SB_BIG plane 10
12  // 88 x115y-1 SB_BIG plane 10
48  // 89 x115y-1 SB_BIG plane 11
12  // 90 x115y-1 SB_BIG plane 11
00  // 91 x115y-1 SB_DRIVE plane 12,11
48  // 92 x115y-1 SB_BIG plane 12
12  // 93 x115y-1 SB_BIG plane 12
A8  // 94 x116y0 SB_SML plane 1
82  // 95 x116y0 SB_SML plane 2,1
2A  // 96 x116y0 SB_SML plane 2
A8  // 97 x116y0 SB_SML plane 3
82  // 98 x116y0 SB_SML plane 4,3
2A  // 99 x116y0 SB_SML plane 4
A8  // 100 x116y0 SB_SML plane 5
82  // 101 x116y0 SB_SML plane 6,5
2A  // 102 x116y0 SB_SML plane 6
A8  // 103 x116y0 SB_SML plane 7
82  // 104 x116y0 SB_SML plane 8,7
2A  // 105 x116y0 SB_SML plane 8
A8  // 106 x116y0 SB_SML plane 9
82  // 107 x116y0 SB_SML plane 10,9
2A  // 108 x116y0 SB_SML plane 10
A8  // 109 x116y0 SB_SML plane 11
82  // 110 x116y0 SB_SML plane 12,11
2A  // 111 x116y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x117y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1DC1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
00 // y_sel: -1
D4 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1DC9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x117y-2
00  // 14 bottom_edge_EN1 at x117y-2
00  // 15 bottom_edge_EN2 at x117y-2
00  // 16 bottom_edge_EN3 at x117y-2
00  // 17 bottom_edge_EN4 at x117y-2
00  // 18 bottom_edge_EN5 at x117y-2
00  // 19 bottom_edge_EN0 at x118y-2
00  // 20 bottom_edge_EN1 at x118y-2
00  // 21 bottom_edge_EN2 at x118y-2
00  // 22 bottom_edge_EN3 at x118y-2
00  // 23 bottom_edge_EN4 at x118y-2
00  // 24 bottom_edge_EN5 at x118y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x118y0 SB_BIG plane 1
12  // 65 x118y0 SB_BIG plane 1
00  // 66 x118y0 SB_DRIVE plane 2,1
48  // 67 x118y0 SB_BIG plane 2
12  // 68 x118y0 SB_BIG plane 2
48  // 69 x118y0 SB_BIG plane 3
12  // 70 x118y0 SB_BIG plane 3
00  // 71 x118y0 SB_DRIVE plane 4,3
48  // 72 x118y0 SB_BIG plane 4
12  // 73 x118y0 SB_BIG plane 4
48  // 74 x118y0 SB_BIG plane 5
12  // 75 x118y0 SB_BIG plane 5
00  // 76 x118y0 SB_DRIVE plane 6,5
48  // 77 x118y0 SB_BIG plane 6
12  // 78 x118y0 SB_BIG plane 6
48  // 79 x118y0 SB_BIG plane 7
12  // 80 x118y0 SB_BIG plane 7
00  // 81 x118y0 SB_DRIVE plane 8,7
48  // 82 x118y0 SB_BIG plane 8
12  // 83 x118y0 SB_BIG plane 8
48  // 84 x118y0 SB_BIG plane 9
12  // 85 x118y0 SB_BIG plane 9
00  // 86 x118y0 SB_DRIVE plane 10,9
48  // 87 x118y0 SB_BIG plane 10
12  // 88 x118y0 SB_BIG plane 10
48  // 89 x118y0 SB_BIG plane 11
12  // 90 x118y0 SB_BIG plane 11
00  // 91 x118y0 SB_DRIVE plane 12,11
48  // 92 x118y0 SB_BIG plane 12
12  // 93 x118y0 SB_BIG plane 12
A8  // 94 x117y-1 SB_SML plane 1
82  // 95 x117y-1 SB_SML plane 2,1
2A  // 96 x117y-1 SB_SML plane 2
A8  // 97 x117y-1 SB_SML plane 3
82  // 98 x117y-1 SB_SML plane 4,3
2A  // 99 x117y-1 SB_SML plane 4
A8  // 100 x117y-1 SB_SML plane 5
82  // 101 x117y-1 SB_SML plane 6,5
2A  // 102 x117y-1 SB_SML plane 6
A8  // 103 x117y-1 SB_SML plane 7
82  // 104 x117y-1 SB_SML plane 8,7
2A  // 105 x117y-1 SB_SML plane 8
A8  // 106 x117y-1 SB_SML plane 9
82  // 107 x117y-1 SB_SML plane 10,9
2A  // 108 x117y-1 SB_SML plane 10
A8  // 109 x117y-1 SB_SML plane 11
82  // 110 x117y-1 SB_SML plane 12,11
2A  // 111 x117y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x119y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1E3F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
00 // y_sel: -1
DC // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1E47
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x119y-2
00  // 14 bottom_edge_EN1 at x119y-2
00  // 15 bottom_edge_EN2 at x119y-2
00  // 16 bottom_edge_EN3 at x119y-2
00  // 17 bottom_edge_EN4 at x119y-2
00  // 18 bottom_edge_EN5 at x119y-2
00  // 19 bottom_edge_EN0 at x120y-2
00  // 20 bottom_edge_EN1 at x120y-2
00  // 21 bottom_edge_EN2 at x120y-2
00  // 22 bottom_edge_EN3 at x120y-2
00  // 23 bottom_edge_EN4 at x120y-2
00  // 24 bottom_edge_EN5 at x120y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x119y-1 SB_BIG plane 1
12  // 65 x119y-1 SB_BIG plane 1
00  // 66 x119y-1 SB_DRIVE plane 2,1
48  // 67 x119y-1 SB_BIG plane 2
12  // 68 x119y-1 SB_BIG plane 2
48  // 69 x119y-1 SB_BIG plane 3
12  // 70 x119y-1 SB_BIG plane 3
00  // 71 x119y-1 SB_DRIVE plane 4,3
48  // 72 x119y-1 SB_BIG plane 4
12  // 73 x119y-1 SB_BIG plane 4
48  // 74 x119y-1 SB_BIG plane 5
12  // 75 x119y-1 SB_BIG plane 5
00  // 76 x119y-1 SB_DRIVE plane 6,5
48  // 77 x119y-1 SB_BIG plane 6
12  // 78 x119y-1 SB_BIG plane 6
48  // 79 x119y-1 SB_BIG plane 7
12  // 80 x119y-1 SB_BIG plane 7
00  // 81 x119y-1 SB_DRIVE plane 8,7
48  // 82 x119y-1 SB_BIG plane 8
12  // 83 x119y-1 SB_BIG plane 8
48  // 84 x119y-1 SB_BIG plane 9
12  // 85 x119y-1 SB_BIG plane 9
00  // 86 x119y-1 SB_DRIVE plane 10,9
48  // 87 x119y-1 SB_BIG plane 10
12  // 88 x119y-1 SB_BIG plane 10
48  // 89 x119y-1 SB_BIG plane 11
12  // 90 x119y-1 SB_BIG plane 11
00  // 91 x119y-1 SB_DRIVE plane 12,11
48  // 92 x119y-1 SB_BIG plane 12
12  // 93 x119y-1 SB_BIG plane 12
A8  // 94 x120y0 SB_SML plane 1
82  // 95 x120y0 SB_SML plane 2,1
2A  // 96 x120y0 SB_SML plane 2
A8  // 97 x120y0 SB_SML plane 3
82  // 98 x120y0 SB_SML plane 4,3
2A  // 99 x120y0 SB_SML plane 4
A8  // 100 x120y0 SB_SML plane 5
82  // 101 x120y0 SB_SML plane 6,5
2A  // 102 x120y0 SB_SML plane 6
A8  // 103 x120y0 SB_SML plane 7
82  // 104 x120y0 SB_SML plane 8,7
2A  // 105 x120y0 SB_SML plane 8
A8  // 106 x120y0 SB_SML plane 9
82  // 107 x120y0 SB_SML plane 10,9
2A  // 108 x120y0 SB_SML plane 10
A8  // 109 x120y0 SB_SML plane 11
82  // 110 x120y0 SB_SML plane 12,11
2A  // 111 x120y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x121y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1EBD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
00 // y_sel: -1
04 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1EC5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x121y-2
00  // 14 bottom_edge_EN1 at x121y-2
00  // 15 bottom_edge_EN2 at x121y-2
00  // 16 bottom_edge_EN3 at x121y-2
00  // 17 bottom_edge_EN4 at x121y-2
00  // 18 bottom_edge_EN5 at x121y-2
00  // 19 bottom_edge_EN0 at x122y-2
00  // 20 bottom_edge_EN1 at x122y-2
00  // 21 bottom_edge_EN2 at x122y-2
00  // 22 bottom_edge_EN3 at x122y-2
00  // 23 bottom_edge_EN4 at x122y-2
00  // 24 bottom_edge_EN5 at x122y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x122y0 SB_BIG plane 1
12  // 65 x122y0 SB_BIG plane 1
00  // 66 x122y0 SB_DRIVE plane 2,1
48  // 67 x122y0 SB_BIG plane 2
12  // 68 x122y0 SB_BIG plane 2
48  // 69 x122y0 SB_BIG plane 3
12  // 70 x122y0 SB_BIG plane 3
00  // 71 x122y0 SB_DRIVE plane 4,3
48  // 72 x122y0 SB_BIG plane 4
12  // 73 x122y0 SB_BIG plane 4
48  // 74 x122y0 SB_BIG plane 5
12  // 75 x122y0 SB_BIG plane 5
00  // 76 x122y0 SB_DRIVE plane 6,5
48  // 77 x122y0 SB_BIG plane 6
12  // 78 x122y0 SB_BIG plane 6
48  // 79 x122y0 SB_BIG plane 7
12  // 80 x122y0 SB_BIG plane 7
00  // 81 x122y0 SB_DRIVE plane 8,7
48  // 82 x122y0 SB_BIG plane 8
12  // 83 x122y0 SB_BIG plane 8
48  // 84 x122y0 SB_BIG plane 9
12  // 85 x122y0 SB_BIG plane 9
00  // 86 x122y0 SB_DRIVE plane 10,9
48  // 87 x122y0 SB_BIG plane 10
12  // 88 x122y0 SB_BIG plane 10
48  // 89 x122y0 SB_BIG plane 11
12  // 90 x122y0 SB_BIG plane 11
00  // 91 x122y0 SB_DRIVE plane 12,11
48  // 92 x122y0 SB_BIG plane 12
12  // 93 x122y0 SB_BIG plane 12
A8  // 94 x121y-1 SB_SML plane 1
82  // 95 x121y-1 SB_SML plane 2,1
2A  // 96 x121y-1 SB_SML plane 2
A8  // 97 x121y-1 SB_SML plane 3
82  // 98 x121y-1 SB_SML plane 4,3
2A  // 99 x121y-1 SB_SML plane 4
A8  // 100 x121y-1 SB_SML plane 5
82  // 101 x121y-1 SB_SML plane 6,5
2A  // 102 x121y-1 SB_SML plane 6
A8  // 103 x121y-1 SB_SML plane 7
82  // 104 x121y-1 SB_SML plane 8,7
2A  // 105 x121y-1 SB_SML plane 8
A8  // 106 x121y-1 SB_SML plane 9
82  // 107 x121y-1 SB_SML plane 10,9
2A  // 108 x121y-1 SB_SML plane 10
A8  // 109 x121y-1 SB_SML plane 11
82  // 110 x121y-1 SB_SML plane 12,11
2A  // 111 x121y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x123y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1F3B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
00 // y_sel: -1
6C // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1F43
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x123y-2
00  // 14 bottom_edge_EN1 at x123y-2
00  // 15 bottom_edge_EN2 at x123y-2
00  // 16 bottom_edge_EN3 at x123y-2
00  // 17 bottom_edge_EN4 at x123y-2
00  // 18 bottom_edge_EN5 at x123y-2
00  // 19 bottom_edge_EN0 at x124y-2
00  // 20 bottom_edge_EN1 at x124y-2
00  // 21 bottom_edge_EN2 at x124y-2
00  // 22 bottom_edge_EN3 at x124y-2
00  // 23 bottom_edge_EN4 at x124y-2
00  // 24 bottom_edge_EN5 at x124y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x123y-1 SB_BIG plane 1
12  // 65 x123y-1 SB_BIG plane 1
00  // 66 x123y-1 SB_DRIVE plane 2,1
48  // 67 x123y-1 SB_BIG plane 2
12  // 68 x123y-1 SB_BIG plane 2
48  // 69 x123y-1 SB_BIG plane 3
12  // 70 x123y-1 SB_BIG plane 3
00  // 71 x123y-1 SB_DRIVE plane 4,3
48  // 72 x123y-1 SB_BIG plane 4
12  // 73 x123y-1 SB_BIG plane 4
48  // 74 x123y-1 SB_BIG plane 5
12  // 75 x123y-1 SB_BIG plane 5
00  // 76 x123y-1 SB_DRIVE plane 6,5
48  // 77 x123y-1 SB_BIG plane 6
12  // 78 x123y-1 SB_BIG plane 6
48  // 79 x123y-1 SB_BIG plane 7
12  // 80 x123y-1 SB_BIG plane 7
00  // 81 x123y-1 SB_DRIVE plane 8,7
48  // 82 x123y-1 SB_BIG plane 8
12  // 83 x123y-1 SB_BIG plane 8
48  // 84 x123y-1 SB_BIG plane 9
12  // 85 x123y-1 SB_BIG plane 9
00  // 86 x123y-1 SB_DRIVE plane 10,9
48  // 87 x123y-1 SB_BIG plane 10
12  // 88 x123y-1 SB_BIG plane 10
48  // 89 x123y-1 SB_BIG plane 11
12  // 90 x123y-1 SB_BIG plane 11
00  // 91 x123y-1 SB_DRIVE plane 12,11
48  // 92 x123y-1 SB_BIG plane 12
12  // 93 x123y-1 SB_BIG plane 12
A8  // 94 x124y0 SB_SML plane 1
82  // 95 x124y0 SB_SML plane 2,1
2A  // 96 x124y0 SB_SML plane 2
A8  // 97 x124y0 SB_SML plane 3
82  // 98 x124y0 SB_SML plane 4,3
2A  // 99 x124y0 SB_SML plane 4
A8  // 100 x124y0 SB_SML plane 5
82  // 101 x124y0 SB_SML plane 6,5
2A  // 102 x124y0 SB_SML plane 6
A8  // 103 x124y0 SB_SML plane 7
82  // 104 x124y0 SB_SML plane 8,7
2A  // 105 x124y0 SB_SML plane 8
A8  // 106 x124y0 SB_SML plane 9
82  // 107 x124y0 SB_SML plane 10,9
2A  // 108 x124y0 SB_SML plane 10
A8  // 109 x124y0 SB_SML plane 11
82  // 110 x124y0 SB_SML plane 12,11
2A  // 111 x124y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x125y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1FB9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
00 // y_sel: -1
B4 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1FC1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x125y-2
00  // 14 bottom_edge_EN1 at x125y-2
00  // 15 bottom_edge_EN2 at x125y-2
00  // 16 bottom_edge_EN3 at x125y-2
00  // 17 bottom_edge_EN4 at x125y-2
00  // 18 bottom_edge_EN5 at x125y-2
00  // 19 bottom_edge_EN0 at x126y-2
00  // 20 bottom_edge_EN1 at x126y-2
00  // 21 bottom_edge_EN2 at x126y-2
00  // 22 bottom_edge_EN3 at x126y-2
00  // 23 bottom_edge_EN4 at x126y-2
00  // 24 bottom_edge_EN5 at x126y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x126y0 SB_BIG plane 1
12  // 65 x126y0 SB_BIG plane 1
00  // 66 x126y0 SB_DRIVE plane 2,1
48  // 67 x126y0 SB_BIG plane 2
12  // 68 x126y0 SB_BIG plane 2
48  // 69 x126y0 SB_BIG plane 3
12  // 70 x126y0 SB_BIG plane 3
00  // 71 x126y0 SB_DRIVE plane 4,3
48  // 72 x126y0 SB_BIG plane 4
12  // 73 x126y0 SB_BIG plane 4
48  // 74 x126y0 SB_BIG plane 5
12  // 75 x126y0 SB_BIG plane 5
00  // 76 x126y0 SB_DRIVE plane 6,5
48  // 77 x126y0 SB_BIG plane 6
12  // 78 x126y0 SB_BIG plane 6
48  // 79 x126y0 SB_BIG plane 7
12  // 80 x126y0 SB_BIG plane 7
00  // 81 x126y0 SB_DRIVE plane 8,7
48  // 82 x126y0 SB_BIG plane 8
12  // 83 x126y0 SB_BIG plane 8
48  // 84 x126y0 SB_BIG plane 9
12  // 85 x126y0 SB_BIG plane 9
00  // 86 x126y0 SB_DRIVE plane 10,9
48  // 87 x126y0 SB_BIG plane 10
12  // 88 x126y0 SB_BIG plane 10
48  // 89 x126y0 SB_BIG plane 11
12  // 90 x126y0 SB_BIG plane 11
00  // 91 x126y0 SB_DRIVE plane 12,11
48  // 92 x126y0 SB_BIG plane 12
12  // 93 x126y0 SB_BIG plane 12
A8  // 94 x125y-1 SB_SML plane 1
82  // 95 x125y-1 SB_SML plane 2,1
2A  // 96 x125y-1 SB_SML plane 2
A8  // 97 x125y-1 SB_SML plane 3
82  // 98 x125y-1 SB_SML plane 4,3
2A  // 99 x125y-1 SB_SML plane 4
A8  // 100 x125y-1 SB_SML plane 5
82  // 101 x125y-1 SB_SML plane 6,5
2A  // 102 x125y-1 SB_SML plane 6
A8  // 103 x125y-1 SB_SML plane 7
82  // 104 x125y-1 SB_SML plane 8,7
2A  // 105 x125y-1 SB_SML plane 8
A8  // 106 x125y-1 SB_SML plane 9
82  // 107 x125y-1 SB_SML plane 10,9
2A  // 108 x125y-1 SB_SML plane 10
A8  // 109 x125y-1 SB_SML plane 11
82  // 110 x125y-1 SB_SML plane 12,11
2A  // 111 x125y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x127y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2037     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
00 // y_sel: -1
B8 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 203F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x127y-2
00  // 14 bottom_edge_EN1 at x127y-2
00  // 15 bottom_edge_EN2 at x127y-2
00  // 16 bottom_edge_EN3 at x127y-2
00  // 17 bottom_edge_EN4 at x127y-2
00  // 18 bottom_edge_EN5 at x127y-2
00  // 19 bottom_edge_EN0 at x128y-2
00  // 20 bottom_edge_EN1 at x128y-2
00  // 21 bottom_edge_EN2 at x128y-2
00  // 22 bottom_edge_EN3 at x128y-2
00  // 23 bottom_edge_EN4 at x128y-2
00  // 24 bottom_edge_EN5 at x128y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x127y-1 SB_BIG plane 1
12  // 65 x127y-1 SB_BIG plane 1
00  // 66 x127y-1 SB_DRIVE plane 2,1
48  // 67 x127y-1 SB_BIG plane 2
12  // 68 x127y-1 SB_BIG plane 2
48  // 69 x127y-1 SB_BIG plane 3
12  // 70 x127y-1 SB_BIG plane 3
00  // 71 x127y-1 SB_DRIVE plane 4,3
48  // 72 x127y-1 SB_BIG plane 4
12  // 73 x127y-1 SB_BIG plane 4
48  // 74 x127y-1 SB_BIG plane 5
12  // 75 x127y-1 SB_BIG plane 5
00  // 76 x127y-1 SB_DRIVE plane 6,5
48  // 77 x127y-1 SB_BIG plane 6
12  // 78 x127y-1 SB_BIG plane 6
48  // 79 x127y-1 SB_BIG plane 7
12  // 80 x127y-1 SB_BIG plane 7
00  // 81 x127y-1 SB_DRIVE plane 8,7
48  // 82 x127y-1 SB_BIG plane 8
12  // 83 x127y-1 SB_BIG plane 8
48  // 84 x127y-1 SB_BIG plane 9
12  // 85 x127y-1 SB_BIG plane 9
00  // 86 x127y-1 SB_DRIVE plane 10,9
48  // 87 x127y-1 SB_BIG plane 10
12  // 88 x127y-1 SB_BIG plane 10
48  // 89 x127y-1 SB_BIG plane 11
12  // 90 x127y-1 SB_BIG plane 11
00  // 91 x127y-1 SB_DRIVE plane 12,11
48  // 92 x127y-1 SB_BIG plane 12
12  // 93 x127y-1 SB_BIG plane 12
A8  // 94 x128y0 SB_SML plane 1
82  // 95 x128y0 SB_SML plane 2,1
2A  // 96 x128y0 SB_SML plane 2
A8  // 97 x128y0 SB_SML plane 3
82  // 98 x128y0 SB_SML plane 4,3
2A  // 99 x128y0 SB_SML plane 4
A8  // 100 x128y0 SB_SML plane 5
82  // 101 x128y0 SB_SML plane 6,5
2A  // 102 x128y0 SB_SML plane 6
A8  // 103 x128y0 SB_SML plane 7
82  // 104 x128y0 SB_SML plane 8,7
2A  // 105 x128y0 SB_SML plane 8
A8  // 106 x128y0 SB_SML plane 9
82  // 107 x128y0 SB_SML plane 10,9
2A  // 108 x128y0 SB_SML plane 10
A8  // 109 x128y0 SB_SML plane 11
82  // 110 x128y0 SB_SML plane 12,11
2A  // 111 x128y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x129y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 20B5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
00 // y_sel: -1
60 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 20BD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x129y-2
00  // 14 bottom_edge_EN1 at x129y-2
00  // 15 bottom_edge_EN2 at x129y-2
00  // 16 bottom_edge_EN3 at x129y-2
00  // 17 bottom_edge_EN4 at x129y-2
00  // 18 bottom_edge_EN5 at x129y-2
00  // 19 bottom_edge_EN0 at x130y-2
00  // 20 bottom_edge_EN1 at x130y-2
00  // 21 bottom_edge_EN2 at x130y-2
00  // 22 bottom_edge_EN3 at x130y-2
00  // 23 bottom_edge_EN4 at x130y-2
00  // 24 bottom_edge_EN5 at x130y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x130y0 SB_BIG plane 1
12  // 65 x130y0 SB_BIG plane 1
00  // 66 x130y0 SB_DRIVE plane 2,1
48  // 67 x130y0 SB_BIG plane 2
12  // 68 x130y0 SB_BIG plane 2
48  // 69 x130y0 SB_BIG plane 3
12  // 70 x130y0 SB_BIG plane 3
00  // 71 x130y0 SB_DRIVE plane 4,3
48  // 72 x130y0 SB_BIG plane 4
12  // 73 x130y0 SB_BIG plane 4
48  // 74 x130y0 SB_BIG plane 5
12  // 75 x130y0 SB_BIG plane 5
00  // 76 x130y0 SB_DRIVE plane 6,5
48  // 77 x130y0 SB_BIG plane 6
12  // 78 x130y0 SB_BIG plane 6
48  // 79 x130y0 SB_BIG plane 7
12  // 80 x130y0 SB_BIG plane 7
00  // 81 x130y0 SB_DRIVE plane 8,7
48  // 82 x130y0 SB_BIG plane 8
12  // 83 x130y0 SB_BIG plane 8
48  // 84 x130y0 SB_BIG plane 9
12  // 85 x130y0 SB_BIG plane 9
00  // 86 x130y0 SB_DRIVE plane 10,9
48  // 87 x130y0 SB_BIG plane 10
12  // 88 x130y0 SB_BIG plane 10
48  // 89 x130y0 SB_BIG plane 11
12  // 90 x130y0 SB_BIG plane 11
00  // 91 x130y0 SB_DRIVE plane 12,11
48  // 92 x130y0 SB_BIG plane 12
12  // 93 x130y0 SB_BIG plane 12
A8  // 94 x129y-1 SB_SML plane 1
82  // 95 x129y-1 SB_SML plane 2,1
2A  // 96 x129y-1 SB_SML plane 2
A8  // 97 x129y-1 SB_SML plane 3
82  // 98 x129y-1 SB_SML plane 4,3
2A  // 99 x129y-1 SB_SML plane 4
A8  // 100 x129y-1 SB_SML plane 5
82  // 101 x129y-1 SB_SML plane 6,5
2A  // 102 x129y-1 SB_SML plane 6
A8  // 103 x129y-1 SB_SML plane 7
82  // 104 x129y-1 SB_SML plane 8,7
2A  // 105 x129y-1 SB_SML plane 8
A8  // 106 x129y-1 SB_SML plane 9
82  // 107 x129y-1 SB_SML plane 10,9
2A  // 108 x129y-1 SB_SML plane 10
A8  // 109 x129y-1 SB_SML plane 11
82  // 110 x129y-1 SB_SML plane 12,11
2A  // 111 x129y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x131y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2133     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
00 // y_sel: -1
08 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 213B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x131y-2
00  // 14 bottom_edge_EN1 at x131y-2
00  // 15 bottom_edge_EN2 at x131y-2
00  // 16 bottom_edge_EN3 at x131y-2
00  // 17 bottom_edge_EN4 at x131y-2
00  // 18 bottom_edge_EN5 at x131y-2
00  // 19 bottom_edge_EN0 at x132y-2
00  // 20 bottom_edge_EN1 at x132y-2
00  // 21 bottom_edge_EN2 at x132y-2
00  // 22 bottom_edge_EN3 at x132y-2
00  // 23 bottom_edge_EN4 at x132y-2
00  // 24 bottom_edge_EN5 at x132y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x131y-1 SB_BIG plane 1
12  // 65 x131y-1 SB_BIG plane 1
00  // 66 x131y-1 SB_DRIVE plane 2,1
48  // 67 x131y-1 SB_BIG plane 2
12  // 68 x131y-1 SB_BIG plane 2
48  // 69 x131y-1 SB_BIG plane 3
12  // 70 x131y-1 SB_BIG plane 3
00  // 71 x131y-1 SB_DRIVE plane 4,3
48  // 72 x131y-1 SB_BIG plane 4
12  // 73 x131y-1 SB_BIG plane 4
48  // 74 x131y-1 SB_BIG plane 5
12  // 75 x131y-1 SB_BIG plane 5
00  // 76 x131y-1 SB_DRIVE plane 6,5
48  // 77 x131y-1 SB_BIG plane 6
12  // 78 x131y-1 SB_BIG plane 6
48  // 79 x131y-1 SB_BIG plane 7
12  // 80 x131y-1 SB_BIG plane 7
00  // 81 x131y-1 SB_DRIVE plane 8,7
48  // 82 x131y-1 SB_BIG plane 8
12  // 83 x131y-1 SB_BIG plane 8
48  // 84 x131y-1 SB_BIG plane 9
12  // 85 x131y-1 SB_BIG plane 9
00  // 86 x131y-1 SB_DRIVE plane 10,9
48  // 87 x131y-1 SB_BIG plane 10
12  // 88 x131y-1 SB_BIG plane 10
48  // 89 x131y-1 SB_BIG plane 11
12  // 90 x131y-1 SB_BIG plane 11
00  // 91 x131y-1 SB_DRIVE plane 12,11
48  // 92 x131y-1 SB_BIG plane 12
12  // 93 x131y-1 SB_BIG plane 12
A8  // 94 x132y0 SB_SML plane 1
82  // 95 x132y0 SB_SML plane 2,1
2A  // 96 x132y0 SB_SML plane 2
A8  // 97 x132y0 SB_SML plane 3
82  // 98 x132y0 SB_SML plane 4,3
2A  // 99 x132y0 SB_SML plane 4
A8  // 100 x132y0 SB_SML plane 5
82  // 101 x132y0 SB_SML plane 6,5
2A  // 102 x132y0 SB_SML plane 6
A8  // 103 x132y0 SB_SML plane 7
82  // 104 x132y0 SB_SML plane 8,7
2A  // 105 x132y0 SB_SML plane 8
A8  // 106 x132y0 SB_SML plane 9
82  // 107 x132y0 SB_SML plane 10,9
2A  // 108 x132y0 SB_SML plane 10
A8  // 109 x132y0 SB_SML plane 11
82  // 110 x132y0 SB_SML plane 12,11
2A  // 111 x132y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x133y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 21B1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
00 // y_sel: -1
D0 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 21B9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x133y-2
00  // 14 bottom_edge_EN1 at x133y-2
00  // 15 bottom_edge_EN2 at x133y-2
00  // 16 bottom_edge_EN3 at x133y-2
00  // 17 bottom_edge_EN4 at x133y-2
00  // 18 bottom_edge_EN5 at x133y-2
00  // 19 bottom_edge_EN0 at x134y-2
00  // 20 bottom_edge_EN1 at x134y-2
00  // 21 bottom_edge_EN2 at x134y-2
00  // 22 bottom_edge_EN3 at x134y-2
00  // 23 bottom_edge_EN4 at x134y-2
00  // 24 bottom_edge_EN5 at x134y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x134y0 SB_BIG plane 1
12  // 65 x134y0 SB_BIG plane 1
00  // 66 x134y0 SB_DRIVE plane 2,1
48  // 67 x134y0 SB_BIG plane 2
12  // 68 x134y0 SB_BIG plane 2
48  // 69 x134y0 SB_BIG plane 3
12  // 70 x134y0 SB_BIG plane 3
00  // 71 x134y0 SB_DRIVE plane 4,3
48  // 72 x134y0 SB_BIG plane 4
12  // 73 x134y0 SB_BIG plane 4
48  // 74 x134y0 SB_BIG plane 5
12  // 75 x134y0 SB_BIG plane 5
00  // 76 x134y0 SB_DRIVE plane 6,5
48  // 77 x134y0 SB_BIG plane 6
12  // 78 x134y0 SB_BIG plane 6
48  // 79 x134y0 SB_BIG plane 7
12  // 80 x134y0 SB_BIG plane 7
00  // 81 x134y0 SB_DRIVE plane 8,7
48  // 82 x134y0 SB_BIG plane 8
12  // 83 x134y0 SB_BIG plane 8
48  // 84 x134y0 SB_BIG plane 9
12  // 85 x134y0 SB_BIG plane 9
00  // 86 x134y0 SB_DRIVE plane 10,9
48  // 87 x134y0 SB_BIG plane 10
12  // 88 x134y0 SB_BIG plane 10
48  // 89 x134y0 SB_BIG plane 11
12  // 90 x134y0 SB_BIG plane 11
00  // 91 x134y0 SB_DRIVE plane 12,11
48  // 92 x134y0 SB_BIG plane 12
12  // 93 x134y0 SB_BIG plane 12
A8  // 94 x133y-1 SB_SML plane 1
82  // 95 x133y-1 SB_SML plane 2,1
2A  // 96 x133y-1 SB_SML plane 2
A8  // 97 x133y-1 SB_SML plane 3
82  // 98 x133y-1 SB_SML plane 4,3
2A  // 99 x133y-1 SB_SML plane 4
A8  // 100 x133y-1 SB_SML plane 5
82  // 101 x133y-1 SB_SML plane 6,5
2A  // 102 x133y-1 SB_SML plane 6
A8  // 103 x133y-1 SB_SML plane 7
82  // 104 x133y-1 SB_SML plane 8,7
2A  // 105 x133y-1 SB_SML plane 8
A8  // 106 x133y-1 SB_SML plane 9
82  // 107 x133y-1 SB_SML plane 10,9
2A  // 108 x133y-1 SB_SML plane 10
A8  // 109 x133y-1 SB_SML plane 11
82  // 110 x133y-1 SB_SML plane 12,11
2A  // 111 x133y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x135y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 222F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
00 // y_sel: -1
D8 // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2237
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x135y-2
00  // 14 bottom_edge_EN1 at x135y-2
00  // 15 bottom_edge_EN2 at x135y-2
00  // 16 bottom_edge_EN3 at x135y-2
00  // 17 bottom_edge_EN4 at x135y-2
00  // 18 bottom_edge_EN5 at x135y-2
00  // 19 bottom_edge_EN0 at x136y-2
00  // 20 bottom_edge_EN1 at x136y-2
00  // 21 bottom_edge_EN2 at x136y-2
00  // 22 bottom_edge_EN3 at x136y-2
00  // 23 bottom_edge_EN4 at x136y-2
00  // 24 bottom_edge_EN5 at x136y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x135y-1 SB_BIG plane 1
12  // 65 x135y-1 SB_BIG plane 1
00  // 66 x135y-1 SB_DRIVE plane 2,1
48  // 67 x135y-1 SB_BIG plane 2
12  // 68 x135y-1 SB_BIG plane 2
48  // 69 x135y-1 SB_BIG plane 3
12  // 70 x135y-1 SB_BIG plane 3
00  // 71 x135y-1 SB_DRIVE plane 4,3
48  // 72 x135y-1 SB_BIG plane 4
12  // 73 x135y-1 SB_BIG plane 4
48  // 74 x135y-1 SB_BIG plane 5
12  // 75 x135y-1 SB_BIG plane 5
00  // 76 x135y-1 SB_DRIVE plane 6,5
48  // 77 x135y-1 SB_BIG plane 6
12  // 78 x135y-1 SB_BIG plane 6
48  // 79 x135y-1 SB_BIG plane 7
12  // 80 x135y-1 SB_BIG plane 7
00  // 81 x135y-1 SB_DRIVE plane 8,7
48  // 82 x135y-1 SB_BIG plane 8
12  // 83 x135y-1 SB_BIG plane 8
48  // 84 x135y-1 SB_BIG plane 9
12  // 85 x135y-1 SB_BIG plane 9
00  // 86 x135y-1 SB_DRIVE plane 10,9
48  // 87 x135y-1 SB_BIG plane 10
12  // 88 x135y-1 SB_BIG plane 10
48  // 89 x135y-1 SB_BIG plane 11
12  // 90 x135y-1 SB_BIG plane 11
00  // 91 x135y-1 SB_DRIVE plane 12,11
48  // 92 x135y-1 SB_BIG plane 12
12  // 93 x135y-1 SB_BIG plane 12
A8  // 94 x136y0 SB_SML plane 1
82  // 95 x136y0 SB_SML plane 2,1
2A  // 96 x136y0 SB_SML plane 2
A8  // 97 x136y0 SB_SML plane 3
82  // 98 x136y0 SB_SML plane 4,3
2A  // 99 x136y0 SB_SML plane 4
A8  // 100 x136y0 SB_SML plane 5
82  // 101 x136y0 SB_SML plane 6,5
2A  // 102 x136y0 SB_SML plane 6
A8  // 103 x136y0 SB_SML plane 7
82  // 104 x136y0 SB_SML plane 8,7
2A  // 105 x136y0 SB_SML plane 8
A8  // 106 x136y0 SB_SML plane 9
82  // 107 x136y0 SB_SML plane 10,9
2A  // 108 x136y0 SB_SML plane 10
A8  // 109 x136y0 SB_SML plane 11
82  // 110 x136y0 SB_SML plane 12,11
2A  // 111 x136y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x137y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 22AD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
00 // y_sel: -1
00 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 22B5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x137y-2
00  // 14 bottom_edge_EN1 at x137y-2
00  // 15 bottom_edge_EN2 at x137y-2
00  // 16 bottom_edge_EN3 at x137y-2
00  // 17 bottom_edge_EN4 at x137y-2
00  // 18 bottom_edge_EN5 at x137y-2
00  // 19 bottom_edge_EN0 at x138y-2
00  // 20 bottom_edge_EN1 at x138y-2
00  // 21 bottom_edge_EN2 at x138y-2
00  // 22 bottom_edge_EN3 at x138y-2
00  // 23 bottom_edge_EN4 at x138y-2
00  // 24 bottom_edge_EN5 at x138y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x138y0 SB_BIG plane 1
12  // 65 x138y0 SB_BIG plane 1
00  // 66 x138y0 SB_DRIVE plane 2,1
48  // 67 x138y0 SB_BIG plane 2
12  // 68 x138y0 SB_BIG plane 2
48  // 69 x138y0 SB_BIG plane 3
12  // 70 x138y0 SB_BIG plane 3
00  // 71 x138y0 SB_DRIVE plane 4,3
48  // 72 x138y0 SB_BIG plane 4
12  // 73 x138y0 SB_BIG plane 4
48  // 74 x138y0 SB_BIG plane 5
12  // 75 x138y0 SB_BIG plane 5
00  // 76 x138y0 SB_DRIVE plane 6,5
48  // 77 x138y0 SB_BIG plane 6
12  // 78 x138y0 SB_BIG plane 6
48  // 79 x138y0 SB_BIG plane 7
12  // 80 x138y0 SB_BIG plane 7
00  // 81 x138y0 SB_DRIVE plane 8,7
48  // 82 x138y0 SB_BIG plane 8
12  // 83 x138y0 SB_BIG plane 8
48  // 84 x138y0 SB_BIG plane 9
12  // 85 x138y0 SB_BIG plane 9
00  // 86 x138y0 SB_DRIVE plane 10,9
48  // 87 x138y0 SB_BIG plane 10
12  // 88 x138y0 SB_BIG plane 10
48  // 89 x138y0 SB_BIG plane 11
12  // 90 x138y0 SB_BIG plane 11
00  // 91 x138y0 SB_DRIVE plane 12,11
48  // 92 x138y0 SB_BIG plane 12
12  // 93 x138y0 SB_BIG plane 12
A8  // 94 x137y-1 SB_SML plane 1
82  // 95 x137y-1 SB_SML plane 2,1
2A  // 96 x137y-1 SB_SML plane 2
A8  // 97 x137y-1 SB_SML plane 3
82  // 98 x137y-1 SB_SML plane 4,3
2A  // 99 x137y-1 SB_SML plane 4
A8  // 100 x137y-1 SB_SML plane 5
82  // 101 x137y-1 SB_SML plane 6,5
2A  // 102 x137y-1 SB_SML plane 6
A8  // 103 x137y-1 SB_SML plane 7
82  // 104 x137y-1 SB_SML plane 8,7
2A  // 105 x137y-1 SB_SML plane 8
A8  // 106 x137y-1 SB_SML plane 9
82  // 107 x137y-1 SB_SML plane 10,9
2A  // 108 x137y-1 SB_SML plane 10
A8  // 109 x137y-1 SB_SML plane 11
82  // 110 x137y-1 SB_SML plane 12,11
2A  // 111 x137y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x139y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 232B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
00 // y_sel: -1
68 // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2333
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x139y-2
00  // 14 bottom_edge_EN1 at x139y-2
00  // 15 bottom_edge_EN2 at x139y-2
00  // 16 bottom_edge_EN3 at x139y-2
00  // 17 bottom_edge_EN4 at x139y-2
00  // 18 bottom_edge_EN5 at x139y-2
00  // 19 bottom_edge_EN0 at x140y-2
00  // 20 bottom_edge_EN1 at x140y-2
00  // 21 bottom_edge_EN2 at x140y-2
00  // 22 bottom_edge_EN3 at x140y-2
00  // 23 bottom_edge_EN4 at x140y-2
00  // 24 bottom_edge_EN5 at x140y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x139y-1 SB_BIG plane 1
12  // 65 x139y-1 SB_BIG plane 1
00  // 66 x139y-1 SB_DRIVE plane 2,1
48  // 67 x139y-1 SB_BIG plane 2
12  // 68 x139y-1 SB_BIG plane 2
48  // 69 x139y-1 SB_BIG plane 3
12  // 70 x139y-1 SB_BIG plane 3
00  // 71 x139y-1 SB_DRIVE plane 4,3
48  // 72 x139y-1 SB_BIG plane 4
12  // 73 x139y-1 SB_BIG plane 4
48  // 74 x139y-1 SB_BIG plane 5
12  // 75 x139y-1 SB_BIG plane 5
00  // 76 x139y-1 SB_DRIVE plane 6,5
48  // 77 x139y-1 SB_BIG plane 6
12  // 78 x139y-1 SB_BIG plane 6
48  // 79 x139y-1 SB_BIG plane 7
12  // 80 x139y-1 SB_BIG plane 7
00  // 81 x139y-1 SB_DRIVE plane 8,7
48  // 82 x139y-1 SB_BIG plane 8
12  // 83 x139y-1 SB_BIG plane 8
48  // 84 x139y-1 SB_BIG plane 9
12  // 85 x139y-1 SB_BIG plane 9
00  // 86 x139y-1 SB_DRIVE plane 10,9
48  // 87 x139y-1 SB_BIG plane 10
12  // 88 x139y-1 SB_BIG plane 10
48  // 89 x139y-1 SB_BIG plane 11
12  // 90 x139y-1 SB_BIG plane 11
00  // 91 x139y-1 SB_DRIVE plane 12,11
48  // 92 x139y-1 SB_BIG plane 12
12  // 93 x139y-1 SB_BIG plane 12
A8  // 94 x140y0 SB_SML plane 1
82  // 95 x140y0 SB_SML plane 2,1
2A  // 96 x140y0 SB_SML plane 2
A8  // 97 x140y0 SB_SML plane 3
82  // 98 x140y0 SB_SML plane 4,3
2A  // 99 x140y0 SB_SML plane 4
A8  // 100 x140y0 SB_SML plane 5
82  // 101 x140y0 SB_SML plane 6,5
2A  // 102 x140y0 SB_SML plane 6
A8  // 103 x140y0 SB_SML plane 7
82  // 104 x140y0 SB_SML plane 8,7
2A  // 105 x140y0 SB_SML plane 8
A8  // 106 x140y0 SB_SML plane 9
82  // 107 x140y0 SB_SML plane 10,9
2A  // 108 x140y0 SB_SML plane 10
A8  // 109 x140y0 SB_SML plane 11
82  // 110 x140y0 SB_SML plane 12,11
2A  // 111 x140y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x141y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 23A9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
00 // y_sel: -1
B0 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 23B1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x141y-2
00  // 14 bottom_edge_EN1 at x141y-2
00  // 15 bottom_edge_EN2 at x141y-2
00  // 16 bottom_edge_EN3 at x141y-2
00  // 17 bottom_edge_EN4 at x141y-2
00  // 18 bottom_edge_EN5 at x141y-2
00  // 19 bottom_edge_EN0 at x142y-2
00  // 20 bottom_edge_EN1 at x142y-2
00  // 21 bottom_edge_EN2 at x142y-2
00  // 22 bottom_edge_EN3 at x142y-2
00  // 23 bottom_edge_EN4 at x142y-2
00  // 24 bottom_edge_EN5 at x142y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x142y0 SB_BIG plane 1
12  // 65 x142y0 SB_BIG plane 1
00  // 66 x142y0 SB_DRIVE plane 2,1
48  // 67 x142y0 SB_BIG plane 2
12  // 68 x142y0 SB_BIG plane 2
48  // 69 x142y0 SB_BIG plane 3
12  // 70 x142y0 SB_BIG plane 3
00  // 71 x142y0 SB_DRIVE plane 4,3
48  // 72 x142y0 SB_BIG plane 4
12  // 73 x142y0 SB_BIG plane 4
48  // 74 x142y0 SB_BIG plane 5
12  // 75 x142y0 SB_BIG plane 5
00  // 76 x142y0 SB_DRIVE plane 6,5
48  // 77 x142y0 SB_BIG plane 6
12  // 78 x142y0 SB_BIG plane 6
48  // 79 x142y0 SB_BIG plane 7
12  // 80 x142y0 SB_BIG plane 7
00  // 81 x142y0 SB_DRIVE plane 8,7
48  // 82 x142y0 SB_BIG plane 8
12  // 83 x142y0 SB_BIG plane 8
48  // 84 x142y0 SB_BIG plane 9
12  // 85 x142y0 SB_BIG plane 9
00  // 86 x142y0 SB_DRIVE plane 10,9
48  // 87 x142y0 SB_BIG plane 10
12  // 88 x142y0 SB_BIG plane 10
48  // 89 x142y0 SB_BIG plane 11
12  // 90 x142y0 SB_BIG plane 11
00  // 91 x142y0 SB_DRIVE plane 12,11
48  // 92 x142y0 SB_BIG plane 12
12  // 93 x142y0 SB_BIG plane 12
A8  // 94 x141y-1 SB_SML plane 1
82  // 95 x141y-1 SB_SML plane 2,1
2A  // 96 x141y-1 SB_SML plane 2
A8  // 97 x141y-1 SB_SML plane 3
82  // 98 x141y-1 SB_SML plane 4,3
2A  // 99 x141y-1 SB_SML plane 4
A8  // 100 x141y-1 SB_SML plane 5
82  // 101 x141y-1 SB_SML plane 6,5
2A  // 102 x141y-1 SB_SML plane 6
A8  // 103 x141y-1 SB_SML plane 7
82  // 104 x141y-1 SB_SML plane 8,7
2A  // 105 x141y-1 SB_SML plane 8
A8  // 106 x141y-1 SB_SML plane 9
82  // 107 x141y-1 SB_SML plane 10,9
2A  // 108 x141y-1 SB_SML plane 10
A8  // 109 x141y-1 SB_SML plane 11
82  // 110 x141y-1 SB_SML plane 12,11
2A  // 111 x141y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x143y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2427     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
00 // y_sel: -1
78 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 242F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x143y-2
00  // 14 bottom_edge_EN1 at x143y-2
00  // 15 bottom_edge_EN2 at x143y-2
00  // 16 bottom_edge_EN3 at x143y-2
00  // 17 bottom_edge_EN4 at x143y-2
00  // 18 bottom_edge_EN5 at x143y-2
00  // 19 bottom_edge_EN0 at x144y-2
00  // 20 bottom_edge_EN1 at x144y-2
00  // 21 bottom_edge_EN2 at x144y-2
00  // 22 bottom_edge_EN3 at x144y-2
00  // 23 bottom_edge_EN4 at x144y-2
00  // 24 bottom_edge_EN5 at x144y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x143y-1 SB_BIG plane 1
12  // 65 x143y-1 SB_BIG plane 1
00  // 66 x143y-1 SB_DRIVE plane 2,1
48  // 67 x143y-1 SB_BIG plane 2
12  // 68 x143y-1 SB_BIG plane 2
48  // 69 x143y-1 SB_BIG plane 3
12  // 70 x143y-1 SB_BIG plane 3
00  // 71 x143y-1 SB_DRIVE plane 4,3
48  // 72 x143y-1 SB_BIG plane 4
12  // 73 x143y-1 SB_BIG plane 4
48  // 74 x143y-1 SB_BIG plane 5
12  // 75 x143y-1 SB_BIG plane 5
00  // 76 x143y-1 SB_DRIVE plane 6,5
48  // 77 x143y-1 SB_BIG plane 6
12  // 78 x143y-1 SB_BIG plane 6
48  // 79 x143y-1 SB_BIG plane 7
12  // 80 x143y-1 SB_BIG plane 7
00  // 81 x143y-1 SB_DRIVE plane 8,7
48  // 82 x143y-1 SB_BIG plane 8
12  // 83 x143y-1 SB_BIG plane 8
48  // 84 x143y-1 SB_BIG plane 9
12  // 85 x143y-1 SB_BIG plane 9
00  // 86 x143y-1 SB_DRIVE plane 10,9
48  // 87 x143y-1 SB_BIG plane 10
12  // 88 x143y-1 SB_BIG plane 10
48  // 89 x143y-1 SB_BIG plane 11
12  // 90 x143y-1 SB_BIG plane 11
00  // 91 x143y-1 SB_DRIVE plane 12,11
48  // 92 x143y-1 SB_BIG plane 12
12  // 93 x143y-1 SB_BIG plane 12
A8  // 94 x144y0 SB_SML plane 1
82  // 95 x144y0 SB_SML plane 2,1
2A  // 96 x144y0 SB_SML plane 2
A8  // 97 x144y0 SB_SML plane 3
82  // 98 x144y0 SB_SML plane 4,3
2A  // 99 x144y0 SB_SML plane 4
A8  // 100 x144y0 SB_SML plane 5
82  // 101 x144y0 SB_SML plane 6,5
2A  // 102 x144y0 SB_SML plane 6
A8  // 103 x144y0 SB_SML plane 7
82  // 104 x144y0 SB_SML plane 8,7
2A  // 105 x144y0 SB_SML plane 8
A8  // 106 x144y0 SB_SML plane 9
82  // 107 x144y0 SB_SML plane 10,9
2A  // 108 x144y0 SB_SML plane 10
A8  // 109 x144y0 SB_SML plane 11
82  // 110 x144y0 SB_SML plane 12,11
2A  // 111 x144y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x145y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 24A5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
00 // y_sel: -1
A0 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 24AD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x145y-2
00  // 14 bottom_edge_EN1 at x145y-2
00  // 15 bottom_edge_EN2 at x145y-2
00  // 16 bottom_edge_EN3 at x145y-2
00  // 17 bottom_edge_EN4 at x145y-2
00  // 18 bottom_edge_EN5 at x145y-2
00  // 19 bottom_edge_EN0 at x146y-2
00  // 20 bottom_edge_EN1 at x146y-2
00  // 21 bottom_edge_EN2 at x146y-2
00  // 22 bottom_edge_EN3 at x146y-2
00  // 23 bottom_edge_EN4 at x146y-2
00  // 24 bottom_edge_EN5 at x146y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x146y0 SB_BIG plane 1
12  // 65 x146y0 SB_BIG plane 1
00  // 66 x146y0 SB_DRIVE plane 2,1
48  // 67 x146y0 SB_BIG plane 2
12  // 68 x146y0 SB_BIG plane 2
48  // 69 x146y0 SB_BIG plane 3
12  // 70 x146y0 SB_BIG plane 3
00  // 71 x146y0 SB_DRIVE plane 4,3
48  // 72 x146y0 SB_BIG plane 4
12  // 73 x146y0 SB_BIG plane 4
48  // 74 x146y0 SB_BIG plane 5
12  // 75 x146y0 SB_BIG plane 5
00  // 76 x146y0 SB_DRIVE plane 6,5
48  // 77 x146y0 SB_BIG plane 6
12  // 78 x146y0 SB_BIG plane 6
48  // 79 x146y0 SB_BIG plane 7
12  // 80 x146y0 SB_BIG plane 7
00  // 81 x146y0 SB_DRIVE plane 8,7
48  // 82 x146y0 SB_BIG plane 8
12  // 83 x146y0 SB_BIG plane 8
48  // 84 x146y0 SB_BIG plane 9
12  // 85 x146y0 SB_BIG plane 9
00  // 86 x146y0 SB_DRIVE plane 10,9
48  // 87 x146y0 SB_BIG plane 10
12  // 88 x146y0 SB_BIG plane 10
48  // 89 x146y0 SB_BIG plane 11
12  // 90 x146y0 SB_BIG plane 11
00  // 91 x146y0 SB_DRIVE plane 12,11
48  // 92 x146y0 SB_BIG plane 12
12  // 93 x146y0 SB_BIG plane 12
A8  // 94 x145y-1 SB_SML plane 1
82  // 95 x145y-1 SB_SML plane 2,1
2A  // 96 x145y-1 SB_SML plane 2
A8  // 97 x145y-1 SB_SML plane 3
82  // 98 x145y-1 SB_SML plane 4,3
2A  // 99 x145y-1 SB_SML plane 4
A8  // 100 x145y-1 SB_SML plane 5
82  // 101 x145y-1 SB_SML plane 6,5
2A  // 102 x145y-1 SB_SML plane 6
A8  // 103 x145y-1 SB_SML plane 7
82  // 104 x145y-1 SB_SML plane 8,7
2A  // 105 x145y-1 SB_SML plane 8
A8  // 106 x145y-1 SB_SML plane 9
82  // 107 x145y-1 SB_SML plane 10,9
2A  // 108 x145y-1 SB_SML plane 10
A8  // 109 x145y-1 SB_SML plane 11
82  // 110 x145y-1 SB_SML plane 12,11
2A  // 111 x145y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x147y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2523     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4A // x_sel: 147
00 // y_sel: -1
C8 // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 252B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x147y-2
00  // 14 bottom_edge_EN1 at x147y-2
00  // 15 bottom_edge_EN2 at x147y-2
00  // 16 bottom_edge_EN3 at x147y-2
00  // 17 bottom_edge_EN4 at x147y-2
00  // 18 bottom_edge_EN5 at x147y-2
00  // 19 bottom_edge_EN0 at x148y-2
00  // 20 bottom_edge_EN1 at x148y-2
00  // 21 bottom_edge_EN2 at x148y-2
00  // 22 bottom_edge_EN3 at x148y-2
00  // 23 bottom_edge_EN4 at x148y-2
00  // 24 bottom_edge_EN5 at x148y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x147y-1 SB_BIG plane 1
12  // 65 x147y-1 SB_BIG plane 1
00  // 66 x147y-1 SB_DRIVE plane 2,1
48  // 67 x147y-1 SB_BIG plane 2
12  // 68 x147y-1 SB_BIG plane 2
48  // 69 x147y-1 SB_BIG plane 3
12  // 70 x147y-1 SB_BIG plane 3
00  // 71 x147y-1 SB_DRIVE plane 4,3
48  // 72 x147y-1 SB_BIG plane 4
12  // 73 x147y-1 SB_BIG plane 4
48  // 74 x147y-1 SB_BIG plane 5
12  // 75 x147y-1 SB_BIG plane 5
00  // 76 x147y-1 SB_DRIVE plane 6,5
48  // 77 x147y-1 SB_BIG plane 6
12  // 78 x147y-1 SB_BIG plane 6
48  // 79 x147y-1 SB_BIG plane 7
12  // 80 x147y-1 SB_BIG plane 7
00  // 81 x147y-1 SB_DRIVE plane 8,7
48  // 82 x147y-1 SB_BIG plane 8
12  // 83 x147y-1 SB_BIG plane 8
48  // 84 x147y-1 SB_BIG plane 9
12  // 85 x147y-1 SB_BIG plane 9
00  // 86 x147y-1 SB_DRIVE plane 10,9
48  // 87 x147y-1 SB_BIG plane 10
12  // 88 x147y-1 SB_BIG plane 10
48  // 89 x147y-1 SB_BIG plane 11
12  // 90 x147y-1 SB_BIG plane 11
00  // 91 x147y-1 SB_DRIVE plane 12,11
48  // 92 x147y-1 SB_BIG plane 12
12  // 93 x147y-1 SB_BIG plane 12
A8  // 94 x148y0 SB_SML plane 1
82  // 95 x148y0 SB_SML plane 2,1
2A  // 96 x148y0 SB_SML plane 2
A8  // 97 x148y0 SB_SML plane 3
82  // 98 x148y0 SB_SML plane 4,3
2A  // 99 x148y0 SB_SML plane 4
A8  // 100 x148y0 SB_SML plane 5
82  // 101 x148y0 SB_SML plane 6,5
2A  // 102 x148y0 SB_SML plane 6
A8  // 103 x148y0 SB_SML plane 7
82  // 104 x148y0 SB_SML plane 8,7
2A  // 105 x148y0 SB_SML plane 8
A8  // 106 x148y0 SB_SML plane 9
82  // 107 x148y0 SB_SML plane 10,9
2A  // 108 x148y0 SB_SML plane 10
A8  // 109 x148y0 SB_SML plane 11
82  // 110 x148y0 SB_SML plane 12,11
2A  // 111 x148y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x149y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 25A1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4B // x_sel: 149
00 // y_sel: -1
10 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 25A9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x149y-2
00  // 14 bottom_edge_EN1 at x149y-2
00  // 15 bottom_edge_EN2 at x149y-2
00  // 16 bottom_edge_EN3 at x149y-2
00  // 17 bottom_edge_EN4 at x149y-2
00  // 18 bottom_edge_EN5 at x149y-2
00  // 19 bottom_edge_EN0 at x150y-2
00  // 20 bottom_edge_EN1 at x150y-2
00  // 21 bottom_edge_EN2 at x150y-2
00  // 22 bottom_edge_EN3 at x150y-2
00  // 23 bottom_edge_EN4 at x150y-2
00  // 24 bottom_edge_EN5 at x150y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x150y0 SB_BIG plane 1
12  // 65 x150y0 SB_BIG plane 1
00  // 66 x150y0 SB_DRIVE plane 2,1
48  // 67 x150y0 SB_BIG plane 2
12  // 68 x150y0 SB_BIG plane 2
48  // 69 x150y0 SB_BIG plane 3
12  // 70 x150y0 SB_BIG plane 3
00  // 71 x150y0 SB_DRIVE plane 4,3
48  // 72 x150y0 SB_BIG plane 4
12  // 73 x150y0 SB_BIG plane 4
48  // 74 x150y0 SB_BIG plane 5
12  // 75 x150y0 SB_BIG plane 5
00  // 76 x150y0 SB_DRIVE plane 6,5
48  // 77 x150y0 SB_BIG plane 6
12  // 78 x150y0 SB_BIG plane 6
48  // 79 x150y0 SB_BIG plane 7
12  // 80 x150y0 SB_BIG plane 7
00  // 81 x150y0 SB_DRIVE plane 8,7
48  // 82 x150y0 SB_BIG plane 8
12  // 83 x150y0 SB_BIG plane 8
48  // 84 x150y0 SB_BIG plane 9
12  // 85 x150y0 SB_BIG plane 9
00  // 86 x150y0 SB_DRIVE plane 10,9
48  // 87 x150y0 SB_BIG plane 10
12  // 88 x150y0 SB_BIG plane 10
48  // 89 x150y0 SB_BIG plane 11
12  // 90 x150y0 SB_BIG plane 11
00  // 91 x150y0 SB_DRIVE plane 12,11
48  // 92 x150y0 SB_BIG plane 12
12  // 93 x150y0 SB_BIG plane 12
A8  // 94 x149y-1 SB_SML plane 1
82  // 95 x149y-1 SB_SML plane 2,1
2A  // 96 x149y-1 SB_SML plane 2
A8  // 97 x149y-1 SB_SML plane 3
82  // 98 x149y-1 SB_SML plane 4,3
2A  // 99 x149y-1 SB_SML plane 4
A8  // 100 x149y-1 SB_SML plane 5
82  // 101 x149y-1 SB_SML plane 6,5
2A  // 102 x149y-1 SB_SML plane 6
A8  // 103 x149y-1 SB_SML plane 7
82  // 104 x149y-1 SB_SML plane 8,7
2A  // 105 x149y-1 SB_SML plane 8
A8  // 106 x149y-1 SB_SML plane 9
82  // 107 x149y-1 SB_SML plane 10,9
2A  // 108 x149y-1 SB_SML plane 10
A8  // 109 x149y-1 SB_SML plane 11
82  // 110 x149y-1 SB_SML plane 12,11
2A  // 111 x149y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x151y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 261F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4C // x_sel: 151
00 // y_sel: -1
18 // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2627
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x151y-2
00  // 14 bottom_edge_EN1 at x151y-2
00  // 15 bottom_edge_EN2 at x151y-2
00  // 16 bottom_edge_EN3 at x151y-2
00  // 17 bottom_edge_EN4 at x151y-2
00  // 18 bottom_edge_EN5 at x151y-2
00  // 19 bottom_edge_EN0 at x152y-2
00  // 20 bottom_edge_EN1 at x152y-2
00  // 21 bottom_edge_EN2 at x152y-2
00  // 22 bottom_edge_EN3 at x152y-2
00  // 23 bottom_edge_EN4 at x152y-2
00  // 24 bottom_edge_EN5 at x152y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x151y-1 SB_BIG plane 1
12  // 65 x151y-1 SB_BIG plane 1
00  // 66 x151y-1 SB_DRIVE plane 2,1
48  // 67 x151y-1 SB_BIG plane 2
12  // 68 x151y-1 SB_BIG plane 2
48  // 69 x151y-1 SB_BIG plane 3
12  // 70 x151y-1 SB_BIG plane 3
00  // 71 x151y-1 SB_DRIVE plane 4,3
48  // 72 x151y-1 SB_BIG plane 4
12  // 73 x151y-1 SB_BIG plane 4
48  // 74 x151y-1 SB_BIG plane 5
12  // 75 x151y-1 SB_BIG plane 5
00  // 76 x151y-1 SB_DRIVE plane 6,5
48  // 77 x151y-1 SB_BIG plane 6
12  // 78 x151y-1 SB_BIG plane 6
48  // 79 x151y-1 SB_BIG plane 7
12  // 80 x151y-1 SB_BIG plane 7
00  // 81 x151y-1 SB_DRIVE plane 8,7
48  // 82 x151y-1 SB_BIG plane 8
12  // 83 x151y-1 SB_BIG plane 8
48  // 84 x151y-1 SB_BIG plane 9
12  // 85 x151y-1 SB_BIG plane 9
00  // 86 x151y-1 SB_DRIVE plane 10,9
48  // 87 x151y-1 SB_BIG plane 10
12  // 88 x151y-1 SB_BIG plane 10
48  // 89 x151y-1 SB_BIG plane 11
12  // 90 x151y-1 SB_BIG plane 11
00  // 91 x151y-1 SB_DRIVE plane 12,11
48  // 92 x151y-1 SB_BIG plane 12
12  // 93 x151y-1 SB_BIG plane 12
A8  // 94 x152y0 SB_SML plane 1
82  // 95 x152y0 SB_SML plane 2,1
2A  // 96 x152y0 SB_SML plane 2
A8  // 97 x152y0 SB_SML plane 3
82  // 98 x152y0 SB_SML plane 4,3
2A  // 99 x152y0 SB_SML plane 4
A8  // 100 x152y0 SB_SML plane 5
82  // 101 x152y0 SB_SML plane 6,5
2A  // 102 x152y0 SB_SML plane 6
A8  // 103 x152y0 SB_SML plane 7
82  // 104 x152y0 SB_SML plane 8,7
2A  // 105 x152y0 SB_SML plane 8
A8  // 106 x152y0 SB_SML plane 9
82  // 107 x152y0 SB_SML plane 10,9
2A  // 108 x152y0 SB_SML plane 10
A8  // 109 x152y0 SB_SML plane 11
82  // 110 x152y0 SB_SML plane 12,11
2A  // 111 x152y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x153y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 269D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4D // x_sel: 153
00 // y_sel: -1
C0 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 26A5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x153y-2
00  // 14 bottom_edge_EN1 at x153y-2
00  // 15 bottom_edge_EN2 at x153y-2
00  // 16 bottom_edge_EN3 at x153y-2
00  // 17 bottom_edge_EN4 at x153y-2
00  // 18 bottom_edge_EN5 at x153y-2
00  // 19 bottom_edge_EN0 at x154y-2
00  // 20 bottom_edge_EN1 at x154y-2
00  // 21 bottom_edge_EN2 at x154y-2
00  // 22 bottom_edge_EN3 at x154y-2
00  // 23 bottom_edge_EN4 at x154y-2
00  // 24 bottom_edge_EN5 at x154y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x154y0 SB_BIG plane 1
12  // 65 x154y0 SB_BIG plane 1
00  // 66 x154y0 SB_DRIVE plane 2,1
48  // 67 x154y0 SB_BIG plane 2
12  // 68 x154y0 SB_BIG plane 2
48  // 69 x154y0 SB_BIG plane 3
12  // 70 x154y0 SB_BIG plane 3
00  // 71 x154y0 SB_DRIVE plane 4,3
48  // 72 x154y0 SB_BIG plane 4
12  // 73 x154y0 SB_BIG plane 4
48  // 74 x154y0 SB_BIG plane 5
12  // 75 x154y0 SB_BIG plane 5
00  // 76 x154y0 SB_DRIVE plane 6,5
48  // 77 x154y0 SB_BIG plane 6
12  // 78 x154y0 SB_BIG plane 6
48  // 79 x154y0 SB_BIG plane 7
12  // 80 x154y0 SB_BIG plane 7
00  // 81 x154y0 SB_DRIVE plane 8,7
48  // 82 x154y0 SB_BIG plane 8
12  // 83 x154y0 SB_BIG plane 8
48  // 84 x154y0 SB_BIG plane 9
12  // 85 x154y0 SB_BIG plane 9
00  // 86 x154y0 SB_DRIVE plane 10,9
48  // 87 x154y0 SB_BIG plane 10
12  // 88 x154y0 SB_BIG plane 10
48  // 89 x154y0 SB_BIG plane 11
12  // 90 x154y0 SB_BIG plane 11
00  // 91 x154y0 SB_DRIVE plane 12,11
48  // 92 x154y0 SB_BIG plane 12
12  // 93 x154y0 SB_BIG plane 12
A8  // 94 x153y-1 SB_SML plane 1
82  // 95 x153y-1 SB_SML plane 2,1
2A  // 96 x153y-1 SB_SML plane 2
A8  // 97 x153y-1 SB_SML plane 3
82  // 98 x153y-1 SB_SML plane 4,3
2A  // 99 x153y-1 SB_SML plane 4
A8  // 100 x153y-1 SB_SML plane 5
82  // 101 x153y-1 SB_SML plane 6,5
2A  // 102 x153y-1 SB_SML plane 6
A8  // 103 x153y-1 SB_SML plane 7
82  // 104 x153y-1 SB_SML plane 8,7
2A  // 105 x153y-1 SB_SML plane 8
A8  // 106 x153y-1 SB_SML plane 9
82  // 107 x153y-1 SB_SML plane 10,9
2A  // 108 x153y-1 SB_SML plane 10
A8  // 109 x153y-1 SB_SML plane 11
82  // 110 x153y-1 SB_SML plane 12,11
2A  // 111 x153y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x155y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 271B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
00 // y_sel: -1
A8 // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2723
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x155y-2
00  // 14 bottom_edge_EN1 at x155y-2
00  // 15 bottom_edge_EN2 at x155y-2
00  // 16 bottom_edge_EN3 at x155y-2
00  // 17 bottom_edge_EN4 at x155y-2
00  // 18 bottom_edge_EN5 at x155y-2
00  // 19 bottom_edge_EN0 at x156y-2
00  // 20 bottom_edge_EN1 at x156y-2
00  // 21 bottom_edge_EN2 at x156y-2
00  // 22 bottom_edge_EN3 at x156y-2
00  // 23 bottom_edge_EN4 at x156y-2
00  // 24 bottom_edge_EN5 at x156y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x155y-1 SB_BIG plane 1
12  // 65 x155y-1 SB_BIG plane 1
00  // 66 x155y-1 SB_DRIVE plane 2,1
48  // 67 x155y-1 SB_BIG plane 2
12  // 68 x155y-1 SB_BIG plane 2
48  // 69 x155y-1 SB_BIG plane 3
12  // 70 x155y-1 SB_BIG plane 3
00  // 71 x155y-1 SB_DRIVE plane 4,3
48  // 72 x155y-1 SB_BIG plane 4
12  // 73 x155y-1 SB_BIG plane 4
48  // 74 x155y-1 SB_BIG plane 5
12  // 75 x155y-1 SB_BIG plane 5
00  // 76 x155y-1 SB_DRIVE plane 6,5
48  // 77 x155y-1 SB_BIG plane 6
12  // 78 x155y-1 SB_BIG plane 6
48  // 79 x155y-1 SB_BIG plane 7
12  // 80 x155y-1 SB_BIG plane 7
00  // 81 x155y-1 SB_DRIVE plane 8,7
48  // 82 x155y-1 SB_BIG plane 8
12  // 83 x155y-1 SB_BIG plane 8
48  // 84 x155y-1 SB_BIG plane 9
12  // 85 x155y-1 SB_BIG plane 9
00  // 86 x155y-1 SB_DRIVE plane 10,9
48  // 87 x155y-1 SB_BIG plane 10
12  // 88 x155y-1 SB_BIG plane 10
48  // 89 x155y-1 SB_BIG plane 11
12  // 90 x155y-1 SB_BIG plane 11
00  // 91 x155y-1 SB_DRIVE plane 12,11
48  // 92 x155y-1 SB_BIG plane 12
12  // 93 x155y-1 SB_BIG plane 12
A8  // 94 x156y0 SB_SML plane 1
82  // 95 x156y0 SB_SML plane 2,1
2A  // 96 x156y0 SB_SML plane 2
A8  // 97 x156y0 SB_SML plane 3
82  // 98 x156y0 SB_SML plane 4,3
2A  // 99 x156y0 SB_SML plane 4
A8  // 100 x156y0 SB_SML plane 5
82  // 101 x156y0 SB_SML plane 6,5
2A  // 102 x156y0 SB_SML plane 6
A8  // 103 x156y0 SB_SML plane 7
82  // 104 x156y0 SB_SML plane 8,7
2A  // 105 x156y0 SB_SML plane 8
A8  // 106 x156y0 SB_SML plane 9
82  // 107 x156y0 SB_SML plane 10,9
2A  // 108 x156y0 SB_SML plane 10
A8  // 109 x156y0 SB_SML plane 11
82  // 110 x156y0 SB_SML plane 12,11
2A  // 111 x156y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x157y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2799     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
00 // y_sel: -1
70 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 27A1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x157y-2
00  // 14 bottom_edge_EN1 at x157y-2
00  // 15 bottom_edge_EN2 at x157y-2
00  // 16 bottom_edge_EN3 at x157y-2
00  // 17 bottom_edge_EN4 at x157y-2
00  // 18 bottom_edge_EN5 at x157y-2
00  // 19 bottom_edge_EN0 at x158y-2
00  // 20 bottom_edge_EN1 at x158y-2
00  // 21 bottom_edge_EN2 at x158y-2
00  // 22 bottom_edge_EN3 at x158y-2
00  // 23 bottom_edge_EN4 at x158y-2
00  // 24 bottom_edge_EN5 at x158y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x158y0 SB_BIG plane 1
12  // 65 x158y0 SB_BIG plane 1
00  // 66 x158y0 SB_DRIVE plane 2,1
48  // 67 x158y0 SB_BIG plane 2
12  // 68 x158y0 SB_BIG plane 2
48  // 69 x158y0 SB_BIG plane 3
12  // 70 x158y0 SB_BIG plane 3
00  // 71 x158y0 SB_DRIVE plane 4,3
48  // 72 x158y0 SB_BIG plane 4
12  // 73 x158y0 SB_BIG plane 4
48  // 74 x158y0 SB_BIG plane 5
12  // 75 x158y0 SB_BIG plane 5
00  // 76 x158y0 SB_DRIVE plane 6,5
48  // 77 x158y0 SB_BIG plane 6
12  // 78 x158y0 SB_BIG plane 6
48  // 79 x158y0 SB_BIG plane 7
12  // 80 x158y0 SB_BIG plane 7
00  // 81 x158y0 SB_DRIVE plane 8,7
48  // 82 x158y0 SB_BIG plane 8
12  // 83 x158y0 SB_BIG plane 8
48  // 84 x158y0 SB_BIG plane 9
12  // 85 x158y0 SB_BIG plane 9
00  // 86 x158y0 SB_DRIVE plane 10,9
48  // 87 x158y0 SB_BIG plane 10
12  // 88 x158y0 SB_BIG plane 10
48  // 89 x158y0 SB_BIG plane 11
12  // 90 x158y0 SB_BIG plane 11
00  // 91 x158y0 SB_DRIVE plane 12,11
48  // 92 x158y0 SB_BIG plane 12
12  // 93 x158y0 SB_BIG plane 12
A8  // 94 x157y-1 SB_SML plane 1
82  // 95 x157y-1 SB_SML plane 2,1
2A  // 96 x157y-1 SB_SML plane 2
A8  // 97 x157y-1 SB_SML plane 3
82  // 98 x157y-1 SB_SML plane 4,3
2A  // 99 x157y-1 SB_SML plane 4
A8  // 100 x157y-1 SB_SML plane 5
82  // 101 x157y-1 SB_SML plane 6,5
2A  // 102 x157y-1 SB_SML plane 6
A8  // 103 x157y-1 SB_SML plane 7
82  // 104 x157y-1 SB_SML plane 8,7
2A  // 105 x157y-1 SB_SML plane 8
A8  // 106 x157y-1 SB_SML plane 9
82  // 107 x157y-1 SB_SML plane 10,9
2A  // 108 x157y-1 SB_SML plane 10
A8  // 109 x157y-1 SB_SML plane 11
82  // 110 x157y-1 SB_SML plane 12,11
2A  // 111 x157y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2817     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
00 // y_sel: -1
29 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 281F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x159y-2
00  // 14 bottom_edge_EN1 at x159y-2
00  // 15 bottom_edge_EN2 at x159y-2
00  // 16 bottom_edge_EN3 at x159y-2
00  // 17 bottom_edge_EN4 at x159y-2
00  // 18 bottom_edge_EN5 at x159y-2
00  // 19 bottom_edge_EN0 at x160y-2
00  // 20 bottom_edge_EN1 at x160y-2
00  // 21 bottom_edge_EN2 at x160y-2
00  // 22 bottom_edge_EN3 at x160y-2
00  // 23 bottom_edge_EN4 at x160y-2
00  // 24 bottom_edge_EN5 at x160y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x159y-1 SB_BIG plane 1
12  // 65 x159y-1 SB_BIG plane 1
00  // 66 x159y-1 SB_DRIVE plane 2,1
48  // 67 x159y-1 SB_BIG plane 2
12  // 68 x159y-1 SB_BIG plane 2
48  // 69 x159y-1 SB_BIG plane 3
12  // 70 x159y-1 SB_BIG plane 3
00  // 71 x159y-1 SB_DRIVE plane 4,3
48  // 72 x159y-1 SB_BIG plane 4
12  // 73 x159y-1 SB_BIG plane 4
48  // 74 x159y-1 SB_BIG plane 5
12  // 75 x159y-1 SB_BIG plane 5
00  // 76 x159y-1 SB_DRIVE plane 6,5
48  // 77 x159y-1 SB_BIG plane 6
12  // 78 x159y-1 SB_BIG plane 6
48  // 79 x159y-1 SB_BIG plane 7
12  // 80 x159y-1 SB_BIG plane 7
00  // 81 x159y-1 SB_DRIVE plane 8,7
48  // 82 x159y-1 SB_BIG plane 8
12  // 83 x159y-1 SB_BIG plane 8
48  // 84 x159y-1 SB_BIG plane 9
12  // 85 x159y-1 SB_BIG plane 9
00  // 86 x159y-1 SB_DRIVE plane 10,9
48  // 87 x159y-1 SB_BIG plane 10
12  // 88 x159y-1 SB_BIG plane 10
48  // 89 x159y-1 SB_BIG plane 11
12  // 90 x159y-1 SB_BIG plane 11
00  // 91 x159y-1 SB_DRIVE plane 12,11
48  // 92 x159y-1 SB_BIG plane 12
12  // 93 x159y-1 SB_BIG plane 12
A8  // 94 x160y0 SB_SML plane 1
82  // 95 x160y0 SB_SML plane 2,1
2A  // 96 x160y0 SB_SML plane 2
A8  // 97 x160y0 SB_SML plane 3
82  // 98 x160y0 SB_SML plane 4,3
2A  // 99 x160y0 SB_SML plane 4
A8  // 100 x160y0 SB_SML plane 5
82  // 101 x160y0 SB_SML plane 6,5
2A  // 102 x160y0 SB_SML plane 6
A8  // 103 x160y0 SB_SML plane 7
82  // 104 x160y0 SB_SML plane 8,7
2A  // 105 x160y0 SB_SML plane 8
A8  // 106 x160y0 SB_SML plane 9
82  // 107 x160y0 SB_SML plane 10,9
2A  // 108 x160y0 SB_SML plane 10
A8  // 109 x160y0 SB_SML plane 11
82  // 110 x160y0 SB_SML plane 12,11
2A  // 111 x160y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2895     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
00 // y_sel: -1
F1 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 289D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x161y-2
00  // 14 bottom_edge_EN1 at x161y-2
00  // 15 bottom_edge_EN2 at x161y-2
00  // 16 bottom_edge_EN3 at x161y-2
00  // 17 bottom_edge_EN4 at x161y-2
00  // 18 bottom_edge_EN5 at x161y-2
00  // 19 bottom_edge_EN0 at x162y-2
00  // 20 bottom_edge_EN1 at x162y-2
00  // 21 bottom_edge_EN2 at x162y-2
00  // 22 bottom_edge_EN3 at x162y-2
00  // 23 bottom_edge_EN4 at x162y-2
00  // 24 bottom_edge_EN5 at x162y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y0 SB_BIG plane 1
12  // 65 x162y0 SB_BIG plane 1
00  // 66 x162y0 SB_DRIVE plane 2,1
48  // 67 x162y0 SB_BIG plane 2
12  // 68 x162y0 SB_BIG plane 2
48  // 69 x162y0 SB_BIG plane 3
12  // 70 x162y0 SB_BIG plane 3
00  // 71 x162y0 SB_DRIVE plane 4,3
48  // 72 x162y0 SB_BIG plane 4
12  // 73 x162y0 SB_BIG plane 4
48  // 74 x162y0 SB_BIG plane 5
12  // 75 x162y0 SB_BIG plane 5
00  // 76 x162y0 SB_DRIVE plane 6,5
48  // 77 x162y0 SB_BIG plane 6
12  // 78 x162y0 SB_BIG plane 6
48  // 79 x162y0 SB_BIG plane 7
12  // 80 x162y0 SB_BIG plane 7
00  // 81 x162y0 SB_DRIVE plane 8,7
48  // 82 x162y0 SB_BIG plane 8
12  // 83 x162y0 SB_BIG plane 8
48  // 84 x162y0 SB_BIG plane 9
12  // 85 x162y0 SB_BIG plane 9
00  // 86 x162y0 SB_DRIVE plane 10,9
48  // 87 x162y0 SB_BIG plane 10
12  // 88 x162y0 SB_BIG plane 10
48  // 89 x162y0 SB_BIG plane 11
12  // 90 x162y0 SB_BIG plane 11
00  // 91 x162y0 SB_DRIVE plane 12,11
48  // 92 x162y0 SB_BIG plane 12
12  // 93 x162y0 SB_BIG plane 12
A8  // 94 x161y-1 SB_SML plane 1
82  // 95 x161y-1 SB_SML plane 2,1
2A  // 96 x161y-1 SB_SML plane 2
A8  // 97 x161y-1 SB_SML plane 3
82  // 98 x161y-1 SB_SML plane 4,3
2A  // 99 x161y-1 SB_SML plane 4
A8  // 100 x161y-1 SB_SML plane 5
82  // 101 x161y-1 SB_SML plane 6,5
2A  // 102 x161y-1 SB_SML plane 6
A8  // 103 x161y-1 SB_SML plane 7
82  // 104 x161y-1 SB_SML plane 8,7
2A  // 105 x161y-1 SB_SML plane 8
A8  // 106 x161y-1 SB_SML plane 9
82  // 107 x161y-1 SB_SML plane 10,9
2A  // 108 x161y-1 SB_SML plane 10
A8  // 109 x161y-1 SB_SML plane 11
82  // 110 x161y-1 SB_SML plane 12,11
2A  // 111 x161y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2913     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
01 // y_sel: 1
57 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 291B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y1
00  // 14 left_edge_EN1 at x-2y1
00  // 15 left_edge_EN2 at x-2y1
00  // 16 left_edge_EN0 at x-2y2
00  // 17 left_edge_EN1 at x-2y2
00  // 18 left_edge_EN2 at x-2y2
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y2 SB_BIG plane 1
12  // 65 x0y2 SB_BIG plane 1
00  // 66 x0y2 SB_DRIVE plane 2,1
48  // 67 x0y2 SB_BIG plane 2
12  // 68 x0y2 SB_BIG plane 2
48  // 69 x0y2 SB_BIG plane 3
12  // 70 x0y2 SB_BIG plane 3
00  // 71 x0y2 SB_DRIVE plane 4,3
48  // 72 x0y2 SB_BIG plane 4
12  // 73 x0y2 SB_BIG plane 4
48  // 74 x0y2 SB_BIG plane 5
12  // 75 x0y2 SB_BIG plane 5
00  // 76 x0y2 SB_DRIVE plane 6,5
48  // 77 x0y2 SB_BIG plane 6
12  // 78 x0y2 SB_BIG plane 6
48  // 79 x0y2 SB_BIG plane 7
12  // 80 x0y2 SB_BIG plane 7
00  // 81 x0y2 SB_DRIVE plane 8,7
48  // 82 x0y2 SB_BIG plane 8
12  // 83 x0y2 SB_BIG plane 8
48  // 84 x0y2 SB_BIG plane 9
12  // 85 x0y2 SB_BIG plane 9
00  // 86 x0y2 SB_DRIVE plane 10,9
48  // 87 x0y2 SB_BIG plane 10
12  // 88 x0y2 SB_BIG plane 10
48  // 89 x0y2 SB_BIG plane 11
12  // 90 x0y2 SB_BIG plane 11
00  // 91 x0y2 SB_DRIVE plane 12,11
48  // 92 x0y2 SB_BIG plane 12
12  // 93 x0y2 SB_BIG plane 12
A8  // 94 x-1y1 SB_SML plane 1
82  // 95 x-1y1 SB_SML plane 2,1
2A  // 96 x-1y1 SB_SML plane 2
A8  // 97 x-1y1 SB_SML plane 3
82  // 98 x-1y1 SB_SML plane 4,3
2A  // 99 x-1y1 SB_SML plane 4
A8  // 100 x-1y1 SB_SML plane 5
82  // 101 x-1y1 SB_SML plane 6,5
2A  // 102 x-1y1 SB_SML plane 6
A8  // 103 x-1y1 SB_SML plane 7
82  // 104 x-1y1 SB_SML plane 8,7
2A  // 105 x-1y1 SB_SML plane 8
A8  // 106 x-1y1 SB_SML plane 9
82  // 107 x-1y1 SB_SML plane 10,9
2A  // 108 x-1y1 SB_SML plane 10
A8  // 109 x-1y1 SB_SML plane 11
82  // 110 x-1y1 SB_SML plane 12,11
2A  // 111 x-1y1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2991     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
01 // y_sel: 1
27 // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2999
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x19y1 CPE[0]  _a417  C_///AND/
00  //  1 x19y1 CPE[1]
00  //  2 x19y1 CPE[2]
00  //  3 x19y1 CPE[3]
00  //  4 x19y1 CPE[4]
00  //  5 x19y1 CPE[5]
00  //  6 x19y1 CPE[6]
00  //  7 x19y1 CPE[7]
00  //  8 x19y1 CPE[8]
00  //  9 x19y1 CPE[9]
00  // 10 x19y2 CPE[0]
00  // 11 x19y2 CPE[1]
00  // 12 x19y2 CPE[2]
00  // 13 x19y2 CPE[3]
00  // 14 x19y2 CPE[4]
00  // 15 x19y2 CPE[5]
00  // 16 x19y2 CPE[6]
00  // 17 x19y2 CPE[7]
00  // 18 x19y2 CPE[8]
00  // 19 x19y2 CPE[9]
00  // 20 x20y1 CPE[0]
00  // 21 x20y1 CPE[1]
00  // 22 x20y1 CPE[2]
00  // 23 x20y1 CPE[3]
00  // 24 x20y1 CPE[4]
00  // 25 x20y1 CPE[5]
00  // 26 x20y1 CPE[6]
00  // 27 x20y1 CPE[7]
00  // 28 x20y1 CPE[8]
00  // 29 x20y1 CPE[9]
00  // 30 x20y2 CPE[0]
00  // 31 x20y2 CPE[1]
00  // 32 x20y2 CPE[2]
00  // 33 x20y2 CPE[3]
00  // 34 x20y2 CPE[4]
00  // 35 x20y2 CPE[5]
00  // 36 x20y2 CPE[6]
00  // 37 x20y2 CPE[7]
00  // 38 x20y2 CPE[8]
00  // 39 x20y2 CPE[9]
05  // 40 x19y1 INMUX plane 2,1
00  // 41 x19y1 INMUX plane 4,3
00  // 42 x19y1 INMUX plane 6,5
00  // 43 x19y1 INMUX plane 8,7
00  // 44 x19y1 INMUX plane 10,9
00  // 45 x19y1 INMUX plane 12,11
00  // 46 x19y2 INMUX plane 2,1
00  // 47 x19y2 INMUX plane 4,3
00  // 48 x19y2 INMUX plane 6,5
00  // 49 x19y2 INMUX plane 8,7
00  // 50 x19y2 INMUX plane 10,9
00  // 51 x19y2 INMUX plane 12,11
00  // 52 x20y1 INMUX plane 2,1
00  // 53 x20y1 INMUX plane 4,3
40  // 54 x20y1 INMUX plane 6,5
00  // 55 x20y1 INMUX plane 8,7
40  // 56 x20y1 INMUX plane 10,9
00  // 57 x20y1 INMUX plane 12,11
03  // 58 x20y2 INMUX plane 2,1
00  // 59 x20y2 INMUX plane 4,3
40  // 60 x20y2 INMUX plane 6,5
00  // 61 x20y2 INMUX plane 8,7
40  // 62 x20y2 INMUX plane 10,9
00  // 63 x20y2 INMUX plane 12,11
48  // 64 x20y2 SB_BIG plane 1
12  // 65 x20y2 SB_BIG plane 1
00  // 66 x20y2 SB_DRIVE plane 2,1
00  // 67 x20y2 SB_BIG plane 2
00  // 68 x20y2 SB_BIG plane 2
00  // 69 x20y2 SB_BIG plane 3
00  // 70 x20y2 SB_BIG plane 3
00  // 71 x20y2 SB_DRIVE plane 4,3
00  // 72 x20y2 SB_BIG plane 4
00  // 73 x20y2 SB_BIG plane 4
48  // 74 x20y2 SB_BIG plane 5
12  // 75 x20y2 SB_BIG plane 5
00  // 76 x20y2 SB_DRIVE plane 6,5
00  // 77 x20y2 SB_BIG plane 6
00  // 78 x20y2 SB_BIG plane 6
00  // 79 x20y2 SB_BIG plane 7
00  // 80 x20y2 SB_BIG plane 7
00  // 81 x20y2 SB_DRIVE plane 8,7
00  // 82 x20y2 SB_BIG plane 8
00  // 83 x20y2 SB_BIG plane 8
00  // 84 x20y2 SB_BIG plane 9
00  // 85 x20y2 SB_BIG plane 9
00  // 86 x20y2 SB_DRIVE plane 10,9
00  // 87 x20y2 SB_BIG plane 10
00  // 88 x20y2 SB_BIG plane 10
00  // 89 x20y2 SB_BIG plane 11
00  // 90 x20y2 SB_BIG plane 11
00  // 91 x20y2 SB_DRIVE plane 12,11
00  // 92 x20y2 SB_BIG plane 12
00  // 93 x20y2 SB_BIG plane 12
A8  // 94 x19y1 SB_SML plane 1
02  // 95 x19y1 SB_SML plane 2,1
00  // 96 x19y1 SB_SML plane 2
00  // 97 x19y1 SB_SML plane 3
00  // 98 x19y1 SB_SML plane 4,3
00  // 99 x19y1 SB_SML plane 4
A8  // 100 x19y1 SB_SML plane 5
02  // 101 x19y1 SB_SML plane 6,5
D4 // -- CRC low byte
4D // -- CRC high byte


// Config Latches on x21y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2A05     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
01 // y_sel: 1
FF // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2A0D
4E // Length: 78
E7 // -- CRC low byte
93 // -- CRC high byte
00  //  0 x21y1 CPE[0]
00  //  1 x21y1 CPE[1]
00  //  2 x21y1 CPE[2]
00  //  3 x21y1 CPE[3]
00  //  4 x21y1 CPE[4]
00  //  5 x21y1 CPE[5]
00  //  6 x21y1 CPE[6]
00  //  7 x21y1 CPE[7]
00  //  8 x21y1 CPE[8]
00  //  9 x21y1 CPE[9]
00  // 10 x21y2 CPE[0]
00  // 11 x21y2 CPE[1]
00  // 12 x21y2 CPE[2]
00  // 13 x21y2 CPE[3]
00  // 14 x21y2 CPE[4]
00  // 15 x21y2 CPE[5]
00  // 16 x21y2 CPE[6]
00  // 17 x21y2 CPE[7]
00  // 18 x21y2 CPE[8]
00  // 19 x21y2 CPE[9]
00  // 20 x22y1 CPE[0]
00  // 21 x22y1 CPE[1]
00  // 22 x22y1 CPE[2]
00  // 23 x22y1 CPE[3]
00  // 24 x22y1 CPE[4]
00  // 25 x22y1 CPE[5]
00  // 26 x22y1 CPE[6]
00  // 27 x22y1 CPE[7]
00  // 28 x22y1 CPE[8]
00  // 29 x22y1 CPE[9]
00  // 30 x22y2 CPE[0]
00  // 31 x22y2 CPE[1]
00  // 32 x22y2 CPE[2]
00  // 33 x22y2 CPE[3]
00  // 34 x22y2 CPE[4]
00  // 35 x22y2 CPE[5]
00  // 36 x22y2 CPE[6]
00  // 37 x22y2 CPE[7]
00  // 38 x22y2 CPE[8]
00  // 39 x22y2 CPE[9]
00  // 40 x21y1 INMUX plane 2,1
00  // 41 x21y1 INMUX plane 4,3
00  // 42 x21y1 INMUX plane 6,5
00  // 43 x21y1 INMUX plane 8,7
00  // 44 x21y1 INMUX plane 10,9
00  // 45 x21y1 INMUX plane 12,11
00  // 46 x21y2 INMUX plane 2,1
00  // 47 x21y2 INMUX plane 4,3
00  // 48 x21y2 INMUX plane 6,5
00  // 49 x21y2 INMUX plane 8,7
00  // 50 x21y2 INMUX plane 10,9
00  // 51 x21y2 INMUX plane 12,11
00  // 52 x22y1 INMUX plane 2,1
00  // 53 x22y1 INMUX plane 4,3
00  // 54 x22y1 INMUX plane 6,5
00  // 55 x22y1 INMUX plane 8,7
00  // 56 x22y1 INMUX plane 10,9
00  // 57 x22y1 INMUX plane 12,11
00  // 58 x22y2 INMUX plane 2,1
00  // 59 x22y2 INMUX plane 4,3
00  // 60 x22y2 INMUX plane 6,5
00  // 61 x22y2 INMUX plane 8,7
00  // 62 x22y2 INMUX plane 10,9
00  // 63 x22y2 INMUX plane 12,11
00  // 64 x21y1 SB_BIG plane 1
00  // 65 x21y1 SB_BIG plane 1
00  // 66 x21y1 SB_DRIVE plane 2,1
00  // 67 x21y1 SB_BIG plane 2
00  // 68 x21y1 SB_BIG plane 2
00  // 69 x21y1 SB_BIG plane 3
00  // 70 x21y1 SB_BIG plane 3
00  // 71 x21y1 SB_DRIVE plane 4,3
00  // 72 x21y1 SB_BIG plane 4
00  // 73 x21y1 SB_BIG plane 4
00  // 74 x21y1 SB_BIG plane 5
00  // 75 x21y1 SB_BIG plane 5
00  // 76 x21y1 SB_DRIVE plane 6,5
80  // 77 x21y1 SB_BIG plane 6
4B // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x25y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2A61     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
01 // y_sel: 1
2F // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2A69
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x25y1 CPE[0]
00  //  1 x25y1 CPE[1]
00  //  2 x25y1 CPE[2]
00  //  3 x25y1 CPE[3]
00  //  4 x25y1 CPE[4]
00  //  5 x25y1 CPE[5]
00  //  6 x25y1 CPE[6]
00  //  7 x25y1 CPE[7]
00  //  8 x25y1 CPE[8]
00  //  9 x25y1 CPE[9]
00  // 10 x25y2 CPE[0]
00  // 11 x25y2 CPE[1]
00  // 12 x25y2 CPE[2]
00  // 13 x25y2 CPE[3]
00  // 14 x25y2 CPE[4]
00  // 15 x25y2 CPE[5]
00  // 16 x25y2 CPE[6]
00  // 17 x25y2 CPE[7]
00  // 18 x25y2 CPE[8]
00  // 19 x25y2 CPE[9]
00  // 20 x26y1 CPE[0]
00  // 21 x26y1 CPE[1]
00  // 22 x26y1 CPE[2]
00  // 23 x26y1 CPE[3]
00  // 24 x26y1 CPE[4]
00  // 25 x26y1 CPE[5]
00  // 26 x26y1 CPE[6]
00  // 27 x26y1 CPE[7]
00  // 28 x26y1 CPE[8]
00  // 29 x26y1 CPE[9]
00  // 30 x26y2 CPE[0]
00  // 31 x26y2 CPE[1]
00  // 32 x26y2 CPE[2]
00  // 33 x26y2 CPE[3]
00  // 34 x26y2 CPE[4]
00  // 35 x26y2 CPE[5]
00  // 36 x26y2 CPE[6]
00  // 37 x26y2 CPE[7]
00  // 38 x26y2 CPE[8]
00  // 39 x26y2 CPE[9]
00  // 40 x25y1 INMUX plane 2,1
00  // 41 x25y1 INMUX plane 4,3
00  // 42 x25y1 INMUX plane 6,5
00  // 43 x25y1 INMUX plane 8,7
00  // 44 x25y1 INMUX plane 10,9
00  // 45 x25y1 INMUX plane 12,11
00  // 46 x25y2 INMUX plane 2,1
00  // 47 x25y2 INMUX plane 4,3
00  // 48 x25y2 INMUX plane 6,5
00  // 49 x25y2 INMUX plane 8,7
00  // 50 x25y2 INMUX plane 10,9
00  // 51 x25y2 INMUX plane 12,11
00  // 52 x26y1 INMUX plane 2,1
00  // 53 x26y1 INMUX plane 4,3
00  // 54 x26y1 INMUX plane 6,5
00  // 55 x26y1 INMUX plane 8,7
00  // 56 x26y1 INMUX plane 10,9
00  // 57 x26y1 INMUX plane 12,11
00  // 58 x26y2 INMUX plane 2,1
00  // 59 x26y2 INMUX plane 4,3
00  // 60 x26y2 INMUX plane 6,5
00  // 61 x26y2 INMUX plane 8,7
00  // 62 x26y2 INMUX plane 10,9
00  // 63 x26y2 INMUX plane 12,11
00  // 64 x25y1 SB_BIG plane 1
00  // 65 x25y1 SB_BIG plane 1
00  // 66 x25y1 SB_DRIVE plane 2,1
00  // 67 x25y1 SB_BIG plane 2
00  // 68 x25y1 SB_BIG plane 2
00  // 69 x25y1 SB_BIG plane 3
00  // 70 x25y1 SB_BIG plane 3
00  // 71 x25y1 SB_DRIVE plane 4,3
00  // 72 x25y1 SB_BIG plane 4
00  // 73 x25y1 SB_BIG plane 4
00  // 74 x25y1 SB_BIG plane 5
00  // 75 x25y1 SB_BIG plane 5
00  // 76 x25y1 SB_DRIVE plane 6,5
00  // 77 x25y1 SB_BIG plane 6
00  // 78 x25y1 SB_BIG plane 6
00  // 79 x25y1 SB_BIG plane 7
00  // 80 x25y1 SB_BIG plane 7
00  // 81 x25y1 SB_DRIVE plane 8,7
00  // 82 x25y1 SB_BIG plane 8
00  // 83 x25y1 SB_BIG plane 8
80  // 84 x25y1 SB_BIG plane 9
29 // -- CRC low byte
06 // -- CRC high byte


// Config Latches on x47y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2AC4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
01 // y_sel: 1
06 // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2ACC
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x47y1 CPE[0]
00  //  1 x47y1 CPE[1]
00  //  2 x47y1 CPE[2]
00  //  3 x47y1 CPE[3]
00  //  4 x47y1 CPE[4]
00  //  5 x47y1 CPE[5]
00  //  6 x47y1 CPE[6]
00  //  7 x47y1 CPE[7]
00  //  8 x47y1 CPE[8]
00  //  9 x47y1 CPE[9]
00  // 10 x47y2 CPE[0]
00  // 11 x47y2 CPE[1]
00  // 12 x47y2 CPE[2]
00  // 13 x47y2 CPE[3]
00  // 14 x47y2 CPE[4]
00  // 15 x47y2 CPE[5]
00  // 16 x47y2 CPE[6]
00  // 17 x47y2 CPE[7]
00  // 18 x47y2 CPE[8]
00  // 19 x47y2 CPE[9]
00  // 20 x48y1 CPE[0]
00  // 21 x48y1 CPE[1]
00  // 22 x48y1 CPE[2]
00  // 23 x48y1 CPE[3]
00  // 24 x48y1 CPE[4]
00  // 25 x48y1 CPE[5]
00  // 26 x48y1 CPE[6]
00  // 27 x48y1 CPE[7]
00  // 28 x48y1 CPE[8]
00  // 29 x48y1 CPE[9]
00  // 30 x48y2 CPE[0]
00  // 31 x48y2 CPE[1]
00  // 32 x48y2 CPE[2]
00  // 33 x48y2 CPE[3]
00  // 34 x48y2 CPE[4]
00  // 35 x48y2 CPE[5]
00  // 36 x48y2 CPE[6]
00  // 37 x48y2 CPE[7]
00  // 38 x48y2 CPE[8]
00  // 39 x48y2 CPE[9]
00  // 40 x47y1 INMUX plane 2,1
00  // 41 x47y1 INMUX plane 4,3
00  // 42 x47y1 INMUX plane 6,5
00  // 43 x47y1 INMUX plane 8,7
00  // 44 x47y1 INMUX plane 10,9
00  // 45 x47y1 INMUX plane 12,11
00  // 46 x47y2 INMUX plane 2,1
00  // 47 x47y2 INMUX plane 4,3
00  // 48 x47y2 INMUX plane 6,5
00  // 49 x47y2 INMUX plane 8,7
00  // 50 x47y2 INMUX plane 10,9
00  // 51 x47y2 INMUX plane 12,11
00  // 52 x48y1 INMUX plane 2,1
00  // 53 x48y1 INMUX plane 4,3
00  // 54 x48y1 INMUX plane 6,5
00  // 55 x48y1 INMUX plane 8,7
00  // 56 x48y1 INMUX plane 10,9
00  // 57 x48y1 INMUX plane 12,11
00  // 58 x48y2 INMUX plane 2,1
00  // 59 x48y2 INMUX plane 4,3
00  // 60 x48y2 INMUX plane 6,5
00  // 61 x48y2 INMUX plane 8,7
00  // 62 x48y2 INMUX plane 10,9
00  // 63 x48y2 INMUX plane 12,11
00  // 64 x48y2 SB_BIG plane 1
00  // 65 x48y2 SB_BIG plane 1
00  // 66 x48y2 SB_DRIVE plane 2,1
00  // 67 x48y2 SB_BIG plane 2
00  // 68 x48y2 SB_BIG plane 2
00  // 69 x48y2 SB_BIG plane 3
00  // 70 x48y2 SB_BIG plane 3
00  // 71 x48y2 SB_DRIVE plane 4,3
00  // 72 x48y2 SB_BIG plane 4
00  // 73 x48y2 SB_BIG plane 4
00  // 74 x48y2 SB_BIG plane 5
00  // 75 x48y2 SB_BIG plane 5
00  // 76 x48y2 SB_DRIVE plane 6,5
00  // 77 x48y2 SB_BIG plane 6
00  // 78 x48y2 SB_BIG plane 6
00  // 79 x48y2 SB_BIG plane 7
00  // 80 x48y2 SB_BIG plane 7
00  // 81 x48y2 SB_DRIVE plane 8,7
00  // 82 x48y2 SB_BIG plane 8
00  // 83 x48y2 SB_BIG plane 8
C0  // 84 x48y2 SB_BIG plane 9
01  // 85 x48y2 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x161y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2B28     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
01 // y_sel: 1
78 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2B30
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y1
00  // 14 right_edge_EN1 at x163y1
00  // 15 right_edge_EN2 at x163y1
00  // 16 right_edge_EN0 at x163y2
00  // 17 right_edge_EN1 at x163y2
00  // 18 right_edge_EN2 at x163y2
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y1 SB_BIG plane 1
12  // 65 x161y1 SB_BIG plane 1
00  // 66 x161y1 SB_DRIVE plane 2,1
48  // 67 x161y1 SB_BIG plane 2
12  // 68 x161y1 SB_BIG plane 2
48  // 69 x161y1 SB_BIG plane 3
12  // 70 x161y1 SB_BIG plane 3
00  // 71 x161y1 SB_DRIVE plane 4,3
48  // 72 x161y1 SB_BIG plane 4
12  // 73 x161y1 SB_BIG plane 4
48  // 74 x161y1 SB_BIG plane 5
12  // 75 x161y1 SB_BIG plane 5
00  // 76 x161y1 SB_DRIVE plane 6,5
48  // 77 x161y1 SB_BIG plane 6
12  // 78 x161y1 SB_BIG plane 6
48  // 79 x161y1 SB_BIG plane 7
12  // 80 x161y1 SB_BIG plane 7
00  // 81 x161y1 SB_DRIVE plane 8,7
48  // 82 x161y1 SB_BIG plane 8
12  // 83 x161y1 SB_BIG plane 8
48  // 84 x161y1 SB_BIG plane 9
12  // 85 x161y1 SB_BIG plane 9
00  // 86 x161y1 SB_DRIVE plane 10,9
48  // 87 x161y1 SB_BIG plane 10
12  // 88 x161y1 SB_BIG plane 10
48  // 89 x161y1 SB_BIG plane 11
12  // 90 x161y1 SB_BIG plane 11
00  // 91 x161y1 SB_DRIVE plane 12,11
48  // 92 x161y1 SB_BIG plane 12
12  // 93 x161y1 SB_BIG plane 12
A8  // 94 x162y2 SB_SML plane 1
82  // 95 x162y2 SB_SML plane 2,1
2A  // 96 x162y2 SB_SML plane 2
A8  // 97 x162y2 SB_SML plane 3
82  // 98 x162y2 SB_SML plane 4,3
2A  // 99 x162y2 SB_SML plane 4
A8  // 100 x162y2 SB_SML plane 5
82  // 101 x162y2 SB_SML plane 6,5
2A  // 102 x162y2 SB_SML plane 6
A8  // 103 x162y2 SB_SML plane 7
82  // 104 x162y2 SB_SML plane 8,7
2A  // 105 x162y2 SB_SML plane 8
A8  // 106 x162y2 SB_SML plane 9
82  // 107 x162y2 SB_SML plane 10,9
2A  // 108 x162y2 SB_SML plane 10
A8  // 109 x162y2 SB_SML plane 11
82  // 110 x162y2 SB_SML plane 12,11
2A  // 111 x162y2 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2BA6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
02 // y_sel: 3
CC // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2BAE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y3
00  // 14 left_edge_EN1 at x-2y3
00  // 15 left_edge_EN2 at x-2y3
00  // 16 left_edge_EN0 at x-2y4
00  // 17 left_edge_EN1 at x-2y4
00  // 18 left_edge_EN2 at x-2y4
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y3 SB_BIG plane 1
12  // 65 x-1y3 SB_BIG plane 1
00  // 66 x-1y3 SB_DRIVE plane 2,1
48  // 67 x-1y3 SB_BIG plane 2
12  // 68 x-1y3 SB_BIG plane 2
48  // 69 x-1y3 SB_BIG plane 3
12  // 70 x-1y3 SB_BIG plane 3
00  // 71 x-1y3 SB_DRIVE plane 4,3
48  // 72 x-1y3 SB_BIG plane 4
12  // 73 x-1y3 SB_BIG plane 4
48  // 74 x-1y3 SB_BIG plane 5
12  // 75 x-1y3 SB_BIG plane 5
00  // 76 x-1y3 SB_DRIVE plane 6,5
48  // 77 x-1y3 SB_BIG plane 6
12  // 78 x-1y3 SB_BIG plane 6
48  // 79 x-1y3 SB_BIG plane 7
12  // 80 x-1y3 SB_BIG plane 7
00  // 81 x-1y3 SB_DRIVE plane 8,7
48  // 82 x-1y3 SB_BIG plane 8
12  // 83 x-1y3 SB_BIG plane 8
48  // 84 x-1y3 SB_BIG plane 9
12  // 85 x-1y3 SB_BIG plane 9
00  // 86 x-1y3 SB_DRIVE plane 10,9
48  // 87 x-1y3 SB_BIG plane 10
12  // 88 x-1y3 SB_BIG plane 10
48  // 89 x-1y3 SB_BIG plane 11
12  // 90 x-1y3 SB_BIG plane 11
00  // 91 x-1y3 SB_DRIVE plane 12,11
48  // 92 x-1y3 SB_BIG plane 12
12  // 93 x-1y3 SB_BIG plane 12
A8  // 94 x0y4 SB_SML plane 1
82  // 95 x0y4 SB_SML plane 2,1
2A  // 96 x0y4 SB_SML plane 2
A8  // 97 x0y4 SB_SML plane 3
82  // 98 x0y4 SB_SML plane 4,3
2A  // 99 x0y4 SB_SML plane 4
A8  // 100 x0y4 SB_SML plane 5
82  // 101 x0y4 SB_SML plane 6,5
2A  // 102 x0y4 SB_SML plane 6
A8  // 103 x0y4 SB_SML plane 7
82  // 104 x0y4 SB_SML plane 8,7
2A  // 105 x0y4 SB_SML plane 8
A8  // 106 x0y4 SB_SML plane 9
82  // 107 x0y4 SB_SML plane 10,9
2A  // 108 x0y4 SB_SML plane 10
A8  // 109 x0y4 SB_SML plane 11
82  // 110 x0y4 SB_SML plane 12,11
2A  // 111 x0y4 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2C24     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
02 // y_sel: 3
BC // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2C2C
60 // Length: 96
9B // -- CRC low byte
5B // -- CRC high byte
00  //  0 x19y3 CPE[0]
00  //  1 x19y3 CPE[1]
00  //  2 x19y3 CPE[2]
00  //  3 x19y3 CPE[3]
00  //  4 x19y3 CPE[4]
00  //  5 x19y3 CPE[5]
00  //  6 x19y3 CPE[6]
00  //  7 x19y3 CPE[7]
00  //  8 x19y3 CPE[8]
00  //  9 x19y3 CPE[9]
00  // 10 x19y4 CPE[0]
00  // 11 x19y4 CPE[1]
00  // 12 x19y4 CPE[2]
00  // 13 x19y4 CPE[3]
00  // 14 x19y4 CPE[4]
00  // 15 x19y4 CPE[5]
00  // 16 x19y4 CPE[6]
00  // 17 x19y4 CPE[7]
00  // 18 x19y4 CPE[8]
00  // 19 x19y4 CPE[9]
00  // 20 x20y3 CPE[0]
00  // 21 x20y3 CPE[1]
00  // 22 x20y3 CPE[2]
00  // 23 x20y3 CPE[3]
00  // 24 x20y3 CPE[4]
00  // 25 x20y3 CPE[5]
00  // 26 x20y3 CPE[6]
00  // 27 x20y3 CPE[7]
00  // 28 x20y3 CPE[8]
00  // 29 x20y3 CPE[9]
00  // 30 x20y4 CPE[0]
00  // 31 x20y4 CPE[1]
00  // 32 x20y4 CPE[2]
00  // 33 x20y4 CPE[3]
00  // 34 x20y4 CPE[4]
00  // 35 x20y4 CPE[5]
00  // 36 x20y4 CPE[6]
00  // 37 x20y4 CPE[7]
00  // 38 x20y4 CPE[8]
00  // 39 x20y4 CPE[9]
00  // 40 x19y3 INMUX plane 2,1
00  // 41 x19y3 INMUX plane 4,3
00  // 42 x19y3 INMUX plane 6,5
00  // 43 x19y3 INMUX plane 8,7
00  // 44 x19y3 INMUX plane 10,9
00  // 45 x19y3 INMUX plane 12,11
00  // 46 x19y4 INMUX plane 2,1
00  // 47 x19y4 INMUX plane 4,3
00  // 48 x19y4 INMUX plane 6,5
00  // 49 x19y4 INMUX plane 8,7
00  // 50 x19y4 INMUX plane 10,9
00  // 51 x19y4 INMUX plane 12,11
00  // 52 x20y3 INMUX plane 2,1
00  // 53 x20y3 INMUX plane 4,3
00  // 54 x20y3 INMUX plane 6,5
00  // 55 x20y3 INMUX plane 8,7
00  // 56 x20y3 INMUX plane 10,9
00  // 57 x20y3 INMUX plane 12,11
00  // 58 x20y4 INMUX plane 2,1
00  // 59 x20y4 INMUX plane 4,3
00  // 60 x20y4 INMUX plane 6,5
00  // 61 x20y4 INMUX plane 8,7
00  // 62 x20y4 INMUX plane 10,9
00  // 63 x20y4 INMUX plane 12,11
00  // 64 x19y3 SB_BIG plane 1
00  // 65 x19y3 SB_BIG plane 1
00  // 66 x19y3 SB_DRIVE plane 2,1
00  // 67 x19y3 SB_BIG plane 2
00  // 68 x19y3 SB_BIG plane 2
00  // 69 x19y3 SB_BIG plane 3
00  // 70 x19y3 SB_BIG plane 3
00  // 71 x19y3 SB_DRIVE plane 4,3
00  // 72 x19y3 SB_BIG plane 4
00  // 73 x19y3 SB_BIG plane 4
00  // 74 x19y3 SB_BIG plane 5
00  // 75 x19y3 SB_BIG plane 5
00  // 76 x19y3 SB_DRIVE plane 6,5
00  // 77 x19y3 SB_BIG plane 6
00  // 78 x19y3 SB_BIG plane 6
00  // 79 x19y3 SB_BIG plane 7
00  // 80 x19y3 SB_BIG plane 7
00  // 81 x19y3 SB_DRIVE plane 8,7
00  // 82 x19y3 SB_BIG plane 8
00  // 83 x19y3 SB_BIG plane 8
00  // 84 x19y3 SB_BIG plane 9
00  // 85 x19y3 SB_BIG plane 9
00  // 86 x19y3 SB_DRIVE plane 10,9
00  // 87 x19y3 SB_BIG plane 10
00  // 88 x19y3 SB_BIG plane 10
00  // 89 x19y3 SB_BIG plane 11
00  // 90 x19y3 SB_BIG plane 11
00  // 91 x19y3 SB_DRIVE plane 12,11
00  // 92 x19y3 SB_BIG plane 12
00  // 93 x19y3 SB_BIG plane 12
00  // 94 x20y4 SB_SML plane 1
04  // 95 x20y4 SB_SML plane 2,1
53 // -- CRC low byte
04 // -- CRC high byte


// Config Latches on x161y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2C92     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
02 // y_sel: 3
E3 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2C9A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y3
00  // 14 right_edge_EN1 at x163y3
00  // 15 right_edge_EN2 at x163y3
00  // 16 right_edge_EN0 at x163y4
00  // 17 right_edge_EN1 at x163y4
00  // 18 right_edge_EN2 at x163y4
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y4 SB_BIG plane 1
12  // 65 x162y4 SB_BIG plane 1
00  // 66 x162y4 SB_DRIVE plane 2,1
48  // 67 x162y4 SB_BIG plane 2
12  // 68 x162y4 SB_BIG plane 2
48  // 69 x162y4 SB_BIG plane 3
12  // 70 x162y4 SB_BIG plane 3
00  // 71 x162y4 SB_DRIVE plane 4,3
48  // 72 x162y4 SB_BIG plane 4
12  // 73 x162y4 SB_BIG plane 4
48  // 74 x162y4 SB_BIG plane 5
12  // 75 x162y4 SB_BIG plane 5
00  // 76 x162y4 SB_DRIVE plane 6,5
48  // 77 x162y4 SB_BIG plane 6
12  // 78 x162y4 SB_BIG plane 6
48  // 79 x162y4 SB_BIG plane 7
12  // 80 x162y4 SB_BIG plane 7
00  // 81 x162y4 SB_DRIVE plane 8,7
48  // 82 x162y4 SB_BIG plane 8
12  // 83 x162y4 SB_BIG plane 8
48  // 84 x162y4 SB_BIG plane 9
12  // 85 x162y4 SB_BIG plane 9
00  // 86 x162y4 SB_DRIVE plane 10,9
48  // 87 x162y4 SB_BIG plane 10
12  // 88 x162y4 SB_BIG plane 10
48  // 89 x162y4 SB_BIG plane 11
12  // 90 x162y4 SB_BIG plane 11
00  // 91 x162y4 SB_DRIVE plane 12,11
48  // 92 x162y4 SB_BIG plane 12
12  // 93 x162y4 SB_BIG plane 12
A8  // 94 x161y3 SB_SML plane 1
82  // 95 x161y3 SB_SML plane 2,1
2A  // 96 x161y3 SB_SML plane 2
A8  // 97 x161y3 SB_SML plane 3
82  // 98 x161y3 SB_SML plane 4,3
2A  // 99 x161y3 SB_SML plane 4
A8  // 100 x161y3 SB_SML plane 5
82  // 101 x161y3 SB_SML plane 6,5
2A  // 102 x161y3 SB_SML plane 6
A8  // 103 x161y3 SB_SML plane 7
82  // 104 x161y3 SB_SML plane 8,7
2A  // 105 x161y3 SB_SML plane 8
A8  // 106 x161y3 SB_SML plane 9
82  // 107 x161y3 SB_SML plane 10,9
2A  // 108 x161y3 SB_SML plane 10
A8  // 109 x161y3 SB_SML plane 11
82  // 110 x161y3 SB_SML plane 12,11
2A  // 111 x161y3 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2D10     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
03 // y_sel: 5
45 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2D18
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y5
00  // 14 left_edge_EN1 at x-2y5
00  // 15 left_edge_EN2 at x-2y5
00  // 16 left_edge_EN0 at x-2y6
00  // 17 left_edge_EN1 at x-2y6
00  // 18 left_edge_EN2 at x-2y6
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y6 SB_BIG plane 1
12  // 65 x0y6 SB_BIG plane 1
00  // 66 x0y6 SB_DRIVE plane 2,1
48  // 67 x0y6 SB_BIG plane 2
12  // 68 x0y6 SB_BIG plane 2
48  // 69 x0y6 SB_BIG plane 3
12  // 70 x0y6 SB_BIG plane 3
00  // 71 x0y6 SB_DRIVE plane 4,3
48  // 72 x0y6 SB_BIG plane 4
12  // 73 x0y6 SB_BIG plane 4
48  // 74 x0y6 SB_BIG plane 5
12  // 75 x0y6 SB_BIG plane 5
00  // 76 x0y6 SB_DRIVE plane 6,5
48  // 77 x0y6 SB_BIG plane 6
12  // 78 x0y6 SB_BIG plane 6
48  // 79 x0y6 SB_BIG plane 7
12  // 80 x0y6 SB_BIG plane 7
00  // 81 x0y6 SB_DRIVE plane 8,7
48  // 82 x0y6 SB_BIG plane 8
12  // 83 x0y6 SB_BIG plane 8
48  // 84 x0y6 SB_BIG plane 9
12  // 85 x0y6 SB_BIG plane 9
00  // 86 x0y6 SB_DRIVE plane 10,9
48  // 87 x0y6 SB_BIG plane 10
12  // 88 x0y6 SB_BIG plane 10
48  // 89 x0y6 SB_BIG plane 11
12  // 90 x0y6 SB_BIG plane 11
00  // 91 x0y6 SB_DRIVE plane 12,11
48  // 92 x0y6 SB_BIG plane 12
12  // 93 x0y6 SB_BIG plane 12
A8  // 94 x-1y5 SB_SML plane 1
82  // 95 x-1y5 SB_SML plane 2,1
2A  // 96 x-1y5 SB_SML plane 2
A8  // 97 x-1y5 SB_SML plane 3
82  // 98 x-1y5 SB_SML plane 4,3
2A  // 99 x-1y5 SB_SML plane 4
A8  // 100 x-1y5 SB_SML plane 5
82  // 101 x-1y5 SB_SML plane 6,5
2A  // 102 x-1y5 SB_SML plane 6
A8  // 103 x-1y5 SB_SML plane 7
82  // 104 x-1y5 SB_SML plane 8,7
2A  // 105 x-1y5 SB_SML plane 8
A8  // 106 x-1y5 SB_SML plane 9
82  // 107 x-1y5 SB_SML plane 10,9
2A  // 108 x-1y5 SB_SML plane 10
A8  // 109 x-1y5 SB_SML plane 11
82  // 110 x-1y5 SB_SML plane 12,11
2A  // 111 x-1y5 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2D8E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
03 // y_sel: 5
35 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2D96
42 // Length: 66
8B // -- CRC low byte
59 // -- CRC high byte
00  //  0 x19y5 CPE[0]
00  //  1 x19y5 CPE[1]
00  //  2 x19y5 CPE[2]
00  //  3 x19y5 CPE[3]
00  //  4 x19y5 CPE[4]
00  //  5 x19y5 CPE[5]
00  //  6 x19y5 CPE[6]
00  //  7 x19y5 CPE[7]
00  //  8 x19y5 CPE[8]
00  //  9 x19y5 CPE[9]
00  // 10 x19y6 CPE[0]
00  // 11 x19y6 CPE[1]
00  // 12 x19y6 CPE[2]
00  // 13 x19y6 CPE[3]
00  // 14 x19y6 CPE[4]
00  // 15 x19y6 CPE[5]
00  // 16 x19y6 CPE[6]
00  // 17 x19y6 CPE[7]
00  // 18 x19y6 CPE[8]
00  // 19 x19y6 CPE[9]
00  // 20 x20y5 CPE[0]
00  // 21 x20y5 CPE[1]
00  // 22 x20y5 CPE[2]
00  // 23 x20y5 CPE[3]
00  // 24 x20y5 CPE[4]
00  // 25 x20y5 CPE[5]
00  // 26 x20y5 CPE[6]
00  // 27 x20y5 CPE[7]
00  // 28 x20y5 CPE[8]
00  // 29 x20y5 CPE[9]
00  // 30 x20y6 CPE[0]
00  // 31 x20y6 CPE[1]
00  // 32 x20y6 CPE[2]
00  // 33 x20y6 CPE[3]
00  // 34 x20y6 CPE[4]
00  // 35 x20y6 CPE[5]
00  // 36 x20y6 CPE[6]
00  // 37 x20y6 CPE[7]
00  // 38 x20y6 CPE[8]
00  // 39 x20y6 CPE[9]
00  // 40 x19y5 INMUX plane 2,1
00  // 41 x19y5 INMUX plane 4,3
00  // 42 x19y5 INMUX plane 6,5
00  // 43 x19y5 INMUX plane 8,7
00  // 44 x19y5 INMUX plane 10,9
00  // 45 x19y5 INMUX plane 12,11
00  // 46 x19y6 INMUX plane 2,1
00  // 47 x19y6 INMUX plane 4,3
00  // 48 x19y6 INMUX plane 6,5
00  // 49 x19y6 INMUX plane 8,7
00  // 50 x19y6 INMUX plane 10,9
00  // 51 x19y6 INMUX plane 12,11
00  // 52 x20y5 INMUX plane 2,1
00  // 53 x20y5 INMUX plane 4,3
00  // 54 x20y5 INMUX plane 6,5
00  // 55 x20y5 INMUX plane 8,7
00  // 56 x20y5 INMUX plane 10,9
00  // 57 x20y5 INMUX plane 12,11
00  // 58 x20y6 INMUX plane 2,1
00  // 59 x20y6 INMUX plane 4,3
00  // 60 x20y6 INMUX plane 6,5
00  // 61 x20y6 INMUX plane 8,7
00  // 62 x20y6 INMUX plane 10,9
00  // 63 x20y6 INMUX plane 12,11
00  // 64 x20y6 SB_BIG plane 1
50  // 65 x20y6 SB_BIG plane 1
CE // -- CRC low byte
5E // -- CRC high byte


// Config Latches on x21y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2DDE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
03 // y_sel: 5
ED // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2DE6
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x21y5 CPE[0]
00  //  1 x21y5 CPE[1]
00  //  2 x21y5 CPE[2]
00  //  3 x21y5 CPE[3]
00  //  4 x21y5 CPE[4]
00  //  5 x21y5 CPE[5]
00  //  6 x21y5 CPE[6]
00  //  7 x21y5 CPE[7]
00  //  8 x21y5 CPE[8]
00  //  9 x21y5 CPE[9]
00  // 10 x21y6 CPE[0]
00  // 11 x21y6 CPE[1]
00  // 12 x21y6 CPE[2]
00  // 13 x21y6 CPE[3]
00  // 14 x21y6 CPE[4]
00  // 15 x21y6 CPE[5]
00  // 16 x21y6 CPE[6]
00  // 17 x21y6 CPE[7]
00  // 18 x21y6 CPE[8]
00  // 19 x21y6 CPE[9]
00  // 20 x22y5 CPE[0]
00  // 21 x22y5 CPE[1]
00  // 22 x22y5 CPE[2]
00  // 23 x22y5 CPE[3]
00  // 24 x22y5 CPE[4]
00  // 25 x22y5 CPE[5]
00  // 26 x22y5 CPE[6]
00  // 27 x22y5 CPE[7]
00  // 28 x22y5 CPE[8]
00  // 29 x22y5 CPE[9]
00  // 30 x22y6 CPE[0]
00  // 31 x22y6 CPE[1]
00  // 32 x22y6 CPE[2]
00  // 33 x22y6 CPE[3]
00  // 34 x22y6 CPE[4]
00  // 35 x22y6 CPE[5]
00  // 36 x22y6 CPE[6]
00  // 37 x22y6 CPE[7]
00  // 38 x22y6 CPE[8]
00  // 39 x22y6 CPE[9]
00  // 40 x21y5 INMUX plane 2,1
00  // 41 x21y5 INMUX plane 4,3
00  // 42 x21y5 INMUX plane 6,5
00  // 43 x21y5 INMUX plane 8,7
00  // 44 x21y5 INMUX plane 10,9
00  // 45 x21y5 INMUX plane 12,11
00  // 46 x21y6 INMUX plane 2,1
00  // 47 x21y6 INMUX plane 4,3
00  // 48 x21y6 INMUX plane 6,5
00  // 49 x21y6 INMUX plane 8,7
00  // 50 x21y6 INMUX plane 10,9
00  // 51 x21y6 INMUX plane 12,11
00  // 52 x22y5 INMUX plane 2,1
00  // 53 x22y5 INMUX plane 4,3
00  // 54 x22y5 INMUX plane 6,5
00  // 55 x22y5 INMUX plane 8,7
00  // 56 x22y5 INMUX plane 10,9
00  // 57 x22y5 INMUX plane 12,11
00  // 58 x22y6 INMUX plane 2,1
00  // 59 x22y6 INMUX plane 4,3
00  // 60 x22y6 INMUX plane 6,5
00  // 61 x22y6 INMUX plane 8,7
00  // 62 x22y6 INMUX plane 10,9
00  // 63 x22y6 INMUX plane 12,11
00  // 64 x21y5 SB_BIG plane 1
00  // 65 x21y5 SB_BIG plane 1
00  // 66 x21y5 SB_DRIVE plane 2,1
00  // 67 x21y5 SB_BIG plane 2
00  // 68 x21y5 SB_BIG plane 2
00  // 69 x21y5 SB_BIG plane 3
00  // 70 x21y5 SB_BIG plane 3
00  // 71 x21y5 SB_DRIVE plane 4,3
00  // 72 x21y5 SB_BIG plane 4
00  // 73 x21y5 SB_BIG plane 4
00  // 74 x21y5 SB_BIG plane 5
00  // 75 x21y5 SB_BIG plane 5
80  // 76 x21y5 SB_DRIVE plane 6,5
75 // -- CRC low byte
DD // -- CRC high byte


// Config Latches on x25y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2E39     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
03 // y_sel: 5
3D // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2E41
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x25y5 CPE[0]
00  //  1 x25y5 CPE[1]
00  //  2 x25y5 CPE[2]
00  //  3 x25y5 CPE[3]
00  //  4 x25y5 CPE[4]
00  //  5 x25y5 CPE[5]
00  //  6 x25y5 CPE[6]
00  //  7 x25y5 CPE[7]
00  //  8 x25y5 CPE[8]
00  //  9 x25y5 CPE[9]
00  // 10 x25y6 CPE[0]
00  // 11 x25y6 CPE[1]
00  // 12 x25y6 CPE[2]
00  // 13 x25y6 CPE[3]
00  // 14 x25y6 CPE[4]
00  // 15 x25y6 CPE[5]
00  // 16 x25y6 CPE[6]
00  // 17 x25y6 CPE[7]
00  // 18 x25y6 CPE[8]
00  // 19 x25y6 CPE[9]
00  // 20 x26y5 CPE[0]
00  // 21 x26y5 CPE[1]
00  // 22 x26y5 CPE[2]
00  // 23 x26y5 CPE[3]
00  // 24 x26y5 CPE[4]
00  // 25 x26y5 CPE[5]
00  // 26 x26y5 CPE[6]
00  // 27 x26y5 CPE[7]
00  // 28 x26y5 CPE[8]
00  // 29 x26y5 CPE[9]
00  // 30 x26y6 CPE[0]
00  // 31 x26y6 CPE[1]
00  // 32 x26y6 CPE[2]
00  // 33 x26y6 CPE[3]
00  // 34 x26y6 CPE[4]
00  // 35 x26y6 CPE[5]
00  // 36 x26y6 CPE[6]
00  // 37 x26y6 CPE[7]
00  // 38 x26y6 CPE[8]
00  // 39 x26y6 CPE[9]
00  // 40 x25y5 INMUX plane 2,1
00  // 41 x25y5 INMUX plane 4,3
00  // 42 x25y5 INMUX plane 6,5
00  // 43 x25y5 INMUX plane 8,7
00  // 44 x25y5 INMUX plane 10,9
00  // 45 x25y5 INMUX plane 12,11
00  // 46 x25y6 INMUX plane 2,1
00  // 47 x25y6 INMUX plane 4,3
00  // 48 x25y6 INMUX plane 6,5
00  // 49 x25y6 INMUX plane 8,7
00  // 50 x25y6 INMUX plane 10,9
00  // 51 x25y6 INMUX plane 12,11
00  // 52 x26y5 INMUX plane 2,1
00  // 53 x26y5 INMUX plane 4,3
00  // 54 x26y5 INMUX plane 6,5
00  // 55 x26y5 INMUX plane 8,7
00  // 56 x26y5 INMUX plane 10,9
00  // 57 x26y5 INMUX plane 12,11
00  // 58 x26y6 INMUX plane 2,1
00  // 59 x26y6 INMUX plane 4,3
00  // 60 x26y6 INMUX plane 6,5
00  // 61 x26y6 INMUX plane 8,7
00  // 62 x26y6 INMUX plane 10,9
00  // 63 x26y6 INMUX plane 12,11
00  // 64 x25y5 SB_BIG plane 1
00  // 65 x25y5 SB_BIG plane 1
00  // 66 x25y5 SB_DRIVE plane 2,1
00  // 67 x25y5 SB_BIG plane 2
00  // 68 x25y5 SB_BIG plane 2
00  // 69 x25y5 SB_BIG plane 3
00  // 70 x25y5 SB_BIG plane 3
00  // 71 x25y5 SB_DRIVE plane 4,3
00  // 72 x25y5 SB_BIG plane 4
00  // 73 x25y5 SB_BIG plane 4
00  // 74 x25y5 SB_BIG plane 5
00  // 75 x25y5 SB_BIG plane 5
00  // 76 x25y5 SB_DRIVE plane 6,5
00  // 77 x25y5 SB_BIG plane 6
00  // 78 x25y5 SB_BIG plane 6
00  // 79 x25y5 SB_BIG plane 7
00  // 80 x25y5 SB_BIG plane 7
00  // 81 x25y5 SB_DRIVE plane 8,7
00  // 82 x25y5 SB_BIG plane 8
00  // 83 x25y5 SB_BIG plane 8
00  // 84 x25y5 SB_BIG plane 9
00  // 85 x25y5 SB_BIG plane 9
08  // 86 x25y5 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x47y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2E9E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
03 // y_sel: 5
14 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2EA6
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x47y5 CPE[0]
00  //  1 x47y5 CPE[1]
00  //  2 x47y5 CPE[2]
00  //  3 x47y5 CPE[3]
00  //  4 x47y5 CPE[4]
00  //  5 x47y5 CPE[5]
00  //  6 x47y5 CPE[6]
00  //  7 x47y5 CPE[7]
00  //  8 x47y5 CPE[8]
00  //  9 x47y5 CPE[9]
00  // 10 x47y6 CPE[0]
00  // 11 x47y6 CPE[1]
00  // 12 x47y6 CPE[2]
00  // 13 x47y6 CPE[3]
00  // 14 x47y6 CPE[4]
00  // 15 x47y6 CPE[5]
00  // 16 x47y6 CPE[6]
00  // 17 x47y6 CPE[7]
00  // 18 x47y6 CPE[8]
00  // 19 x47y6 CPE[9]
00  // 20 x48y5 CPE[0]
00  // 21 x48y5 CPE[1]
00  // 22 x48y5 CPE[2]
00  // 23 x48y5 CPE[3]
00  // 24 x48y5 CPE[4]
00  // 25 x48y5 CPE[5]
00  // 26 x48y5 CPE[6]
00  // 27 x48y5 CPE[7]
00  // 28 x48y5 CPE[8]
00  // 29 x48y5 CPE[9]
00  // 30 x48y6 CPE[0]
00  // 31 x48y6 CPE[1]
00  // 32 x48y6 CPE[2]
00  // 33 x48y6 CPE[3]
00  // 34 x48y6 CPE[4]
00  // 35 x48y6 CPE[5]
00  // 36 x48y6 CPE[6]
00  // 37 x48y6 CPE[7]
00  // 38 x48y6 CPE[8]
00  // 39 x48y6 CPE[9]
00  // 40 x47y5 INMUX plane 2,1
00  // 41 x47y5 INMUX plane 4,3
00  // 42 x47y5 INMUX plane 6,5
00  // 43 x47y5 INMUX plane 8,7
00  // 44 x47y5 INMUX plane 10,9
00  // 45 x47y5 INMUX plane 12,11
00  // 46 x47y6 INMUX plane 2,1
00  // 47 x47y6 INMUX plane 4,3
00  // 48 x47y6 INMUX plane 6,5
00  // 49 x47y6 INMUX plane 8,7
00  // 50 x47y6 INMUX plane 10,9
00  // 51 x47y6 INMUX plane 12,11
00  // 52 x48y5 INMUX plane 2,1
00  // 53 x48y5 INMUX plane 4,3
00  // 54 x48y5 INMUX plane 6,5
00  // 55 x48y5 INMUX plane 8,7
00  // 56 x48y5 INMUX plane 10,9
00  // 57 x48y5 INMUX plane 12,11
00  // 58 x48y6 INMUX plane 2,1
00  // 59 x48y6 INMUX plane 4,3
00  // 60 x48y6 INMUX plane 6,5
00  // 61 x48y6 INMUX plane 8,7
00  // 62 x48y6 INMUX plane 10,9
00  // 63 x48y6 INMUX plane 12,11
00  // 64 x48y6 SB_BIG plane 1
00  // 65 x48y6 SB_BIG plane 1
00  // 66 x48y6 SB_DRIVE plane 2,1
00  // 67 x48y6 SB_BIG plane 2
00  // 68 x48y6 SB_BIG plane 2
00  // 69 x48y6 SB_BIG plane 3
00  // 70 x48y6 SB_BIG plane 3
00  // 71 x48y6 SB_DRIVE plane 4,3
00  // 72 x48y6 SB_BIG plane 4
00  // 73 x48y6 SB_BIG plane 4
00  // 74 x48y6 SB_BIG plane 5
00  // 75 x48y6 SB_BIG plane 5
00  // 76 x48y6 SB_DRIVE plane 6,5
00  // 77 x48y6 SB_BIG plane 6
00  // 78 x48y6 SB_BIG plane 6
00  // 79 x48y6 SB_BIG plane 7
00  // 80 x48y6 SB_BIG plane 7
00  // 81 x48y6 SB_DRIVE plane 8,7
00  // 82 x48y6 SB_BIG plane 8
00  // 83 x48y6 SB_BIG plane 8
00  // 84 x48y6 SB_BIG plane 9
00  // 85 x48y6 SB_BIG plane 9
08  // 86 x48y6 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x161y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2F03     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
03 // y_sel: 5
6A // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2F0B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y5
00  // 14 right_edge_EN1 at x163y5
00  // 15 right_edge_EN2 at x163y5
00  // 16 right_edge_EN0 at x163y6
00  // 17 right_edge_EN1 at x163y6
00  // 18 right_edge_EN2 at x163y6
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y5 SB_BIG plane 1
12  // 65 x161y5 SB_BIG plane 1
00  // 66 x161y5 SB_DRIVE plane 2,1
48  // 67 x161y5 SB_BIG plane 2
12  // 68 x161y5 SB_BIG plane 2
48  // 69 x161y5 SB_BIG plane 3
12  // 70 x161y5 SB_BIG plane 3
00  // 71 x161y5 SB_DRIVE plane 4,3
48  // 72 x161y5 SB_BIG plane 4
12  // 73 x161y5 SB_BIG plane 4
48  // 74 x161y5 SB_BIG plane 5
12  // 75 x161y5 SB_BIG plane 5
00  // 76 x161y5 SB_DRIVE plane 6,5
48  // 77 x161y5 SB_BIG plane 6
12  // 78 x161y5 SB_BIG plane 6
48  // 79 x161y5 SB_BIG plane 7
12  // 80 x161y5 SB_BIG plane 7
00  // 81 x161y5 SB_DRIVE plane 8,7
48  // 82 x161y5 SB_BIG plane 8
12  // 83 x161y5 SB_BIG plane 8
48  // 84 x161y5 SB_BIG plane 9
12  // 85 x161y5 SB_BIG plane 9
00  // 86 x161y5 SB_DRIVE plane 10,9
48  // 87 x161y5 SB_BIG plane 10
12  // 88 x161y5 SB_BIG plane 10
48  // 89 x161y5 SB_BIG plane 11
12  // 90 x161y5 SB_BIG plane 11
00  // 91 x161y5 SB_DRIVE plane 12,11
48  // 92 x161y5 SB_BIG plane 12
12  // 93 x161y5 SB_BIG plane 12
A8  // 94 x162y6 SB_SML plane 1
82  // 95 x162y6 SB_SML plane 2,1
2A  // 96 x162y6 SB_SML plane 2
A8  // 97 x162y6 SB_SML plane 3
82  // 98 x162y6 SB_SML plane 4,3
2A  // 99 x162y6 SB_SML plane 4
A8  // 100 x162y6 SB_SML plane 5
82  // 101 x162y6 SB_SML plane 6,5
2A  // 102 x162y6 SB_SML plane 6
A8  // 103 x162y6 SB_SML plane 7
82  // 104 x162y6 SB_SML plane 8,7
2A  // 105 x162y6 SB_SML plane 8
A8  // 106 x162y6 SB_SML plane 9
82  // 107 x162y6 SB_SML plane 10,9
2A  // 108 x162y6 SB_SML plane 10
A8  // 109 x162y6 SB_SML plane 11
82  // 110 x162y6 SB_SML plane 12,11
2A  // 111 x162y6 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2F81     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
04 // y_sel: 7
FA // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2F89
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y7
00  // 14 left_edge_EN1 at x-2y7
00  // 15 left_edge_EN2 at x-2y7
00  // 16 left_edge_EN0 at x-2y8
00  // 17 left_edge_EN1 at x-2y8
00  // 18 left_edge_EN2 at x-2y8
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y7 SB_BIG plane 1
12  // 65 x-1y7 SB_BIG plane 1
00  // 66 x-1y7 SB_DRIVE plane 2,1
48  // 67 x-1y7 SB_BIG plane 2
12  // 68 x-1y7 SB_BIG plane 2
48  // 69 x-1y7 SB_BIG plane 3
12  // 70 x-1y7 SB_BIG plane 3
00  // 71 x-1y7 SB_DRIVE plane 4,3
48  // 72 x-1y7 SB_BIG plane 4
12  // 73 x-1y7 SB_BIG plane 4
48  // 74 x-1y7 SB_BIG plane 5
12  // 75 x-1y7 SB_BIG plane 5
00  // 76 x-1y7 SB_DRIVE plane 6,5
48  // 77 x-1y7 SB_BIG plane 6
12  // 78 x-1y7 SB_BIG plane 6
48  // 79 x-1y7 SB_BIG plane 7
12  // 80 x-1y7 SB_BIG plane 7
00  // 81 x-1y7 SB_DRIVE plane 8,7
48  // 82 x-1y7 SB_BIG plane 8
12  // 83 x-1y7 SB_BIG plane 8
48  // 84 x-1y7 SB_BIG plane 9
12  // 85 x-1y7 SB_BIG plane 9
00  // 86 x-1y7 SB_DRIVE plane 10,9
48  // 87 x-1y7 SB_BIG plane 10
12  // 88 x-1y7 SB_BIG plane 10
48  // 89 x-1y7 SB_BIG plane 11
12  // 90 x-1y7 SB_BIG plane 11
00  // 91 x-1y7 SB_DRIVE plane 12,11
48  // 92 x-1y7 SB_BIG plane 12
12  // 93 x-1y7 SB_BIG plane 12
A8  // 94 x0y8 SB_SML plane 1
82  // 95 x0y8 SB_SML plane 2,1
2A  // 96 x0y8 SB_SML plane 2
A8  // 97 x0y8 SB_SML plane 3
82  // 98 x0y8 SB_SML plane 4,3
2A  // 99 x0y8 SB_SML plane 4
A8  // 100 x0y8 SB_SML plane 5
82  // 101 x0y8 SB_SML plane 6,5
2A  // 102 x0y8 SB_SML plane 6
A8  // 103 x0y8 SB_SML plane 7
82  // 104 x0y8 SB_SML plane 8,7
2A  // 105 x0y8 SB_SML plane 8
A8  // 106 x0y8 SB_SML plane 9
82  // 107 x0y8 SB_SML plane 10,9
2A  // 108 x0y8 SB_SML plane 10
A8  // 109 x0y8 SB_SML plane 11
82  // 110 x0y8 SB_SML plane 12,11
2A  // 111 x0y8 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2FFF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
04 // y_sel: 7
D5 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3007
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y7
00  // 14 right_edge_EN1 at x163y7
00  // 15 right_edge_EN2 at x163y7
00  // 16 right_edge_EN0 at x163y8
00  // 17 right_edge_EN1 at x163y8
00  // 18 right_edge_EN2 at x163y8
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y8 SB_BIG plane 1
12  // 65 x162y8 SB_BIG plane 1
00  // 66 x162y8 SB_DRIVE plane 2,1
48  // 67 x162y8 SB_BIG plane 2
12  // 68 x162y8 SB_BIG plane 2
48  // 69 x162y8 SB_BIG plane 3
12  // 70 x162y8 SB_BIG plane 3
00  // 71 x162y8 SB_DRIVE plane 4,3
48  // 72 x162y8 SB_BIG plane 4
12  // 73 x162y8 SB_BIG plane 4
48  // 74 x162y8 SB_BIG plane 5
12  // 75 x162y8 SB_BIG plane 5
00  // 76 x162y8 SB_DRIVE plane 6,5
48  // 77 x162y8 SB_BIG plane 6
12  // 78 x162y8 SB_BIG plane 6
48  // 79 x162y8 SB_BIG plane 7
12  // 80 x162y8 SB_BIG plane 7
00  // 81 x162y8 SB_DRIVE plane 8,7
48  // 82 x162y8 SB_BIG plane 8
12  // 83 x162y8 SB_BIG plane 8
48  // 84 x162y8 SB_BIG plane 9
12  // 85 x162y8 SB_BIG plane 9
00  // 86 x162y8 SB_DRIVE plane 10,9
48  // 87 x162y8 SB_BIG plane 10
12  // 88 x162y8 SB_BIG plane 10
48  // 89 x162y8 SB_BIG plane 11
12  // 90 x162y8 SB_BIG plane 11
00  // 91 x162y8 SB_DRIVE plane 12,11
48  // 92 x162y8 SB_BIG plane 12
12  // 93 x162y8 SB_BIG plane 12
A8  // 94 x161y7 SB_SML plane 1
82  // 95 x161y7 SB_SML plane 2,1
2A  // 96 x161y7 SB_SML plane 2
A8  // 97 x161y7 SB_SML plane 3
82  // 98 x161y7 SB_SML plane 4,3
2A  // 99 x161y7 SB_SML plane 4
A8  // 100 x161y7 SB_SML plane 5
82  // 101 x161y7 SB_SML plane 6,5
2A  // 102 x161y7 SB_SML plane 6
A8  // 103 x161y7 SB_SML plane 7
82  // 104 x161y7 SB_SML plane 8,7
2A  // 105 x161y7 SB_SML plane 8
A8  // 106 x161y7 SB_SML plane 9
82  // 107 x161y7 SB_SML plane 10,9
2A  // 108 x161y7 SB_SML plane 10
A8  // 109 x161y7 SB_SML plane 11
82  // 110 x161y7 SB_SML plane 12,11
2A  // 111 x161y7 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 307D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
05 // y_sel: 9
73 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3085
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y9
00  // 14 left_edge_EN1 at x-2y9
00  // 15 left_edge_EN2 at x-2y9
00  // 16 left_edge_EN0 at x-2y10
00  // 17 left_edge_EN1 at x-2y10
00  // 18 left_edge_EN2 at x-2y10
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y10 SB_BIG plane 1
12  // 65 x0y10 SB_BIG plane 1
00  // 66 x0y10 SB_DRIVE plane 2,1
48  // 67 x0y10 SB_BIG plane 2
12  // 68 x0y10 SB_BIG plane 2
48  // 69 x0y10 SB_BIG plane 3
12  // 70 x0y10 SB_BIG plane 3
00  // 71 x0y10 SB_DRIVE plane 4,3
48  // 72 x0y10 SB_BIG plane 4
12  // 73 x0y10 SB_BIG plane 4
48  // 74 x0y10 SB_BIG plane 5
12  // 75 x0y10 SB_BIG plane 5
00  // 76 x0y10 SB_DRIVE plane 6,5
48  // 77 x0y10 SB_BIG plane 6
12  // 78 x0y10 SB_BIG plane 6
48  // 79 x0y10 SB_BIG plane 7
12  // 80 x0y10 SB_BIG plane 7
00  // 81 x0y10 SB_DRIVE plane 8,7
48  // 82 x0y10 SB_BIG plane 8
12  // 83 x0y10 SB_BIG plane 8
48  // 84 x0y10 SB_BIG plane 9
12  // 85 x0y10 SB_BIG plane 9
00  // 86 x0y10 SB_DRIVE plane 10,9
48  // 87 x0y10 SB_BIG plane 10
12  // 88 x0y10 SB_BIG plane 10
48  // 89 x0y10 SB_BIG plane 11
12  // 90 x0y10 SB_BIG plane 11
00  // 91 x0y10 SB_DRIVE plane 12,11
48  // 92 x0y10 SB_BIG plane 12
12  // 93 x0y10 SB_BIG plane 12
A8  // 94 x-1y9 SB_SML plane 1
82  // 95 x-1y9 SB_SML plane 2,1
2A  // 96 x-1y9 SB_SML plane 2
A8  // 97 x-1y9 SB_SML plane 3
82  // 98 x-1y9 SB_SML plane 4,3
2A  // 99 x-1y9 SB_SML plane 4
A8  // 100 x-1y9 SB_SML plane 5
82  // 101 x-1y9 SB_SML plane 6,5
2A  // 102 x-1y9 SB_SML plane 6
A8  // 103 x-1y9 SB_SML plane 7
82  // 104 x-1y9 SB_SML plane 8,7
2A  // 105 x-1y9 SB_SML plane 8
A8  // 106 x-1y9 SB_SML plane 9
82  // 107 x-1y9 SB_SML plane 10,9
2A  // 108 x-1y9 SB_SML plane 10
A8  // 109 x-1y9 SB_SML plane 11
82  // 110 x-1y9 SB_SML plane 12,11
2A  // 111 x-1y9 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 30FB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
05 // y_sel: 9
5C // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3103
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y9
00  // 14 right_edge_EN1 at x163y9
00  // 15 right_edge_EN2 at x163y9
00  // 16 right_edge_EN0 at x163y10
00  // 17 right_edge_EN1 at x163y10
00  // 18 right_edge_EN2 at x163y10
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y9 SB_BIG plane 1
12  // 65 x161y9 SB_BIG plane 1
00  // 66 x161y9 SB_DRIVE plane 2,1
48  // 67 x161y9 SB_BIG plane 2
12  // 68 x161y9 SB_BIG plane 2
48  // 69 x161y9 SB_BIG plane 3
12  // 70 x161y9 SB_BIG plane 3
00  // 71 x161y9 SB_DRIVE plane 4,3
48  // 72 x161y9 SB_BIG plane 4
12  // 73 x161y9 SB_BIG plane 4
48  // 74 x161y9 SB_BIG plane 5
12  // 75 x161y9 SB_BIG plane 5
00  // 76 x161y9 SB_DRIVE plane 6,5
48  // 77 x161y9 SB_BIG plane 6
12  // 78 x161y9 SB_BIG plane 6
48  // 79 x161y9 SB_BIG plane 7
12  // 80 x161y9 SB_BIG plane 7
00  // 81 x161y9 SB_DRIVE plane 8,7
48  // 82 x161y9 SB_BIG plane 8
12  // 83 x161y9 SB_BIG plane 8
48  // 84 x161y9 SB_BIG plane 9
12  // 85 x161y9 SB_BIG plane 9
00  // 86 x161y9 SB_DRIVE plane 10,9
48  // 87 x161y9 SB_BIG plane 10
12  // 88 x161y9 SB_BIG plane 10
48  // 89 x161y9 SB_BIG plane 11
12  // 90 x161y9 SB_BIG plane 11
00  // 91 x161y9 SB_DRIVE plane 12,11
48  // 92 x161y9 SB_BIG plane 12
12  // 93 x161y9 SB_BIG plane 12
A8  // 94 x162y10 SB_SML plane 1
82  // 95 x162y10 SB_SML plane 2,1
2A  // 96 x162y10 SB_SML plane 2
A8  // 97 x162y10 SB_SML plane 3
82  // 98 x162y10 SB_SML plane 4,3
2A  // 99 x162y10 SB_SML plane 4
A8  // 100 x162y10 SB_SML plane 5
82  // 101 x162y10 SB_SML plane 6,5
2A  // 102 x162y10 SB_SML plane 6
A8  // 103 x162y10 SB_SML plane 7
82  // 104 x162y10 SB_SML plane 8,7
2A  // 105 x162y10 SB_SML plane 8
A8  // 106 x162y10 SB_SML plane 9
82  // 107 x162y10 SB_SML plane 10,9
2A  // 108 x162y10 SB_SML plane 10
A8  // 109 x162y10 SB_SML plane 11
82  // 110 x162y10 SB_SML plane 12,11
2A  // 111 x162y10 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3179     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
06 // y_sel: 11
E8 // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3181
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y11
00  // 14 left_edge_EN1 at x-2y11
00  // 15 left_edge_EN2 at x-2y11
00  // 16 left_edge_EN0 at x-2y12
00  // 17 left_edge_EN1 at x-2y12
00  // 18 left_edge_EN2 at x-2y12
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y11 SB_BIG plane 1
12  // 65 x-1y11 SB_BIG plane 1
00  // 66 x-1y11 SB_DRIVE plane 2,1
48  // 67 x-1y11 SB_BIG plane 2
12  // 68 x-1y11 SB_BIG plane 2
48  // 69 x-1y11 SB_BIG plane 3
12  // 70 x-1y11 SB_BIG plane 3
00  // 71 x-1y11 SB_DRIVE plane 4,3
48  // 72 x-1y11 SB_BIG plane 4
12  // 73 x-1y11 SB_BIG plane 4
48  // 74 x-1y11 SB_BIG plane 5
12  // 75 x-1y11 SB_BIG plane 5
00  // 76 x-1y11 SB_DRIVE plane 6,5
48  // 77 x-1y11 SB_BIG plane 6
12  // 78 x-1y11 SB_BIG plane 6
48  // 79 x-1y11 SB_BIG plane 7
12  // 80 x-1y11 SB_BIG plane 7
00  // 81 x-1y11 SB_DRIVE plane 8,7
48  // 82 x-1y11 SB_BIG plane 8
12  // 83 x-1y11 SB_BIG plane 8
48  // 84 x-1y11 SB_BIG plane 9
12  // 85 x-1y11 SB_BIG plane 9
00  // 86 x-1y11 SB_DRIVE plane 10,9
48  // 87 x-1y11 SB_BIG plane 10
12  // 88 x-1y11 SB_BIG plane 10
48  // 89 x-1y11 SB_BIG plane 11
12  // 90 x-1y11 SB_BIG plane 11
00  // 91 x-1y11 SB_DRIVE plane 12,11
48  // 92 x-1y11 SB_BIG plane 12
12  // 93 x-1y11 SB_BIG plane 12
A8  // 94 x0y12 SB_SML plane 1
82  // 95 x0y12 SB_SML plane 2,1
2A  // 96 x0y12 SB_SML plane 2
A8  // 97 x0y12 SB_SML plane 3
82  // 98 x0y12 SB_SML plane 4,3
2A  // 99 x0y12 SB_SML plane 4
A8  // 100 x0y12 SB_SML plane 5
82  // 101 x0y12 SB_SML plane 6,5
2A  // 102 x0y12 SB_SML plane 6
A8  // 103 x0y12 SB_SML plane 7
82  // 104 x0y12 SB_SML plane 8,7
2A  // 105 x0y12 SB_SML plane 8
A8  // 106 x0y12 SB_SML plane 9
82  // 107 x0y12 SB_SML plane 10,9
2A  // 108 x0y12 SB_SML plane 10
A8  // 109 x0y12 SB_SML plane 11
82  // 110 x0y12 SB_SML plane 12,11
2A  // 111 x0y12 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 31F7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
06 // y_sel: 11
C7 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 31FF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y11
00  // 14 right_edge_EN1 at x163y11
00  // 15 right_edge_EN2 at x163y11
00  // 16 right_edge_EN0 at x163y12
00  // 17 right_edge_EN1 at x163y12
00  // 18 right_edge_EN2 at x163y12
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y12 SB_BIG plane 1
12  // 65 x162y12 SB_BIG plane 1
00  // 66 x162y12 SB_DRIVE plane 2,1
48  // 67 x162y12 SB_BIG plane 2
12  // 68 x162y12 SB_BIG plane 2
48  // 69 x162y12 SB_BIG plane 3
12  // 70 x162y12 SB_BIG plane 3
00  // 71 x162y12 SB_DRIVE plane 4,3
48  // 72 x162y12 SB_BIG plane 4
12  // 73 x162y12 SB_BIG plane 4
48  // 74 x162y12 SB_BIG plane 5
12  // 75 x162y12 SB_BIG plane 5
00  // 76 x162y12 SB_DRIVE plane 6,5
48  // 77 x162y12 SB_BIG plane 6
12  // 78 x162y12 SB_BIG plane 6
48  // 79 x162y12 SB_BIG plane 7
12  // 80 x162y12 SB_BIG plane 7
00  // 81 x162y12 SB_DRIVE plane 8,7
48  // 82 x162y12 SB_BIG plane 8
12  // 83 x162y12 SB_BIG plane 8
48  // 84 x162y12 SB_BIG plane 9
12  // 85 x162y12 SB_BIG plane 9
00  // 86 x162y12 SB_DRIVE plane 10,9
48  // 87 x162y12 SB_BIG plane 10
12  // 88 x162y12 SB_BIG plane 10
48  // 89 x162y12 SB_BIG plane 11
12  // 90 x162y12 SB_BIG plane 11
00  // 91 x162y12 SB_DRIVE plane 12,11
48  // 92 x162y12 SB_BIG plane 12
12  // 93 x162y12 SB_BIG plane 12
A8  // 94 x161y11 SB_SML plane 1
82  // 95 x161y11 SB_SML plane 2,1
2A  // 96 x161y11 SB_SML plane 2
A8  // 97 x161y11 SB_SML plane 3
82  // 98 x161y11 SB_SML plane 4,3
2A  // 99 x161y11 SB_SML plane 4
A8  // 100 x161y11 SB_SML plane 5
82  // 101 x161y11 SB_SML plane 6,5
2A  // 102 x161y11 SB_SML plane 6
A8  // 103 x161y11 SB_SML plane 7
82  // 104 x161y11 SB_SML plane 8,7
2A  // 105 x161y11 SB_SML plane 8
A8  // 106 x161y11 SB_SML plane 9
82  // 107 x161y11 SB_SML plane 10,9
2A  // 108 x161y11 SB_SML plane 10
A8  // 109 x161y11 SB_SML plane 11
82  // 110 x161y11 SB_SML plane 12,11
2A  // 111 x161y11 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3275     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
07 // y_sel: 13
61 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 327D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y13
00  // 14 left_edge_EN1 at x-2y13
00  // 15 left_edge_EN2 at x-2y13
00  // 16 left_edge_EN0 at x-2y14
00  // 17 left_edge_EN1 at x-2y14
00  // 18 left_edge_EN2 at x-2y14
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y14 SB_BIG plane 1
12  // 65 x0y14 SB_BIG plane 1
00  // 66 x0y14 SB_DRIVE plane 2,1
48  // 67 x0y14 SB_BIG plane 2
12  // 68 x0y14 SB_BIG plane 2
48  // 69 x0y14 SB_BIG plane 3
12  // 70 x0y14 SB_BIG plane 3
00  // 71 x0y14 SB_DRIVE plane 4,3
48  // 72 x0y14 SB_BIG plane 4
12  // 73 x0y14 SB_BIG plane 4
48  // 74 x0y14 SB_BIG plane 5
12  // 75 x0y14 SB_BIG plane 5
00  // 76 x0y14 SB_DRIVE plane 6,5
48  // 77 x0y14 SB_BIG plane 6
12  // 78 x0y14 SB_BIG plane 6
48  // 79 x0y14 SB_BIG plane 7
12  // 80 x0y14 SB_BIG plane 7
00  // 81 x0y14 SB_DRIVE plane 8,7
48  // 82 x0y14 SB_BIG plane 8
12  // 83 x0y14 SB_BIG plane 8
48  // 84 x0y14 SB_BIG plane 9
12  // 85 x0y14 SB_BIG plane 9
00  // 86 x0y14 SB_DRIVE plane 10,9
48  // 87 x0y14 SB_BIG plane 10
12  // 88 x0y14 SB_BIG plane 10
48  // 89 x0y14 SB_BIG plane 11
12  // 90 x0y14 SB_BIG plane 11
00  // 91 x0y14 SB_DRIVE plane 12,11
48  // 92 x0y14 SB_BIG plane 12
12  // 93 x0y14 SB_BIG plane 12
A8  // 94 x-1y13 SB_SML plane 1
82  // 95 x-1y13 SB_SML plane 2,1
2A  // 96 x-1y13 SB_SML plane 2
A8  // 97 x-1y13 SB_SML plane 3
82  // 98 x-1y13 SB_SML plane 4,3
2A  // 99 x-1y13 SB_SML plane 4
A8  // 100 x-1y13 SB_SML plane 5
82  // 101 x-1y13 SB_SML plane 6,5
2A  // 102 x-1y13 SB_SML plane 6
A8  // 103 x-1y13 SB_SML plane 7
82  // 104 x-1y13 SB_SML plane 8,7
2A  // 105 x-1y13 SB_SML plane 8
A8  // 106 x-1y13 SB_SML plane 9
82  // 107 x-1y13 SB_SML plane 10,9
2A  // 108 x-1y13 SB_SML plane 10
A8  // 109 x-1y13 SB_SML plane 11
82  // 110 x-1y13 SB_SML plane 12,11
2A  // 111 x-1y13 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 32F3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
07 // y_sel: 13
4E // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 32FB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y13
00  // 14 right_edge_EN1 at x163y13
00  // 15 right_edge_EN2 at x163y13
00  // 16 right_edge_EN0 at x163y14
00  // 17 right_edge_EN1 at x163y14
00  // 18 right_edge_EN2 at x163y14
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y13 SB_BIG plane 1
12  // 65 x161y13 SB_BIG plane 1
00  // 66 x161y13 SB_DRIVE plane 2,1
48  // 67 x161y13 SB_BIG plane 2
12  // 68 x161y13 SB_BIG plane 2
48  // 69 x161y13 SB_BIG plane 3
12  // 70 x161y13 SB_BIG plane 3
00  // 71 x161y13 SB_DRIVE plane 4,3
48  // 72 x161y13 SB_BIG plane 4
12  // 73 x161y13 SB_BIG plane 4
48  // 74 x161y13 SB_BIG plane 5
12  // 75 x161y13 SB_BIG plane 5
00  // 76 x161y13 SB_DRIVE plane 6,5
48  // 77 x161y13 SB_BIG plane 6
12  // 78 x161y13 SB_BIG plane 6
48  // 79 x161y13 SB_BIG plane 7
12  // 80 x161y13 SB_BIG plane 7
00  // 81 x161y13 SB_DRIVE plane 8,7
48  // 82 x161y13 SB_BIG plane 8
12  // 83 x161y13 SB_BIG plane 8
48  // 84 x161y13 SB_BIG plane 9
12  // 85 x161y13 SB_BIG plane 9
00  // 86 x161y13 SB_DRIVE plane 10,9
48  // 87 x161y13 SB_BIG plane 10
12  // 88 x161y13 SB_BIG plane 10
48  // 89 x161y13 SB_BIG plane 11
12  // 90 x161y13 SB_BIG plane 11
00  // 91 x161y13 SB_DRIVE plane 12,11
48  // 92 x161y13 SB_BIG plane 12
12  // 93 x161y13 SB_BIG plane 12
A8  // 94 x162y14 SB_SML plane 1
82  // 95 x162y14 SB_SML plane 2,1
2A  // 96 x162y14 SB_SML plane 2
A8  // 97 x162y14 SB_SML plane 3
82  // 98 x162y14 SB_SML plane 4,3
2A  // 99 x162y14 SB_SML plane 4
A8  // 100 x162y14 SB_SML plane 5
82  // 101 x162y14 SB_SML plane 6,5
2A  // 102 x162y14 SB_SML plane 6
A8  // 103 x162y14 SB_SML plane 7
82  // 104 x162y14 SB_SML plane 8,7
2A  // 105 x162y14 SB_SML plane 8
A8  // 106 x162y14 SB_SML plane 9
82  // 107 x162y14 SB_SML plane 10,9
2A  // 108 x162y14 SB_SML plane 10
A8  // 109 x162y14 SB_SML plane 11
82  // 110 x162y14 SB_SML plane 12,11
2A  // 111 x162y14 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3371     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
08 // y_sel: 15
96 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3379
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y15
00  // 14 left_edge_EN1 at x-2y15
00  // 15 left_edge_EN2 at x-2y15
00  // 16 left_edge_EN0 at x-2y16
00  // 17 left_edge_EN1 at x-2y16
00  // 18 left_edge_EN2 at x-2y16
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y15 SB_BIG plane 1
12  // 65 x-1y15 SB_BIG plane 1
00  // 66 x-1y15 SB_DRIVE plane 2,1
48  // 67 x-1y15 SB_BIG plane 2
12  // 68 x-1y15 SB_BIG plane 2
48  // 69 x-1y15 SB_BIG plane 3
12  // 70 x-1y15 SB_BIG plane 3
00  // 71 x-1y15 SB_DRIVE plane 4,3
48  // 72 x-1y15 SB_BIG plane 4
12  // 73 x-1y15 SB_BIG plane 4
48  // 74 x-1y15 SB_BIG plane 5
12  // 75 x-1y15 SB_BIG plane 5
00  // 76 x-1y15 SB_DRIVE plane 6,5
48  // 77 x-1y15 SB_BIG plane 6
12  // 78 x-1y15 SB_BIG plane 6
48  // 79 x-1y15 SB_BIG plane 7
12  // 80 x-1y15 SB_BIG plane 7
00  // 81 x-1y15 SB_DRIVE plane 8,7
48  // 82 x-1y15 SB_BIG plane 8
12  // 83 x-1y15 SB_BIG plane 8
48  // 84 x-1y15 SB_BIG plane 9
12  // 85 x-1y15 SB_BIG plane 9
00  // 86 x-1y15 SB_DRIVE plane 10,9
48  // 87 x-1y15 SB_BIG plane 10
12  // 88 x-1y15 SB_BIG plane 10
48  // 89 x-1y15 SB_BIG plane 11
12  // 90 x-1y15 SB_BIG plane 11
00  // 91 x-1y15 SB_DRIVE plane 12,11
48  // 92 x-1y15 SB_BIG plane 12
12  // 93 x-1y15 SB_BIG plane 12
A8  // 94 x0y16 SB_SML plane 1
82  // 95 x0y16 SB_SML plane 2,1
2A  // 96 x0y16 SB_SML plane 2
A8  // 97 x0y16 SB_SML plane 3
82  // 98 x0y16 SB_SML plane 4,3
2A  // 99 x0y16 SB_SML plane 4
A8  // 100 x0y16 SB_SML plane 5
82  // 101 x0y16 SB_SML plane 6,5
2A  // 102 x0y16 SB_SML plane 6
A8  // 103 x0y16 SB_SML plane 7
82  // 104 x0y16 SB_SML plane 8,7
2A  // 105 x0y16 SB_SML plane 8
A8  // 106 x0y16 SB_SML plane 9
82  // 107 x0y16 SB_SML plane 10,9
2A  // 108 x0y16 SB_SML plane 10
A8  // 109 x0y16 SB_SML plane 11
82  // 110 x0y16 SB_SML plane 12,11
2A  // 111 x0y16 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 33EF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
08 // y_sel: 15
36 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 33F7
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x23y15 CPE[0]
00  //  1 x23y15 CPE[1]
00  //  2 x23y15 CPE[2]
00  //  3 x23y15 CPE[3]
00  //  4 x23y15 CPE[4]
00  //  5 x23y15 CPE[5]
00  //  6 x23y15 CPE[6]
00  //  7 x23y15 CPE[7]
00  //  8 x23y15 CPE[8]
00  //  9 x23y15 CPE[9]
00  // 10 x23y16 CPE[0]
00  // 11 x23y16 CPE[1]
00  // 12 x23y16 CPE[2]
00  // 13 x23y16 CPE[3]
00  // 14 x23y16 CPE[4]
00  // 15 x23y16 CPE[5]
00  // 16 x23y16 CPE[6]
00  // 17 x23y16 CPE[7]
00  // 18 x23y16 CPE[8]
00  // 19 x23y16 CPE[9]
00  // 20 x24y15 CPE[0]
00  // 21 x24y15 CPE[1]
00  // 22 x24y15 CPE[2]
00  // 23 x24y15 CPE[3]
00  // 24 x24y15 CPE[4]
00  // 25 x24y15 CPE[5]
00  // 26 x24y15 CPE[6]
00  // 27 x24y15 CPE[7]
00  // 28 x24y15 CPE[8]
00  // 29 x24y15 CPE[9]
00  // 30 x24y16 CPE[0]
00  // 31 x24y16 CPE[1]
00  // 32 x24y16 CPE[2]
00  // 33 x24y16 CPE[3]
00  // 34 x24y16 CPE[4]
00  // 35 x24y16 CPE[5]
00  // 36 x24y16 CPE[6]
00  // 37 x24y16 CPE[7]
00  // 38 x24y16 CPE[8]
00  // 39 x24y16 CPE[9]
00  // 40 x23y15 INMUX plane 2,1
00  // 41 x23y15 INMUX plane 4,3
00  // 42 x23y15 INMUX plane 6,5
00  // 43 x23y15 INMUX plane 8,7
00  // 44 x23y15 INMUX plane 10,9
00  // 45 x23y15 INMUX plane 12,11
00  // 46 x23y16 INMUX plane 2,1
00  // 47 x23y16 INMUX plane 4,3
00  // 48 x23y16 INMUX plane 6,5
00  // 49 x23y16 INMUX plane 8,7
00  // 50 x23y16 INMUX plane 10,9
00  // 51 x23y16 INMUX plane 12,11
00  // 52 x24y15 INMUX plane 2,1
00  // 53 x24y15 INMUX plane 4,3
00  // 54 x24y15 INMUX plane 6,5
00  // 55 x24y15 INMUX plane 8,7
00  // 56 x24y15 INMUX plane 10,9
00  // 57 x24y15 INMUX plane 12,11
00  // 58 x24y16 INMUX plane 2,1
00  // 59 x24y16 INMUX plane 4,3
00  // 60 x24y16 INMUX plane 6,5
00  // 61 x24y16 INMUX plane 8,7
00  // 62 x24y16 INMUX plane 10,9
00  // 63 x24y16 INMUX plane 12,11
00  // 64 x23y15 SB_BIG plane 1
00  // 65 x23y15 SB_BIG plane 1
00  // 66 x23y15 SB_DRIVE plane 2,1
00  // 67 x23y15 SB_BIG plane 2
00  // 68 x23y15 SB_BIG plane 2
80  // 69 x23y15 SB_BIG plane 3
01  // 70 x23y15 SB_BIG plane 3
02  // 71 x23y15 SB_DRIVE plane 4,3
6D // -- CRC low byte
99 // -- CRC high byte


// Config Latches on x35y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3445     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
08 // y_sel: 15
B7 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 344D
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x35y15 CPE[0]
00  //  1 x35y15 CPE[1]
00  //  2 x35y15 CPE[2]
00  //  3 x35y15 CPE[3]
00  //  4 x35y15 CPE[4]
00  //  5 x35y15 CPE[5]
00  //  6 x35y15 CPE[6]
00  //  7 x35y15 CPE[7]
00  //  8 x35y15 CPE[8]
00  //  9 x35y15 CPE[9]
00  // 10 x35y16 CPE[0]
00  // 11 x35y16 CPE[1]
00  // 12 x35y16 CPE[2]
00  // 13 x35y16 CPE[3]
00  // 14 x35y16 CPE[4]
00  // 15 x35y16 CPE[5]
00  // 16 x35y16 CPE[6]
00  // 17 x35y16 CPE[7]
00  // 18 x35y16 CPE[8]
00  // 19 x35y16 CPE[9]
00  // 20 x36y15 CPE[0]
00  // 21 x36y15 CPE[1]
00  // 22 x36y15 CPE[2]
00  // 23 x36y15 CPE[3]
00  // 24 x36y15 CPE[4]
00  // 25 x36y15 CPE[5]
00  // 26 x36y15 CPE[6]
00  // 27 x36y15 CPE[7]
00  // 28 x36y15 CPE[8]
00  // 29 x36y15 CPE[9]
00  // 30 x36y16 CPE[0]
00  // 31 x36y16 CPE[1]
00  // 32 x36y16 CPE[2]
00  // 33 x36y16 CPE[3]
00  // 34 x36y16 CPE[4]
00  // 35 x36y16 CPE[5]
00  // 36 x36y16 CPE[6]
00  // 37 x36y16 CPE[7]
00  // 38 x36y16 CPE[8]
00  // 39 x36y16 CPE[9]
00  // 40 x35y15 INMUX plane 2,1
00  // 41 x35y15 INMUX plane 4,3
00  // 42 x35y15 INMUX plane 6,5
00  // 43 x35y15 INMUX plane 8,7
00  // 44 x35y15 INMUX plane 10,9
00  // 45 x35y15 INMUX plane 12,11
00  // 46 x35y16 INMUX plane 2,1
00  // 47 x35y16 INMUX plane 4,3
00  // 48 x35y16 INMUX plane 6,5
00  // 49 x35y16 INMUX plane 8,7
00  // 50 x35y16 INMUX plane 10,9
00  // 51 x35y16 INMUX plane 12,11
00  // 52 x36y15 INMUX plane 2,1
00  // 53 x36y15 INMUX plane 4,3
00  // 54 x36y15 INMUX plane 6,5
00  // 55 x36y15 INMUX plane 8,7
00  // 56 x36y15 INMUX plane 10,9
00  // 57 x36y15 INMUX plane 12,11
00  // 58 x36y16 INMUX plane 2,1
00  // 59 x36y16 INMUX plane 4,3
00  // 60 x36y16 INMUX plane 6,5
00  // 61 x36y16 INMUX plane 8,7
00  // 62 x36y16 INMUX plane 10,9
00  // 63 x36y16 INMUX plane 12,11
00  // 64 x35y15 SB_BIG plane 1
00  // 65 x35y15 SB_BIG plane 1
00  // 66 x35y15 SB_DRIVE plane 2,1
00  // 67 x35y15 SB_BIG plane 2
00  // 68 x35y15 SB_BIG plane 2
00  // 69 x35y15 SB_BIG plane 3
00  // 70 x35y15 SB_BIG plane 3
00  // 71 x35y15 SB_DRIVE plane 4,3
00  // 72 x35y15 SB_BIG plane 4
00  // 73 x35y15 SB_BIG plane 4
00  // 74 x35y15 SB_BIG plane 5
00  // 75 x35y15 SB_BIG plane 5
00  // 76 x35y15 SB_DRIVE plane 6,5
00  // 77 x35y15 SB_BIG plane 6
00  // 78 x35y15 SB_BIG plane 6
00  // 79 x35y15 SB_BIG plane 7
00  // 80 x35y15 SB_BIG plane 7
00  // 81 x35y15 SB_DRIVE plane 8,7
00  // 82 x35y15 SB_BIG plane 8
00  // 83 x35y15 SB_BIG plane 8
80  // 84 x35y15 SB_BIG plane 9
01  // 85 x35y15 SB_BIG plane 9
02  // 86 x35y15 SB_DRIVE plane 10,9
90 // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x39y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 34AA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
08 // y_sel: 15
67 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 34B2
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x39y15 CPE[0]
00  //  1 x39y15 CPE[1]
00  //  2 x39y15 CPE[2]
00  //  3 x39y15 CPE[3]
00  //  4 x39y15 CPE[4]
00  //  5 x39y15 CPE[5]
00  //  6 x39y15 CPE[6]
00  //  7 x39y15 CPE[7]
00  //  8 x39y15 CPE[8]
00  //  9 x39y15 CPE[9]
00  // 10 x39y16 CPE[0]
00  // 11 x39y16 CPE[1]
00  // 12 x39y16 CPE[2]
00  // 13 x39y16 CPE[3]
00  // 14 x39y16 CPE[4]
00  // 15 x39y16 CPE[5]
00  // 16 x39y16 CPE[6]
00  // 17 x39y16 CPE[7]
00  // 18 x39y16 CPE[8]
00  // 19 x39y16 CPE[9]
00  // 20 x40y15 CPE[0]
00  // 21 x40y15 CPE[1]
00  // 22 x40y15 CPE[2]
00  // 23 x40y15 CPE[3]
00  // 24 x40y15 CPE[4]
00  // 25 x40y15 CPE[5]
00  // 26 x40y15 CPE[6]
00  // 27 x40y15 CPE[7]
00  // 28 x40y15 CPE[8]
00  // 29 x40y15 CPE[9]
00  // 30 x40y16 CPE[0]
00  // 31 x40y16 CPE[1]
00  // 32 x40y16 CPE[2]
00  // 33 x40y16 CPE[3]
00  // 34 x40y16 CPE[4]
00  // 35 x40y16 CPE[5]
00  // 36 x40y16 CPE[6]
00  // 37 x40y16 CPE[7]
00  // 38 x40y16 CPE[8]
00  // 39 x40y16 CPE[9]
00  // 40 x39y15 INMUX plane 2,1
00  // 41 x39y15 INMUX plane 4,3
00  // 42 x39y15 INMUX plane 6,5
00  // 43 x39y15 INMUX plane 8,7
00  // 44 x39y15 INMUX plane 10,9
00  // 45 x39y15 INMUX plane 12,11
00  // 46 x39y16 INMUX plane 2,1
00  // 47 x39y16 INMUX plane 4,3
00  // 48 x39y16 INMUX plane 6,5
00  // 49 x39y16 INMUX plane 8,7
00  // 50 x39y16 INMUX plane 10,9
00  // 51 x39y16 INMUX plane 12,11
00  // 52 x40y15 INMUX plane 2,1
00  // 53 x40y15 INMUX plane 4,3
00  // 54 x40y15 INMUX plane 6,5
00  // 55 x40y15 INMUX plane 8,7
00  // 56 x40y15 INMUX plane 10,9
00  // 57 x40y15 INMUX plane 12,11
00  // 58 x40y16 INMUX plane 2,1
00  // 59 x40y16 INMUX plane 4,3
00  // 60 x40y16 INMUX plane 6,5
00  // 61 x40y16 INMUX plane 8,7
00  // 62 x40y16 INMUX plane 10,9
00  // 63 x40y16 INMUX plane 12,11
00  // 64 x39y15 SB_BIG plane 1
00  // 65 x39y15 SB_BIG plane 1
00  // 66 x39y15 SB_DRIVE plane 2,1
00  // 67 x39y15 SB_BIG plane 2
00  // 68 x39y15 SB_BIG plane 2
00  // 69 x39y15 SB_BIG plane 3
00  // 70 x39y15 SB_BIG plane 3
00  // 71 x39y15 SB_DRIVE plane 4,3
00  // 72 x39y15 SB_BIG plane 4
00  // 73 x39y15 SB_BIG plane 4
00  // 74 x39y15 SB_BIG plane 5
00  // 75 x39y15 SB_BIG plane 5
00  // 76 x39y15 SB_DRIVE plane 6,5
00  // 77 x39y15 SB_BIG plane 6
00  // 78 x39y15 SB_BIG plane 6
00  // 79 x39y15 SB_BIG plane 7
00  // 80 x39y15 SB_BIG plane 7
00  // 81 x39y15 SB_DRIVE plane 8,7
00  // 82 x39y15 SB_BIG plane 8
00  // 83 x39y15 SB_BIG plane 8
00  // 84 x39y15 SB_BIG plane 9
00  // 85 x39y15 SB_BIG plane 9
00  // 86 x39y15 SB_DRIVE plane 10,9
00  // 87 x39y15 SB_BIG plane 10
00  // 88 x39y15 SB_BIG plane 10
80  // 89 x39y15 SB_BIG plane 11
01  // 90 x39y15 SB_BIG plane 11
02  // 91 x39y15 SB_DRIVE plane 12,11
F4 // -- CRC low byte
4B // -- CRC high byte


// Config Latches on x161y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3514     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
08 // y_sel: 15
B9 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 351C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y15
00  // 14 right_edge_EN1 at x163y15
00  // 15 right_edge_EN2 at x163y15
00  // 16 right_edge_EN0 at x163y16
00  // 17 right_edge_EN1 at x163y16
00  // 18 right_edge_EN2 at x163y16
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y16 SB_BIG plane 1
12  // 65 x162y16 SB_BIG plane 1
00  // 66 x162y16 SB_DRIVE plane 2,1
48  // 67 x162y16 SB_BIG plane 2
12  // 68 x162y16 SB_BIG plane 2
48  // 69 x162y16 SB_BIG plane 3
12  // 70 x162y16 SB_BIG plane 3
00  // 71 x162y16 SB_DRIVE plane 4,3
48  // 72 x162y16 SB_BIG plane 4
12  // 73 x162y16 SB_BIG plane 4
48  // 74 x162y16 SB_BIG plane 5
12  // 75 x162y16 SB_BIG plane 5
00  // 76 x162y16 SB_DRIVE plane 6,5
48  // 77 x162y16 SB_BIG plane 6
12  // 78 x162y16 SB_BIG plane 6
48  // 79 x162y16 SB_BIG plane 7
12  // 80 x162y16 SB_BIG plane 7
00  // 81 x162y16 SB_DRIVE plane 8,7
48  // 82 x162y16 SB_BIG plane 8
12  // 83 x162y16 SB_BIG plane 8
48  // 84 x162y16 SB_BIG plane 9
12  // 85 x162y16 SB_BIG plane 9
00  // 86 x162y16 SB_DRIVE plane 10,9
48  // 87 x162y16 SB_BIG plane 10
12  // 88 x162y16 SB_BIG plane 10
48  // 89 x162y16 SB_BIG plane 11
12  // 90 x162y16 SB_BIG plane 11
00  // 91 x162y16 SB_DRIVE plane 12,11
48  // 92 x162y16 SB_BIG plane 12
12  // 93 x162y16 SB_BIG plane 12
A8  // 94 x161y15 SB_SML plane 1
82  // 95 x161y15 SB_SML plane 2,1
2A  // 96 x161y15 SB_SML plane 2
A8  // 97 x161y15 SB_SML plane 3
82  // 98 x161y15 SB_SML plane 4,3
2A  // 99 x161y15 SB_SML plane 4
A8  // 100 x161y15 SB_SML plane 5
82  // 101 x161y15 SB_SML plane 6,5
2A  // 102 x161y15 SB_SML plane 6
A8  // 103 x161y15 SB_SML plane 7
82  // 104 x161y15 SB_SML plane 8,7
2A  // 105 x161y15 SB_SML plane 8
A8  // 106 x161y15 SB_SML plane 9
82  // 107 x161y15 SB_SML plane 10,9
2A  // 108 x161y15 SB_SML plane 10
A8  // 109 x161y15 SB_SML plane 11
82  // 110 x161y15 SB_SML plane 12,11
2A  // 111 x161y15 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3592     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
09 // y_sel: 17
1F // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 359A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y17
00  // 14 left_edge_EN1 at x-2y17
00  // 15 left_edge_EN2 at x-2y17
00  // 16 left_edge_EN0 at x-2y18
00  // 17 left_edge_EN1 at x-2y18
00  // 18 left_edge_EN2 at x-2y18
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y18 SB_BIG plane 1
12  // 65 x0y18 SB_BIG plane 1
00  // 66 x0y18 SB_DRIVE plane 2,1
48  // 67 x0y18 SB_BIG plane 2
12  // 68 x0y18 SB_BIG plane 2
48  // 69 x0y18 SB_BIG plane 3
12  // 70 x0y18 SB_BIG plane 3
00  // 71 x0y18 SB_DRIVE plane 4,3
48  // 72 x0y18 SB_BIG plane 4
12  // 73 x0y18 SB_BIG plane 4
48  // 74 x0y18 SB_BIG plane 5
12  // 75 x0y18 SB_BIG plane 5
00  // 76 x0y18 SB_DRIVE plane 6,5
48  // 77 x0y18 SB_BIG plane 6
12  // 78 x0y18 SB_BIG plane 6
48  // 79 x0y18 SB_BIG plane 7
12  // 80 x0y18 SB_BIG plane 7
00  // 81 x0y18 SB_DRIVE plane 8,7
48  // 82 x0y18 SB_BIG plane 8
12  // 83 x0y18 SB_BIG plane 8
48  // 84 x0y18 SB_BIG plane 9
12  // 85 x0y18 SB_BIG plane 9
00  // 86 x0y18 SB_DRIVE plane 10,9
48  // 87 x0y18 SB_BIG plane 10
12  // 88 x0y18 SB_BIG plane 10
48  // 89 x0y18 SB_BIG plane 11
12  // 90 x0y18 SB_BIG plane 11
00  // 91 x0y18 SB_DRIVE plane 12,11
48  // 92 x0y18 SB_BIG plane 12
12  // 93 x0y18 SB_BIG plane 12
A8  // 94 x-1y17 SB_SML plane 1
82  // 95 x-1y17 SB_SML plane 2,1
2A  // 96 x-1y17 SB_SML plane 2
A8  // 97 x-1y17 SB_SML plane 3
82  // 98 x-1y17 SB_SML plane 4,3
2A  // 99 x-1y17 SB_SML plane 4
A8  // 100 x-1y17 SB_SML plane 5
82  // 101 x-1y17 SB_SML plane 6,5
2A  // 102 x-1y17 SB_SML plane 6
A8  // 103 x-1y17 SB_SML plane 7
82  // 104 x-1y17 SB_SML plane 8,7
2A  // 105 x-1y17 SB_SML plane 8
A8  // 106 x-1y17 SB_SML plane 9
82  // 107 x-1y17 SB_SML plane 10,9
2A  // 108 x-1y17 SB_SML plane 10
A8  // 109 x-1y17 SB_SML plane 11
82  // 110 x-1y17 SB_SML plane 12,11
2A  // 111 x-1y17 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3610     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
09 // y_sel: 17
6F // -- CRC low byte
9C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3618
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x19y17 CPE[0]
00  //  1 x19y17 CPE[1]
00  //  2 x19y17 CPE[2]
00  //  3 x19y17 CPE[3]
00  //  4 x19y17 CPE[4]
00  //  5 x19y17 CPE[5]
00  //  6 x19y17 CPE[6]
00  //  7 x19y17 CPE[7]
00  //  8 x19y17 CPE[8]
00  //  9 x19y17 CPE[9]
00  // 10 x19y18 CPE[0]
00  // 11 x19y18 CPE[1]
00  // 12 x19y18 CPE[2]
00  // 13 x19y18 CPE[3]
00  // 14 x19y18 CPE[4]
00  // 15 x19y18 CPE[5]
00  // 16 x19y18 CPE[6]
00  // 17 x19y18 CPE[7]
00  // 18 x19y18 CPE[8]
00  // 19 x19y18 CPE[9]
00  // 20 x20y17 CPE[0]
00  // 21 x20y17 CPE[1]
00  // 22 x20y17 CPE[2]
00  // 23 x20y17 CPE[3]
00  // 24 x20y17 CPE[4]
00  // 25 x20y17 CPE[5]
00  // 26 x20y17 CPE[6]
00  // 27 x20y17 CPE[7]
00  // 28 x20y17 CPE[8]
00  // 29 x20y17 CPE[9]
00  // 30 x20y18 CPE[0]
00  // 31 x20y18 CPE[1]
00  // 32 x20y18 CPE[2]
00  // 33 x20y18 CPE[3]
00  // 34 x20y18 CPE[4]
00  // 35 x20y18 CPE[5]
00  // 36 x20y18 CPE[6]
00  // 37 x20y18 CPE[7]
00  // 38 x20y18 CPE[8]
00  // 39 x20y18 CPE[9]
00  // 40 x19y17 INMUX plane 2,1
00  // 41 x19y17 INMUX plane 4,3
00  // 42 x19y17 INMUX plane 6,5
00  // 43 x19y17 INMUX plane 8,7
00  // 44 x19y17 INMUX plane 10,9
00  // 45 x19y17 INMUX plane 12,11
00  // 46 x19y18 INMUX plane 2,1
00  // 47 x19y18 INMUX plane 4,3
00  // 48 x19y18 INMUX plane 6,5
00  // 49 x19y18 INMUX plane 8,7
00  // 50 x19y18 INMUX plane 10,9
00  // 51 x19y18 INMUX plane 12,11
00  // 52 x20y17 INMUX plane 2,1
00  // 53 x20y17 INMUX plane 4,3
00  // 54 x20y17 INMUX plane 6,5
00  // 55 x20y17 INMUX plane 8,7
00  // 56 x20y17 INMUX plane 10,9
00  // 57 x20y17 INMUX plane 12,11
00  // 58 x20y18 INMUX plane 2,1
00  // 59 x20y18 INMUX plane 4,3
00  // 60 x20y18 INMUX plane 6,5
00  // 61 x20y18 INMUX plane 8,7
00  // 62 x20y18 INMUX plane 10,9
00  // 63 x20y18 INMUX plane 12,11
00  // 64 x20y18 SB_BIG plane 1
60  // 65 x20y18 SB_BIG plane 1
08  // 66 x20y18 SB_DRIVE plane 2,1
BE // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x25y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3661     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
09 // y_sel: 17
67 // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3669
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x25y17 CPE[0]
00  //  1 x25y17 CPE[1]
00  //  2 x25y17 CPE[2]
00  //  3 x25y17 CPE[3]
00  //  4 x25y17 CPE[4]
00  //  5 x25y17 CPE[5]
00  //  6 x25y17 CPE[6]
00  //  7 x25y17 CPE[7]
00  //  8 x25y17 CPE[8]
00  //  9 x25y17 CPE[9]
00  // 10 x25y18 CPE[0]
00  // 11 x25y18 CPE[1]
00  // 12 x25y18 CPE[2]
00  // 13 x25y18 CPE[3]
00  // 14 x25y18 CPE[4]
00  // 15 x25y18 CPE[5]
00  // 16 x25y18 CPE[6]
00  // 17 x25y18 CPE[7]
00  // 18 x25y18 CPE[8]
00  // 19 x25y18 CPE[9]
00  // 20 x26y17 CPE[0]
00  // 21 x26y17 CPE[1]
00  // 22 x26y17 CPE[2]
00  // 23 x26y17 CPE[3]
00  // 24 x26y17 CPE[4]
00  // 25 x26y17 CPE[5]
00  // 26 x26y17 CPE[6]
00  // 27 x26y17 CPE[7]
00  // 28 x26y17 CPE[8]
00  // 29 x26y17 CPE[9]
00  // 30 x26y18 CPE[0]
00  // 31 x26y18 CPE[1]
00  // 32 x26y18 CPE[2]
00  // 33 x26y18 CPE[3]
00  // 34 x26y18 CPE[4]
00  // 35 x26y18 CPE[5]
00  // 36 x26y18 CPE[6]
00  // 37 x26y18 CPE[7]
00  // 38 x26y18 CPE[8]
00  // 39 x26y18 CPE[9]
00  // 40 x25y17 INMUX plane 2,1
00  // 41 x25y17 INMUX plane 4,3
00  // 42 x25y17 INMUX plane 6,5
00  // 43 x25y17 INMUX plane 8,7
00  // 44 x25y17 INMUX plane 10,9
00  // 45 x25y17 INMUX plane 12,11
00  // 46 x25y18 INMUX plane 2,1
00  // 47 x25y18 INMUX plane 4,3
00  // 48 x25y18 INMUX plane 6,5
00  // 49 x25y18 INMUX plane 8,7
00  // 50 x25y18 INMUX plane 10,9
00  // 51 x25y18 INMUX plane 12,11
00  // 52 x26y17 INMUX plane 2,1
00  // 53 x26y17 INMUX plane 4,3
00  // 54 x26y17 INMUX plane 6,5
00  // 55 x26y17 INMUX plane 8,7
00  // 56 x26y17 INMUX plane 10,9
00  // 57 x26y17 INMUX plane 12,11
00  // 58 x26y18 INMUX plane 2,1
00  // 59 x26y18 INMUX plane 4,3
00  // 60 x26y18 INMUX plane 6,5
00  // 61 x26y18 INMUX plane 8,7
00  // 62 x26y18 INMUX plane 10,9
00  // 63 x26y18 INMUX plane 12,11
00  // 64 x25y17 SB_BIG plane 1
00  // 65 x25y17 SB_BIG plane 1
00  // 66 x25y17 SB_DRIVE plane 2,1
00  // 67 x25y17 SB_BIG plane 2
00  // 68 x25y17 SB_BIG plane 2
00  // 69 x25y17 SB_BIG plane 3
00  // 70 x25y17 SB_BIG plane 3
00  // 71 x25y17 SB_DRIVE plane 4,3
00  // 72 x25y17 SB_BIG plane 4
00  // 73 x25y17 SB_BIG plane 4
00  // 74 x25y17 SB_BIG plane 5
00  // 75 x25y17 SB_BIG plane 5
00  // 76 x25y17 SB_DRIVE plane 6,5
00  // 77 x25y17 SB_BIG plane 6
00  // 78 x25y17 SB_BIG plane 6
00  // 79 x25y17 SB_BIG plane 7
00  // 80 x25y17 SB_BIG plane 7
00  // 81 x25y17 SB_DRIVE plane 8,7
00  // 82 x25y17 SB_BIG plane 8
00  // 83 x25y17 SB_BIG plane 8
80  // 84 x25y17 SB_BIG plane 9
01  // 85 x25y17 SB_BIG plane 9
34 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x161y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 36C5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
09 // y_sel: 17
30 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 36CD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y17
00  // 14 right_edge_EN1 at x163y17
00  // 15 right_edge_EN2 at x163y17
00  // 16 right_edge_EN0 at x163y18
00  // 17 right_edge_EN1 at x163y18
00  // 18 right_edge_EN2 at x163y18
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y17 SB_BIG plane 1
12  // 65 x161y17 SB_BIG plane 1
00  // 66 x161y17 SB_DRIVE plane 2,1
48  // 67 x161y17 SB_BIG plane 2
12  // 68 x161y17 SB_BIG plane 2
48  // 69 x161y17 SB_BIG plane 3
12  // 70 x161y17 SB_BIG plane 3
00  // 71 x161y17 SB_DRIVE plane 4,3
48  // 72 x161y17 SB_BIG plane 4
12  // 73 x161y17 SB_BIG plane 4
48  // 74 x161y17 SB_BIG plane 5
12  // 75 x161y17 SB_BIG plane 5
00  // 76 x161y17 SB_DRIVE plane 6,5
48  // 77 x161y17 SB_BIG plane 6
12  // 78 x161y17 SB_BIG plane 6
48  // 79 x161y17 SB_BIG plane 7
12  // 80 x161y17 SB_BIG plane 7
00  // 81 x161y17 SB_DRIVE plane 8,7
48  // 82 x161y17 SB_BIG plane 8
12  // 83 x161y17 SB_BIG plane 8
48  // 84 x161y17 SB_BIG plane 9
12  // 85 x161y17 SB_BIG plane 9
00  // 86 x161y17 SB_DRIVE plane 10,9
48  // 87 x161y17 SB_BIG plane 10
12  // 88 x161y17 SB_BIG plane 10
48  // 89 x161y17 SB_BIG plane 11
12  // 90 x161y17 SB_BIG plane 11
00  // 91 x161y17 SB_DRIVE plane 12,11
48  // 92 x161y17 SB_BIG plane 12
12  // 93 x161y17 SB_BIG plane 12
A8  // 94 x162y18 SB_SML plane 1
82  // 95 x162y18 SB_SML plane 2,1
2A  // 96 x162y18 SB_SML plane 2
A8  // 97 x162y18 SB_SML plane 3
82  // 98 x162y18 SB_SML plane 4,3
2A  // 99 x162y18 SB_SML plane 4
A8  // 100 x162y18 SB_SML plane 5
82  // 101 x162y18 SB_SML plane 6,5
2A  // 102 x162y18 SB_SML plane 6
A8  // 103 x162y18 SB_SML plane 7
82  // 104 x162y18 SB_SML plane 8,7
2A  // 105 x162y18 SB_SML plane 8
A8  // 106 x162y18 SB_SML plane 9
82  // 107 x162y18 SB_SML plane 10,9
2A  // 108 x162y18 SB_SML plane 10
A8  // 109 x162y18 SB_SML plane 11
82  // 110 x162y18 SB_SML plane 12,11
2A  // 111 x162y18 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3743     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0A // y_sel: 19
84 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 374B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y19
00  // 14 left_edge_EN1 at x-2y19
00  // 15 left_edge_EN2 at x-2y19
00  // 16 left_edge_EN0 at x-2y20
00  // 17 left_edge_EN1 at x-2y20
00  // 18 left_edge_EN2 at x-2y20
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y19 SB_BIG plane 1
12  // 65 x-1y19 SB_BIG plane 1
00  // 66 x-1y19 SB_DRIVE plane 2,1
48  // 67 x-1y19 SB_BIG plane 2
12  // 68 x-1y19 SB_BIG plane 2
48  // 69 x-1y19 SB_BIG plane 3
12  // 70 x-1y19 SB_BIG plane 3
00  // 71 x-1y19 SB_DRIVE plane 4,3
48  // 72 x-1y19 SB_BIG plane 4
12  // 73 x-1y19 SB_BIG plane 4
48  // 74 x-1y19 SB_BIG plane 5
12  // 75 x-1y19 SB_BIG plane 5
00  // 76 x-1y19 SB_DRIVE plane 6,5
48  // 77 x-1y19 SB_BIG plane 6
12  // 78 x-1y19 SB_BIG plane 6
48  // 79 x-1y19 SB_BIG plane 7
12  // 80 x-1y19 SB_BIG plane 7
00  // 81 x-1y19 SB_DRIVE plane 8,7
48  // 82 x-1y19 SB_BIG plane 8
12  // 83 x-1y19 SB_BIG plane 8
48  // 84 x-1y19 SB_BIG plane 9
12  // 85 x-1y19 SB_BIG plane 9
00  // 86 x-1y19 SB_DRIVE plane 10,9
48  // 87 x-1y19 SB_BIG plane 10
12  // 88 x-1y19 SB_BIG plane 10
48  // 89 x-1y19 SB_BIG plane 11
12  // 90 x-1y19 SB_BIG plane 11
00  // 91 x-1y19 SB_DRIVE plane 12,11
48  // 92 x-1y19 SB_BIG plane 12
12  // 93 x-1y19 SB_BIG plane 12
A8  // 94 x0y20 SB_SML plane 1
82  // 95 x0y20 SB_SML plane 2,1
2A  // 96 x0y20 SB_SML plane 2
A8  // 97 x0y20 SB_SML plane 3
82  // 98 x0y20 SB_SML plane 4,3
2A  // 99 x0y20 SB_SML plane 4
A8  // 100 x0y20 SB_SML plane 5
82  // 101 x0y20 SB_SML plane 6,5
2A  // 102 x0y20 SB_SML plane 6
A8  // 103 x0y20 SB_SML plane 7
82  // 104 x0y20 SB_SML plane 8,7
2A  // 105 x0y20 SB_SML plane 8
A8  // 106 x0y20 SB_SML plane 9
82  // 107 x0y20 SB_SML plane 10,9
2A  // 108 x0y20 SB_SML plane 10
A8  // 109 x0y20 SB_SML plane 11
82  // 110 x0y20 SB_SML plane 12,11
2A  // 111 x0y20 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 37C1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
0A // y_sel: 19
A5 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 37C9
5B // Length: 91
CB // -- CRC low byte
D4 // -- CRC high byte
00  //  0 x35y19 CPE[0]
00  //  1 x35y19 CPE[1]
00  //  2 x35y19 CPE[2]
00  //  3 x35y19 CPE[3]
00  //  4 x35y19 CPE[4]
00  //  5 x35y19 CPE[5]
00  //  6 x35y19 CPE[6]
00  //  7 x35y19 CPE[7]
00  //  8 x35y19 CPE[8]
00  //  9 x35y19 CPE[9]
00  // 10 x35y20 CPE[0]
00  // 11 x35y20 CPE[1]
00  // 12 x35y20 CPE[2]
00  // 13 x35y20 CPE[3]
00  // 14 x35y20 CPE[4]
00  // 15 x35y20 CPE[5]
00  // 16 x35y20 CPE[6]
00  // 17 x35y20 CPE[7]
00  // 18 x35y20 CPE[8]
00  // 19 x35y20 CPE[9]
00  // 20 x36y19 CPE[0]
00  // 21 x36y19 CPE[1]
00  // 22 x36y19 CPE[2]
00  // 23 x36y19 CPE[3]
00  // 24 x36y19 CPE[4]
00  // 25 x36y19 CPE[5]
00  // 26 x36y19 CPE[6]
00  // 27 x36y19 CPE[7]
00  // 28 x36y19 CPE[8]
00  // 29 x36y19 CPE[9]
00  // 30 x36y20 CPE[0]
00  // 31 x36y20 CPE[1]
00  // 32 x36y20 CPE[2]
00  // 33 x36y20 CPE[3]
00  // 34 x36y20 CPE[4]
00  // 35 x36y20 CPE[5]
00  // 36 x36y20 CPE[6]
00  // 37 x36y20 CPE[7]
00  // 38 x36y20 CPE[8]
00  // 39 x36y20 CPE[9]
00  // 40 x35y19 INMUX plane 2,1
00  // 41 x35y19 INMUX plane 4,3
00  // 42 x35y19 INMUX plane 6,5
00  // 43 x35y19 INMUX plane 8,7
00  // 44 x35y19 INMUX plane 10,9
00  // 45 x35y19 INMUX plane 12,11
00  // 46 x35y20 INMUX plane 2,1
00  // 47 x35y20 INMUX plane 4,3
00  // 48 x35y20 INMUX plane 6,5
00  // 49 x35y20 INMUX plane 8,7
00  // 50 x35y20 INMUX plane 10,9
00  // 51 x35y20 INMUX plane 12,11
00  // 52 x36y19 INMUX plane 2,1
00  // 53 x36y19 INMUX plane 4,3
00  // 54 x36y19 INMUX plane 6,5
00  // 55 x36y19 INMUX plane 8,7
00  // 56 x36y19 INMUX plane 10,9
00  // 57 x36y19 INMUX plane 12,11
00  // 58 x36y20 INMUX plane 2,1
00  // 59 x36y20 INMUX plane 4,3
00  // 60 x36y20 INMUX plane 6,5
00  // 61 x36y20 INMUX plane 8,7
00  // 62 x36y20 INMUX plane 10,9
00  // 63 x36y20 INMUX plane 12,11
00  // 64 x35y19 SB_BIG plane 1
00  // 65 x35y19 SB_BIG plane 1
00  // 66 x35y19 SB_DRIVE plane 2,1
C0  // 67 x35y19 SB_BIG plane 2
01  // 68 x35y19 SB_BIG plane 2
00  // 69 x35y19 SB_BIG plane 3
00  // 70 x35y19 SB_BIG plane 3
00  // 71 x35y19 SB_DRIVE plane 4,3
00  // 72 x35y19 SB_BIG plane 4
00  // 73 x35y19 SB_BIG plane 4
00  // 74 x35y19 SB_BIG plane 5
00  // 75 x35y19 SB_BIG plane 5
00  // 76 x35y19 SB_DRIVE plane 6,5
00  // 77 x35y19 SB_BIG plane 6
00  // 78 x35y19 SB_BIG plane 6
00  // 79 x35y19 SB_BIG plane 7
00  // 80 x35y19 SB_BIG plane 7
00  // 81 x35y19 SB_DRIVE plane 8,7
C0  // 82 x35y19 SB_BIG plane 8
01  // 83 x35y19 SB_BIG plane 8
C0  // 84 x35y19 SB_BIG plane 9
01  // 85 x35y19 SB_BIG plane 9
00  // 86 x35y19 SB_DRIVE plane 10,9
00  // 87 x35y19 SB_BIG plane 10
00  // 88 x35y19 SB_BIG plane 10
C0  // 89 x35y19 SB_BIG plane 11
01  // 90 x35y19 SB_BIG plane 11
52 // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x39y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 382A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
0A // y_sel: 19
75 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3832
5B // Length: 91
CB // -- CRC low byte
D4 // -- CRC high byte
00  //  0 x39y19 CPE[0]
00  //  1 x39y19 CPE[1]
00  //  2 x39y19 CPE[2]
00  //  3 x39y19 CPE[3]
00  //  4 x39y19 CPE[4]
00  //  5 x39y19 CPE[5]
00  //  6 x39y19 CPE[6]
00  //  7 x39y19 CPE[7]
00  //  8 x39y19 CPE[8]
00  //  9 x39y19 CPE[9]
00  // 10 x39y20 CPE[0]
00  // 11 x39y20 CPE[1]
00  // 12 x39y20 CPE[2]
00  // 13 x39y20 CPE[3]
00  // 14 x39y20 CPE[4]
00  // 15 x39y20 CPE[5]
00  // 16 x39y20 CPE[6]
00  // 17 x39y20 CPE[7]
00  // 18 x39y20 CPE[8]
00  // 19 x39y20 CPE[9]
00  // 20 x40y19 CPE[0]
00  // 21 x40y19 CPE[1]
00  // 22 x40y19 CPE[2]
00  // 23 x40y19 CPE[3]
00  // 24 x40y19 CPE[4]
00  // 25 x40y19 CPE[5]
00  // 26 x40y19 CPE[6]
00  // 27 x40y19 CPE[7]
00  // 28 x40y19 CPE[8]
00  // 29 x40y19 CPE[9]
00  // 30 x40y20 CPE[0]
00  // 31 x40y20 CPE[1]
00  // 32 x40y20 CPE[2]
00  // 33 x40y20 CPE[3]
00  // 34 x40y20 CPE[4]
00  // 35 x40y20 CPE[5]
00  // 36 x40y20 CPE[6]
00  // 37 x40y20 CPE[7]
00  // 38 x40y20 CPE[8]
00  // 39 x40y20 CPE[9]
00  // 40 x39y19 INMUX plane 2,1
00  // 41 x39y19 INMUX plane 4,3
00  // 42 x39y19 INMUX plane 6,5
00  // 43 x39y19 INMUX plane 8,7
00  // 44 x39y19 INMUX plane 10,9
00  // 45 x39y19 INMUX plane 12,11
00  // 46 x39y20 INMUX plane 2,1
00  // 47 x39y20 INMUX plane 4,3
00  // 48 x39y20 INMUX plane 6,5
00  // 49 x39y20 INMUX plane 8,7
00  // 50 x39y20 INMUX plane 10,9
00  // 51 x39y20 INMUX plane 12,11
00  // 52 x40y19 INMUX plane 2,1
00  // 53 x40y19 INMUX plane 4,3
00  // 54 x40y19 INMUX plane 6,5
00  // 55 x40y19 INMUX plane 8,7
00  // 56 x40y19 INMUX plane 10,9
00  // 57 x40y19 INMUX plane 12,11
00  // 58 x40y20 INMUX plane 2,1
00  // 59 x40y20 INMUX plane 4,3
00  // 60 x40y20 INMUX plane 6,5
00  // 61 x40y20 INMUX plane 8,7
00  // 62 x40y20 INMUX plane 10,9
00  // 63 x40y20 INMUX plane 12,11
00  // 64 x39y19 SB_BIG plane 1
00  // 65 x39y19 SB_BIG plane 1
00  // 66 x39y19 SB_DRIVE plane 2,1
C0  // 67 x39y19 SB_BIG plane 2
01  // 68 x39y19 SB_BIG plane 2
00  // 69 x39y19 SB_BIG plane 3
00  // 70 x39y19 SB_BIG plane 3
00  // 71 x39y19 SB_DRIVE plane 4,3
00  // 72 x39y19 SB_BIG plane 4
00  // 73 x39y19 SB_BIG plane 4
00  // 74 x39y19 SB_BIG plane 5
00  // 75 x39y19 SB_BIG plane 5
00  // 76 x39y19 SB_DRIVE plane 6,5
00  // 77 x39y19 SB_BIG plane 6
00  // 78 x39y19 SB_BIG plane 6
00  // 79 x39y19 SB_BIG plane 7
00  // 80 x39y19 SB_BIG plane 7
00  // 81 x39y19 SB_DRIVE plane 8,7
00  // 82 x39y19 SB_BIG plane 8
00  // 83 x39y19 SB_BIG plane 8
C0  // 84 x39y19 SB_BIG plane 9
01  // 85 x39y19 SB_BIG plane 9
00  // 86 x39y19 SB_DRIVE plane 10,9
00  // 87 x39y19 SB_BIG plane 10
00  // 88 x39y19 SB_BIG plane 10
C0  // 89 x39y19 SB_BIG plane 11
01  // 90 x39y19 SB_BIG plane 11
59 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x41y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3893     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
0A // y_sel: 19
AD // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 389B
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x41y19 CPE[0]
00  //  1 x41y19 CPE[1]
00  //  2 x41y19 CPE[2]
00  //  3 x41y19 CPE[3]
00  //  4 x41y19 CPE[4]
00  //  5 x41y19 CPE[5]
00  //  6 x41y19 CPE[6]
00  //  7 x41y19 CPE[7]
00  //  8 x41y19 CPE[8]
00  //  9 x41y19 CPE[9]
00  // 10 x41y20 CPE[0]
00  // 11 x41y20 CPE[1]
00  // 12 x41y20 CPE[2]
00  // 13 x41y20 CPE[3]
00  // 14 x41y20 CPE[4]
00  // 15 x41y20 CPE[5]
00  // 16 x41y20 CPE[6]
00  // 17 x41y20 CPE[7]
00  // 18 x41y20 CPE[8]
00  // 19 x41y20 CPE[9]
00  // 20 x42y19 CPE[0]
00  // 21 x42y19 CPE[1]
00  // 22 x42y19 CPE[2]
00  // 23 x42y19 CPE[3]
00  // 24 x42y19 CPE[4]
00  // 25 x42y19 CPE[5]
00  // 26 x42y19 CPE[6]
00  // 27 x42y19 CPE[7]
00  // 28 x42y19 CPE[8]
00  // 29 x42y19 CPE[9]
00  // 30 x42y20 CPE[0]
00  // 31 x42y20 CPE[1]
00  // 32 x42y20 CPE[2]
00  // 33 x42y20 CPE[3]
00  // 34 x42y20 CPE[4]
00  // 35 x42y20 CPE[5]
00  // 36 x42y20 CPE[6]
00  // 37 x42y20 CPE[7]
00  // 38 x42y20 CPE[8]
00  // 39 x42y20 CPE[9]
00  // 40 x41y19 INMUX plane 2,1
00  // 41 x41y19 INMUX plane 4,3
00  // 42 x41y19 INMUX plane 6,5
00  // 43 x41y19 INMUX plane 8,7
00  // 44 x41y19 INMUX plane 10,9
00  // 45 x41y19 INMUX plane 12,11
00  // 46 x41y20 INMUX plane 2,1
00  // 47 x41y20 INMUX plane 4,3
00  // 48 x41y20 INMUX plane 6,5
00  // 49 x41y20 INMUX plane 8,7
00  // 50 x41y20 INMUX plane 10,9
00  // 51 x41y20 INMUX plane 12,11
00  // 52 x42y19 INMUX plane 2,1
00  // 53 x42y19 INMUX plane 4,3
00  // 54 x42y19 INMUX plane 6,5
00  // 55 x42y19 INMUX plane 8,7
00  // 56 x42y19 INMUX plane 10,9
00  // 57 x42y19 INMUX plane 12,11
00  // 58 x42y20 INMUX plane 2,1
00  // 59 x42y20 INMUX plane 4,3
00  // 60 x42y20 INMUX plane 6,5
00  // 61 x42y20 INMUX plane 8,7
00  // 62 x42y20 INMUX plane 10,9
00  // 63 x42y20 INMUX plane 12,11
00  // 64 x42y20 SB_BIG plane 1
00  // 65 x42y20 SB_BIG plane 1
00  // 66 x42y20 SB_DRIVE plane 2,1
00  // 67 x42y20 SB_BIG plane 2
00  // 68 x42y20 SB_BIG plane 2
00  // 69 x42y20 SB_BIG plane 3
00  // 70 x42y20 SB_BIG plane 3
00  // 71 x42y20 SB_DRIVE plane 4,3
00  // 72 x42y20 SB_BIG plane 4
00  // 73 x42y20 SB_BIG plane 4
00  // 74 x42y20 SB_BIG plane 5
00  // 75 x42y20 SB_BIG plane 5
00  // 76 x42y20 SB_DRIVE plane 6,5
00  // 77 x42y20 SB_BIG plane 6
00  // 78 x42y20 SB_BIG plane 6
00  // 79 x42y20 SB_BIG plane 7
00  // 80 x42y20 SB_BIG plane 7
00  // 81 x42y20 SB_DRIVE plane 8,7
00  // 82 x42y20 SB_BIG plane 8
00  // 83 x42y20 SB_BIG plane 8
C0  // 84 x42y20 SB_BIG plane 9
01  // 85 x42y20 SB_BIG plane 9
52 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x161y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 38F7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0A // y_sel: 19
AB // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 38FF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y19
00  // 14 right_edge_EN1 at x163y19
00  // 15 right_edge_EN2 at x163y19
00  // 16 right_edge_EN0 at x163y20
00  // 17 right_edge_EN1 at x163y20
00  // 18 right_edge_EN2 at x163y20
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y20 SB_BIG plane 1
12  // 65 x162y20 SB_BIG plane 1
00  // 66 x162y20 SB_DRIVE plane 2,1
48  // 67 x162y20 SB_BIG plane 2
12  // 68 x162y20 SB_BIG plane 2
48  // 69 x162y20 SB_BIG plane 3
12  // 70 x162y20 SB_BIG plane 3
00  // 71 x162y20 SB_DRIVE plane 4,3
48  // 72 x162y20 SB_BIG plane 4
12  // 73 x162y20 SB_BIG plane 4
48  // 74 x162y20 SB_BIG plane 5
12  // 75 x162y20 SB_BIG plane 5
00  // 76 x162y20 SB_DRIVE plane 6,5
48  // 77 x162y20 SB_BIG plane 6
12  // 78 x162y20 SB_BIG plane 6
48  // 79 x162y20 SB_BIG plane 7
12  // 80 x162y20 SB_BIG plane 7
00  // 81 x162y20 SB_DRIVE plane 8,7
48  // 82 x162y20 SB_BIG plane 8
12  // 83 x162y20 SB_BIG plane 8
48  // 84 x162y20 SB_BIG plane 9
12  // 85 x162y20 SB_BIG plane 9
00  // 86 x162y20 SB_DRIVE plane 10,9
48  // 87 x162y20 SB_BIG plane 10
12  // 88 x162y20 SB_BIG plane 10
48  // 89 x162y20 SB_BIG plane 11
12  // 90 x162y20 SB_BIG plane 11
00  // 91 x162y20 SB_DRIVE plane 12,11
48  // 92 x162y20 SB_BIG plane 12
12  // 93 x162y20 SB_BIG plane 12
A8  // 94 x161y19 SB_SML plane 1
82  // 95 x161y19 SB_SML plane 2,1
2A  // 96 x161y19 SB_SML plane 2
A8  // 97 x161y19 SB_SML plane 3
82  // 98 x161y19 SB_SML plane 4,3
2A  // 99 x161y19 SB_SML plane 4
A8  // 100 x161y19 SB_SML plane 5
82  // 101 x161y19 SB_SML plane 6,5
2A  // 102 x161y19 SB_SML plane 6
A8  // 103 x161y19 SB_SML plane 7
82  // 104 x161y19 SB_SML plane 8,7
2A  // 105 x161y19 SB_SML plane 8
A8  // 106 x161y19 SB_SML plane 9
82  // 107 x161y19 SB_SML plane 10,9
2A  // 108 x161y19 SB_SML plane 10
A8  // 109 x161y19 SB_SML plane 11
82  // 110 x161y19 SB_SML plane 12,11
2A  // 111 x161y19 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3975     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0B // y_sel: 21
0D // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 397D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y21
00  // 14 left_edge_EN1 at x-2y21
00  // 15 left_edge_EN2 at x-2y21
00  // 16 left_edge_EN0 at x-2y22
00  // 17 left_edge_EN1 at x-2y22
00  // 18 left_edge_EN2 at x-2y22
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y22 SB_BIG plane 1
12  // 65 x0y22 SB_BIG plane 1
00  // 66 x0y22 SB_DRIVE plane 2,1
48  // 67 x0y22 SB_BIG plane 2
12  // 68 x0y22 SB_BIG plane 2
48  // 69 x0y22 SB_BIG plane 3
12  // 70 x0y22 SB_BIG plane 3
00  // 71 x0y22 SB_DRIVE plane 4,3
48  // 72 x0y22 SB_BIG plane 4
12  // 73 x0y22 SB_BIG plane 4
48  // 74 x0y22 SB_BIG plane 5
12  // 75 x0y22 SB_BIG plane 5
00  // 76 x0y22 SB_DRIVE plane 6,5
48  // 77 x0y22 SB_BIG plane 6
12  // 78 x0y22 SB_BIG plane 6
48  // 79 x0y22 SB_BIG plane 7
12  // 80 x0y22 SB_BIG plane 7
00  // 81 x0y22 SB_DRIVE plane 8,7
48  // 82 x0y22 SB_BIG plane 8
12  // 83 x0y22 SB_BIG plane 8
48  // 84 x0y22 SB_BIG plane 9
12  // 85 x0y22 SB_BIG plane 9
00  // 86 x0y22 SB_DRIVE plane 10,9
48  // 87 x0y22 SB_BIG plane 10
12  // 88 x0y22 SB_BIG plane 10
48  // 89 x0y22 SB_BIG plane 11
12  // 90 x0y22 SB_BIG plane 11
00  // 91 x0y22 SB_DRIVE plane 12,11
48  // 92 x0y22 SB_BIG plane 12
12  // 93 x0y22 SB_BIG plane 12
A8  // 94 x-1y21 SB_SML plane 1
82  // 95 x-1y21 SB_SML plane 2,1
2A  // 96 x-1y21 SB_SML plane 2
A8  // 97 x-1y21 SB_SML plane 3
82  // 98 x-1y21 SB_SML plane 4,3
2A  // 99 x-1y21 SB_SML plane 4
A8  // 100 x-1y21 SB_SML plane 5
82  // 101 x-1y21 SB_SML plane 6,5
2A  // 102 x-1y21 SB_SML plane 6
A8  // 103 x-1y21 SB_SML plane 7
82  // 104 x-1y21 SB_SML plane 8,7
2A  // 105 x-1y21 SB_SML plane 8
A8  // 106 x-1y21 SB_SML plane 9
82  // 107 x-1y21 SB_SML plane 10,9
2A  // 108 x-1y21 SB_SML plane 10
A8  // 109 x-1y21 SB_SML plane 11
82  // 110 x-1y21 SB_SML plane 12,11
2A  // 111 x-1y21 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 39F3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
0B // y_sel: 21
A5 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 39FB
4F // Length: 79
6E // -- CRC low byte
82 // -- CRC high byte
00  //  0 x21y21 CPE[0]
00  //  1 x21y21 CPE[1]
00  //  2 x21y21 CPE[2]
00  //  3 x21y21 CPE[3]
00  //  4 x21y21 CPE[4]
00  //  5 x21y21 CPE[5]
00  //  6 x21y21 CPE[6]
00  //  7 x21y21 CPE[7]
00  //  8 x21y21 CPE[8]
00  //  9 x21y21 CPE[9]
00  // 10 x21y22 CPE[0]
00  // 11 x21y22 CPE[1]
00  // 12 x21y22 CPE[2]
00  // 13 x21y22 CPE[3]
00  // 14 x21y22 CPE[4]
00  // 15 x21y22 CPE[5]
00  // 16 x21y22 CPE[6]
00  // 17 x21y22 CPE[7]
00  // 18 x21y22 CPE[8]
00  // 19 x21y22 CPE[9]
00  // 20 x22y21 CPE[0]
00  // 21 x22y21 CPE[1]
00  // 22 x22y21 CPE[2]
00  // 23 x22y21 CPE[3]
00  // 24 x22y21 CPE[4]
00  // 25 x22y21 CPE[5]
00  // 26 x22y21 CPE[6]
00  // 27 x22y21 CPE[7]
00  // 28 x22y21 CPE[8]
00  // 29 x22y21 CPE[9]
00  // 30 x22y22 CPE[0]
00  // 31 x22y22 CPE[1]
00  // 32 x22y22 CPE[2]
00  // 33 x22y22 CPE[3]
00  // 34 x22y22 CPE[4]
00  // 35 x22y22 CPE[5]
00  // 36 x22y22 CPE[6]
00  // 37 x22y22 CPE[7]
00  // 38 x22y22 CPE[8]
00  // 39 x22y22 CPE[9]
00  // 40 x21y21 INMUX plane 2,1
00  // 41 x21y21 INMUX plane 4,3
00  // 42 x21y21 INMUX plane 6,5
00  // 43 x21y21 INMUX plane 8,7
00  // 44 x21y21 INMUX plane 10,9
00  // 45 x21y21 INMUX plane 12,11
00  // 46 x21y22 INMUX plane 2,1
00  // 47 x21y22 INMUX plane 4,3
00  // 48 x21y22 INMUX plane 6,5
00  // 49 x21y22 INMUX plane 8,7
00  // 50 x21y22 INMUX plane 10,9
00  // 51 x21y22 INMUX plane 12,11
00  // 52 x22y21 INMUX plane 2,1
00  // 53 x22y21 INMUX plane 4,3
00  // 54 x22y21 INMUX plane 6,5
00  // 55 x22y21 INMUX plane 8,7
00  // 56 x22y21 INMUX plane 10,9
00  // 57 x22y21 INMUX plane 12,11
00  // 58 x22y22 INMUX plane 2,1
00  // 59 x22y22 INMUX plane 4,3
00  // 60 x22y22 INMUX plane 6,5
00  // 61 x22y22 INMUX plane 8,7
00  // 62 x22y22 INMUX plane 10,9
00  // 63 x22y22 INMUX plane 12,11
00  // 64 x21y21 SB_BIG plane 1
00  // 65 x21y21 SB_BIG plane 1
00  // 66 x21y21 SB_DRIVE plane 2,1
00  // 67 x21y21 SB_BIG plane 2
00  // 68 x21y21 SB_BIG plane 2
00  // 69 x21y21 SB_BIG plane 3
00  // 70 x21y21 SB_BIG plane 3
00  // 71 x21y21 SB_DRIVE plane 4,3
00  // 72 x21y21 SB_BIG plane 4
00  // 73 x21y21 SB_BIG plane 4
00  // 74 x21y21 SB_BIG plane 5
00  // 75 x21y21 SB_BIG plane 5
20  // 76 x21y21 SB_DRIVE plane 6,5
C0  // 77 x21y21 SB_BIG plane 6
01  // 78 x21y21 SB_BIG plane 6
A7 // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x25y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3A50     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
0B // y_sel: 21
75 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3A58
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x25y21 CPE[0]
00  //  1 x25y21 CPE[1]
00  //  2 x25y21 CPE[2]
00  //  3 x25y21 CPE[3]
00  //  4 x25y21 CPE[4]
00  //  5 x25y21 CPE[5]
00  //  6 x25y21 CPE[6]
00  //  7 x25y21 CPE[7]
00  //  8 x25y21 CPE[8]
00  //  9 x25y21 CPE[9]
00  // 10 x25y22 CPE[0]
00  // 11 x25y22 CPE[1]
00  // 12 x25y22 CPE[2]
00  // 13 x25y22 CPE[3]
00  // 14 x25y22 CPE[4]
00  // 15 x25y22 CPE[5]
00  // 16 x25y22 CPE[6]
00  // 17 x25y22 CPE[7]
00  // 18 x25y22 CPE[8]
00  // 19 x25y22 CPE[9]
00  // 20 x26y21 CPE[0]
00  // 21 x26y21 CPE[1]
00  // 22 x26y21 CPE[2]
00  // 23 x26y21 CPE[3]
00  // 24 x26y21 CPE[4]
00  // 25 x26y21 CPE[5]
00  // 26 x26y21 CPE[6]
00  // 27 x26y21 CPE[7]
00  // 28 x26y21 CPE[8]
00  // 29 x26y21 CPE[9]
00  // 30 x26y22 CPE[0]
00  // 31 x26y22 CPE[1]
00  // 32 x26y22 CPE[2]
00  // 33 x26y22 CPE[3]
00  // 34 x26y22 CPE[4]
00  // 35 x26y22 CPE[5]
00  // 36 x26y22 CPE[6]
00  // 37 x26y22 CPE[7]
00  // 38 x26y22 CPE[8]
00  // 39 x26y22 CPE[9]
00  // 40 x25y21 INMUX plane 2,1
00  // 41 x25y21 INMUX plane 4,3
00  // 42 x25y21 INMUX plane 6,5
00  // 43 x25y21 INMUX plane 8,7
00  // 44 x25y21 INMUX plane 10,9
00  // 45 x25y21 INMUX plane 12,11
00  // 46 x25y22 INMUX plane 2,1
00  // 47 x25y22 INMUX plane 4,3
00  // 48 x25y22 INMUX plane 6,5
00  // 49 x25y22 INMUX plane 8,7
00  // 50 x25y22 INMUX plane 10,9
00  // 51 x25y22 INMUX plane 12,11
00  // 52 x26y21 INMUX plane 2,1
00  // 53 x26y21 INMUX plane 4,3
00  // 54 x26y21 INMUX plane 6,5
00  // 55 x26y21 INMUX plane 8,7
00  // 56 x26y21 INMUX plane 10,9
00  // 57 x26y21 INMUX plane 12,11
00  // 58 x26y22 INMUX plane 2,1
00  // 59 x26y22 INMUX plane 4,3
00  // 60 x26y22 INMUX plane 6,5
00  // 61 x26y22 INMUX plane 8,7
00  // 62 x26y22 INMUX plane 10,9
00  // 63 x26y22 INMUX plane 12,11
00  // 64 x25y21 SB_BIG plane 1
00  // 65 x25y21 SB_BIG plane 1
00  // 66 x25y21 SB_DRIVE plane 2,1
00  // 67 x25y21 SB_BIG plane 2
00  // 68 x25y21 SB_BIG plane 2
00  // 69 x25y21 SB_BIG plane 3
00  // 70 x25y21 SB_BIG plane 3
00  // 71 x25y21 SB_DRIVE plane 4,3
00  // 72 x25y21 SB_BIG plane 4
00  // 73 x25y21 SB_BIG plane 4
00  // 74 x25y21 SB_BIG plane 5
00  // 75 x25y21 SB_BIG plane 5
00  // 76 x25y21 SB_DRIVE plane 6,5
00  // 77 x25y21 SB_BIG plane 6
00  // 78 x25y21 SB_BIG plane 6
00  // 79 x25y21 SB_BIG plane 7
00  // 80 x25y21 SB_BIG plane 7
00  // 81 x25y21 SB_DRIVE plane 8,7
00  // 82 x25y21 SB_BIG plane 8
00  // 83 x25y21 SB_BIG plane 8
C0  // 84 x25y21 SB_BIG plane 9
01  // 85 x25y21 SB_BIG plane 9
0A  // 86 x25y21 SB_DRIVE plane 10,9
AE // -- CRC low byte
2E // -- CRC high byte


// Config Latches on x47y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3AB5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
0B // y_sel: 21
5C // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3ABD
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x47y21 CPE[0]
00  //  1 x47y21 CPE[1]
00  //  2 x47y21 CPE[2]
00  //  3 x47y21 CPE[3]
00  //  4 x47y21 CPE[4]
00  //  5 x47y21 CPE[5]
00  //  6 x47y21 CPE[6]
00  //  7 x47y21 CPE[7]
00  //  8 x47y21 CPE[8]
00  //  9 x47y21 CPE[9]
00  // 10 x47y22 CPE[0]
00  // 11 x47y22 CPE[1]
00  // 12 x47y22 CPE[2]
00  // 13 x47y22 CPE[3]
00  // 14 x47y22 CPE[4]
00  // 15 x47y22 CPE[5]
00  // 16 x47y22 CPE[6]
00  // 17 x47y22 CPE[7]
00  // 18 x47y22 CPE[8]
00  // 19 x47y22 CPE[9]
00  // 20 x48y21 CPE[0]
00  // 21 x48y21 CPE[1]
00  // 22 x48y21 CPE[2]
00  // 23 x48y21 CPE[3]
00  // 24 x48y21 CPE[4]
00  // 25 x48y21 CPE[5]
00  // 26 x48y21 CPE[6]
00  // 27 x48y21 CPE[7]
00  // 28 x48y21 CPE[8]
00  // 29 x48y21 CPE[9]
00  // 30 x48y22 CPE[0]
00  // 31 x48y22 CPE[1]
00  // 32 x48y22 CPE[2]
00  // 33 x48y22 CPE[3]
00  // 34 x48y22 CPE[4]
00  // 35 x48y22 CPE[5]
00  // 36 x48y22 CPE[6]
00  // 37 x48y22 CPE[7]
00  // 38 x48y22 CPE[8]
00  // 39 x48y22 CPE[9]
00  // 40 x47y21 INMUX plane 2,1
00  // 41 x47y21 INMUX plane 4,3
00  // 42 x47y21 INMUX plane 6,5
00  // 43 x47y21 INMUX plane 8,7
00  // 44 x47y21 INMUX plane 10,9
00  // 45 x47y21 INMUX plane 12,11
00  // 46 x47y22 INMUX plane 2,1
00  // 47 x47y22 INMUX plane 4,3
00  // 48 x47y22 INMUX plane 6,5
00  // 49 x47y22 INMUX plane 8,7
00  // 50 x47y22 INMUX plane 10,9
00  // 51 x47y22 INMUX plane 12,11
00  // 52 x48y21 INMUX plane 2,1
00  // 53 x48y21 INMUX plane 4,3
00  // 54 x48y21 INMUX plane 6,5
00  // 55 x48y21 INMUX plane 8,7
00  // 56 x48y21 INMUX plane 10,9
00  // 57 x48y21 INMUX plane 12,11
00  // 58 x48y22 INMUX plane 2,1
00  // 59 x48y22 INMUX plane 4,3
00  // 60 x48y22 INMUX plane 6,5
00  // 61 x48y22 INMUX plane 8,7
00  // 62 x48y22 INMUX plane 10,9
00  // 63 x48y22 INMUX plane 12,11
00  // 64 x48y22 SB_BIG plane 1
00  // 65 x48y22 SB_BIG plane 1
00  // 66 x48y22 SB_DRIVE plane 2,1
00  // 67 x48y22 SB_BIG plane 2
00  // 68 x48y22 SB_BIG plane 2
00  // 69 x48y22 SB_BIG plane 3
00  // 70 x48y22 SB_BIG plane 3
00  // 71 x48y22 SB_DRIVE plane 4,3
00  // 72 x48y22 SB_BIG plane 4
00  // 73 x48y22 SB_BIG plane 4
00  // 74 x48y22 SB_BIG plane 5
00  // 75 x48y22 SB_BIG plane 5
00  // 76 x48y22 SB_DRIVE plane 6,5
00  // 77 x48y22 SB_BIG plane 6
00  // 78 x48y22 SB_BIG plane 6
00  // 79 x48y22 SB_BIG plane 7
00  // 80 x48y22 SB_BIG plane 7
00  // 81 x48y22 SB_DRIVE plane 8,7
00  // 82 x48y22 SB_BIG plane 8
00  // 83 x48y22 SB_BIG plane 8
C0  // 84 x48y22 SB_BIG plane 9
01  // 85 x48y22 SB_BIG plane 9
02  // 86 x48y22 SB_DRIVE plane 10,9
E6 // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x161y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3B1A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0B // y_sel: 21
22 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3B22
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y21
00  // 14 right_edge_EN1 at x163y21
00  // 15 right_edge_EN2 at x163y21
00  // 16 right_edge_EN0 at x163y22
00  // 17 right_edge_EN1 at x163y22
00  // 18 right_edge_EN2 at x163y22
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y21 SB_BIG plane 1
12  // 65 x161y21 SB_BIG plane 1
00  // 66 x161y21 SB_DRIVE plane 2,1
48  // 67 x161y21 SB_BIG plane 2
12  // 68 x161y21 SB_BIG plane 2
48  // 69 x161y21 SB_BIG plane 3
12  // 70 x161y21 SB_BIG plane 3
00  // 71 x161y21 SB_DRIVE plane 4,3
48  // 72 x161y21 SB_BIG plane 4
12  // 73 x161y21 SB_BIG plane 4
48  // 74 x161y21 SB_BIG plane 5
12  // 75 x161y21 SB_BIG plane 5
00  // 76 x161y21 SB_DRIVE plane 6,5
48  // 77 x161y21 SB_BIG plane 6
12  // 78 x161y21 SB_BIG plane 6
48  // 79 x161y21 SB_BIG plane 7
12  // 80 x161y21 SB_BIG plane 7
00  // 81 x161y21 SB_DRIVE plane 8,7
48  // 82 x161y21 SB_BIG plane 8
12  // 83 x161y21 SB_BIG plane 8
48  // 84 x161y21 SB_BIG plane 9
12  // 85 x161y21 SB_BIG plane 9
00  // 86 x161y21 SB_DRIVE plane 10,9
48  // 87 x161y21 SB_BIG plane 10
12  // 88 x161y21 SB_BIG plane 10
48  // 89 x161y21 SB_BIG plane 11
12  // 90 x161y21 SB_BIG plane 11
00  // 91 x161y21 SB_DRIVE plane 12,11
48  // 92 x161y21 SB_BIG plane 12
12  // 93 x161y21 SB_BIG plane 12
A8  // 94 x162y22 SB_SML plane 1
82  // 95 x162y22 SB_SML plane 2,1
2A  // 96 x162y22 SB_SML plane 2
A8  // 97 x162y22 SB_SML plane 3
82  // 98 x162y22 SB_SML plane 4,3
2A  // 99 x162y22 SB_SML plane 4
A8  // 100 x162y22 SB_SML plane 5
82  // 101 x162y22 SB_SML plane 6,5
2A  // 102 x162y22 SB_SML plane 6
A8  // 103 x162y22 SB_SML plane 7
82  // 104 x162y22 SB_SML plane 8,7
2A  // 105 x162y22 SB_SML plane 8
A8  // 106 x162y22 SB_SML plane 9
82  // 107 x162y22 SB_SML plane 10,9
2A  // 108 x162y22 SB_SML plane 10
A8  // 109 x162y22 SB_SML plane 11
82  // 110 x162y22 SB_SML plane 12,11
2A  // 111 x162y22 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3B98     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0C // y_sel: 23
B2 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3BA0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y23
00  // 14 left_edge_EN1 at x-2y23
00  // 15 left_edge_EN2 at x-2y23
00  // 16 left_edge_EN0 at x-2y24
00  // 17 left_edge_EN1 at x-2y24
00  // 18 left_edge_EN2 at x-2y24
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y23 SB_BIG plane 1
12  // 65 x-1y23 SB_BIG plane 1
00  // 66 x-1y23 SB_DRIVE plane 2,1
48  // 67 x-1y23 SB_BIG plane 2
12  // 68 x-1y23 SB_BIG plane 2
48  // 69 x-1y23 SB_BIG plane 3
12  // 70 x-1y23 SB_BIG plane 3
00  // 71 x-1y23 SB_DRIVE plane 4,3
48  // 72 x-1y23 SB_BIG plane 4
12  // 73 x-1y23 SB_BIG plane 4
48  // 74 x-1y23 SB_BIG plane 5
12  // 75 x-1y23 SB_BIG plane 5
00  // 76 x-1y23 SB_DRIVE plane 6,5
48  // 77 x-1y23 SB_BIG plane 6
12  // 78 x-1y23 SB_BIG plane 6
48  // 79 x-1y23 SB_BIG plane 7
12  // 80 x-1y23 SB_BIG plane 7
00  // 81 x-1y23 SB_DRIVE plane 8,7
48  // 82 x-1y23 SB_BIG plane 8
12  // 83 x-1y23 SB_BIG plane 8
48  // 84 x-1y23 SB_BIG plane 9
12  // 85 x-1y23 SB_BIG plane 9
00  // 86 x-1y23 SB_DRIVE plane 10,9
48  // 87 x-1y23 SB_BIG plane 10
12  // 88 x-1y23 SB_BIG plane 10
48  // 89 x-1y23 SB_BIG plane 11
12  // 90 x-1y23 SB_BIG plane 11
00  // 91 x-1y23 SB_DRIVE plane 12,11
48  // 92 x-1y23 SB_BIG plane 12
12  // 93 x-1y23 SB_BIG plane 12
A8  // 94 x0y24 SB_SML plane 1
82  // 95 x0y24 SB_SML plane 2,1
2A  // 96 x0y24 SB_SML plane 2
A8  // 97 x0y24 SB_SML plane 3
82  // 98 x0y24 SB_SML plane 4,3
2A  // 99 x0y24 SB_SML plane 4
A8  // 100 x0y24 SB_SML plane 5
82  // 101 x0y24 SB_SML plane 6,5
2A  // 102 x0y24 SB_SML plane 6
A8  // 103 x0y24 SB_SML plane 7
82  // 104 x0y24 SB_SML plane 8,7
2A  // 105 x0y24 SB_SML plane 8
A8  // 106 x0y24 SB_SML plane 9
82  // 107 x0y24 SB_SML plane 10,9
2A  // 108 x0y24 SB_SML plane 10
A8  // 109 x0y24 SB_SML plane 11
82  // 110 x0y24 SB_SML plane 12,11
2A  // 111 x0y24 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3C16     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
0C // y_sel: 23
93 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3C1E
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x35y23 CPE[0]
00  //  1 x35y23 CPE[1]
00  //  2 x35y23 CPE[2]
00  //  3 x35y23 CPE[3]
00  //  4 x35y23 CPE[4]
00  //  5 x35y23 CPE[5]
00  //  6 x35y23 CPE[6]
00  //  7 x35y23 CPE[7]
00  //  8 x35y23 CPE[8]
00  //  9 x35y23 CPE[9]
00  // 10 x35y24 CPE[0]
00  // 11 x35y24 CPE[1]
00  // 12 x35y24 CPE[2]
00  // 13 x35y24 CPE[3]
00  // 14 x35y24 CPE[4]
00  // 15 x35y24 CPE[5]
00  // 16 x35y24 CPE[6]
00  // 17 x35y24 CPE[7]
00  // 18 x35y24 CPE[8]
00  // 19 x35y24 CPE[9]
00  // 20 x36y23 CPE[0]
00  // 21 x36y23 CPE[1]
00  // 22 x36y23 CPE[2]
00  // 23 x36y23 CPE[3]
00  // 24 x36y23 CPE[4]
00  // 25 x36y23 CPE[5]
00  // 26 x36y23 CPE[6]
00  // 27 x36y23 CPE[7]
00  // 28 x36y23 CPE[8]
00  // 29 x36y23 CPE[9]
00  // 30 x36y24 CPE[0]
00  // 31 x36y24 CPE[1]
00  // 32 x36y24 CPE[2]
00  // 33 x36y24 CPE[3]
00  // 34 x36y24 CPE[4]
00  // 35 x36y24 CPE[5]
00  // 36 x36y24 CPE[6]
00  // 37 x36y24 CPE[7]
00  // 38 x36y24 CPE[8]
00  // 39 x36y24 CPE[9]
00  // 40 x35y23 INMUX plane 2,1
00  // 41 x35y23 INMUX plane 4,3
00  // 42 x35y23 INMUX plane 6,5
00  // 43 x35y23 INMUX plane 8,7
00  // 44 x35y23 INMUX plane 10,9
00  // 45 x35y23 INMUX plane 12,11
00  // 46 x35y24 INMUX plane 2,1
00  // 47 x35y24 INMUX plane 4,3
00  // 48 x35y24 INMUX plane 6,5
00  // 49 x35y24 INMUX plane 8,7
00  // 50 x35y24 INMUX plane 10,9
00  // 51 x35y24 INMUX plane 12,11
00  // 52 x36y23 INMUX plane 2,1
00  // 53 x36y23 INMUX plane 4,3
00  // 54 x36y23 INMUX plane 6,5
00  // 55 x36y23 INMUX plane 8,7
00  // 56 x36y23 INMUX plane 10,9
00  // 57 x36y23 INMUX plane 12,11
00  // 58 x36y24 INMUX plane 2,1
00  // 59 x36y24 INMUX plane 4,3
00  // 60 x36y24 INMUX plane 6,5
00  // 61 x36y24 INMUX plane 8,7
00  // 62 x36y24 INMUX plane 10,9
00  // 63 x36y24 INMUX plane 12,11
00  // 64 x35y23 SB_BIG plane 1
00  // 65 x35y23 SB_BIG plane 1
80  // 66 x35y23 SB_DRIVE plane 2,1
00  // 67 x35y23 SB_BIG plane 2
00  // 68 x35y23 SB_BIG plane 2
00  // 69 x35y23 SB_BIG plane 3
00  // 70 x35y23 SB_BIG plane 3
00  // 71 x35y23 SB_DRIVE plane 4,3
00  // 72 x35y23 SB_BIG plane 4
00  // 73 x35y23 SB_BIG plane 4
00  // 74 x35y23 SB_BIG plane 5
00  // 75 x35y23 SB_BIG plane 5
00  // 76 x35y23 SB_DRIVE plane 6,5
00  // 77 x35y23 SB_BIG plane 6
00  // 78 x35y23 SB_BIG plane 6
00  // 79 x35y23 SB_BIG plane 7
00  // 80 x35y23 SB_BIG plane 7
80  // 81 x35y23 SB_DRIVE plane 8,7
00  // 82 x35y23 SB_BIG plane 8
00  // 83 x35y23 SB_BIG plane 8
00  // 84 x35y23 SB_BIG plane 9
00  // 85 x35y23 SB_BIG plane 9
08  // 86 x35y23 SB_DRIVE plane 10,9
00  // 87 x35y23 SB_BIG plane 10
00  // 88 x35y23 SB_BIG plane 10
00  // 89 x35y23 SB_BIG plane 11
00  // 90 x35y23 SB_BIG plane 11
08  // 91 x35y23 SB_DRIVE plane 12,11
EC // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x39y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3C80     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
0C // y_sel: 23
43 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3C88
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x39y23 CPE[0]
00  //  1 x39y23 CPE[1]
00  //  2 x39y23 CPE[2]
00  //  3 x39y23 CPE[3]
00  //  4 x39y23 CPE[4]
00  //  5 x39y23 CPE[5]
00  //  6 x39y23 CPE[6]
00  //  7 x39y23 CPE[7]
00  //  8 x39y23 CPE[8]
00  //  9 x39y23 CPE[9]
00  // 10 x39y24 CPE[0]
00  // 11 x39y24 CPE[1]
00  // 12 x39y24 CPE[2]
00  // 13 x39y24 CPE[3]
00  // 14 x39y24 CPE[4]
00  // 15 x39y24 CPE[5]
00  // 16 x39y24 CPE[6]
00  // 17 x39y24 CPE[7]
00  // 18 x39y24 CPE[8]
00  // 19 x39y24 CPE[9]
00  // 20 x40y23 CPE[0]
00  // 21 x40y23 CPE[1]
00  // 22 x40y23 CPE[2]
00  // 23 x40y23 CPE[3]
00  // 24 x40y23 CPE[4]
00  // 25 x40y23 CPE[5]
00  // 26 x40y23 CPE[6]
00  // 27 x40y23 CPE[7]
00  // 28 x40y23 CPE[8]
00  // 29 x40y23 CPE[9]
00  // 30 x40y24 CPE[0]
00  // 31 x40y24 CPE[1]
00  // 32 x40y24 CPE[2]
00  // 33 x40y24 CPE[3]
00  // 34 x40y24 CPE[4]
00  // 35 x40y24 CPE[5]
00  // 36 x40y24 CPE[6]
00  // 37 x40y24 CPE[7]
00  // 38 x40y24 CPE[8]
00  // 39 x40y24 CPE[9]
00  // 40 x39y23 INMUX plane 2,1
00  // 41 x39y23 INMUX plane 4,3
00  // 42 x39y23 INMUX plane 6,5
00  // 43 x39y23 INMUX plane 8,7
00  // 44 x39y23 INMUX plane 10,9
00  // 45 x39y23 INMUX plane 12,11
00  // 46 x39y24 INMUX plane 2,1
00  // 47 x39y24 INMUX plane 4,3
00  // 48 x39y24 INMUX plane 6,5
00  // 49 x39y24 INMUX plane 8,7
00  // 50 x39y24 INMUX plane 10,9
00  // 51 x39y24 INMUX plane 12,11
00  // 52 x40y23 INMUX plane 2,1
00  // 53 x40y23 INMUX plane 4,3
00  // 54 x40y23 INMUX plane 6,5
00  // 55 x40y23 INMUX plane 8,7
00  // 56 x40y23 INMUX plane 10,9
00  // 57 x40y23 INMUX plane 12,11
00  // 58 x40y24 INMUX plane 2,1
00  // 59 x40y24 INMUX plane 4,3
00  // 60 x40y24 INMUX plane 6,5
00  // 61 x40y24 INMUX plane 8,7
00  // 62 x40y24 INMUX plane 10,9
00  // 63 x40y24 INMUX plane 12,11
00  // 64 x39y23 SB_BIG plane 1
00  // 65 x39y23 SB_BIG plane 1
80  // 66 x39y23 SB_DRIVE plane 2,1
00  // 67 x39y23 SB_BIG plane 2
00  // 68 x39y23 SB_BIG plane 2
00  // 69 x39y23 SB_BIG plane 3
00  // 70 x39y23 SB_BIG plane 3
00  // 71 x39y23 SB_DRIVE plane 4,3
00  // 72 x39y23 SB_BIG plane 4
00  // 73 x39y23 SB_BIG plane 4
00  // 74 x39y23 SB_BIG plane 5
00  // 75 x39y23 SB_BIG plane 5
00  // 76 x39y23 SB_DRIVE plane 6,5
00  // 77 x39y23 SB_BIG plane 6
00  // 78 x39y23 SB_BIG plane 6
00  // 79 x39y23 SB_BIG plane 7
00  // 80 x39y23 SB_BIG plane 7
00  // 81 x39y23 SB_DRIVE plane 8,7
00  // 82 x39y23 SB_BIG plane 8
00  // 83 x39y23 SB_BIG plane 8
00  // 84 x39y23 SB_BIG plane 9
00  // 85 x39y23 SB_BIG plane 9
08  // 86 x39y23 SB_DRIVE plane 10,9
00  // 87 x39y23 SB_BIG plane 10
00  // 88 x39y23 SB_BIG plane 10
00  // 89 x39y23 SB_BIG plane 11
00  // 90 x39y23 SB_BIG plane 11
08  // 91 x39y23 SB_DRIVE plane 12,11
F7 // -- CRC low byte
56 // -- CRC high byte


// Config Latches on x41y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3CEA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
0C // y_sel: 23
9B // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3CF2
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x41y23 CPE[0]
00  //  1 x41y23 CPE[1]
00  //  2 x41y23 CPE[2]
00  //  3 x41y23 CPE[3]
00  //  4 x41y23 CPE[4]
00  //  5 x41y23 CPE[5]
00  //  6 x41y23 CPE[6]
00  //  7 x41y23 CPE[7]
00  //  8 x41y23 CPE[8]
00  //  9 x41y23 CPE[9]
00  // 10 x41y24 CPE[0]
00  // 11 x41y24 CPE[1]
00  // 12 x41y24 CPE[2]
00  // 13 x41y24 CPE[3]
00  // 14 x41y24 CPE[4]
00  // 15 x41y24 CPE[5]
00  // 16 x41y24 CPE[6]
00  // 17 x41y24 CPE[7]
00  // 18 x41y24 CPE[8]
00  // 19 x41y24 CPE[9]
00  // 20 x42y23 CPE[0]
00  // 21 x42y23 CPE[1]
00  // 22 x42y23 CPE[2]
00  // 23 x42y23 CPE[3]
00  // 24 x42y23 CPE[4]
00  // 25 x42y23 CPE[5]
00  // 26 x42y23 CPE[6]
00  // 27 x42y23 CPE[7]
00  // 28 x42y23 CPE[8]
00  // 29 x42y23 CPE[9]
00  // 30 x42y24 CPE[0]
00  // 31 x42y24 CPE[1]
00  // 32 x42y24 CPE[2]
00  // 33 x42y24 CPE[3]
00  // 34 x42y24 CPE[4]
00  // 35 x42y24 CPE[5]
00  // 36 x42y24 CPE[6]
00  // 37 x42y24 CPE[7]
00  // 38 x42y24 CPE[8]
00  // 39 x42y24 CPE[9]
00  // 40 x41y23 INMUX plane 2,1
00  // 41 x41y23 INMUX plane 4,3
00  // 42 x41y23 INMUX plane 6,5
00  // 43 x41y23 INMUX plane 8,7
00  // 44 x41y23 INMUX plane 10,9
00  // 45 x41y23 INMUX plane 12,11
00  // 46 x41y24 INMUX plane 2,1
00  // 47 x41y24 INMUX plane 4,3
00  // 48 x41y24 INMUX plane 6,5
00  // 49 x41y24 INMUX plane 8,7
00  // 50 x41y24 INMUX plane 10,9
00  // 51 x41y24 INMUX plane 12,11
00  // 52 x42y23 INMUX plane 2,1
00  // 53 x42y23 INMUX plane 4,3
00  // 54 x42y23 INMUX plane 6,5
00  // 55 x42y23 INMUX plane 8,7
00  // 56 x42y23 INMUX plane 10,9
00  // 57 x42y23 INMUX plane 12,11
00  // 58 x42y24 INMUX plane 2,1
00  // 59 x42y24 INMUX plane 4,3
00  // 60 x42y24 INMUX plane 6,5
00  // 61 x42y24 INMUX plane 8,7
00  // 62 x42y24 INMUX plane 10,9
00  // 63 x42y24 INMUX plane 12,11
00  // 64 x42y24 SB_BIG plane 1
00  // 65 x42y24 SB_BIG plane 1
00  // 66 x42y24 SB_DRIVE plane 2,1
00  // 67 x42y24 SB_BIG plane 2
00  // 68 x42y24 SB_BIG plane 2
00  // 69 x42y24 SB_BIG plane 3
00  // 70 x42y24 SB_BIG plane 3
00  // 71 x42y24 SB_DRIVE plane 4,3
00  // 72 x42y24 SB_BIG plane 4
00  // 73 x42y24 SB_BIG plane 4
00  // 74 x42y24 SB_BIG plane 5
00  // 75 x42y24 SB_BIG plane 5
00  // 76 x42y24 SB_DRIVE plane 6,5
00  // 77 x42y24 SB_BIG plane 6
00  // 78 x42y24 SB_BIG plane 6
00  // 79 x42y24 SB_BIG plane 7
00  // 80 x42y24 SB_BIG plane 7
00  // 81 x42y24 SB_DRIVE plane 8,7
00  // 82 x42y24 SB_BIG plane 8
00  // 83 x42y24 SB_BIG plane 8
00  // 84 x42y24 SB_BIG plane 9
00  // 85 x42y24 SB_BIG plane 9
08  // 86 x42y24 SB_DRIVE plane 10,9
FE // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x161y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3D4F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0C // y_sel: 23
9D // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3D57
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y23
00  // 14 right_edge_EN1 at x163y23
00  // 15 right_edge_EN2 at x163y23
00  // 16 right_edge_EN0 at x163y24
00  // 17 right_edge_EN1 at x163y24
00  // 18 right_edge_EN2 at x163y24
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y24 SB_BIG plane 1
12  // 65 x162y24 SB_BIG plane 1
00  // 66 x162y24 SB_DRIVE plane 2,1
48  // 67 x162y24 SB_BIG plane 2
12  // 68 x162y24 SB_BIG plane 2
48  // 69 x162y24 SB_BIG plane 3
12  // 70 x162y24 SB_BIG plane 3
00  // 71 x162y24 SB_DRIVE plane 4,3
48  // 72 x162y24 SB_BIG plane 4
12  // 73 x162y24 SB_BIG plane 4
48  // 74 x162y24 SB_BIG plane 5
12  // 75 x162y24 SB_BIG plane 5
00  // 76 x162y24 SB_DRIVE plane 6,5
48  // 77 x162y24 SB_BIG plane 6
12  // 78 x162y24 SB_BIG plane 6
48  // 79 x162y24 SB_BIG plane 7
12  // 80 x162y24 SB_BIG plane 7
00  // 81 x162y24 SB_DRIVE plane 8,7
48  // 82 x162y24 SB_BIG plane 8
12  // 83 x162y24 SB_BIG plane 8
48  // 84 x162y24 SB_BIG plane 9
12  // 85 x162y24 SB_BIG plane 9
00  // 86 x162y24 SB_DRIVE plane 10,9
48  // 87 x162y24 SB_BIG plane 10
12  // 88 x162y24 SB_BIG plane 10
48  // 89 x162y24 SB_BIG plane 11
12  // 90 x162y24 SB_BIG plane 11
00  // 91 x162y24 SB_DRIVE plane 12,11
48  // 92 x162y24 SB_BIG plane 12
12  // 93 x162y24 SB_BIG plane 12
A8  // 94 x161y23 SB_SML plane 1
82  // 95 x161y23 SB_SML plane 2,1
2A  // 96 x161y23 SB_SML plane 2
A8  // 97 x161y23 SB_SML plane 3
82  // 98 x161y23 SB_SML plane 4,3
2A  // 99 x161y23 SB_SML plane 4
A8  // 100 x161y23 SB_SML plane 5
82  // 101 x161y23 SB_SML plane 6,5
2A  // 102 x161y23 SB_SML plane 6
A8  // 103 x161y23 SB_SML plane 7
82  // 104 x161y23 SB_SML plane 8,7
2A  // 105 x161y23 SB_SML plane 8
A8  // 106 x161y23 SB_SML plane 9
82  // 107 x161y23 SB_SML plane 10,9
2A  // 108 x161y23 SB_SML plane 10
A8  // 109 x161y23 SB_SML plane 11
82  // 110 x161y23 SB_SML plane 12,11
2A  // 111 x161y23 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3DCD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0D // y_sel: 25
3B // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3DD5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y25
00  // 14 left_edge_EN1 at x-2y25
00  // 15 left_edge_EN2 at x-2y25
00  // 16 left_edge_EN0 at x-2y26
00  // 17 left_edge_EN1 at x-2y26
00  // 18 left_edge_EN2 at x-2y26
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y26 SB_BIG plane 1
12  // 65 x0y26 SB_BIG plane 1
00  // 66 x0y26 SB_DRIVE plane 2,1
48  // 67 x0y26 SB_BIG plane 2
12  // 68 x0y26 SB_BIG plane 2
48  // 69 x0y26 SB_BIG plane 3
12  // 70 x0y26 SB_BIG plane 3
00  // 71 x0y26 SB_DRIVE plane 4,3
48  // 72 x0y26 SB_BIG plane 4
12  // 73 x0y26 SB_BIG plane 4
48  // 74 x0y26 SB_BIG plane 5
12  // 75 x0y26 SB_BIG plane 5
00  // 76 x0y26 SB_DRIVE plane 6,5
48  // 77 x0y26 SB_BIG plane 6
12  // 78 x0y26 SB_BIG plane 6
48  // 79 x0y26 SB_BIG plane 7
12  // 80 x0y26 SB_BIG plane 7
00  // 81 x0y26 SB_DRIVE plane 8,7
48  // 82 x0y26 SB_BIG plane 8
12  // 83 x0y26 SB_BIG plane 8
48  // 84 x0y26 SB_BIG plane 9
12  // 85 x0y26 SB_BIG plane 9
00  // 86 x0y26 SB_DRIVE plane 10,9
48  // 87 x0y26 SB_BIG plane 10
12  // 88 x0y26 SB_BIG plane 10
48  // 89 x0y26 SB_BIG plane 11
12  // 90 x0y26 SB_BIG plane 11
00  // 91 x0y26 SB_DRIVE plane 12,11
48  // 92 x0y26 SB_BIG plane 12
12  // 93 x0y26 SB_BIG plane 12
A8  // 94 x-1y25 SB_SML plane 1
82  // 95 x-1y25 SB_SML plane 2,1
2A  // 96 x-1y25 SB_SML plane 2
A8  // 97 x-1y25 SB_SML plane 3
82  // 98 x-1y25 SB_SML plane 4,3
2A  // 99 x-1y25 SB_SML plane 4
A8  // 100 x-1y25 SB_SML plane 5
82  // 101 x-1y25 SB_SML plane 6,5
2A  // 102 x-1y25 SB_SML plane 6
A8  // 103 x-1y25 SB_SML plane 7
82  // 104 x-1y25 SB_SML plane 8,7
2A  // 105 x-1y25 SB_SML plane 8
A8  // 106 x-1y25 SB_SML plane 9
82  // 107 x-1y25 SB_SML plane 10,9
2A  // 108 x-1y25 SB_SML plane 10
A8  // 109 x-1y25 SB_SML plane 11
82  // 110 x-1y25 SB_SML plane 12,11
2A  // 111 x-1y25 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3E4B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0D // y_sel: 25
14 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3E53
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y25
00  // 14 right_edge_EN1 at x163y25
00  // 15 right_edge_EN2 at x163y25
00  // 16 right_edge_EN0 at x163y26
00  // 17 right_edge_EN1 at x163y26
00  // 18 right_edge_EN2 at x163y26
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y25 SB_BIG plane 1
12  // 65 x161y25 SB_BIG plane 1
00  // 66 x161y25 SB_DRIVE plane 2,1
48  // 67 x161y25 SB_BIG plane 2
12  // 68 x161y25 SB_BIG plane 2
48  // 69 x161y25 SB_BIG plane 3
12  // 70 x161y25 SB_BIG plane 3
00  // 71 x161y25 SB_DRIVE plane 4,3
48  // 72 x161y25 SB_BIG plane 4
12  // 73 x161y25 SB_BIG plane 4
48  // 74 x161y25 SB_BIG plane 5
12  // 75 x161y25 SB_BIG plane 5
00  // 76 x161y25 SB_DRIVE plane 6,5
48  // 77 x161y25 SB_BIG plane 6
12  // 78 x161y25 SB_BIG plane 6
48  // 79 x161y25 SB_BIG plane 7
12  // 80 x161y25 SB_BIG plane 7
00  // 81 x161y25 SB_DRIVE plane 8,7
48  // 82 x161y25 SB_BIG plane 8
12  // 83 x161y25 SB_BIG plane 8
48  // 84 x161y25 SB_BIG plane 9
12  // 85 x161y25 SB_BIG plane 9
00  // 86 x161y25 SB_DRIVE plane 10,9
48  // 87 x161y25 SB_BIG plane 10
12  // 88 x161y25 SB_BIG plane 10
48  // 89 x161y25 SB_BIG plane 11
12  // 90 x161y25 SB_BIG plane 11
00  // 91 x161y25 SB_DRIVE plane 12,11
48  // 92 x161y25 SB_BIG plane 12
12  // 93 x161y25 SB_BIG plane 12
A8  // 94 x162y26 SB_SML plane 1
82  // 95 x162y26 SB_SML plane 2,1
2A  // 96 x162y26 SB_SML plane 2
A8  // 97 x162y26 SB_SML plane 3
82  // 98 x162y26 SB_SML plane 4,3
2A  // 99 x162y26 SB_SML plane 4
A8  // 100 x162y26 SB_SML plane 5
82  // 101 x162y26 SB_SML plane 6,5
2A  // 102 x162y26 SB_SML plane 6
A8  // 103 x162y26 SB_SML plane 7
82  // 104 x162y26 SB_SML plane 8,7
2A  // 105 x162y26 SB_SML plane 8
A8  // 106 x162y26 SB_SML plane 9
82  // 107 x162y26 SB_SML plane 10,9
2A  // 108 x162y26 SB_SML plane 10
A8  // 109 x162y26 SB_SML plane 11
82  // 110 x162y26 SB_SML plane 12,11
2A  // 111 x162y26 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3EC9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0E // y_sel: 27
A0 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3ED1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y27
00  // 14 left_edge_EN1 at x-2y27
00  // 15 left_edge_EN2 at x-2y27
00  // 16 left_edge_EN0 at x-2y28
00  // 17 left_edge_EN1 at x-2y28
00  // 18 left_edge_EN2 at x-2y28
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y27 SB_BIG plane 1
12  // 65 x-1y27 SB_BIG plane 1
00  // 66 x-1y27 SB_DRIVE plane 2,1
48  // 67 x-1y27 SB_BIG plane 2
12  // 68 x-1y27 SB_BIG plane 2
48  // 69 x-1y27 SB_BIG plane 3
12  // 70 x-1y27 SB_BIG plane 3
00  // 71 x-1y27 SB_DRIVE plane 4,3
48  // 72 x-1y27 SB_BIG plane 4
12  // 73 x-1y27 SB_BIG plane 4
48  // 74 x-1y27 SB_BIG plane 5
12  // 75 x-1y27 SB_BIG plane 5
00  // 76 x-1y27 SB_DRIVE plane 6,5
48  // 77 x-1y27 SB_BIG plane 6
12  // 78 x-1y27 SB_BIG plane 6
48  // 79 x-1y27 SB_BIG plane 7
12  // 80 x-1y27 SB_BIG plane 7
00  // 81 x-1y27 SB_DRIVE plane 8,7
48  // 82 x-1y27 SB_BIG plane 8
12  // 83 x-1y27 SB_BIG plane 8
48  // 84 x-1y27 SB_BIG plane 9
12  // 85 x-1y27 SB_BIG plane 9
00  // 86 x-1y27 SB_DRIVE plane 10,9
48  // 87 x-1y27 SB_BIG plane 10
12  // 88 x-1y27 SB_BIG plane 10
48  // 89 x-1y27 SB_BIG plane 11
12  // 90 x-1y27 SB_BIG plane 11
00  // 91 x-1y27 SB_DRIVE plane 12,11
48  // 92 x-1y27 SB_BIG plane 12
12  // 93 x-1y27 SB_BIG plane 12
A8  // 94 x0y28 SB_SML plane 1
82  // 95 x0y28 SB_SML plane 2,1
2A  // 96 x0y28 SB_SML plane 2
A8  // 97 x0y28 SB_SML plane 3
82  // 98 x0y28 SB_SML plane 4,3
2A  // 99 x0y28 SB_SML plane 4
A8  // 100 x0y28 SB_SML plane 5
82  // 101 x0y28 SB_SML plane 6,5
2A  // 102 x0y28 SB_SML plane 6
A8  // 103 x0y28 SB_SML plane 7
82  // 104 x0y28 SB_SML plane 8,7
2A  // 105 x0y28 SB_SML plane 8
A8  // 106 x0y28 SB_SML plane 9
82  // 107 x0y28 SB_SML plane 10,9
2A  // 108 x0y28 SB_SML plane 10
A8  // 109 x0y28 SB_SML plane 11
82  // 110 x0y28 SB_SML plane 12,11
2A  // 111 x0y28 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3F47     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0E // y_sel: 27
8F // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3F4F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y27
00  // 14 right_edge_EN1 at x163y27
00  // 15 right_edge_EN2 at x163y27
00  // 16 right_edge_EN0 at x163y28
00  // 17 right_edge_EN1 at x163y28
00  // 18 right_edge_EN2 at x163y28
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y28 SB_BIG plane 1
12  // 65 x162y28 SB_BIG plane 1
00  // 66 x162y28 SB_DRIVE plane 2,1
48  // 67 x162y28 SB_BIG plane 2
12  // 68 x162y28 SB_BIG plane 2
48  // 69 x162y28 SB_BIG plane 3
12  // 70 x162y28 SB_BIG plane 3
00  // 71 x162y28 SB_DRIVE plane 4,3
48  // 72 x162y28 SB_BIG plane 4
12  // 73 x162y28 SB_BIG plane 4
48  // 74 x162y28 SB_BIG plane 5
12  // 75 x162y28 SB_BIG plane 5
00  // 76 x162y28 SB_DRIVE plane 6,5
48  // 77 x162y28 SB_BIG plane 6
12  // 78 x162y28 SB_BIG plane 6
48  // 79 x162y28 SB_BIG plane 7
12  // 80 x162y28 SB_BIG plane 7
00  // 81 x162y28 SB_DRIVE plane 8,7
48  // 82 x162y28 SB_BIG plane 8
12  // 83 x162y28 SB_BIG plane 8
48  // 84 x162y28 SB_BIG plane 9
12  // 85 x162y28 SB_BIG plane 9
00  // 86 x162y28 SB_DRIVE plane 10,9
48  // 87 x162y28 SB_BIG plane 10
12  // 88 x162y28 SB_BIG plane 10
48  // 89 x162y28 SB_BIG plane 11
12  // 90 x162y28 SB_BIG plane 11
00  // 91 x162y28 SB_DRIVE plane 12,11
48  // 92 x162y28 SB_BIG plane 12
12  // 93 x162y28 SB_BIG plane 12
A8  // 94 x161y27 SB_SML plane 1
82  // 95 x161y27 SB_SML plane 2,1
2A  // 96 x161y27 SB_SML plane 2
A8  // 97 x161y27 SB_SML plane 3
82  // 98 x161y27 SB_SML plane 4,3
2A  // 99 x161y27 SB_SML plane 4
A8  // 100 x161y27 SB_SML plane 5
82  // 101 x161y27 SB_SML plane 6,5
2A  // 102 x161y27 SB_SML plane 6
A8  // 103 x161y27 SB_SML plane 7
82  // 104 x161y27 SB_SML plane 8,7
2A  // 105 x161y27 SB_SML plane 8
A8  // 106 x161y27 SB_SML plane 9
82  // 107 x161y27 SB_SML plane 10,9
2A  // 108 x161y27 SB_SML plane 10
A8  // 109 x161y27 SB_SML plane 11
82  // 110 x161y27 SB_SML plane 12,11
2A  // 111 x161y27 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3FC5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0F // y_sel: 29
29 // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3FCD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y29
00  // 14 left_edge_EN1 at x-2y29
00  // 15 left_edge_EN2 at x-2y29
00  // 16 left_edge_EN0 at x-2y30
00  // 17 left_edge_EN1 at x-2y30
00  // 18 left_edge_EN2 at x-2y30
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y30 SB_BIG plane 1
12  // 65 x0y30 SB_BIG plane 1
00  // 66 x0y30 SB_DRIVE plane 2,1
48  // 67 x0y30 SB_BIG plane 2
12  // 68 x0y30 SB_BIG plane 2
48  // 69 x0y30 SB_BIG plane 3
12  // 70 x0y30 SB_BIG plane 3
00  // 71 x0y30 SB_DRIVE plane 4,3
48  // 72 x0y30 SB_BIG plane 4
12  // 73 x0y30 SB_BIG plane 4
48  // 74 x0y30 SB_BIG plane 5
12  // 75 x0y30 SB_BIG plane 5
00  // 76 x0y30 SB_DRIVE plane 6,5
48  // 77 x0y30 SB_BIG plane 6
12  // 78 x0y30 SB_BIG plane 6
48  // 79 x0y30 SB_BIG plane 7
12  // 80 x0y30 SB_BIG plane 7
00  // 81 x0y30 SB_DRIVE plane 8,7
48  // 82 x0y30 SB_BIG plane 8
12  // 83 x0y30 SB_BIG plane 8
48  // 84 x0y30 SB_BIG plane 9
12  // 85 x0y30 SB_BIG plane 9
00  // 86 x0y30 SB_DRIVE plane 10,9
48  // 87 x0y30 SB_BIG plane 10
12  // 88 x0y30 SB_BIG plane 10
48  // 89 x0y30 SB_BIG plane 11
12  // 90 x0y30 SB_BIG plane 11
00  // 91 x0y30 SB_DRIVE plane 12,11
48  // 92 x0y30 SB_BIG plane 12
12  // 93 x0y30 SB_BIG plane 12
A8  // 94 x-1y29 SB_SML plane 1
82  // 95 x-1y29 SB_SML plane 2,1
2A  // 96 x-1y29 SB_SML plane 2
A8  // 97 x-1y29 SB_SML plane 3
82  // 98 x-1y29 SB_SML plane 4,3
2A  // 99 x-1y29 SB_SML plane 4
A8  // 100 x-1y29 SB_SML plane 5
82  // 101 x-1y29 SB_SML plane 6,5
2A  // 102 x-1y29 SB_SML plane 6
A8  // 103 x-1y29 SB_SML plane 7
82  // 104 x-1y29 SB_SML plane 8,7
2A  // 105 x-1y29 SB_SML plane 8
A8  // 106 x-1y29 SB_SML plane 9
82  // 107 x-1y29 SB_SML plane 10,9
2A  // 108 x-1y29 SB_SML plane 10
A8  // 109 x-1y29 SB_SML plane 11
82  // 110 x-1y29 SB_SML plane 12,11
2A  // 111 x-1y29 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4043     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0F // y_sel: 29
06 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 404B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y29
00  // 14 right_edge_EN1 at x163y29
00  // 15 right_edge_EN2 at x163y29
00  // 16 right_edge_EN0 at x163y30
00  // 17 right_edge_EN1 at x163y30
00  // 18 right_edge_EN2 at x163y30
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y29 SB_BIG plane 1
12  // 65 x161y29 SB_BIG plane 1
00  // 66 x161y29 SB_DRIVE plane 2,1
48  // 67 x161y29 SB_BIG plane 2
12  // 68 x161y29 SB_BIG plane 2
48  // 69 x161y29 SB_BIG plane 3
12  // 70 x161y29 SB_BIG plane 3
00  // 71 x161y29 SB_DRIVE plane 4,3
48  // 72 x161y29 SB_BIG plane 4
12  // 73 x161y29 SB_BIG plane 4
48  // 74 x161y29 SB_BIG plane 5
12  // 75 x161y29 SB_BIG plane 5
00  // 76 x161y29 SB_DRIVE plane 6,5
48  // 77 x161y29 SB_BIG plane 6
12  // 78 x161y29 SB_BIG plane 6
48  // 79 x161y29 SB_BIG plane 7
12  // 80 x161y29 SB_BIG plane 7
00  // 81 x161y29 SB_DRIVE plane 8,7
48  // 82 x161y29 SB_BIG plane 8
12  // 83 x161y29 SB_BIG plane 8
48  // 84 x161y29 SB_BIG plane 9
12  // 85 x161y29 SB_BIG plane 9
00  // 86 x161y29 SB_DRIVE plane 10,9
48  // 87 x161y29 SB_BIG plane 10
12  // 88 x161y29 SB_BIG plane 10
48  // 89 x161y29 SB_BIG plane 11
12  // 90 x161y29 SB_BIG plane 11
00  // 91 x161y29 SB_DRIVE plane 12,11
48  // 92 x161y29 SB_BIG plane 12
12  // 93 x161y29 SB_BIG plane 12
A8  // 94 x162y30 SB_SML plane 1
82  // 95 x162y30 SB_SML plane 2,1
2A  // 96 x162y30 SB_SML plane 2
A8  // 97 x162y30 SB_SML plane 3
82  // 98 x162y30 SB_SML plane 4,3
2A  // 99 x162y30 SB_SML plane 4
A8  // 100 x162y30 SB_SML plane 5
82  // 101 x162y30 SB_SML plane 6,5
2A  // 102 x162y30 SB_SML plane 6
A8  // 103 x162y30 SB_SML plane 7
82  // 104 x162y30 SB_SML plane 8,7
2A  // 105 x162y30 SB_SML plane 8
A8  // 106 x162y30 SB_SML plane 9
82  // 107 x162y30 SB_SML plane 10,9
2A  // 108 x162y30 SB_SML plane 10
A8  // 109 x162y30 SB_SML plane 11
82  // 110 x162y30 SB_SML plane 12,11
2A  // 111 x162y30 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 40C1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
10 // y_sel: 31
5F // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 40C9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y31
00  // 14 left_edge_EN1 at x-2y31
00  // 15 left_edge_EN2 at x-2y31
00  // 16 left_edge_EN0 at x-2y32
00  // 17 left_edge_EN1 at x-2y32
00  // 18 left_edge_EN2 at x-2y32
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y31 SB_BIG plane 1
12  // 65 x-1y31 SB_BIG plane 1
00  // 66 x-1y31 SB_DRIVE plane 2,1
48  // 67 x-1y31 SB_BIG plane 2
12  // 68 x-1y31 SB_BIG plane 2
48  // 69 x-1y31 SB_BIG plane 3
12  // 70 x-1y31 SB_BIG plane 3
00  // 71 x-1y31 SB_DRIVE plane 4,3
48  // 72 x-1y31 SB_BIG plane 4
12  // 73 x-1y31 SB_BIG plane 4
48  // 74 x-1y31 SB_BIG plane 5
12  // 75 x-1y31 SB_BIG plane 5
00  // 76 x-1y31 SB_DRIVE plane 6,5
48  // 77 x-1y31 SB_BIG plane 6
12  // 78 x-1y31 SB_BIG plane 6
48  // 79 x-1y31 SB_BIG plane 7
12  // 80 x-1y31 SB_BIG plane 7
00  // 81 x-1y31 SB_DRIVE plane 8,7
48  // 82 x-1y31 SB_BIG plane 8
12  // 83 x-1y31 SB_BIG plane 8
48  // 84 x-1y31 SB_BIG plane 9
12  // 85 x-1y31 SB_BIG plane 9
00  // 86 x-1y31 SB_DRIVE plane 10,9
48  // 87 x-1y31 SB_BIG plane 10
12  // 88 x-1y31 SB_BIG plane 10
48  // 89 x-1y31 SB_BIG plane 11
12  // 90 x-1y31 SB_BIG plane 11
00  // 91 x-1y31 SB_DRIVE plane 12,11
48  // 92 x-1y31 SB_BIG plane 12
12  // 93 x-1y31 SB_BIG plane 12
A8  // 94 x0y32 SB_SML plane 1
82  // 95 x0y32 SB_SML plane 2,1
2A  // 96 x0y32 SB_SML plane 2
A8  // 97 x0y32 SB_SML plane 3
82  // 98 x0y32 SB_SML plane 4,3
2A  // 99 x0y32 SB_SML plane 4
A8  // 100 x0y32 SB_SML plane 5
82  // 101 x0y32 SB_SML plane 6,5
2A  // 102 x0y32 SB_SML plane 6
A8  // 103 x0y32 SB_SML plane 7
82  // 104 x0y32 SB_SML plane 8,7
2A  // 105 x0y32 SB_SML plane 8
A8  // 106 x0y32 SB_SML plane 9
82  // 107 x0y32 SB_SML plane 10,9
2A  // 108 x0y32 SB_SML plane 10
A8  // 109 x0y32 SB_SML plane 11
82  // 110 x0y32 SB_SML plane 12,11
2A  // 111 x0y32 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 413F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
10 // y_sel: 31
FF // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4147
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x23y31 CPE[0]
00  //  1 x23y31 CPE[1]
00  //  2 x23y31 CPE[2]
00  //  3 x23y31 CPE[3]
00  //  4 x23y31 CPE[4]
00  //  5 x23y31 CPE[5]
00  //  6 x23y31 CPE[6]
00  //  7 x23y31 CPE[7]
00  //  8 x23y31 CPE[8]
00  //  9 x23y31 CPE[9]
00  // 10 x23y32 CPE[0]
00  // 11 x23y32 CPE[1]
00  // 12 x23y32 CPE[2]
00  // 13 x23y32 CPE[3]
00  // 14 x23y32 CPE[4]
00  // 15 x23y32 CPE[5]
00  // 16 x23y32 CPE[6]
00  // 17 x23y32 CPE[7]
00  // 18 x23y32 CPE[8]
00  // 19 x23y32 CPE[9]
00  // 20 x24y31 CPE[0]
00  // 21 x24y31 CPE[1]
00  // 22 x24y31 CPE[2]
00  // 23 x24y31 CPE[3]
00  // 24 x24y31 CPE[4]
00  // 25 x24y31 CPE[5]
00  // 26 x24y31 CPE[6]
00  // 27 x24y31 CPE[7]
00  // 28 x24y31 CPE[8]
00  // 29 x24y31 CPE[9]
00  // 30 x24y32 CPE[0]
00  // 31 x24y32 CPE[1]
00  // 32 x24y32 CPE[2]
00  // 33 x24y32 CPE[3]
00  // 34 x24y32 CPE[4]
00  // 35 x24y32 CPE[5]
00  // 36 x24y32 CPE[6]
00  // 37 x24y32 CPE[7]
00  // 38 x24y32 CPE[8]
00  // 39 x24y32 CPE[9]
00  // 40 x23y31 INMUX plane 2,1
00  // 41 x23y31 INMUX plane 4,3
00  // 42 x23y31 INMUX plane 6,5
00  // 43 x23y31 INMUX plane 8,7
00  // 44 x23y31 INMUX plane 10,9
00  // 45 x23y31 INMUX plane 12,11
00  // 46 x23y32 INMUX plane 2,1
00  // 47 x23y32 INMUX plane 4,3
00  // 48 x23y32 INMUX plane 6,5
00  // 49 x23y32 INMUX plane 8,7
00  // 50 x23y32 INMUX plane 10,9
00  // 51 x23y32 INMUX plane 12,11
00  // 52 x24y31 INMUX plane 2,1
00  // 53 x24y31 INMUX plane 4,3
00  // 54 x24y31 INMUX plane 6,5
00  // 55 x24y31 INMUX plane 8,7
00  // 56 x24y31 INMUX plane 10,9
00  // 57 x24y31 INMUX plane 12,11
00  // 58 x24y32 INMUX plane 2,1
00  // 59 x24y32 INMUX plane 4,3
00  // 60 x24y32 INMUX plane 6,5
00  // 61 x24y32 INMUX plane 8,7
00  // 62 x24y32 INMUX plane 10,9
00  // 63 x24y32 INMUX plane 12,11
00  // 64 x23y31 SB_BIG plane 1
00  // 65 x23y31 SB_BIG plane 1
00  // 66 x23y31 SB_DRIVE plane 2,1
00  // 67 x23y31 SB_BIG plane 2
00  // 68 x23y31 SB_BIG plane 2
80  // 69 x23y31 SB_BIG plane 3
01  // 70 x23y31 SB_BIG plane 3
02  // 71 x23y31 SB_DRIVE plane 4,3
6D // -- CRC low byte
99 // -- CRC high byte


// Config Latches on x35y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4195     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
10 // y_sel: 31
7E // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 419D
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x35y31 CPE[0]
00  //  1 x35y31 CPE[1]
00  //  2 x35y31 CPE[2]
00  //  3 x35y31 CPE[3]
00  //  4 x35y31 CPE[4]
00  //  5 x35y31 CPE[5]
00  //  6 x35y31 CPE[6]
00  //  7 x35y31 CPE[7]
00  //  8 x35y31 CPE[8]
00  //  9 x35y31 CPE[9]
00  // 10 x35y32 CPE[0]
00  // 11 x35y32 CPE[1]
00  // 12 x35y32 CPE[2]
00  // 13 x35y32 CPE[3]
00  // 14 x35y32 CPE[4]
00  // 15 x35y32 CPE[5]
00  // 16 x35y32 CPE[6]
00  // 17 x35y32 CPE[7]
00  // 18 x35y32 CPE[8]
00  // 19 x35y32 CPE[9]
00  // 20 x36y31 CPE[0]
00  // 21 x36y31 CPE[1]
00  // 22 x36y31 CPE[2]
00  // 23 x36y31 CPE[3]
00  // 24 x36y31 CPE[4]
00  // 25 x36y31 CPE[5]
00  // 26 x36y31 CPE[6]
00  // 27 x36y31 CPE[7]
00  // 28 x36y31 CPE[8]
00  // 29 x36y31 CPE[9]
00  // 30 x36y32 CPE[0]
00  // 31 x36y32 CPE[1]
00  // 32 x36y32 CPE[2]
00  // 33 x36y32 CPE[3]
00  // 34 x36y32 CPE[4]
00  // 35 x36y32 CPE[5]
00  // 36 x36y32 CPE[6]
00  // 37 x36y32 CPE[7]
00  // 38 x36y32 CPE[8]
00  // 39 x36y32 CPE[9]
00  // 40 x35y31 INMUX plane 2,1
00  // 41 x35y31 INMUX plane 4,3
00  // 42 x35y31 INMUX plane 6,5
00  // 43 x35y31 INMUX plane 8,7
00  // 44 x35y31 INMUX plane 10,9
00  // 45 x35y31 INMUX plane 12,11
00  // 46 x35y32 INMUX plane 2,1
00  // 47 x35y32 INMUX plane 4,3
00  // 48 x35y32 INMUX plane 6,5
00  // 49 x35y32 INMUX plane 8,7
00  // 50 x35y32 INMUX plane 10,9
00  // 51 x35y32 INMUX plane 12,11
00  // 52 x36y31 INMUX plane 2,1
00  // 53 x36y31 INMUX plane 4,3
00  // 54 x36y31 INMUX plane 6,5
00  // 55 x36y31 INMUX plane 8,7
00  // 56 x36y31 INMUX plane 10,9
00  // 57 x36y31 INMUX plane 12,11
00  // 58 x36y32 INMUX plane 2,1
00  // 59 x36y32 INMUX plane 4,3
00  // 60 x36y32 INMUX plane 6,5
00  // 61 x36y32 INMUX plane 8,7
00  // 62 x36y32 INMUX plane 10,9
00  // 63 x36y32 INMUX plane 12,11
00  // 64 x35y31 SB_BIG plane 1
00  // 65 x35y31 SB_BIG plane 1
00  // 66 x35y31 SB_DRIVE plane 2,1
00  // 67 x35y31 SB_BIG plane 2
00  // 68 x35y31 SB_BIG plane 2
00  // 69 x35y31 SB_BIG plane 3
00  // 70 x35y31 SB_BIG plane 3
00  // 71 x35y31 SB_DRIVE plane 4,3
00  // 72 x35y31 SB_BIG plane 4
00  // 73 x35y31 SB_BIG plane 4
00  // 74 x35y31 SB_BIG plane 5
00  // 75 x35y31 SB_BIG plane 5
00  // 76 x35y31 SB_DRIVE plane 6,5
00  // 77 x35y31 SB_BIG plane 6
00  // 78 x35y31 SB_BIG plane 6
00  // 79 x35y31 SB_BIG plane 7
00  // 80 x35y31 SB_BIG plane 7
00  // 81 x35y31 SB_DRIVE plane 8,7
00  // 82 x35y31 SB_BIG plane 8
00  // 83 x35y31 SB_BIG plane 8
80  // 84 x35y31 SB_BIG plane 9
01  // 85 x35y31 SB_BIG plane 9
34 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x39y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 41F9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
10 // y_sel: 31
AE // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4201
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x39y31 CPE[0]
00  //  1 x39y31 CPE[1]
00  //  2 x39y31 CPE[2]
00  //  3 x39y31 CPE[3]
00  //  4 x39y31 CPE[4]
00  //  5 x39y31 CPE[5]
00  //  6 x39y31 CPE[6]
00  //  7 x39y31 CPE[7]
00  //  8 x39y31 CPE[8]
00  //  9 x39y31 CPE[9]
00  // 10 x39y32 CPE[0]
00  // 11 x39y32 CPE[1]
00  // 12 x39y32 CPE[2]
00  // 13 x39y32 CPE[3]
00  // 14 x39y32 CPE[4]
00  // 15 x39y32 CPE[5]
00  // 16 x39y32 CPE[6]
00  // 17 x39y32 CPE[7]
00  // 18 x39y32 CPE[8]
00  // 19 x39y32 CPE[9]
00  // 20 x40y31 CPE[0]
00  // 21 x40y31 CPE[1]
00  // 22 x40y31 CPE[2]
00  // 23 x40y31 CPE[3]
00  // 24 x40y31 CPE[4]
00  // 25 x40y31 CPE[5]
00  // 26 x40y31 CPE[6]
00  // 27 x40y31 CPE[7]
00  // 28 x40y31 CPE[8]
00  // 29 x40y31 CPE[9]
00  // 30 x40y32 CPE[0]
00  // 31 x40y32 CPE[1]
00  // 32 x40y32 CPE[2]
00  // 33 x40y32 CPE[3]
00  // 34 x40y32 CPE[4]
00  // 35 x40y32 CPE[5]
00  // 36 x40y32 CPE[6]
00  // 37 x40y32 CPE[7]
00  // 38 x40y32 CPE[8]
00  // 39 x40y32 CPE[9]
00  // 40 x39y31 INMUX plane 2,1
00  // 41 x39y31 INMUX plane 4,3
00  // 42 x39y31 INMUX plane 6,5
00  // 43 x39y31 INMUX plane 8,7
00  // 44 x39y31 INMUX plane 10,9
00  // 45 x39y31 INMUX plane 12,11
00  // 46 x39y32 INMUX plane 2,1
00  // 47 x39y32 INMUX plane 4,3
00  // 48 x39y32 INMUX plane 6,5
00  // 49 x39y32 INMUX plane 8,7
00  // 50 x39y32 INMUX plane 10,9
00  // 51 x39y32 INMUX plane 12,11
00  // 52 x40y31 INMUX plane 2,1
00  // 53 x40y31 INMUX plane 4,3
00  // 54 x40y31 INMUX plane 6,5
00  // 55 x40y31 INMUX plane 8,7
00  // 56 x40y31 INMUX plane 10,9
00  // 57 x40y31 INMUX plane 12,11
00  // 58 x40y32 INMUX plane 2,1
00  // 59 x40y32 INMUX plane 4,3
00  // 60 x40y32 INMUX plane 6,5
00  // 61 x40y32 INMUX plane 8,7
00  // 62 x40y32 INMUX plane 10,9
00  // 63 x40y32 INMUX plane 12,11
00  // 64 x39y31 SB_BIG plane 1
00  // 65 x39y31 SB_BIG plane 1
00  // 66 x39y31 SB_DRIVE plane 2,1
00  // 67 x39y31 SB_BIG plane 2
00  // 68 x39y31 SB_BIG plane 2
00  // 69 x39y31 SB_BIG plane 3
00  // 70 x39y31 SB_BIG plane 3
00  // 71 x39y31 SB_DRIVE plane 4,3
00  // 72 x39y31 SB_BIG plane 4
00  // 73 x39y31 SB_BIG plane 4
00  // 74 x39y31 SB_BIG plane 5
00  // 75 x39y31 SB_BIG plane 5
00  // 76 x39y31 SB_DRIVE plane 6,5
00  // 77 x39y31 SB_BIG plane 6
00  // 78 x39y31 SB_BIG plane 6
00  // 79 x39y31 SB_BIG plane 7
00  // 80 x39y31 SB_BIG plane 7
00  // 81 x39y31 SB_DRIVE plane 8,7
00  // 82 x39y31 SB_BIG plane 8
00  // 83 x39y31 SB_BIG plane 8
00  // 84 x39y31 SB_BIG plane 9
00  // 85 x39y31 SB_BIG plane 9
00  // 86 x39y31 SB_DRIVE plane 10,9
00  // 87 x39y31 SB_BIG plane 10
00  // 88 x39y31 SB_BIG plane 10
80  // 89 x39y31 SB_BIG plane 11
01  // 90 x39y31 SB_BIG plane 11
02  // 91 x39y31 SB_DRIVE plane 12,11
F4 // -- CRC low byte
4B // -- CRC high byte


// Config Latches on x161y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4263     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
10 // y_sel: 31
70 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 426B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y31
00  // 14 right_edge_EN1 at x163y31
00  // 15 right_edge_EN2 at x163y31
00  // 16 right_edge_EN0 at x163y32
00  // 17 right_edge_EN1 at x163y32
00  // 18 right_edge_EN2 at x163y32
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y32 SB_BIG plane 1
12  // 65 x162y32 SB_BIG plane 1
00  // 66 x162y32 SB_DRIVE plane 2,1
48  // 67 x162y32 SB_BIG plane 2
12  // 68 x162y32 SB_BIG plane 2
48  // 69 x162y32 SB_BIG plane 3
12  // 70 x162y32 SB_BIG plane 3
00  // 71 x162y32 SB_DRIVE plane 4,3
48  // 72 x162y32 SB_BIG plane 4
12  // 73 x162y32 SB_BIG plane 4
48  // 74 x162y32 SB_BIG plane 5
12  // 75 x162y32 SB_BIG plane 5
00  // 76 x162y32 SB_DRIVE plane 6,5
48  // 77 x162y32 SB_BIG plane 6
12  // 78 x162y32 SB_BIG plane 6
48  // 79 x162y32 SB_BIG plane 7
12  // 80 x162y32 SB_BIG plane 7
00  // 81 x162y32 SB_DRIVE plane 8,7
48  // 82 x162y32 SB_BIG plane 8
12  // 83 x162y32 SB_BIG plane 8
48  // 84 x162y32 SB_BIG plane 9
12  // 85 x162y32 SB_BIG plane 9
00  // 86 x162y32 SB_DRIVE plane 10,9
48  // 87 x162y32 SB_BIG plane 10
12  // 88 x162y32 SB_BIG plane 10
48  // 89 x162y32 SB_BIG plane 11
12  // 90 x162y32 SB_BIG plane 11
00  // 91 x162y32 SB_DRIVE plane 12,11
48  // 92 x162y32 SB_BIG plane 12
12  // 93 x162y32 SB_BIG plane 12
A8  // 94 x161y31 SB_SML plane 1
82  // 95 x161y31 SB_SML plane 2,1
2A  // 96 x161y31 SB_SML plane 2
A8  // 97 x161y31 SB_SML plane 3
82  // 98 x161y31 SB_SML plane 4,3
2A  // 99 x161y31 SB_SML plane 4
A8  // 100 x161y31 SB_SML plane 5
82  // 101 x161y31 SB_SML plane 6,5
2A  // 102 x161y31 SB_SML plane 6
A8  // 103 x161y31 SB_SML plane 7
82  // 104 x161y31 SB_SML plane 8,7
2A  // 105 x161y31 SB_SML plane 8
A8  // 106 x161y31 SB_SML plane 9
82  // 107 x161y31 SB_SML plane 10,9
2A  // 108 x161y31 SB_SML plane 10
A8  // 109 x161y31 SB_SML plane 11
82  // 110 x161y31 SB_SML plane 12,11
2A  // 111 x161y31 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 42E1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
11 // y_sel: 33
D6 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 42E9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y33
00  // 14 left_edge_EN1 at x-2y33
00  // 15 left_edge_EN2 at x-2y33
00  // 16 left_edge_EN0 at x-2y34
00  // 17 left_edge_EN1 at x-2y34
00  // 18 left_edge_EN2 at x-2y34
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y34 SB_BIG plane 1
12  // 65 x0y34 SB_BIG plane 1
00  // 66 x0y34 SB_DRIVE plane 2,1
48  // 67 x0y34 SB_BIG plane 2
12  // 68 x0y34 SB_BIG plane 2
48  // 69 x0y34 SB_BIG plane 3
12  // 70 x0y34 SB_BIG plane 3
00  // 71 x0y34 SB_DRIVE plane 4,3
48  // 72 x0y34 SB_BIG plane 4
12  // 73 x0y34 SB_BIG plane 4
48  // 74 x0y34 SB_BIG plane 5
12  // 75 x0y34 SB_BIG plane 5
00  // 76 x0y34 SB_DRIVE plane 6,5
48  // 77 x0y34 SB_BIG plane 6
12  // 78 x0y34 SB_BIG plane 6
48  // 79 x0y34 SB_BIG plane 7
12  // 80 x0y34 SB_BIG plane 7
00  // 81 x0y34 SB_DRIVE plane 8,7
48  // 82 x0y34 SB_BIG plane 8
12  // 83 x0y34 SB_BIG plane 8
48  // 84 x0y34 SB_BIG plane 9
12  // 85 x0y34 SB_BIG plane 9
00  // 86 x0y34 SB_DRIVE plane 10,9
48  // 87 x0y34 SB_BIG plane 10
12  // 88 x0y34 SB_BIG plane 10
48  // 89 x0y34 SB_BIG plane 11
12  // 90 x0y34 SB_BIG plane 11
00  // 91 x0y34 SB_DRIVE plane 12,11
48  // 92 x0y34 SB_BIG plane 12
12  // 93 x0y34 SB_BIG plane 12
A8  // 94 x-1y33 SB_SML plane 1
82  // 95 x-1y33 SB_SML plane 2,1
2A  // 96 x-1y33 SB_SML plane 2
A8  // 97 x-1y33 SB_SML plane 3
82  // 98 x-1y33 SB_SML plane 4,3
2A  // 99 x-1y33 SB_SML plane 4
A8  // 100 x-1y33 SB_SML plane 5
82  // 101 x-1y33 SB_SML plane 6,5
2A  // 102 x-1y33 SB_SML plane 6
A8  // 103 x-1y33 SB_SML plane 7
82  // 104 x-1y33 SB_SML plane 8,7
2A  // 105 x-1y33 SB_SML plane 8
A8  // 106 x-1y33 SB_SML plane 9
82  // 107 x-1y33 SB_SML plane 10,9
2A  // 108 x-1y33 SB_SML plane 10
A8  // 109 x-1y33 SB_SML plane 11
82  // 110 x-1y33 SB_SML plane 12,11
2A  // 111 x-1y33 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 435F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
11 // y_sel: 33
A6 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4367
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x19y33 CPE[0]
00  //  1 x19y33 CPE[1]
00  //  2 x19y33 CPE[2]
00  //  3 x19y33 CPE[3]
00  //  4 x19y33 CPE[4]
00  //  5 x19y33 CPE[5]
00  //  6 x19y33 CPE[6]
00  //  7 x19y33 CPE[7]
00  //  8 x19y33 CPE[8]
00  //  9 x19y33 CPE[9]
00  // 10 x19y34 CPE[0]
00  // 11 x19y34 CPE[1]
00  // 12 x19y34 CPE[2]
00  // 13 x19y34 CPE[3]
00  // 14 x19y34 CPE[4]
00  // 15 x19y34 CPE[5]
00  // 16 x19y34 CPE[6]
00  // 17 x19y34 CPE[7]
00  // 18 x19y34 CPE[8]
00  // 19 x19y34 CPE[9]
00  // 20 x20y33 CPE[0]
00  // 21 x20y33 CPE[1]
00  // 22 x20y33 CPE[2]
00  // 23 x20y33 CPE[3]
00  // 24 x20y33 CPE[4]
00  // 25 x20y33 CPE[5]
00  // 26 x20y33 CPE[6]
00  // 27 x20y33 CPE[7]
00  // 28 x20y33 CPE[8]
00  // 29 x20y33 CPE[9]
00  // 30 x20y34 CPE[0]
00  // 31 x20y34 CPE[1]
00  // 32 x20y34 CPE[2]
00  // 33 x20y34 CPE[3]
00  // 34 x20y34 CPE[4]
00  // 35 x20y34 CPE[5]
00  // 36 x20y34 CPE[6]
00  // 37 x20y34 CPE[7]
00  // 38 x20y34 CPE[8]
00  // 39 x20y34 CPE[9]
00  // 40 x19y33 INMUX plane 2,1
00  // 41 x19y33 INMUX plane 4,3
00  // 42 x19y33 INMUX plane 6,5
00  // 43 x19y33 INMUX plane 8,7
00  // 44 x19y33 INMUX plane 10,9
00  // 45 x19y33 INMUX plane 12,11
00  // 46 x19y34 INMUX plane 2,1
00  // 47 x19y34 INMUX plane 4,3
00  // 48 x19y34 INMUX plane 6,5
00  // 49 x19y34 INMUX plane 8,7
00  // 50 x19y34 INMUX plane 10,9
00  // 51 x19y34 INMUX plane 12,11
00  // 52 x20y33 INMUX plane 2,1
00  // 53 x20y33 INMUX plane 4,3
00  // 54 x20y33 INMUX plane 6,5
00  // 55 x20y33 INMUX plane 8,7
00  // 56 x20y33 INMUX plane 10,9
00  // 57 x20y33 INMUX plane 12,11
00  // 58 x20y34 INMUX plane 2,1
00  // 59 x20y34 INMUX plane 4,3
00  // 60 x20y34 INMUX plane 6,5
00  // 61 x20y34 INMUX plane 8,7
00  // 62 x20y34 INMUX plane 10,9
00  // 63 x20y34 INMUX plane 12,11
02  // 64 x20y34 SB_BIG plane 1
1C  // 65 x20y34 SB_BIG plane 1
08  // 66 x20y34 SB_DRIVE plane 2,1
62 // -- CRC low byte
09 // -- CRC high byte


// Config Latches on x25y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 43B0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
11 // y_sel: 33
AE // -- CRC low byte
4D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 43B8
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x25y33 CPE[0]
00  //  1 x25y33 CPE[1]
00  //  2 x25y33 CPE[2]
00  //  3 x25y33 CPE[3]
00  //  4 x25y33 CPE[4]
00  //  5 x25y33 CPE[5]
00  //  6 x25y33 CPE[6]
00  //  7 x25y33 CPE[7]
00  //  8 x25y33 CPE[8]
00  //  9 x25y33 CPE[9]
00  // 10 x25y34 CPE[0]
00  // 11 x25y34 CPE[1]
00  // 12 x25y34 CPE[2]
00  // 13 x25y34 CPE[3]
00  // 14 x25y34 CPE[4]
00  // 15 x25y34 CPE[5]
00  // 16 x25y34 CPE[6]
00  // 17 x25y34 CPE[7]
00  // 18 x25y34 CPE[8]
00  // 19 x25y34 CPE[9]
00  // 20 x26y33 CPE[0]
00  // 21 x26y33 CPE[1]
00  // 22 x26y33 CPE[2]
00  // 23 x26y33 CPE[3]
00  // 24 x26y33 CPE[4]
00  // 25 x26y33 CPE[5]
00  // 26 x26y33 CPE[6]
00  // 27 x26y33 CPE[7]
00  // 28 x26y33 CPE[8]
00  // 29 x26y33 CPE[9]
00  // 30 x26y34 CPE[0]
00  // 31 x26y34 CPE[1]
00  // 32 x26y34 CPE[2]
00  // 33 x26y34 CPE[3]
00  // 34 x26y34 CPE[4]
00  // 35 x26y34 CPE[5]
00  // 36 x26y34 CPE[6]
00  // 37 x26y34 CPE[7]
00  // 38 x26y34 CPE[8]
00  // 39 x26y34 CPE[9]
00  // 40 x25y33 INMUX plane 2,1
00  // 41 x25y33 INMUX plane 4,3
00  // 42 x25y33 INMUX plane 6,5
00  // 43 x25y33 INMUX plane 8,7
00  // 44 x25y33 INMUX plane 10,9
00  // 45 x25y33 INMUX plane 12,11
00  // 46 x25y34 INMUX plane 2,1
00  // 47 x25y34 INMUX plane 4,3
00  // 48 x25y34 INMUX plane 6,5
00  // 49 x25y34 INMUX plane 8,7
00  // 50 x25y34 INMUX plane 10,9
00  // 51 x25y34 INMUX plane 12,11
00  // 52 x26y33 INMUX plane 2,1
00  // 53 x26y33 INMUX plane 4,3
00  // 54 x26y33 INMUX plane 6,5
00  // 55 x26y33 INMUX plane 8,7
00  // 56 x26y33 INMUX plane 10,9
00  // 57 x26y33 INMUX plane 12,11
00  // 58 x26y34 INMUX plane 2,1
00  // 59 x26y34 INMUX plane 4,3
00  // 60 x26y34 INMUX plane 6,5
00  // 61 x26y34 INMUX plane 8,7
00  // 62 x26y34 INMUX plane 10,9
00  // 63 x26y34 INMUX plane 12,11
00  // 64 x25y33 SB_BIG plane 1
00  // 65 x25y33 SB_BIG plane 1
00  // 66 x25y33 SB_DRIVE plane 2,1
00  // 67 x25y33 SB_BIG plane 2
00  // 68 x25y33 SB_BIG plane 2
00  // 69 x25y33 SB_BIG plane 3
00  // 70 x25y33 SB_BIG plane 3
00  // 71 x25y33 SB_DRIVE plane 4,3
00  // 72 x25y33 SB_BIG plane 4
00  // 73 x25y33 SB_BIG plane 4
00  // 74 x25y33 SB_BIG plane 5
00  // 75 x25y33 SB_BIG plane 5
00  // 76 x25y33 SB_DRIVE plane 6,5
00  // 77 x25y33 SB_BIG plane 6
00  // 78 x25y33 SB_BIG plane 6
00  // 79 x25y33 SB_BIG plane 7
00  // 80 x25y33 SB_BIG plane 7
00  // 81 x25y33 SB_DRIVE plane 8,7
00  // 82 x25y33 SB_BIG plane 8
00  // 83 x25y33 SB_BIG plane 8
80  // 84 x25y33 SB_BIG plane 9
01  // 85 x25y33 SB_BIG plane 9
34 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x33y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4414     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
11 // y_sel: 33
9F // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 441C
3D // Length: 61
FB // -- CRC low byte
D2 // -- CRC high byte
00  //  0 x33y33 CPE[0]
00  //  1 x33y33 CPE[1]
00  //  2 x33y33 CPE[2]
00  //  3 x33y33 CPE[3]
00  //  4 x33y33 CPE[4]
00  //  5 x33y33 CPE[5]
00  //  6 x33y33 CPE[6]
00  //  7 x33y33 CPE[7]
00  //  8 x33y33 CPE[8]
00  //  9 x33y33 CPE[9]
00  // 10 x33y34 CPE[0]
00  // 11 x33y34 CPE[1]
00  // 12 x33y34 CPE[2]
00  // 13 x33y34 CPE[3]
00  // 14 x33y34 CPE[4]
00  // 15 x33y34 CPE[5]
00  // 16 x33y34 CPE[6]
00  // 17 x33y34 CPE[7]
00  // 18 x33y34 CPE[8]
00  // 19 x33y34 CPE[9]
00  // 20 x34y33 CPE[0]
00  // 21 x34y33 CPE[1]
00  // 22 x34y33 CPE[2]
00  // 23 x34y33 CPE[3]
00  // 24 x34y33 CPE[4]
00  // 25 x34y33 CPE[5]
00  // 26 x34y33 CPE[6]
00  // 27 x34y33 CPE[7]
00  // 28 x34y33 CPE[8]
00  // 29 x34y33 CPE[9]
00  // 30 x34y34 CPE[0]
00  // 31 x34y34 CPE[1]
00  // 32 x34y34 CPE[2]
00  // 33 x34y34 CPE[3]
00  // 34 x34y34 CPE[4]
00  // 35 x34y34 CPE[5]
00  // 36 x34y34 CPE[6]
00  // 37 x34y34 CPE[7]
00  // 38 x34y34 CPE[8]
00  // 39 x34y34 CPE[9]
00  // 40 x33y33 INMUX plane 2,1
00  // 41 x33y33 INMUX plane 4,3
03  // 42 x33y33 INMUX plane 6,5
00  // 43 x33y33 INMUX plane 8,7
00  // 44 x33y33 INMUX plane 10,9
00  // 45 x33y33 INMUX plane 12,11
00  // 46 x33y34 INMUX plane 2,1
00  // 47 x33y34 INMUX plane 4,3
00  // 48 x33y34 INMUX plane 6,5
00  // 49 x33y34 INMUX plane 8,7
00  // 50 x33y34 INMUX plane 10,9
00  // 51 x33y34 INMUX plane 12,11
00  // 52 x34y33 INMUX plane 2,1
00  // 53 x34y33 INMUX plane 4,3
00  // 54 x34y33 INMUX plane 6,5
00  // 55 x34y33 INMUX plane 8,7
00  // 56 x34y33 INMUX plane 10,9
00  // 57 x34y33 INMUX plane 12,11
00  // 58 x34y34 INMUX plane 2,1
00  // 59 x34y34 INMUX plane 4,3
04  // 60 x34y34 INMUX plane 6,5
D8 // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x35y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 445F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
11 // y_sel: 33
F7 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4467
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x35y33 CPE[0]  _a67  C_MX4b/D///    
00  //  1 x35y33 CPE[1]
00  //  2 x35y33 CPE[2]
00  //  3 x35y33 CPE[3]
00  //  4 x35y33 CPE[4]
00  //  5 x35y33 CPE[5]
00  //  6 x35y33 CPE[6]
00  //  7 x35y33 CPE[7]
00  //  8 x35y33 CPE[8]
00  //  9 x35y33 CPE[9]
00  // 10 x35y34 CPE[0]
00  // 11 x35y34 CPE[1]
00  // 12 x35y34 CPE[2]
00  // 13 x35y34 CPE[3]
00  // 14 x35y34 CPE[4]
00  // 15 x35y34 CPE[5]
00  // 16 x35y34 CPE[6]
00  // 17 x35y34 CPE[7]
00  // 18 x35y34 CPE[8]
00  // 19 x35y34 CPE[9]
00  // 20 x36y33 CPE[0]
00  // 21 x36y33 CPE[1]
00  // 22 x36y33 CPE[2]
00  // 23 x36y33 CPE[3]
00  // 24 x36y33 CPE[4]
00  // 25 x36y33 CPE[5]
00  // 26 x36y33 CPE[6]
00  // 27 x36y33 CPE[7]
00  // 28 x36y33 CPE[8]
00  // 29 x36y33 CPE[9]
00  // 30 x36y34 CPE[0]
00  // 31 x36y34 CPE[1]
00  // 32 x36y34 CPE[2]
00  // 33 x36y34 CPE[3]
00  // 34 x36y34 CPE[4]
00  // 35 x36y34 CPE[5]
00  // 36 x36y34 CPE[6]
00  // 37 x36y34 CPE[7]
00  // 38 x36y34 CPE[8]
00  // 39 x36y34 CPE[9]
2D  // 40 x35y33 INMUX plane 2,1
05  // 41 x35y33 INMUX plane 4,3
3E  // 42 x35y33 INMUX plane 6,5
00  // 43 x35y33 INMUX plane 8,7
19  // 44 x35y33 INMUX plane 10,9
00  // 45 x35y33 INMUX plane 12,11
00  // 46 x35y34 INMUX plane 2,1
00  // 47 x35y34 INMUX plane 4,3
00  // 48 x35y34 INMUX plane 6,5
00  // 49 x35y34 INMUX plane 8,7
00  // 50 x35y34 INMUX plane 10,9
00  // 51 x35y34 INMUX plane 12,11
00  // 52 x36y33 INMUX plane 2,1
00  // 53 x36y33 INMUX plane 4,3
00  // 54 x36y33 INMUX plane 6,5
40  // 55 x36y33 INMUX plane 8,7
00  // 56 x36y33 INMUX plane 10,9
40  // 57 x36y33 INMUX plane 12,11
2B  // 58 x36y34 INMUX plane 2,1
05  // 59 x36y34 INMUX plane 4,3
00  // 60 x36y34 INMUX plane 6,5
40  // 61 x36y34 INMUX plane 8,7
00  // 62 x36y34 INMUX plane 10,9
40  // 63 x36y34 INMUX plane 12,11
48  // 64 x36y34 SB_BIG plane 1
10  // 65 x36y34 SB_BIG plane 1
04  // 66 x36y34 SB_DRIVE plane 2,1
00  // 67 x36y34 SB_BIG plane 2
00  // 68 x36y34 SB_BIG plane 2
00  // 69 x36y34 SB_BIG plane 3
00  // 70 x36y34 SB_BIG plane 3
00  // 71 x36y34 SB_DRIVE plane 4,3
00  // 72 x36y34 SB_BIG plane 4
00  // 73 x36y34 SB_BIG plane 4
48  // 74 x36y34 SB_BIG plane 5
12  // 75 x36y34 SB_BIG plane 5
00  // 76 x36y34 SB_DRIVE plane 6,5
00  // 77 x36y34 SB_BIG plane 6
00  // 78 x36y34 SB_BIG plane 6
00  // 79 x36y34 SB_BIG plane 7
00  // 80 x36y34 SB_BIG plane 7
00  // 81 x36y34 SB_DRIVE plane 8,7
00  // 82 x36y34 SB_BIG plane 8
00  // 83 x36y34 SB_BIG plane 8
00  // 84 x36y34 SB_BIG plane 9
00  // 85 x36y34 SB_BIG plane 9
00  // 86 x36y34 SB_DRIVE plane 10,9
00  // 87 x36y34 SB_BIG plane 10
00  // 88 x36y34 SB_BIG plane 10
00  // 89 x36y34 SB_BIG plane 11
00  // 90 x36y34 SB_BIG plane 11
00  // 91 x36y34 SB_DRIVE plane 12,11
00  // 92 x36y34 SB_BIG plane 12
00  // 93 x36y34 SB_BIG plane 12
A8  // 94 x35y33 SB_SML plane 1
02  // 95 x35y33 SB_SML plane 2,1
00  // 96 x35y33 SB_SML plane 2
00  // 97 x35y33 SB_SML plane 3
00  // 98 x35y33 SB_SML plane 4,3
00  // 99 x35y33 SB_SML plane 4
A8  // 100 x35y33 SB_SML plane 5
02  // 101 x35y33 SB_SML plane 6,5
00  // 102 x35y33 SB_SML plane 6
00  // 103 x35y33 SB_SML plane 7
00  // 104 x35y33 SB_SML plane 8,7
00  // 105 x35y33 SB_SML plane 8
40  // 106 x35y33 SB_SML plane 9
7C // -- CRC low byte
FC // -- CRC high byte


// Config Latches on x43y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 44D8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
11 // y_sel: 33
97 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 44E0
30 // Length: 48
1E // -- CRC low byte
09 // -- CRC high byte
00  //  0 x43y33 CPE[0]
00  //  1 x43y33 CPE[1]
00  //  2 x43y33 CPE[2]
00  //  3 x43y33 CPE[3]
00  //  4 x43y33 CPE[4]
00  //  5 x43y33 CPE[5]
00  //  6 x43y33 CPE[6]
00  //  7 x43y33 CPE[7]
00  //  8 x43y33 CPE[8]
00  //  9 x43y33 CPE[9]
00  // 10 x43y34 CPE[0]
00  // 11 x43y34 CPE[1]
00  // 12 x43y34 CPE[2]
00  // 13 x43y34 CPE[3]
00  // 14 x43y34 CPE[4]
00  // 15 x43y34 CPE[5]
00  // 16 x43y34 CPE[6]
00  // 17 x43y34 CPE[7]
00  // 18 x43y34 CPE[8]
00  // 19 x43y34 CPE[9]
00  // 20 x44y33 CPE[0]
00  // 21 x44y33 CPE[1]
00  // 22 x44y33 CPE[2]
00  // 23 x44y33 CPE[3]
00  // 24 x44y33 CPE[4]
00  // 25 x44y33 CPE[5]
00  // 26 x44y33 CPE[6]
00  // 27 x44y33 CPE[7]
00  // 28 x44y33 CPE[8]
00  // 29 x44y33 CPE[9]
00  // 30 x44y34 CPE[0]
00  // 31 x44y34 CPE[1]
00  // 32 x44y34 CPE[2]
00  // 33 x44y34 CPE[3]
00  // 34 x44y34 CPE[4]
00  // 35 x44y34 CPE[5]
00  // 36 x44y34 CPE[6]
00  // 37 x44y34 CPE[7]
00  // 38 x44y34 CPE[8]
00  // 39 x44y34 CPE[9]
00  // 40 x43y33 INMUX plane 2,1
00  // 41 x43y33 INMUX plane 4,3
00  // 42 x43y33 INMUX plane 6,5
00  // 43 x43y33 INMUX plane 8,7
00  // 44 x43y33 INMUX plane 10,9
00  // 45 x43y33 INMUX plane 12,11
00  // 46 x43y34 INMUX plane 2,1
18  // 47 x43y34 INMUX plane 4,3
DC // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x161y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4516     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
11 // y_sel: 33
F9 // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 451E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y33
00  // 14 right_edge_EN1 at x163y33
00  // 15 right_edge_EN2 at x163y33
00  // 16 right_edge_EN0 at x163y34
00  // 17 right_edge_EN1 at x163y34
00  // 18 right_edge_EN2 at x163y34
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y33 SB_BIG plane 1
12  // 65 x161y33 SB_BIG plane 1
00  // 66 x161y33 SB_DRIVE plane 2,1
48  // 67 x161y33 SB_BIG plane 2
12  // 68 x161y33 SB_BIG plane 2
48  // 69 x161y33 SB_BIG plane 3
12  // 70 x161y33 SB_BIG plane 3
00  // 71 x161y33 SB_DRIVE plane 4,3
48  // 72 x161y33 SB_BIG plane 4
12  // 73 x161y33 SB_BIG plane 4
48  // 74 x161y33 SB_BIG plane 5
12  // 75 x161y33 SB_BIG plane 5
00  // 76 x161y33 SB_DRIVE plane 6,5
48  // 77 x161y33 SB_BIG plane 6
12  // 78 x161y33 SB_BIG plane 6
48  // 79 x161y33 SB_BIG plane 7
12  // 80 x161y33 SB_BIG plane 7
00  // 81 x161y33 SB_DRIVE plane 8,7
48  // 82 x161y33 SB_BIG plane 8
12  // 83 x161y33 SB_BIG plane 8
48  // 84 x161y33 SB_BIG plane 9
12  // 85 x161y33 SB_BIG plane 9
00  // 86 x161y33 SB_DRIVE plane 10,9
48  // 87 x161y33 SB_BIG plane 10
12  // 88 x161y33 SB_BIG plane 10
48  // 89 x161y33 SB_BIG plane 11
12  // 90 x161y33 SB_BIG plane 11
00  // 91 x161y33 SB_DRIVE plane 12,11
48  // 92 x161y33 SB_BIG plane 12
12  // 93 x161y33 SB_BIG plane 12
A8  // 94 x162y34 SB_SML plane 1
82  // 95 x162y34 SB_SML plane 2,1
2A  // 96 x162y34 SB_SML plane 2
A8  // 97 x162y34 SB_SML plane 3
82  // 98 x162y34 SB_SML plane 4,3
2A  // 99 x162y34 SB_SML plane 4
A8  // 100 x162y34 SB_SML plane 5
82  // 101 x162y34 SB_SML plane 6,5
2A  // 102 x162y34 SB_SML plane 6
A8  // 103 x162y34 SB_SML plane 7
82  // 104 x162y34 SB_SML plane 8,7
2A  // 105 x162y34 SB_SML plane 8
A8  // 106 x162y34 SB_SML plane 9
82  // 107 x162y34 SB_SML plane 10,9
2A  // 108 x162y34 SB_SML plane 10
A8  // 109 x162y34 SB_SML plane 11
82  // 110 x162y34 SB_SML plane 12,11
2A  // 111 x162y34 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4594     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
12 // y_sel: 35
4D // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 459C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y35
00  // 14 left_edge_EN1 at x-2y35
00  // 15 left_edge_EN2 at x-2y35
00  // 16 left_edge_EN0 at x-2y36
00  // 17 left_edge_EN1 at x-2y36
00  // 18 left_edge_EN2 at x-2y36
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y35 SB_BIG plane 1
12  // 65 x-1y35 SB_BIG plane 1
00  // 66 x-1y35 SB_DRIVE plane 2,1
48  // 67 x-1y35 SB_BIG plane 2
12  // 68 x-1y35 SB_BIG plane 2
48  // 69 x-1y35 SB_BIG plane 3
12  // 70 x-1y35 SB_BIG plane 3
00  // 71 x-1y35 SB_DRIVE plane 4,3
48  // 72 x-1y35 SB_BIG plane 4
12  // 73 x-1y35 SB_BIG plane 4
48  // 74 x-1y35 SB_BIG plane 5
12  // 75 x-1y35 SB_BIG plane 5
00  // 76 x-1y35 SB_DRIVE plane 6,5
48  // 77 x-1y35 SB_BIG plane 6
12  // 78 x-1y35 SB_BIG plane 6
48  // 79 x-1y35 SB_BIG plane 7
12  // 80 x-1y35 SB_BIG plane 7
00  // 81 x-1y35 SB_DRIVE plane 8,7
48  // 82 x-1y35 SB_BIG plane 8
12  // 83 x-1y35 SB_BIG plane 8
48  // 84 x-1y35 SB_BIG plane 9
12  // 85 x-1y35 SB_BIG plane 9
00  // 86 x-1y35 SB_DRIVE plane 10,9
48  // 87 x-1y35 SB_BIG plane 10
12  // 88 x-1y35 SB_BIG plane 10
48  // 89 x-1y35 SB_BIG plane 11
12  // 90 x-1y35 SB_BIG plane 11
00  // 91 x-1y35 SB_DRIVE plane 12,11
48  // 92 x-1y35 SB_BIG plane 12
12  // 93 x-1y35 SB_BIG plane 12
A8  // 94 x0y36 SB_SML plane 1
82  // 95 x0y36 SB_SML plane 2,1
2A  // 96 x0y36 SB_SML plane 2
A8  // 97 x0y36 SB_SML plane 3
82  // 98 x0y36 SB_SML plane 4,3
2A  // 99 x0y36 SB_SML plane 4
A8  // 100 x0y36 SB_SML plane 5
82  // 101 x0y36 SB_SML plane 6,5
2A  // 102 x0y36 SB_SML plane 6
A8  // 103 x0y36 SB_SML plane 7
82  // 104 x0y36 SB_SML plane 8,7
2A  // 105 x0y36 SB_SML plane 8
A8  // 106 x0y36 SB_SML plane 9
82  // 107 x0y36 SB_SML plane 10,9
2A  // 108 x0y36 SB_SML plane 10
A8  // 109 x0y36 SB_SML plane 11
82  // 110 x0y36 SB_SML plane 12,11
2A  // 111 x0y36 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4612     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
12 // y_sel: 35
95 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 461A
4E // Length: 78
E7 // -- CRC low byte
93 // -- CRC high byte
00  //  0 x1y35 CPE[0]
00  //  1 x1y35 CPE[1]
00  //  2 x1y35 CPE[2]
00  //  3 x1y35 CPE[3]
00  //  4 x1y35 CPE[4]
00  //  5 x1y35 CPE[5]
00  //  6 x1y35 CPE[6]
00  //  7 x1y35 CPE[7]
00  //  8 x1y35 CPE[8]
00  //  9 x1y35 CPE[9]
00  // 10 x1y36 CPE[0]
00  // 11 x1y36 CPE[1]
00  // 12 x1y36 CPE[2]
00  // 13 x1y36 CPE[3]
00  // 14 x1y36 CPE[4]
00  // 15 x1y36 CPE[5]
00  // 16 x1y36 CPE[6]
00  // 17 x1y36 CPE[7]
00  // 18 x1y36 CPE[8]
00  // 19 x1y36 CPE[9]
00  // 20 x2y35 CPE[0]
00  // 21 x2y35 CPE[1]
00  // 22 x2y35 CPE[2]
00  // 23 x2y35 CPE[3]
00  // 24 x2y35 CPE[4]
00  // 25 x2y35 CPE[5]
00  // 26 x2y35 CPE[6]
00  // 27 x2y35 CPE[7]
00  // 28 x2y35 CPE[8]
00  // 29 x2y35 CPE[9]
00  // 30 x2y36 CPE[0]
00  // 31 x2y36 CPE[1]
00  // 32 x2y36 CPE[2]
00  // 33 x2y36 CPE[3]
00  // 34 x2y36 CPE[4]
00  // 35 x2y36 CPE[5]
00  // 36 x2y36 CPE[6]
00  // 37 x2y36 CPE[7]
00  // 38 x2y36 CPE[8]
00  // 39 x2y36 CPE[9]
00  // 40 x1y35 INMUX plane 2,1
00  // 41 x1y35 INMUX plane 4,3
00  // 42 x1y35 INMUX plane 6,5
00  // 43 x1y35 INMUX plane 8,7
00  // 44 x1y35 INMUX plane 10,9
00  // 45 x1y35 INMUX plane 12,11
00  // 46 x1y36 INMUX plane 2,1
00  // 47 x1y36 INMUX plane 4,3
00  // 48 x1y36 INMUX plane 6,5
00  // 49 x1y36 INMUX plane 8,7
00  // 50 x1y36 INMUX plane 10,9
00  // 51 x1y36 INMUX plane 12,11
00  // 52 x2y35 INMUX plane 2,1
00  // 53 x2y35 INMUX plane 4,3
00  // 54 x2y35 INMUX plane 6,5
00  // 55 x2y35 INMUX plane 8,7
00  // 56 x2y35 INMUX plane 10,9
00  // 57 x2y35 INMUX plane 12,11
00  // 58 x2y36 INMUX plane 2,1
00  // 59 x2y36 INMUX plane 4,3
00  // 60 x2y36 INMUX plane 6,5
00  // 61 x2y36 INMUX plane 8,7
00  // 62 x2y36 INMUX plane 10,9
00  // 63 x2y36 INMUX plane 12,11
00  // 64 x2y36 SB_BIG plane 1
00  // 65 x2y36 SB_BIG plane 1
00  // 66 x2y36 SB_DRIVE plane 2,1
00  // 67 x2y36 SB_BIG plane 2
00  // 68 x2y36 SB_BIG plane 2
00  // 69 x2y36 SB_BIG plane 3
00  // 70 x2y36 SB_BIG plane 3
00  // 71 x2y36 SB_DRIVE plane 4,3
00  // 72 x2y36 SB_BIG plane 4
00  // 73 x2y36 SB_BIG plane 4
00  // 74 x2y36 SB_BIG plane 5
00  // 75 x2y36 SB_BIG plane 5
00  // 76 x2y36 SB_DRIVE plane 6,5
39  // 77 x2y36 SB_BIG plane 6
01 // -- CRC low byte
F4 // -- CRC high byte


// Config Latches on x3y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 466E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
12 // y_sel: 35
FD // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4676
3D // Length: 61
FB // -- CRC low byte
D2 // -- CRC high byte
00  //  0 x3y35 CPE[0]
00  //  1 x3y35 CPE[1]
00  //  2 x3y35 CPE[2]
00  //  3 x3y35 CPE[3]
00  //  4 x3y35 CPE[4]
00  //  5 x3y35 CPE[5]
00  //  6 x3y35 CPE[6]
00  //  7 x3y35 CPE[7]
00  //  8 x3y35 CPE[8]
00  //  9 x3y35 CPE[9]
00  // 10 x3y36 CPE[0]
00  // 11 x3y36 CPE[1]
00  // 12 x3y36 CPE[2]
00  // 13 x3y36 CPE[3]
00  // 14 x3y36 CPE[4]
00  // 15 x3y36 CPE[5]
00  // 16 x3y36 CPE[6]
00  // 17 x3y36 CPE[7]
00  // 18 x3y36 CPE[8]
00  // 19 x3y36 CPE[9]
00  // 20 x4y35 CPE[0]
00  // 21 x4y35 CPE[1]
00  // 22 x4y35 CPE[2]
00  // 23 x4y35 CPE[3]
00  // 24 x4y35 CPE[4]
00  // 25 x4y35 CPE[5]
00  // 26 x4y35 CPE[6]
00  // 27 x4y35 CPE[7]
00  // 28 x4y35 CPE[8]
00  // 29 x4y35 CPE[9]
00  // 30 x4y36 CPE[0]
00  // 31 x4y36 CPE[1]
00  // 32 x4y36 CPE[2]
00  // 33 x4y36 CPE[3]
00  // 34 x4y36 CPE[4]
00  // 35 x4y36 CPE[5]
00  // 36 x4y36 CPE[6]
00  // 37 x4y36 CPE[7]
00  // 38 x4y36 CPE[8]
00  // 39 x4y36 CPE[9]
00  // 40 x3y35 INMUX plane 2,1
00  // 41 x3y35 INMUX plane 4,3
00  // 42 x3y35 INMUX plane 6,5
00  // 43 x3y35 INMUX plane 8,7
00  // 44 x3y35 INMUX plane 10,9
00  // 45 x3y35 INMUX plane 12,11
00  // 46 x3y36 INMUX plane 2,1
00  // 47 x3y36 INMUX plane 4,3
08  // 48 x3y36 INMUX plane 6,5
00  // 49 x3y36 INMUX plane 8,7
00  // 50 x3y36 INMUX plane 10,9
00  // 51 x3y36 INMUX plane 12,11
00  // 52 x4y35 INMUX plane 2,1
00  // 53 x4y35 INMUX plane 4,3
00  // 54 x4y35 INMUX plane 6,5
00  // 55 x4y35 INMUX plane 8,7
00  // 56 x4y35 INMUX plane 10,9
00  // 57 x4y35 INMUX plane 12,11
00  // 58 x4y36 INMUX plane 2,1
00  // 59 x4y36 INMUX plane 4,3
08  // 60 x4y36 INMUX plane 6,5
16 // -- CRC low byte
F8 // -- CRC high byte


// Config Latches on x5y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 46B9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
12 // y_sel: 35
25 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 46C1
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x5y35 CPE[0]
00  //  1 x5y35 CPE[1]
00  //  2 x5y35 CPE[2]
00  //  3 x5y35 CPE[3]
00  //  4 x5y35 CPE[4]
00  //  5 x5y35 CPE[5]
00  //  6 x5y35 CPE[6]
00  //  7 x5y35 CPE[7]
00  //  8 x5y35 CPE[8]
00  //  9 x5y35 CPE[9]
00  // 10 x5y36 CPE[0]
00  // 11 x5y36 CPE[1]
00  // 12 x5y36 CPE[2]
00  // 13 x5y36 CPE[3]
00  // 14 x5y36 CPE[4]
00  // 15 x5y36 CPE[5]
00  // 16 x5y36 CPE[6]
00  // 17 x5y36 CPE[7]
00  // 18 x5y36 CPE[8]
00  // 19 x5y36 CPE[9]
00  // 20 x6y35 CPE[0]
00  // 21 x6y35 CPE[1]
00  // 22 x6y35 CPE[2]
00  // 23 x6y35 CPE[3]
00  // 24 x6y35 CPE[4]
00  // 25 x6y35 CPE[5]
00  // 26 x6y35 CPE[6]
00  // 27 x6y35 CPE[7]
00  // 28 x6y35 CPE[8]
00  // 29 x6y35 CPE[9]
00  // 30 x6y36 CPE[0]
00  // 31 x6y36 CPE[1]
00  // 32 x6y36 CPE[2]
00  // 33 x6y36 CPE[3]
00  // 34 x6y36 CPE[4]
00  // 35 x6y36 CPE[5]
00  // 36 x6y36 CPE[6]
00  // 37 x6y36 CPE[7]
00  // 38 x6y36 CPE[8]
00  // 39 x6y36 CPE[9]
00  // 40 x5y35 INMUX plane 2,1
00  // 41 x5y35 INMUX plane 4,3
00  // 42 x5y35 INMUX plane 6,5
00  // 43 x5y35 INMUX plane 8,7
00  // 44 x5y35 INMUX plane 10,9
00  // 45 x5y35 INMUX plane 12,11
00  // 46 x5y36 INMUX plane 2,1
00  // 47 x5y36 INMUX plane 4,3
00  // 48 x5y36 INMUX plane 6,5
00  // 49 x5y36 INMUX plane 8,7
00  // 50 x5y36 INMUX plane 10,9
00  // 51 x5y36 INMUX plane 12,11
00  // 52 x6y35 INMUX plane 2,1
00  // 53 x6y35 INMUX plane 4,3
00  // 54 x6y35 INMUX plane 6,5
00  // 55 x6y35 INMUX plane 8,7
00  // 56 x6y35 INMUX plane 10,9
00  // 57 x6y35 INMUX plane 12,11
00  // 58 x6y36 INMUX plane 2,1
00  // 59 x6y36 INMUX plane 4,3
00  // 60 x6y36 INMUX plane 6,5
00  // 61 x6y36 INMUX plane 8,7
00  // 62 x6y36 INMUX plane 10,9
00  // 63 x6y36 INMUX plane 12,11
00  // 64 x6y36 SB_BIG plane 1
00  // 65 x6y36 SB_BIG plane 1
00  // 66 x6y36 SB_DRIVE plane 2,1
00  // 67 x6y36 SB_BIG plane 2
00  // 68 x6y36 SB_BIG plane 2
00  // 69 x6y36 SB_BIG plane 3
00  // 70 x6y36 SB_BIG plane 3
00  // 71 x6y36 SB_DRIVE plane 4,3
00  // 72 x6y36 SB_BIG plane 4
00  // 73 x6y36 SB_BIG plane 4
00  // 74 x6y36 SB_BIG plane 5
00  // 75 x6y36 SB_BIG plane 5
40  // 76 x6y36 SB_DRIVE plane 6,5
79 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x17y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4714     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
12 // y_sel: 35
55 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 471C
4E // Length: 78
E7 // -- CRC low byte
93 // -- CRC high byte
00  //  0 x17y35 CPE[0]
00  //  1 x17y35 CPE[1]
00  //  2 x17y35 CPE[2]
00  //  3 x17y35 CPE[3]
00  //  4 x17y35 CPE[4]
00  //  5 x17y35 CPE[5]
00  //  6 x17y35 CPE[6]
00  //  7 x17y35 CPE[7]
00  //  8 x17y35 CPE[8]
00  //  9 x17y35 CPE[9]
00  // 10 x17y36 CPE[0]
00  // 11 x17y36 CPE[1]
00  // 12 x17y36 CPE[2]
00  // 13 x17y36 CPE[3]
00  // 14 x17y36 CPE[4]
00  // 15 x17y36 CPE[5]
00  // 16 x17y36 CPE[6]
00  // 17 x17y36 CPE[7]
00  // 18 x17y36 CPE[8]
00  // 19 x17y36 CPE[9]
00  // 20 x18y35 CPE[0]
00  // 21 x18y35 CPE[1]
00  // 22 x18y35 CPE[2]
00  // 23 x18y35 CPE[3]
00  // 24 x18y35 CPE[4]
00  // 25 x18y35 CPE[5]
00  // 26 x18y35 CPE[6]
00  // 27 x18y35 CPE[7]
00  // 28 x18y35 CPE[8]
00  // 29 x18y35 CPE[9]
00  // 30 x18y36 CPE[0]
00  // 31 x18y36 CPE[1]
00  // 32 x18y36 CPE[2]
00  // 33 x18y36 CPE[3]
00  // 34 x18y36 CPE[4]
00  // 35 x18y36 CPE[5]
00  // 36 x18y36 CPE[6]
00  // 37 x18y36 CPE[7]
00  // 38 x18y36 CPE[8]
00  // 39 x18y36 CPE[9]
00  // 40 x17y35 INMUX plane 2,1
00  // 41 x17y35 INMUX plane 4,3
00  // 42 x17y35 INMUX plane 6,5
00  // 43 x17y35 INMUX plane 8,7
00  // 44 x17y35 INMUX plane 10,9
00  // 45 x17y35 INMUX plane 12,11
00  // 46 x17y36 INMUX plane 2,1
00  // 47 x17y36 INMUX plane 4,3
00  // 48 x17y36 INMUX plane 6,5
00  // 49 x17y36 INMUX plane 8,7
00  // 50 x17y36 INMUX plane 10,9
00  // 51 x17y36 INMUX plane 12,11
00  // 52 x18y35 INMUX plane 2,1
00  // 53 x18y35 INMUX plane 4,3
00  // 54 x18y35 INMUX plane 6,5
00  // 55 x18y35 INMUX plane 8,7
00  // 56 x18y35 INMUX plane 10,9
00  // 57 x18y35 INMUX plane 12,11
00  // 58 x18y36 INMUX plane 2,1
00  // 59 x18y36 INMUX plane 4,3
00  // 60 x18y36 INMUX plane 6,5
00  // 61 x18y36 INMUX plane 8,7
00  // 62 x18y36 INMUX plane 10,9
00  // 63 x18y36 INMUX plane 12,11
00  // 64 x18y36 SB_BIG plane 1
00  // 65 x18y36 SB_BIG plane 1
00  // 66 x18y36 SB_DRIVE plane 2,1
00  // 67 x18y36 SB_BIG plane 2
00  // 68 x18y36 SB_BIG plane 2
00  // 69 x18y36 SB_BIG plane 3
00  // 70 x18y36 SB_BIG plane 3
00  // 71 x18y36 SB_DRIVE plane 4,3
00  // 72 x18y36 SB_BIG plane 4
00  // 73 x18y36 SB_BIG plane 4
00  // 74 x18y36 SB_BIG plane 5
00  // 75 x18y36 SB_BIG plane 5
00  // 76 x18y36 SB_DRIVE plane 6,5
31  // 77 x18y36 SB_BIG plane 6
49 // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x19y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4770     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
12 // y_sel: 35
3D // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4778
3D // Length: 61
FB // -- CRC low byte
D2 // -- CRC high byte
00  //  0 x19y35 CPE[0]
00  //  1 x19y35 CPE[1]
00  //  2 x19y35 CPE[2]
00  //  3 x19y35 CPE[3]
00  //  4 x19y35 CPE[4]
00  //  5 x19y35 CPE[5]
00  //  6 x19y35 CPE[6]
00  //  7 x19y35 CPE[7]
00  //  8 x19y35 CPE[8]
00  //  9 x19y35 CPE[9]
00  // 10 x19y36 CPE[0]
00  // 11 x19y36 CPE[1]
00  // 12 x19y36 CPE[2]
00  // 13 x19y36 CPE[3]
00  // 14 x19y36 CPE[4]
00  // 15 x19y36 CPE[5]
00  // 16 x19y36 CPE[6]
00  // 17 x19y36 CPE[7]
00  // 18 x19y36 CPE[8]
00  // 19 x19y36 CPE[9]
00  // 20 x20y35 CPE[0]
00  // 21 x20y35 CPE[1]
00  // 22 x20y35 CPE[2]
00  // 23 x20y35 CPE[3]
00  // 24 x20y35 CPE[4]
00  // 25 x20y35 CPE[5]
00  // 26 x20y35 CPE[6]
00  // 27 x20y35 CPE[7]
00  // 28 x20y35 CPE[8]
00  // 29 x20y35 CPE[9]
00  // 30 x20y36 CPE[0]
00  // 31 x20y36 CPE[1]
00  // 32 x20y36 CPE[2]
00  // 33 x20y36 CPE[3]
00  // 34 x20y36 CPE[4]
00  // 35 x20y36 CPE[5]
00  // 36 x20y36 CPE[6]
00  // 37 x20y36 CPE[7]
00  // 38 x20y36 CPE[8]
00  // 39 x20y36 CPE[9]
00  // 40 x19y35 INMUX plane 2,1
00  // 41 x19y35 INMUX plane 4,3
00  // 42 x19y35 INMUX plane 6,5
00  // 43 x19y35 INMUX plane 8,7
00  // 44 x19y35 INMUX plane 10,9
00  // 45 x19y35 INMUX plane 12,11
00  // 46 x19y36 INMUX plane 2,1
00  // 47 x19y36 INMUX plane 4,3
08  // 48 x19y36 INMUX plane 6,5
00  // 49 x19y36 INMUX plane 8,7
00  // 50 x19y36 INMUX plane 10,9
00  // 51 x19y36 INMUX plane 12,11
00  // 52 x20y35 INMUX plane 2,1
00  // 53 x20y35 INMUX plane 4,3
00  // 54 x20y35 INMUX plane 6,5
00  // 55 x20y35 INMUX plane 8,7
00  // 56 x20y35 INMUX plane 10,9
00  // 57 x20y35 INMUX plane 12,11
00  // 58 x20y36 INMUX plane 2,1
00  // 59 x20y36 INMUX plane 4,3
08  // 60 x20y36 INMUX plane 6,5
16 // -- CRC low byte
F8 // -- CRC high byte


// Config Latches on x21y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 47BB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
12 // y_sel: 35
E5 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 47C3
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x21y35 CPE[0]
00  //  1 x21y35 CPE[1]
00  //  2 x21y35 CPE[2]
00  //  3 x21y35 CPE[3]
00  //  4 x21y35 CPE[4]
00  //  5 x21y35 CPE[5]
00  //  6 x21y35 CPE[6]
00  //  7 x21y35 CPE[7]
00  //  8 x21y35 CPE[8]
00  //  9 x21y35 CPE[9]
00  // 10 x21y36 CPE[0]
00  // 11 x21y36 CPE[1]
00  // 12 x21y36 CPE[2]
00  // 13 x21y36 CPE[3]
00  // 14 x21y36 CPE[4]
00  // 15 x21y36 CPE[5]
00  // 16 x21y36 CPE[6]
00  // 17 x21y36 CPE[7]
00  // 18 x21y36 CPE[8]
00  // 19 x21y36 CPE[9]
00  // 20 x22y35 CPE[0]
00  // 21 x22y35 CPE[1]
00  // 22 x22y35 CPE[2]
00  // 23 x22y35 CPE[3]
00  // 24 x22y35 CPE[4]
00  // 25 x22y35 CPE[5]
00  // 26 x22y35 CPE[6]
00  // 27 x22y35 CPE[7]
00  // 28 x22y35 CPE[8]
00  // 29 x22y35 CPE[9]
00  // 30 x22y36 CPE[0]
00  // 31 x22y36 CPE[1]
00  // 32 x22y36 CPE[2]
00  // 33 x22y36 CPE[3]
00  // 34 x22y36 CPE[4]
00  // 35 x22y36 CPE[5]
00  // 36 x22y36 CPE[6]
00  // 37 x22y36 CPE[7]
00  // 38 x22y36 CPE[8]
00  // 39 x22y36 CPE[9]
00  // 40 x21y35 INMUX plane 2,1
00  // 41 x21y35 INMUX plane 4,3
00  // 42 x21y35 INMUX plane 6,5
00  // 43 x21y35 INMUX plane 8,7
00  // 44 x21y35 INMUX plane 10,9
00  // 45 x21y35 INMUX plane 12,11
00  // 46 x21y36 INMUX plane 2,1
00  // 47 x21y36 INMUX plane 4,3
00  // 48 x21y36 INMUX plane 6,5
00  // 49 x21y36 INMUX plane 8,7
00  // 50 x21y36 INMUX plane 10,9
00  // 51 x21y36 INMUX plane 12,11
00  // 52 x22y35 INMUX plane 2,1
00  // 53 x22y35 INMUX plane 4,3
00  // 54 x22y35 INMUX plane 6,5
00  // 55 x22y35 INMUX plane 8,7
00  // 56 x22y35 INMUX plane 10,9
00  // 57 x22y35 INMUX plane 12,11
00  // 58 x22y36 INMUX plane 2,1
00  // 59 x22y36 INMUX plane 4,3
00  // 60 x22y36 INMUX plane 6,5
00  // 61 x22y36 INMUX plane 8,7
00  // 62 x22y36 INMUX plane 10,9
00  // 63 x22y36 INMUX plane 12,11
00  // 64 x22y36 SB_BIG plane 1
00  // 65 x22y36 SB_BIG plane 1
00  // 66 x22y36 SB_DRIVE plane 2,1
00  // 67 x22y36 SB_BIG plane 2
00  // 68 x22y36 SB_BIG plane 2
00  // 69 x22y36 SB_BIG plane 3
00  // 70 x22y36 SB_BIG plane 3
00  // 71 x22y36 SB_DRIVE plane 4,3
00  // 72 x22y36 SB_BIG plane 4
00  // 73 x22y36 SB_BIG plane 4
00  // 74 x22y36 SB_BIG plane 5
00  // 75 x22y36 SB_BIG plane 5
40  // 76 x22y36 SB_DRIVE plane 6,5
79 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x23y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4816     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
12 // y_sel: 35
ED // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 481E
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x23y35 CPE[0]
00  //  1 x23y35 CPE[1]
00  //  2 x23y35 CPE[2]
00  //  3 x23y35 CPE[3]
00  //  4 x23y35 CPE[4]
00  //  5 x23y35 CPE[5]
00  //  6 x23y35 CPE[6]
00  //  7 x23y35 CPE[7]
00  //  8 x23y35 CPE[8]
00  //  9 x23y35 CPE[9]
00  // 10 x23y36 CPE[0]
00  // 11 x23y36 CPE[1]
00  // 12 x23y36 CPE[2]
00  // 13 x23y36 CPE[3]
00  // 14 x23y36 CPE[4]
00  // 15 x23y36 CPE[5]
00  // 16 x23y36 CPE[6]
00  // 17 x23y36 CPE[7]
00  // 18 x23y36 CPE[8]
00  // 19 x23y36 CPE[9]
00  // 20 x24y35 CPE[0]
00  // 21 x24y35 CPE[1]
00  // 22 x24y35 CPE[2]
00  // 23 x24y35 CPE[3]
00  // 24 x24y35 CPE[4]
00  // 25 x24y35 CPE[5]
00  // 26 x24y35 CPE[6]
00  // 27 x24y35 CPE[7]
00  // 28 x24y35 CPE[8]
00  // 29 x24y35 CPE[9]
00  // 30 x24y36 CPE[0]
00  // 31 x24y36 CPE[1]
00  // 32 x24y36 CPE[2]
00  // 33 x24y36 CPE[3]
00  // 34 x24y36 CPE[4]
00  // 35 x24y36 CPE[5]
00  // 36 x24y36 CPE[6]
00  // 37 x24y36 CPE[7]
00  // 38 x24y36 CPE[8]
00  // 39 x24y36 CPE[9]
00  // 40 x23y35 INMUX plane 2,1
00  // 41 x23y35 INMUX plane 4,3
00  // 42 x23y35 INMUX plane 6,5
00  // 43 x23y35 INMUX plane 8,7
00  // 44 x23y35 INMUX plane 10,9
00  // 45 x23y35 INMUX plane 12,11
00  // 46 x23y36 INMUX plane 2,1
00  // 47 x23y36 INMUX plane 4,3
00  // 48 x23y36 INMUX plane 6,5
00  // 49 x23y36 INMUX plane 8,7
00  // 50 x23y36 INMUX plane 10,9
00  // 51 x23y36 INMUX plane 12,11
00  // 52 x24y35 INMUX plane 2,1
01  // 53 x24y35 INMUX plane 4,3
00  // 54 x24y35 INMUX plane 6,5
00  // 55 x24y35 INMUX plane 8,7
00  // 56 x24y35 INMUX plane 10,9
00  // 57 x24y35 INMUX plane 12,11
00  // 58 x24y36 INMUX plane 2,1
00  // 59 x24y36 INMUX plane 4,3
00  // 60 x24y36 INMUX plane 6,5
00  // 61 x24y36 INMUX plane 8,7
00  // 62 x24y36 INMUX plane 10,9
00  // 63 x24y36 INMUX plane 12,11
00  // 64 x23y35 SB_BIG plane 1
00  // 65 x23y35 SB_BIG plane 1
00  // 66 x23y35 SB_DRIVE plane 2,1
00  // 67 x23y35 SB_BIG plane 2
00  // 68 x23y35 SB_BIG plane 2
C9  // 69 x23y35 SB_BIG plane 3
01  // 70 x23y35 SB_BIG plane 3
01  // 71 x23y35 SB_DRIVE plane 4,3
D7 // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x25y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 486C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
12 // y_sel: 35
35 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4874
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x25y35 CPE[0]
00  //  1 x25y35 CPE[1]
00  //  2 x25y35 CPE[2]
00  //  3 x25y35 CPE[3]
00  //  4 x25y35 CPE[4]
00  //  5 x25y35 CPE[5]
00  //  6 x25y35 CPE[6]
00  //  7 x25y35 CPE[7]
00  //  8 x25y35 CPE[8]
00  //  9 x25y35 CPE[9]
00  // 10 x25y36 CPE[0]
00  // 11 x25y36 CPE[1]
00  // 12 x25y36 CPE[2]
00  // 13 x25y36 CPE[3]
00  // 14 x25y36 CPE[4]
00  // 15 x25y36 CPE[5]
00  // 16 x25y36 CPE[6]
00  // 17 x25y36 CPE[7]
00  // 18 x25y36 CPE[8]
00  // 19 x25y36 CPE[9]
00  // 20 x26y35 CPE[0]
00  // 21 x26y35 CPE[1]
00  // 22 x26y35 CPE[2]
00  // 23 x26y35 CPE[3]
00  // 24 x26y35 CPE[4]
00  // 25 x26y35 CPE[5]
00  // 26 x26y35 CPE[6]
00  // 27 x26y35 CPE[7]
00  // 28 x26y35 CPE[8]
00  // 29 x26y35 CPE[9]
00  // 30 x26y36 CPE[0]
00  // 31 x26y36 CPE[1]
00  // 32 x26y36 CPE[2]
00  // 33 x26y36 CPE[3]
00  // 34 x26y36 CPE[4]
00  // 35 x26y36 CPE[5]
00  // 36 x26y36 CPE[6]
00  // 37 x26y36 CPE[7]
00  // 38 x26y36 CPE[8]
00  // 39 x26y36 CPE[9]
00  // 40 x25y35 INMUX plane 2,1
01  // 41 x25y35 INMUX plane 4,3
2F // -- CRC low byte
F0 // -- CRC high byte


// Config Latches on x31y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 48A4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
12 // y_sel: 35
DC // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 48AC
46 // Length: 70
AF // -- CRC low byte
1F // -- CRC high byte
00  //  0 x31y35 CPE[0]
00  //  1 x31y35 CPE[1]
00  //  2 x31y35 CPE[2]
00  //  3 x31y35 CPE[3]
00  //  4 x31y35 CPE[4]
00  //  5 x31y35 CPE[5]
00  //  6 x31y35 CPE[6]
00  //  7 x31y35 CPE[7]
00  //  8 x31y35 CPE[8]
00  //  9 x31y35 CPE[9]
00  // 10 x31y36 CPE[0]
00  // 11 x31y36 CPE[1]
00  // 12 x31y36 CPE[2]
00  // 13 x31y36 CPE[3]
00  // 14 x31y36 CPE[4]
00  // 15 x31y36 CPE[5]
00  // 16 x31y36 CPE[6]
00  // 17 x31y36 CPE[7]
00  // 18 x31y36 CPE[8]
00  // 19 x31y36 CPE[9]
00  // 20 x32y35 CPE[0]
00  // 21 x32y35 CPE[1]
00  // 22 x32y35 CPE[2]
00  // 23 x32y35 CPE[3]
00  // 24 x32y35 CPE[4]
00  // 25 x32y35 CPE[5]
00  // 26 x32y35 CPE[6]
00  // 27 x32y35 CPE[7]
00  // 28 x32y35 CPE[8]
00  // 29 x32y35 CPE[9]
00  // 30 x32y36 CPE[0]
00  // 31 x32y36 CPE[1]
00  // 32 x32y36 CPE[2]
00  // 33 x32y36 CPE[3]
00  // 34 x32y36 CPE[4]
00  // 35 x32y36 CPE[5]
00  // 36 x32y36 CPE[6]
00  // 37 x32y36 CPE[7]
00  // 38 x32y36 CPE[8]
00  // 39 x32y36 CPE[9]
00  // 40 x31y35 INMUX plane 2,1
00  // 41 x31y35 INMUX plane 4,3
00  // 42 x31y35 INMUX plane 6,5
00  // 43 x31y35 INMUX plane 8,7
00  // 44 x31y35 INMUX plane 10,9
00  // 45 x31y35 INMUX plane 12,11
00  // 46 x31y36 INMUX plane 2,1
00  // 47 x31y36 INMUX plane 4,3
00  // 48 x31y36 INMUX plane 6,5
00  // 49 x31y36 INMUX plane 8,7
00  // 50 x31y36 INMUX plane 10,9
00  // 51 x31y36 INMUX plane 12,11
00  // 52 x32y35 INMUX plane 2,1
01  // 53 x32y35 INMUX plane 4,3
00  // 54 x32y35 INMUX plane 6,5
00  // 55 x32y35 INMUX plane 8,7
00  // 56 x32y35 INMUX plane 10,9
00  // 57 x32y35 INMUX plane 12,11
00  // 58 x32y36 INMUX plane 2,1
00  // 59 x32y36 INMUX plane 4,3
00  // 60 x32y36 INMUX plane 6,5
00  // 61 x32y36 INMUX plane 8,7
00  // 62 x32y36 INMUX plane 10,9
00  // 63 x32y36 INMUX plane 12,11
00  // 64 x31y35 SB_BIG plane 1
00  // 65 x31y35 SB_BIG plane 1
00  // 66 x31y35 SB_DRIVE plane 2,1
00  // 67 x31y35 SB_BIG plane 2
00  // 68 x31y35 SB_BIG plane 2
21  // 69 x31y35 SB_BIG plane 3
5B // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x33y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 48F8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
12 // y_sel: 35
04 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4900
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x33y35 CPE[0]
00  //  1 x33y35 CPE[1]
00  //  2 x33y35 CPE[2]
00  //  3 x33y35 CPE[3]
00  //  4 x33y35 CPE[4]
00  //  5 x33y35 CPE[5]
00  //  6 x33y35 CPE[6]
00  //  7 x33y35 CPE[7]
00  //  8 x33y35 CPE[8]
00  //  9 x33y35 CPE[9]
00  // 10 x33y36 CPE[0]
00  // 11 x33y36 CPE[1]
00  // 12 x33y36 CPE[2]
00  // 13 x33y36 CPE[3]
00  // 14 x33y36 CPE[4]
00  // 15 x33y36 CPE[5]
00  // 16 x33y36 CPE[6]
00  // 17 x33y36 CPE[7]
00  // 18 x33y36 CPE[8]
00  // 19 x33y36 CPE[9]
00  // 20 x34y35 CPE[0]
00  // 21 x34y35 CPE[1]
00  // 22 x34y35 CPE[2]
00  // 23 x34y35 CPE[3]
00  // 24 x34y35 CPE[4]
00  // 25 x34y35 CPE[5]
00  // 26 x34y35 CPE[6]
00  // 27 x34y35 CPE[7]
00  // 28 x34y35 CPE[8]
00  // 29 x34y35 CPE[9]
00  // 30 x34y36 CPE[0]
00  // 31 x34y36 CPE[1]
00  // 32 x34y36 CPE[2]
00  // 33 x34y36 CPE[3]
00  // 34 x34y36 CPE[4]
00  // 35 x34y36 CPE[5]
00  // 36 x34y36 CPE[6]
00  // 37 x34y36 CPE[7]
00  // 38 x34y36 CPE[8]
00  // 39 x34y36 CPE[9]
00  // 40 x33y35 INMUX plane 2,1
01  // 41 x33y35 INMUX plane 4,3
00  // 42 x33y35 INMUX plane 6,5
00  // 43 x33y35 INMUX plane 8,7
00  // 44 x33y35 INMUX plane 10,9
00  // 45 x33y35 INMUX plane 12,11
00  // 46 x33y36 INMUX plane 2,1
00  // 47 x33y36 INMUX plane 4,3
00  // 48 x33y36 INMUX plane 6,5
00  // 49 x33y36 INMUX plane 8,7
00  // 50 x33y36 INMUX plane 10,9
00  // 51 x33y36 INMUX plane 12,11
00  // 52 x34y35 INMUX plane 2,1
01  // 53 x34y35 INMUX plane 4,3
00  // 54 x34y35 INMUX plane 6,5
00  // 55 x34y35 INMUX plane 8,7
00  // 56 x34y35 INMUX plane 10,9
00  // 57 x34y35 INMUX plane 12,11
00  // 58 x34y36 INMUX plane 2,1
00  // 59 x34y36 INMUX plane 4,3
02  // 60 x34y36 INMUX plane 6,5
00  // 61 x34y36 INMUX plane 8,7
00  // 62 x34y36 INMUX plane 10,9
00  // 63 x34y36 INMUX plane 12,11
00  // 64 x34y36 SB_BIG plane 1
00  // 65 x34y36 SB_BIG plane 1
00  // 66 x34y36 SB_DRIVE plane 2,1
00  // 67 x34y36 SB_BIG plane 2
00  // 68 x34y36 SB_BIG plane 2
00  // 69 x34y36 SB_BIG plane 3
00  // 70 x34y36 SB_BIG plane 3
00  // 71 x34y36 SB_DRIVE plane 4,3
00  // 72 x34y36 SB_BIG plane 4
00  // 73 x34y36 SB_BIG plane 4
00  // 74 x34y36 SB_BIG plane 5
00  // 75 x34y36 SB_BIG plane 5
00  // 76 x34y36 SB_DRIVE plane 6,5
31  // 77 x34y36 SB_BIG plane 6
00  // 78 x34y36 SB_BIG plane 6
00  // 79 x34y36 SB_BIG plane 7
00  // 80 x34y36 SB_BIG plane 7
00  // 81 x34y36 SB_DRIVE plane 8,7
00  // 82 x34y36 SB_BIG plane 8
00  // 83 x34y36 SB_BIG plane 8
00  // 84 x34y36 SB_BIG plane 9
00  // 85 x34y36 SB_BIG plane 9
00  // 86 x34y36 SB_DRIVE plane 10,9
00  // 87 x34y36 SB_BIG plane 10
00  // 88 x34y36 SB_BIG plane 10
00  // 89 x34y36 SB_BIG plane 11
00  // 90 x34y36 SB_BIG plane 11
00  // 91 x34y36 SB_DRIVE plane 12,11
00  // 92 x34y36 SB_BIG plane 12
00  // 93 x34y36 SB_BIG plane 12
00  // 94 x33y35 SB_SML plane 1
00  // 95 x33y35 SB_SML plane 2,1
00  // 96 x33y35 SB_SML plane 2
11  // 97 x33y35 SB_SML plane 3
00  // 98 x33y35 SB_SML plane 4,3
00  // 99 x33y35 SB_SML plane 4
02  // 100 x33y35 SB_SML plane 5
03  // 101 x33y35 SB_SML plane 6,5
14 // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x35y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 496C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
12 // y_sel: 35
6C // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4974
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x35y35 CPE[0]  net1 = net2: _a14  C_AND/D//ICOMP/D
00  //  1 x35y35 CPE[1]
00  //  2 x35y35 CPE[2]
00  //  3 x35y35 CPE[3]
00  //  4 x35y35 CPE[4]
00  //  5 x35y35 CPE[5]
00  //  6 x35y35 CPE[6]
00  //  7 x35y35 CPE[7]
00  //  8 x35y35 CPE[8]
00  //  9 x35y35 CPE[9]
00  // 10 x35y36 CPE[0]
00  // 11 x35y36 CPE[1]
00  // 12 x35y36 CPE[2]
00  // 13 x35y36 CPE[3]
00  // 14 x35y36 CPE[4]
00  // 15 x35y36 CPE[5]
00  // 16 x35y36 CPE[6]
00  // 17 x35y36 CPE[7]
00  // 18 x35y36 CPE[8]
00  // 19 x35y36 CPE[9]
00  // 20 x36y35 CPE[0]
00  // 21 x36y35 CPE[1]
00  // 22 x36y35 CPE[2]
00  // 23 x36y35 CPE[3]
00  // 24 x36y35 CPE[4]
00  // 25 x36y35 CPE[5]
00  // 26 x36y35 CPE[6]
00  // 27 x36y35 CPE[7]
00  // 28 x36y35 CPE[8]
00  // 29 x36y35 CPE[9]
00  // 30 x36y36 CPE[0]
00  // 31 x36y36 CPE[1]
00  // 32 x36y36 CPE[2]
00  // 33 x36y36 CPE[3]
00  // 34 x36y36 CPE[4]
00  // 35 x36y36 CPE[5]
00  // 36 x36y36 CPE[6]
00  // 37 x36y36 CPE[7]
00  // 38 x36y36 CPE[8]
00  // 39 x36y36 CPE[9]
2E  // 40 x35y35 INMUX plane 2,1
00  // 41 x35y35 INMUX plane 4,3
04  // 42 x35y35 INMUX plane 6,5
06  // 43 x35y35 INMUX plane 8,7
01  // 44 x35y35 INMUX plane 10,9
00  // 45 x35y35 INMUX plane 12,11
01  // 46 x35y36 INMUX plane 2,1
00  // 47 x35y36 INMUX plane 4,3
00  // 48 x35y36 INMUX plane 6,5
00  // 49 x35y36 INMUX plane 8,7
00  // 50 x35y36 INMUX plane 10,9
00  // 51 x35y36 INMUX plane 12,11
00  // 52 x36y35 INMUX plane 2,1
01  // 53 x36y35 INMUX plane 4,3
40  // 54 x36y35 INMUX plane 6,5
40  // 55 x36y35 INMUX plane 8,7
40  // 56 x36y35 INMUX plane 10,9
40  // 57 x36y35 INMUX plane 12,11
10  // 58 x36y36 INMUX plane 2,1
00  // 59 x36y36 INMUX plane 4,3
48  // 60 x36y36 INMUX plane 6,5
40  // 61 x36y36 INMUX plane 8,7
40  // 62 x36y36 INMUX plane 10,9
40  // 63 x36y36 INMUX plane 12,11
02  // 64 x35y35 SB_BIG plane 1
12  // 65 x35y35 SB_BIG plane 1
00  // 66 x35y35 SB_DRIVE plane 2,1
00  // 67 x35y35 SB_BIG plane 2
00  // 68 x35y35 SB_BIG plane 2
29  // 69 x35y35 SB_BIG plane 3
00  // 70 x35y35 SB_BIG plane 3
00  // 71 x35y35 SB_DRIVE plane 4,3
00  // 72 x35y35 SB_BIG plane 4
00  // 73 x35y35 SB_BIG plane 4
48  // 74 x35y35 SB_BIG plane 5
10  // 75 x35y35 SB_BIG plane 5
00  // 76 x35y35 SB_DRIVE plane 6,5
00  // 77 x35y35 SB_BIG plane 6
00  // 78 x35y35 SB_BIG plane 6
00  // 79 x35y35 SB_BIG plane 7
00  // 80 x35y35 SB_BIG plane 7
00  // 81 x35y35 SB_DRIVE plane 8,7
00  // 82 x35y35 SB_BIG plane 8
00  // 83 x35y35 SB_BIG plane 8
00  // 84 x35y35 SB_BIG plane 9
00  // 85 x35y35 SB_BIG plane 9
00  // 86 x35y35 SB_DRIVE plane 10,9
02  // 87 x35y35 SB_BIG plane 10
14  // 88 x35y35 SB_BIG plane 10
00  // 89 x35y35 SB_BIG plane 11
00  // 90 x35y35 SB_BIG plane 11
00  // 91 x35y35 SB_DRIVE plane 12,11
00  // 92 x35y35 SB_BIG plane 12
00  // 93 x35y35 SB_BIG plane 12
42  // 94 x36y36 SB_SML plane 1
03  // 95 x36y36 SB_SML plane 2,1
00  // 96 x36y36 SB_SML plane 2
00  // 97 x36y36 SB_SML plane 3
00  // 98 x36y36 SB_SML plane 4,3
00  // 99 x36y36 SB_SML plane 4
28  // 100 x36y36 SB_SML plane 5
03  // 101 x36y36 SB_SML plane 6,5
40 // -- CRC low byte
38 // -- CRC high byte


// Config Latches on x37y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 49E0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
12 // y_sel: 35
B4 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 49E8
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x37y35 CPE[0]  _a69  C_ORAND/D///    
00  //  1 x37y35 CPE[1]
00  //  2 x37y35 CPE[2]
00  //  3 x37y35 CPE[3]
00  //  4 x37y35 CPE[4]
00  //  5 x37y35 CPE[5]
00  //  6 x37y35 CPE[6]
00  //  7 x37y35 CPE[7]
00  //  8 x37y35 CPE[8]
00  //  9 x37y35 CPE[9]
00  // 10 x37y36 CPE[0]  _a68  C_MX2b////    _a483  C_////Bridge
00  // 11 x37y36 CPE[1]
00  // 12 x37y36 CPE[2]
00  // 13 x37y36 CPE[3]
00  // 14 x37y36 CPE[4]
00  // 15 x37y36 CPE[5]
00  // 16 x37y36 CPE[6]
00  // 17 x37y36 CPE[7]
00  // 18 x37y36 CPE[8]
00  // 19 x37y36 CPE[9]
00  // 20 x38y35 CPE[0]
00  // 21 x38y35 CPE[1]
00  // 22 x38y35 CPE[2]
00  // 23 x38y35 CPE[3]
00  // 24 x38y35 CPE[4]
00  // 25 x38y35 CPE[5]
00  // 26 x38y35 CPE[6]
00  // 27 x38y35 CPE[7]
00  // 28 x38y35 CPE[8]
00  // 29 x38y35 CPE[9]
00  // 30 x38y36 CPE[0]  _a482  C_////Bridge
00  // 31 x38y36 CPE[1]
00  // 32 x38y36 CPE[2]
00  // 33 x38y36 CPE[3]
00  // 34 x38y36 CPE[4]
00  // 35 x38y36 CPE[5]
00  // 36 x38y36 CPE[6]
00  // 37 x38y36 CPE[7]
00  // 38 x38y36 CPE[8]
00  // 39 x38y36 CPE[9]
1B  // 40 x37y35 INMUX plane 2,1
38  // 41 x37y35 INMUX plane 4,3
00  // 42 x37y35 INMUX plane 6,5
06  // 43 x37y35 INMUX plane 8,7
03  // 44 x37y35 INMUX plane 10,9
18  // 45 x37y35 INMUX plane 12,11
2C  // 46 x37y36 INMUX plane 2,1
00  // 47 x37y36 INMUX plane 4,3
3D  // 48 x37y36 INMUX plane 6,5
00  // 49 x37y36 INMUX plane 8,7
10  // 50 x37y36 INMUX plane 10,9
00  // 51 x37y36 INMUX plane 12,11
00  // 52 x38y35 INMUX plane 2,1
01  // 53 x38y35 INMUX plane 4,3
00  // 54 x38y35 INMUX plane 6,5
40  // 55 x38y35 INMUX plane 8,7
00  // 56 x38y35 INMUX plane 10,9
C0  // 57 x38y35 INMUX plane 12,11
20  // 58 x38y36 INMUX plane 2,1
18  // 59 x38y36 INMUX plane 4,3
00  // 60 x38y36 INMUX plane 6,5
80  // 61 x38y36 INMUX plane 8,7
00  // 62 x38y36 INMUX plane 10,9
80  // 63 x38y36 INMUX plane 12,11
48  // 64 x38y36 SB_BIG plane 1
10  // 65 x38y36 SB_BIG plane 1
00  // 66 x38y36 SB_DRIVE plane 2,1
48  // 67 x38y36 SB_BIG plane 2
10  // 68 x38y36 SB_BIG plane 2
00  // 69 x38y36 SB_BIG plane 3
00  // 70 x38y36 SB_BIG plane 3
00  // 71 x38y36 SB_DRIVE plane 4,3
48  // 72 x38y36 SB_BIG plane 4
12  // 73 x38y36 SB_BIG plane 4
93  // 74 x38y36 SB_BIG plane 5
22  // 75 x38y36 SB_BIG plane 5
00  // 76 x38y36 SB_DRIVE plane 6,5
48  // 77 x38y36 SB_BIG plane 6
12  // 78 x38y36 SB_BIG plane 6
00  // 79 x38y36 SB_BIG plane 7
00  // 80 x38y36 SB_BIG plane 7
00  // 81 x38y36 SB_DRIVE plane 8,7
48  // 82 x38y36 SB_BIG plane 8
12  // 83 x38y36 SB_BIG plane 8
00  // 84 x38y36 SB_BIG plane 9
00  // 85 x38y36 SB_BIG plane 9
00  // 86 x38y36 SB_DRIVE plane 10,9
00  // 87 x38y36 SB_BIG plane 10
04  // 88 x38y36 SB_BIG plane 10
00  // 89 x38y36 SB_BIG plane 11
00  // 90 x38y36 SB_BIG plane 11
00  // 91 x38y36 SB_DRIVE plane 12,11
00  // 92 x38y36 SB_BIG plane 12
00  // 93 x38y36 SB_BIG plane 12
A8  // 94 x37y35 SB_SML plane 1
82  // 95 x37y35 SB_SML plane 2,1
2A  // 96 x37y35 SB_SML plane 2
11  // 97 x37y35 SB_SML plane 3
80  // 98 x37y35 SB_SML plane 4,3
2A  // 99 x37y35 SB_SML plane 4
A8  // 100 x37y35 SB_SML plane 5
82  // 101 x37y35 SB_SML plane 6,5
2A  // 102 x37y35 SB_SML plane 6
00  // 103 x37y35 SB_SML plane 7
80  // 104 x37y35 SB_SML plane 8,7
2A  // 105 x37y35 SB_SML plane 8
4C // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x39y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4A58     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
12 // y_sel: 35
BC // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4A60
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x39y35 CPE[0]
00  //  1 x39y35 CPE[1]
00  //  2 x39y35 CPE[2]
00  //  3 x39y35 CPE[3]
00  //  4 x39y35 CPE[4]
00  //  5 x39y35 CPE[5]
00  //  6 x39y35 CPE[6]
00  //  7 x39y35 CPE[7]
00  //  8 x39y35 CPE[8]
00  //  9 x39y35 CPE[9]
00  // 10 x39y36 CPE[0]  _a480  C_////Bridge
00  // 11 x39y36 CPE[1]
00  // 12 x39y36 CPE[2]
00  // 13 x39y36 CPE[3]
00  // 14 x39y36 CPE[4]
00  // 15 x39y36 CPE[5]
00  // 16 x39y36 CPE[6]
00  // 17 x39y36 CPE[7]
00  // 18 x39y36 CPE[8]
00  // 19 x39y36 CPE[9]
00  // 20 x40y35 CPE[0]
00  // 21 x40y35 CPE[1]
00  // 22 x40y35 CPE[2]
00  // 23 x40y35 CPE[3]
00  // 24 x40y35 CPE[4]
00  // 25 x40y35 CPE[5]
00  // 26 x40y35 CPE[6]
00  // 27 x40y35 CPE[7]
00  // 28 x40y35 CPE[8]
00  // 29 x40y35 CPE[9]
00  // 30 x40y36 CPE[0]  _a411  C_MX2b////    
00  // 31 x40y36 CPE[1]
00  // 32 x40y36 CPE[2]
00  // 33 x40y36 CPE[3]
00  // 34 x40y36 CPE[4]
00  // 35 x40y36 CPE[5]
00  // 36 x40y36 CPE[6]
00  // 37 x40y36 CPE[7]
00  // 38 x40y36 CPE[8]
00  // 39 x40y36 CPE[9]
00  // 40 x39y35 INMUX plane 2,1
00  // 41 x39y35 INMUX plane 4,3
03  // 42 x39y35 INMUX plane 6,5
00  // 43 x39y35 INMUX plane 8,7
00  // 44 x39y35 INMUX plane 10,9
00  // 45 x39y35 INMUX plane 12,11
00  // 46 x39y36 INMUX plane 2,1
00  // 47 x39y36 INMUX plane 4,3
00  // 48 x39y36 INMUX plane 6,5
3A  // 49 x39y36 INMUX plane 8,7
00  // 50 x39y36 INMUX plane 10,9
28  // 51 x39y36 INMUX plane 12,11
00  // 52 x40y35 INMUX plane 2,1
00  // 53 x40y35 INMUX plane 4,3
00  // 54 x40y35 INMUX plane 6,5
00  // 55 x40y35 INMUX plane 8,7
00  // 56 x40y35 INMUX plane 10,9
00  // 57 x40y35 INMUX plane 12,11
00  // 58 x40y36 INMUX plane 2,1
2C  // 59 x40y36 INMUX plane 4,3
04  // 60 x40y36 INMUX plane 6,5
42  // 61 x40y36 INMUX plane 8,7
00  // 62 x40y36 INMUX plane 10,9
C0  // 63 x40y36 INMUX plane 12,11
00  // 64 x39y35 SB_BIG plane 1
00  // 65 x39y35 SB_BIG plane 1
00  // 66 x39y35 SB_DRIVE plane 2,1
48  // 67 x39y35 SB_BIG plane 2
12  // 68 x39y35 SB_BIG plane 2
00  // 69 x39y35 SB_BIG plane 3
00  // 70 x39y35 SB_BIG plane 3
00  // 71 x39y35 SB_DRIVE plane 4,3
48  // 72 x39y35 SB_BIG plane 4
12  // 73 x39y35 SB_BIG plane 4
00  // 74 x39y35 SB_BIG plane 5
00  // 75 x39y35 SB_BIG plane 5
00  // 76 x39y35 SB_DRIVE plane 6,5
48  // 77 x39y35 SB_BIG plane 6
12  // 78 x39y35 SB_BIG plane 6
00  // 79 x39y35 SB_BIG plane 7
00  // 80 x39y35 SB_BIG plane 7
00  // 81 x39y35 SB_DRIVE plane 8,7
48  // 82 x39y35 SB_BIG plane 8
12  // 83 x39y35 SB_BIG plane 8
80  // 84 x39y35 SB_BIG plane 9
01  // 85 x39y35 SB_BIG plane 9
00  // 86 x39y35 SB_DRIVE plane 10,9
00  // 87 x39y35 SB_BIG plane 10
00  // 88 x39y35 SB_BIG plane 10
00  // 89 x39y35 SB_BIG plane 11
00  // 90 x39y35 SB_BIG plane 11
00  // 91 x39y35 SB_DRIVE plane 12,11
00  // 92 x39y35 SB_BIG plane 12
00  // 93 x39y35 SB_BIG plane 12
00  // 94 x40y36 SB_SML plane 1
80  // 95 x40y36 SB_SML plane 2,1
2A  // 96 x40y36 SB_SML plane 2
00  // 97 x40y36 SB_SML plane 3
80  // 98 x40y36 SB_SML plane 4,3
2A  // 99 x40y36 SB_SML plane 4
00  // 100 x40y36 SB_SML plane 5
80  // 101 x40y36 SB_SML plane 6,5
2A  // 102 x40y36 SB_SML plane 6
00  // 103 x40y36 SB_SML plane 7
81  // 104 x40y36 SB_SML plane 8,7
2A  // 105 x40y36 SB_SML plane 8
FD // -- CRC low byte
D1 // -- CRC high byte


// Config Latches on x41y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4AD0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
12 // y_sel: 35
64 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4AD8
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x41y35 CPE[0]
00  //  1 x41y35 CPE[1]
00  //  2 x41y35 CPE[2]
00  //  3 x41y35 CPE[3]
00  //  4 x41y35 CPE[4]
00  //  5 x41y35 CPE[5]
00  //  6 x41y35 CPE[6]
00  //  7 x41y35 CPE[7]
00  //  8 x41y35 CPE[8]
00  //  9 x41y35 CPE[9]
00  // 10 x41y36 CPE[0]
00  // 11 x41y36 CPE[1]
00  // 12 x41y36 CPE[2]
00  // 13 x41y36 CPE[3]
00  // 14 x41y36 CPE[4]
00  // 15 x41y36 CPE[5]
00  // 16 x41y36 CPE[6]
00  // 17 x41y36 CPE[7]
00  // 18 x41y36 CPE[8]
00  // 19 x41y36 CPE[9]
00  // 20 x42y35 CPE[0]  _a490  C_////Bridge
00  // 21 x42y35 CPE[1]
00  // 22 x42y35 CPE[2]
00  // 23 x42y35 CPE[3]
00  // 24 x42y35 CPE[4]
00  // 25 x42y35 CPE[5]
00  // 26 x42y35 CPE[6]
00  // 27 x42y35 CPE[7]
00  // 28 x42y35 CPE[8]
00  // 29 x42y35 CPE[9]
00  // 30 x42y36 CPE[0]
00  // 31 x42y36 CPE[1]
00  // 32 x42y36 CPE[2]
00  // 33 x42y36 CPE[3]
00  // 34 x42y36 CPE[4]
00  // 35 x42y36 CPE[5]
00  // 36 x42y36 CPE[6]
00  // 37 x42y36 CPE[7]
00  // 38 x42y36 CPE[8]
00  // 39 x42y36 CPE[9]
00  // 40 x41y35 INMUX plane 2,1
00  // 41 x41y35 INMUX plane 4,3
00  // 42 x41y35 INMUX plane 6,5
03  // 43 x41y35 INMUX plane 8,7
00  // 44 x41y35 INMUX plane 10,9
00  // 45 x41y35 INMUX plane 12,11
00  // 46 x41y36 INMUX plane 2,1
00  // 47 x41y36 INMUX plane 4,3
00  // 48 x41y36 INMUX plane 6,5
00  // 49 x41y36 INMUX plane 8,7
00  // 50 x41y36 INMUX plane 10,9
02  // 51 x41y36 INMUX plane 12,11
00  // 52 x42y35 INMUX plane 2,1
28  // 53 x42y35 INMUX plane 4,3
00  // 54 x42y35 INMUX plane 6,5
00  // 55 x42y35 INMUX plane 8,7
00  // 56 x42y35 INMUX plane 10,9
00  // 57 x42y35 INMUX plane 12,11
00  // 58 x42y36 INMUX plane 2,1
18  // 59 x42y36 INMUX plane 4,3
00  // 60 x42y36 INMUX plane 6,5
04  // 61 x42y36 INMUX plane 8,7
00  // 62 x42y36 INMUX plane 10,9
00  // 63 x42y36 INMUX plane 12,11
00  // 64 x42y36 SB_BIG plane 1
00  // 65 x42y36 SB_BIG plane 1
00  // 66 x42y36 SB_DRIVE plane 2,1
00  // 67 x42y36 SB_BIG plane 2
00  // 68 x42y36 SB_BIG plane 2
48  // 69 x42y36 SB_BIG plane 3
12  // 70 x42y36 SB_BIG plane 3
00  // 71 x42y36 SB_DRIVE plane 4,3
00  // 72 x42y36 SB_BIG plane 4
00  // 73 x42y36 SB_BIG plane 4
00  // 74 x42y36 SB_BIG plane 5
00  // 75 x42y36 SB_BIG plane 5
00  // 76 x42y36 SB_DRIVE plane 6,5
00  // 77 x42y36 SB_BIG plane 6
00  // 78 x42y36 SB_BIG plane 6
48  // 79 x42y36 SB_BIG plane 7
10  // 80 x42y36 SB_BIG plane 7
00  // 81 x42y36 SB_DRIVE plane 8,7
00  // 82 x42y36 SB_BIG plane 8
00  // 83 x42y36 SB_BIG plane 8
80  // 84 x42y36 SB_BIG plane 9
01  // 85 x42y36 SB_BIG plane 9
00  // 86 x42y36 SB_DRIVE plane 10,9
00  // 87 x42y36 SB_BIG plane 10
00  // 88 x42y36 SB_BIG plane 10
00  // 89 x42y36 SB_BIG plane 11
04  // 90 x42y36 SB_BIG plane 11
00  // 91 x42y36 SB_DRIVE plane 12,11
00  // 92 x42y36 SB_BIG plane 12
00  // 93 x42y36 SB_BIG plane 12
00  // 94 x41y35 SB_SML plane 1
00  // 95 x41y35 SB_SML plane 2,1
00  // 96 x41y35 SB_SML plane 2
A8  // 97 x41y35 SB_SML plane 3
02  // 98 x41y35 SB_SML plane 4,3
00  // 99 x41y35 SB_SML plane 4
00  // 100 x41y35 SB_SML plane 5
00  // 101 x41y35 SB_SML plane 6,5
00  // 102 x41y35 SB_SML plane 6
A8  // 103 x41y35 SB_SML plane 7
02  // 104 x41y35 SB_SML plane 8,7
D4 // -- CRC low byte
C0 // -- CRC high byte


// Config Latches on x43y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4B47     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
12 // y_sel: 35
0C // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4B4F
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x43y35 CPE[0]
00  //  1 x43y35 CPE[1]
00  //  2 x43y35 CPE[2]
00  //  3 x43y35 CPE[3]
00  //  4 x43y35 CPE[4]
00  //  5 x43y35 CPE[5]
00  //  6 x43y35 CPE[6]
00  //  7 x43y35 CPE[7]
00  //  8 x43y35 CPE[8]
00  //  9 x43y35 CPE[9]
00  // 10 x43y36 CPE[0]
00  // 11 x43y36 CPE[1]
00  // 12 x43y36 CPE[2]
00  // 13 x43y36 CPE[3]
00  // 14 x43y36 CPE[4]
00  // 15 x43y36 CPE[5]
00  // 16 x43y36 CPE[6]
00  // 17 x43y36 CPE[7]
00  // 18 x43y36 CPE[8]
00  // 19 x43y36 CPE[9]
00  // 20 x44y35 CPE[0]  _a489  C_////Bridge
00  // 21 x44y35 CPE[1]
00  // 22 x44y35 CPE[2]
00  // 23 x44y35 CPE[3]
00  // 24 x44y35 CPE[4]
00  // 25 x44y35 CPE[5]
00  // 26 x44y35 CPE[6]
00  // 27 x44y35 CPE[7]
00  // 28 x44y35 CPE[8]
00  // 29 x44y35 CPE[9]
00  // 30 x44y36 CPE[0]
00  // 31 x44y36 CPE[1]
00  // 32 x44y36 CPE[2]
00  // 33 x44y36 CPE[3]
00  // 34 x44y36 CPE[4]
00  // 35 x44y36 CPE[5]
00  // 36 x44y36 CPE[6]
00  // 37 x44y36 CPE[7]
00  // 38 x44y36 CPE[8]
00  // 39 x44y36 CPE[9]
00  // 40 x43y35 INMUX plane 2,1
18  // 41 x43y35 INMUX plane 4,3
00  // 42 x43y35 INMUX plane 6,5
00  // 43 x43y35 INMUX plane 8,7
00  // 44 x43y35 INMUX plane 10,9
18  // 45 x43y35 INMUX plane 12,11
00  // 46 x43y36 INMUX plane 2,1
10  // 47 x43y36 INMUX plane 4,3
00  // 48 x43y36 INMUX plane 6,5
00  // 49 x43y36 INMUX plane 8,7
00  // 50 x43y36 INMUX plane 10,9
00  // 51 x43y36 INMUX plane 12,11
00  // 52 x44y35 INMUX plane 2,1
20  // 53 x44y35 INMUX plane 4,3
00  // 54 x44y35 INMUX plane 6,5
00  // 55 x44y35 INMUX plane 8,7
00  // 56 x44y35 INMUX plane 10,9
00  // 57 x44y35 INMUX plane 12,11
00  // 58 x44y36 INMUX plane 2,1
20  // 59 x44y36 INMUX plane 4,3
00  // 60 x44y36 INMUX plane 6,5
00  // 61 x44y36 INMUX plane 8,7
80  // 62 x44y36 INMUX plane 10,9
20  // 63 x44y36 INMUX plane 12,11
00  // 64 x43y35 SB_BIG plane 1
00  // 65 x43y35 SB_BIG plane 1
00  // 66 x43y35 SB_DRIVE plane 2,1
00  // 67 x43y35 SB_BIG plane 2
00  // 68 x43y35 SB_BIG plane 2
48  // 69 x43y35 SB_BIG plane 3
12  // 70 x43y35 SB_BIG plane 3
00  // 71 x43y35 SB_DRIVE plane 4,3
00  // 72 x43y35 SB_BIG plane 4
40  // 73 x43y35 SB_BIG plane 4
00  // 74 x43y35 SB_BIG plane 5
00  // 75 x43y35 SB_BIG plane 5
00  // 76 x43y35 SB_DRIVE plane 6,5
00  // 77 x43y35 SB_BIG plane 6
00  // 78 x43y35 SB_BIG plane 6
48  // 79 x43y35 SB_BIG plane 7
12  // 80 x43y35 SB_BIG plane 7
00  // 81 x43y35 SB_DRIVE plane 8,7
00  // 82 x43y35 SB_BIG plane 8
00  // 83 x43y35 SB_BIG plane 8
00  // 84 x43y35 SB_BIG plane 9
00  // 85 x43y35 SB_BIG plane 9
00  // 86 x43y35 SB_DRIVE plane 10,9
00  // 87 x43y35 SB_BIG plane 10
00  // 88 x43y35 SB_BIG plane 10
00  // 89 x43y35 SB_BIG plane 11
00  // 90 x43y35 SB_BIG plane 11
00  // 91 x43y35 SB_DRIVE plane 12,11
00  // 92 x43y35 SB_BIG plane 12
00  // 93 x43y35 SB_BIG plane 12
00  // 94 x44y36 SB_SML plane 1
00  // 95 x44y36 SB_SML plane 2,1
00  // 96 x44y36 SB_SML plane 2
A8  // 97 x44y36 SB_SML plane 3
32  // 98 x44y36 SB_SML plane 4,3
68  // 99 x44y36 SB_SML plane 4
00  // 100 x44y36 SB_SML plane 5
00  // 101 x44y36 SB_SML plane 6,5
00  // 102 x44y36 SB_SML plane 6
A8  // 103 x44y36 SB_SML plane 7
02  // 104 x44y36 SB_SML plane 8,7
83 // -- CRC low byte
7D // -- CRC high byte


// Config Latches on x45y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4BBE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
12 // y_sel: 35
D4 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4BC6
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x45y35 CPE[0]
00  //  1 x45y35 CPE[1]
00  //  2 x45y35 CPE[2]
00  //  3 x45y35 CPE[3]
00  //  4 x45y35 CPE[4]
00  //  5 x45y35 CPE[5]
00  //  6 x45y35 CPE[6]
00  //  7 x45y35 CPE[7]
00  //  8 x45y35 CPE[8]
00  //  9 x45y35 CPE[9]
00  // 10 x45y36 CPE[0]  _a201  C_/C_0_1///    
00  // 11 x45y36 CPE[1]
00  // 12 x45y36 CPE[2]
00  // 13 x45y36 CPE[3]
00  // 14 x45y36 CPE[4]
00  // 15 x45y36 CPE[5]
00  // 16 x45y36 CPE[6]
00  // 17 x45y36 CPE[7]
00  // 18 x45y36 CPE[8]
00  // 19 x45y36 CPE[9]
00  // 20 x46y35 CPE[0]
00  // 21 x46y35 CPE[1]
00  // 22 x46y35 CPE[2]
00  // 23 x46y35 CPE[3]
00  // 24 x46y35 CPE[4]
00  // 25 x46y35 CPE[5]
00  // 26 x46y35 CPE[6]
00  // 27 x46y35 CPE[7]
00  // 28 x46y35 CPE[8]
00  // 29 x46y35 CPE[9]
00  // 30 x46y36 CPE[0]
00  // 31 x46y36 CPE[1]
00  // 32 x46y36 CPE[2]
00  // 33 x46y36 CPE[3]
00  // 34 x46y36 CPE[4]
00  // 35 x46y36 CPE[5]
00  // 36 x46y36 CPE[6]
00  // 37 x46y36 CPE[7]
00  // 38 x46y36 CPE[8]
00  // 39 x46y36 CPE[9]
00  // 40 x45y35 INMUX plane 2,1
00  // 41 x45y35 INMUX plane 4,3
00  // 42 x45y35 INMUX plane 6,5
00  // 43 x45y35 INMUX plane 8,7
00  // 44 x45y35 INMUX plane 10,9
00  // 45 x45y35 INMUX plane 12,11
00  // 46 x45y36 INMUX plane 2,1
00  // 47 x45y36 INMUX plane 4,3
00  // 48 x45y36 INMUX plane 6,5
00  // 49 x45y36 INMUX plane 8,7
00  // 50 x45y36 INMUX plane 10,9
00  // 51 x45y36 INMUX plane 12,11
00  // 52 x46y35 INMUX plane 2,1
00  // 53 x46y35 INMUX plane 4,3
00  // 54 x46y35 INMUX plane 6,5
00  // 55 x46y35 INMUX plane 8,7
00  // 56 x46y35 INMUX plane 10,9
00  // 57 x46y35 INMUX plane 12,11
00  // 58 x46y36 INMUX plane 2,1
00  // 59 x46y36 INMUX plane 4,3
00  // 60 x46y36 INMUX plane 6,5
00  // 61 x46y36 INMUX plane 8,7
00  // 62 x46y36 INMUX plane 10,9
00  // 63 x46y36 INMUX plane 12,11
00  // 64 x46y36 SB_BIG plane 1
00  // 65 x46y36 SB_BIG plane 1
00  // 66 x46y36 SB_DRIVE plane 2,1
48  // 67 x46y36 SB_BIG plane 2
12  // 68 x46y36 SB_BIG plane 2
00  // 69 x46y36 SB_BIG plane 3
00  // 70 x46y36 SB_BIG plane 3
00  // 71 x46y36 SB_DRIVE plane 4,3
00  // 72 x46y36 SB_BIG plane 4
00  // 73 x46y36 SB_BIG plane 4
00  // 74 x46y36 SB_BIG plane 5
00  // 75 x46y36 SB_BIG plane 5
00  // 76 x46y36 SB_DRIVE plane 6,5
48  // 77 x46y36 SB_BIG plane 6
12  // 78 x46y36 SB_BIG plane 6
00  // 79 x46y36 SB_BIG plane 7
00  // 80 x46y36 SB_BIG plane 7
00  // 81 x46y36 SB_DRIVE plane 8,7
00  // 82 x46y36 SB_BIG plane 8
00  // 83 x46y36 SB_BIG plane 8
00  // 84 x46y36 SB_BIG plane 9
00  // 85 x46y36 SB_BIG plane 9
00  // 86 x46y36 SB_DRIVE plane 10,9
00  // 87 x46y36 SB_BIG plane 10
00  // 88 x46y36 SB_BIG plane 10
00  // 89 x46y36 SB_BIG plane 11
00  // 90 x46y36 SB_BIG plane 11
00  // 91 x46y36 SB_DRIVE plane 12,11
00  // 92 x46y36 SB_BIG plane 12
00  // 93 x46y36 SB_BIG plane 12
00  // 94 x45y35 SB_SML plane 1
80  // 95 x45y35 SB_SML plane 2,1
2A  // 96 x45y35 SB_SML plane 2
00  // 97 x45y35 SB_SML plane 3
00  // 98 x45y35 SB_SML plane 4,3
00  // 99 x45y35 SB_SML plane 4
00  // 100 x45y35 SB_SML plane 5
80  // 101 x45y35 SB_SML plane 6,5
2A  // 102 x45y35 SB_SML plane 6
36 // -- CRC low byte
03 // -- CRC high byte


// Config Latches on x161y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4C33     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
12 // y_sel: 35
62 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4C3B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y35
00  // 14 right_edge_EN1 at x163y35
00  // 15 right_edge_EN2 at x163y35
00  // 16 right_edge_EN0 at x163y36
00  // 17 right_edge_EN1 at x163y36
00  // 18 right_edge_EN2 at x163y36
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y36 SB_BIG plane 1
12  // 65 x162y36 SB_BIG plane 1
00  // 66 x162y36 SB_DRIVE plane 2,1
48  // 67 x162y36 SB_BIG plane 2
12  // 68 x162y36 SB_BIG plane 2
48  // 69 x162y36 SB_BIG plane 3
12  // 70 x162y36 SB_BIG plane 3
00  // 71 x162y36 SB_DRIVE plane 4,3
48  // 72 x162y36 SB_BIG plane 4
12  // 73 x162y36 SB_BIG plane 4
48  // 74 x162y36 SB_BIG plane 5
12  // 75 x162y36 SB_BIG plane 5
00  // 76 x162y36 SB_DRIVE plane 6,5
48  // 77 x162y36 SB_BIG plane 6
12  // 78 x162y36 SB_BIG plane 6
48  // 79 x162y36 SB_BIG plane 7
12  // 80 x162y36 SB_BIG plane 7
00  // 81 x162y36 SB_DRIVE plane 8,7
48  // 82 x162y36 SB_BIG plane 8
12  // 83 x162y36 SB_BIG plane 8
48  // 84 x162y36 SB_BIG plane 9
12  // 85 x162y36 SB_BIG plane 9
00  // 86 x162y36 SB_DRIVE plane 10,9
48  // 87 x162y36 SB_BIG plane 10
12  // 88 x162y36 SB_BIG plane 10
48  // 89 x162y36 SB_BIG plane 11
12  // 90 x162y36 SB_BIG plane 11
00  // 91 x162y36 SB_DRIVE plane 12,11
48  // 92 x162y36 SB_BIG plane 12
12  // 93 x162y36 SB_BIG plane 12
A8  // 94 x161y35 SB_SML plane 1
82  // 95 x161y35 SB_SML plane 2,1
2A  // 96 x161y35 SB_SML plane 2
A8  // 97 x161y35 SB_SML plane 3
82  // 98 x161y35 SB_SML plane 4,3
2A  // 99 x161y35 SB_SML plane 4
A8  // 100 x161y35 SB_SML plane 5
82  // 101 x161y35 SB_SML plane 6,5
2A  // 102 x161y35 SB_SML plane 6
A8  // 103 x161y35 SB_SML plane 7
82  // 104 x161y35 SB_SML plane 8,7
2A  // 105 x161y35 SB_SML plane 8
A8  // 106 x161y35 SB_SML plane 9
82  // 107 x161y35 SB_SML plane 10,9
2A  // 108 x161y35 SB_SML plane 10
A8  // 109 x161y35 SB_SML plane 11
82  // 110 x161y35 SB_SML plane 12,11
2A  // 111 x161y35 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4CB1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
13 // y_sel: 37
C4 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4CB9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y37
00  // 14 left_edge_EN1 at x-2y37
00  // 15 left_edge_EN2 at x-2y37
00  // 16 left_edge_EN0 at x-2y38
00  // 17 left_edge_EN1 at x-2y38
00  // 18 left_edge_EN2 at x-2y38
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y38 SB_BIG plane 1
12  // 65 x0y38 SB_BIG plane 1
00  // 66 x0y38 SB_DRIVE plane 2,1
48  // 67 x0y38 SB_BIG plane 2
12  // 68 x0y38 SB_BIG plane 2
48  // 69 x0y38 SB_BIG plane 3
12  // 70 x0y38 SB_BIG plane 3
00  // 71 x0y38 SB_DRIVE plane 4,3
48  // 72 x0y38 SB_BIG plane 4
12  // 73 x0y38 SB_BIG plane 4
48  // 74 x0y38 SB_BIG plane 5
12  // 75 x0y38 SB_BIG plane 5
00  // 76 x0y38 SB_DRIVE plane 6,5
48  // 77 x0y38 SB_BIG plane 6
12  // 78 x0y38 SB_BIG plane 6
48  // 79 x0y38 SB_BIG plane 7
12  // 80 x0y38 SB_BIG plane 7
00  // 81 x0y38 SB_DRIVE plane 8,7
48  // 82 x0y38 SB_BIG plane 8
12  // 83 x0y38 SB_BIG plane 8
48  // 84 x0y38 SB_BIG plane 9
12  // 85 x0y38 SB_BIG plane 9
00  // 86 x0y38 SB_DRIVE plane 10,9
48  // 87 x0y38 SB_BIG plane 10
12  // 88 x0y38 SB_BIG plane 10
48  // 89 x0y38 SB_BIG plane 11
12  // 90 x0y38 SB_BIG plane 11
00  // 91 x0y38 SB_DRIVE plane 12,11
48  // 92 x0y38 SB_BIG plane 12
12  // 93 x0y38 SB_BIG plane 12
A8  // 94 x-1y37 SB_SML plane 1
82  // 95 x-1y37 SB_SML plane 2,1
2A  // 96 x-1y37 SB_SML plane 2
A8  // 97 x-1y37 SB_SML plane 3
82  // 98 x-1y37 SB_SML plane 4,3
2A  // 99 x-1y37 SB_SML plane 4
A8  // 100 x-1y37 SB_SML plane 5
82  // 101 x-1y37 SB_SML plane 6,5
2A  // 102 x-1y37 SB_SML plane 6
A8  // 103 x-1y37 SB_SML plane 7
82  // 104 x-1y37 SB_SML plane 8,7
2A  // 105 x-1y37 SB_SML plane 8
A8  // 106 x-1y37 SB_SML plane 9
82  // 107 x-1y37 SB_SML plane 10,9
2A  // 108 x-1y37 SB_SML plane 10
A8  // 109 x-1y37 SB_SML plane 11
82  // 110 x-1y37 SB_SML plane 12,11
2A  // 111 x-1y37 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4D2F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
13 // y_sel: 37
1C // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4D37
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y37 CPE[0]
00  //  1 x1y37 CPE[1]
00  //  2 x1y37 CPE[2]
00  //  3 x1y37 CPE[3]
00  //  4 x1y37 CPE[4]
00  //  5 x1y37 CPE[5]
00  //  6 x1y37 CPE[6]
00  //  7 x1y37 CPE[7]
00  //  8 x1y37 CPE[8]
00  //  9 x1y37 CPE[9]
00  // 10 x1y38 CPE[0]
00  // 11 x1y38 CPE[1]
00  // 12 x1y38 CPE[2]
00  // 13 x1y38 CPE[3]
00  // 14 x1y38 CPE[4]
00  // 15 x1y38 CPE[5]
00  // 16 x1y38 CPE[6]
00  // 17 x1y38 CPE[7]
00  // 18 x1y38 CPE[8]
00  // 19 x1y38 CPE[9]
00  // 20 x2y37 CPE[0]
00  // 21 x2y37 CPE[1]
00  // 22 x2y37 CPE[2]
00  // 23 x2y37 CPE[3]
00  // 24 x2y37 CPE[4]
00  // 25 x2y37 CPE[5]
00  // 26 x2y37 CPE[6]
00  // 27 x2y37 CPE[7]
00  // 28 x2y37 CPE[8]
00  // 29 x2y37 CPE[9]
00  // 30 x2y38 CPE[0]
00  // 31 x2y38 CPE[1]
00  // 32 x2y38 CPE[2]
00  // 33 x2y38 CPE[3]
00  // 34 x2y38 CPE[4]
00  // 35 x2y38 CPE[5]
00  // 36 x2y38 CPE[6]
00  // 37 x2y38 CPE[7]
00  // 38 x2y38 CPE[8]
00  // 39 x2y38 CPE[9]
00  // 40 x1y37 INMUX plane 2,1
00  // 41 x1y37 INMUX plane 4,3
00  // 42 x1y37 INMUX plane 6,5
00  // 43 x1y37 INMUX plane 8,7
00  // 44 x1y37 INMUX plane 10,9
00  // 45 x1y37 INMUX plane 12,11
00  // 46 x1y38 INMUX plane 2,1
00  // 47 x1y38 INMUX plane 4,3
00  // 48 x1y38 INMUX plane 6,5
00  // 49 x1y38 INMUX plane 8,7
00  // 50 x1y38 INMUX plane 10,9
00  // 51 x1y38 INMUX plane 12,11
00  // 52 x2y37 INMUX plane 2,1
00  // 53 x2y37 INMUX plane 4,3
00  // 54 x2y37 INMUX plane 6,5
00  // 55 x2y37 INMUX plane 8,7
01  // 56 x2y37 INMUX plane 10,9
00  // 57 x2y37 INMUX plane 12,11
00  // 58 x2y38 INMUX plane 2,1
00  // 59 x2y38 INMUX plane 4,3
00  // 60 x2y38 INMUX plane 6,5
00  // 61 x2y38 INMUX plane 8,7
00  // 62 x2y38 INMUX plane 10,9
00  // 63 x2y38 INMUX plane 12,11
00  // 64 x1y37 SB_BIG plane 1
00  // 65 x1y37 SB_BIG plane 1
00  // 66 x1y37 SB_DRIVE plane 2,1
00  // 67 x1y37 SB_BIG plane 2
00  // 68 x1y37 SB_BIG plane 2
00  // 69 x1y37 SB_BIG plane 3
00  // 70 x1y37 SB_BIG plane 3
00  // 71 x1y37 SB_DRIVE plane 4,3
00  // 72 x1y37 SB_BIG plane 4
00  // 73 x1y37 SB_BIG plane 4
00  // 74 x1y37 SB_BIG plane 5
00  // 75 x1y37 SB_BIG plane 5
00  // 76 x1y37 SB_DRIVE plane 6,5
00  // 77 x1y37 SB_BIG plane 6
00  // 78 x1y37 SB_BIG plane 6
00  // 79 x1y37 SB_BIG plane 7
00  // 80 x1y37 SB_BIG plane 7
00  // 81 x1y37 SB_DRIVE plane 8,7
00  // 82 x1y37 SB_BIG plane 8
00  // 83 x1y37 SB_BIG plane 8
39  // 84 x1y37 SB_BIG plane 9
52 // -- CRC low byte
D7 // -- CRC high byte


// Config Latches on x3y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4D92     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
13 // y_sel: 37
74 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4D9A
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x3y37 CPE[0]
00  //  1 x3y37 CPE[1]
00  //  2 x3y37 CPE[2]
00  //  3 x3y37 CPE[3]
00  //  4 x3y37 CPE[4]
00  //  5 x3y37 CPE[5]
00  //  6 x3y37 CPE[6]
00  //  7 x3y37 CPE[7]
00  //  8 x3y37 CPE[8]
00  //  9 x3y37 CPE[9]
00  // 10 x3y38 CPE[0]
00  // 11 x3y38 CPE[1]
00  // 12 x3y38 CPE[2]
00  // 13 x3y38 CPE[3]
00  // 14 x3y38 CPE[4]
00  // 15 x3y38 CPE[5]
00  // 16 x3y38 CPE[6]
00  // 17 x3y38 CPE[7]
00  // 18 x3y38 CPE[8]
00  // 19 x3y38 CPE[9]
00  // 20 x4y37 CPE[0]
00  // 21 x4y37 CPE[1]
00  // 22 x4y37 CPE[2]
00  // 23 x4y37 CPE[3]
00  // 24 x4y37 CPE[4]
00  // 25 x4y37 CPE[5]
00  // 26 x4y37 CPE[6]
00  // 27 x4y37 CPE[7]
00  // 28 x4y37 CPE[8]
00  // 29 x4y37 CPE[9]
00  // 30 x4y38 CPE[0]
00  // 31 x4y38 CPE[1]
00  // 32 x4y38 CPE[2]
00  // 33 x4y38 CPE[3]
00  // 34 x4y38 CPE[4]
00  // 35 x4y38 CPE[5]
00  // 36 x4y38 CPE[6]
00  // 37 x4y38 CPE[7]
00  // 38 x4y38 CPE[8]
00  // 39 x4y38 CPE[9]
00  // 40 x3y37 INMUX plane 2,1
00  // 41 x3y37 INMUX plane 4,3
00  // 42 x3y37 INMUX plane 6,5
00  // 43 x3y37 INMUX plane 8,7
01  // 44 x3y37 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x5y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4DCD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
13 // y_sel: 37
AC // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4DD5
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y37 CPE[0]
00  //  1 x5y37 CPE[1]
00  //  2 x5y37 CPE[2]
00  //  3 x5y37 CPE[3]
00  //  4 x5y37 CPE[4]
00  //  5 x5y37 CPE[5]
00  //  6 x5y37 CPE[6]
00  //  7 x5y37 CPE[7]
00  //  8 x5y37 CPE[8]
00  //  9 x5y37 CPE[9]
00  // 10 x5y38 CPE[0]
00  // 11 x5y38 CPE[1]
00  // 12 x5y38 CPE[2]
00  // 13 x5y38 CPE[3]
00  // 14 x5y38 CPE[4]
00  // 15 x5y38 CPE[5]
00  // 16 x5y38 CPE[6]
00  // 17 x5y38 CPE[7]
00  // 18 x5y38 CPE[8]
00  // 19 x5y38 CPE[9]
00  // 20 x6y37 CPE[0]
00  // 21 x6y37 CPE[1]
00  // 22 x6y37 CPE[2]
00  // 23 x6y37 CPE[3]
00  // 24 x6y37 CPE[4]
00  // 25 x6y37 CPE[5]
00  // 26 x6y37 CPE[6]
00  // 27 x6y37 CPE[7]
00  // 28 x6y37 CPE[8]
00  // 29 x6y37 CPE[9]
00  // 30 x6y38 CPE[0]
00  // 31 x6y38 CPE[1]
00  // 32 x6y38 CPE[2]
00  // 33 x6y38 CPE[3]
00  // 34 x6y38 CPE[4]
00  // 35 x6y38 CPE[5]
00  // 36 x6y38 CPE[6]
00  // 37 x6y38 CPE[7]
00  // 38 x6y38 CPE[8]
00  // 39 x6y38 CPE[9]
00  // 40 x5y37 INMUX plane 2,1
00  // 41 x5y37 INMUX plane 4,3
00  // 42 x5y37 INMUX plane 6,5
00  // 43 x5y37 INMUX plane 8,7
00  // 44 x5y37 INMUX plane 10,9
00  // 45 x5y37 INMUX plane 12,11
00  // 46 x5y38 INMUX plane 2,1
00  // 47 x5y38 INMUX plane 4,3
00  // 48 x5y38 INMUX plane 6,5
00  // 49 x5y38 INMUX plane 8,7
00  // 50 x5y38 INMUX plane 10,9
00  // 51 x5y38 INMUX plane 12,11
00  // 52 x6y37 INMUX plane 2,1
00  // 53 x6y37 INMUX plane 4,3
00  // 54 x6y37 INMUX plane 6,5
00  // 55 x6y37 INMUX plane 8,7
00  // 56 x6y37 INMUX plane 10,9
00  // 57 x6y37 INMUX plane 12,11
00  // 58 x6y38 INMUX plane 2,1
00  // 59 x6y38 INMUX plane 4,3
00  // 60 x6y38 INMUX plane 6,5
00  // 61 x6y38 INMUX plane 8,7
00  // 62 x6y38 INMUX plane 10,9
00  // 63 x6y38 INMUX plane 12,11
00  // 64 x5y37 SB_BIG plane 1
00  // 65 x5y37 SB_BIG plane 1
00  // 66 x5y37 SB_DRIVE plane 2,1
00  // 67 x5y37 SB_BIG plane 2
00  // 68 x5y37 SB_BIG plane 2
00  // 69 x5y37 SB_BIG plane 3
00  // 70 x5y37 SB_BIG plane 3
00  // 71 x5y37 SB_DRIVE plane 4,3
00  // 72 x5y37 SB_BIG plane 4
00  // 73 x5y37 SB_BIG plane 4
00  // 74 x5y37 SB_BIG plane 5
00  // 75 x5y37 SB_BIG plane 5
00  // 76 x5y37 SB_DRIVE plane 6,5
00  // 77 x5y37 SB_BIG plane 6
00  // 78 x5y37 SB_BIG plane 6
00  // 79 x5y37 SB_BIG plane 7
00  // 80 x5y37 SB_BIG plane 7
00  // 81 x5y37 SB_DRIVE plane 8,7
00  // 82 x5y37 SB_BIG plane 8
00  // 83 x5y37 SB_BIG plane 8
00  // 84 x5y37 SB_BIG plane 9
00  // 85 x5y37 SB_BIG plane 9
04  // 86 x5y37 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x17y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4E32     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
13 // y_sel: 37
DC // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4E3A
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x17y37 CPE[0]
00  //  1 x17y37 CPE[1]
00  //  2 x17y37 CPE[2]
00  //  3 x17y37 CPE[3]
00  //  4 x17y37 CPE[4]
00  //  5 x17y37 CPE[5]
00  //  6 x17y37 CPE[6]
00  //  7 x17y37 CPE[7]
00  //  8 x17y37 CPE[8]
00  //  9 x17y37 CPE[9]
00  // 10 x17y38 CPE[0]
00  // 11 x17y38 CPE[1]
00  // 12 x17y38 CPE[2]
00  // 13 x17y38 CPE[3]
00  // 14 x17y38 CPE[4]
00  // 15 x17y38 CPE[5]
00  // 16 x17y38 CPE[6]
00  // 17 x17y38 CPE[7]
00  // 18 x17y38 CPE[8]
00  // 19 x17y38 CPE[9]
00  // 20 x18y37 CPE[0]
00  // 21 x18y37 CPE[1]
00  // 22 x18y37 CPE[2]
00  // 23 x18y37 CPE[3]
00  // 24 x18y37 CPE[4]
00  // 25 x18y37 CPE[5]
00  // 26 x18y37 CPE[6]
00  // 27 x18y37 CPE[7]
00  // 28 x18y37 CPE[8]
00  // 29 x18y37 CPE[9]
00  // 30 x18y38 CPE[0]
00  // 31 x18y38 CPE[1]
00  // 32 x18y38 CPE[2]
00  // 33 x18y38 CPE[3]
00  // 34 x18y38 CPE[4]
00  // 35 x18y38 CPE[5]
00  // 36 x18y38 CPE[6]
00  // 37 x18y38 CPE[7]
00  // 38 x18y38 CPE[8]
00  // 39 x18y38 CPE[9]
00  // 40 x17y37 INMUX plane 2,1
00  // 41 x17y37 INMUX plane 4,3
00  // 42 x17y37 INMUX plane 6,5
00  // 43 x17y37 INMUX plane 8,7
00  // 44 x17y37 INMUX plane 10,9
00  // 45 x17y37 INMUX plane 12,11
00  // 46 x17y38 INMUX plane 2,1
00  // 47 x17y38 INMUX plane 4,3
00  // 48 x17y38 INMUX plane 6,5
00  // 49 x17y38 INMUX plane 8,7
00  // 50 x17y38 INMUX plane 10,9
00  // 51 x17y38 INMUX plane 12,11
00  // 52 x18y37 INMUX plane 2,1
00  // 53 x18y37 INMUX plane 4,3
00  // 54 x18y37 INMUX plane 6,5
00  // 55 x18y37 INMUX plane 8,7
01  // 56 x18y37 INMUX plane 10,9
00  // 57 x18y37 INMUX plane 12,11
00  // 58 x18y38 INMUX plane 2,1
00  // 59 x18y38 INMUX plane 4,3
00  // 60 x18y38 INMUX plane 6,5
00  // 61 x18y38 INMUX plane 8,7
00  // 62 x18y38 INMUX plane 10,9
00  // 63 x18y38 INMUX plane 12,11
00  // 64 x17y37 SB_BIG plane 1
00  // 65 x17y37 SB_BIG plane 1
00  // 66 x17y37 SB_DRIVE plane 2,1
00  // 67 x17y37 SB_BIG plane 2
00  // 68 x17y37 SB_BIG plane 2
00  // 69 x17y37 SB_BIG plane 3
00  // 70 x17y37 SB_BIG plane 3
00  // 71 x17y37 SB_DRIVE plane 4,3
00  // 72 x17y37 SB_BIG plane 4
00  // 73 x17y37 SB_BIG plane 4
00  // 74 x17y37 SB_BIG plane 5
00  // 75 x17y37 SB_BIG plane 5
00  // 76 x17y37 SB_DRIVE plane 6,5
00  // 77 x17y37 SB_BIG plane 6
00  // 78 x17y37 SB_BIG plane 6
00  // 79 x17y37 SB_BIG plane 7
00  // 80 x17y37 SB_BIG plane 7
00  // 81 x17y37 SB_DRIVE plane 8,7
00  // 82 x17y37 SB_BIG plane 8
00  // 83 x17y37 SB_BIG plane 8
31  // 84 x17y37 SB_BIG plane 9
1A // -- CRC low byte
5B // -- CRC high byte


// Config Latches on x19y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4E95     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
13 // y_sel: 37
B4 // -- CRC low byte
23 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4E9D
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x19y37 CPE[0]
00  //  1 x19y37 CPE[1]
00  //  2 x19y37 CPE[2]
00  //  3 x19y37 CPE[3]
00  //  4 x19y37 CPE[4]
00  //  5 x19y37 CPE[5]
00  //  6 x19y37 CPE[6]
00  //  7 x19y37 CPE[7]
00  //  8 x19y37 CPE[8]
00  //  9 x19y37 CPE[9]
00  // 10 x19y38 CPE[0]
00  // 11 x19y38 CPE[1]
00  // 12 x19y38 CPE[2]
00  // 13 x19y38 CPE[3]
00  // 14 x19y38 CPE[4]
00  // 15 x19y38 CPE[5]
00  // 16 x19y38 CPE[6]
00  // 17 x19y38 CPE[7]
00  // 18 x19y38 CPE[8]
00  // 19 x19y38 CPE[9]
00  // 20 x20y37 CPE[0]
00  // 21 x20y37 CPE[1]
00  // 22 x20y37 CPE[2]
00  // 23 x20y37 CPE[3]
00  // 24 x20y37 CPE[4]
00  // 25 x20y37 CPE[5]
00  // 26 x20y37 CPE[6]
00  // 27 x20y37 CPE[7]
00  // 28 x20y37 CPE[8]
00  // 29 x20y37 CPE[9]
00  // 30 x20y38 CPE[0]
00  // 31 x20y38 CPE[1]
00  // 32 x20y38 CPE[2]
00  // 33 x20y38 CPE[3]
00  // 34 x20y38 CPE[4]
00  // 35 x20y38 CPE[5]
00  // 36 x20y38 CPE[6]
00  // 37 x20y38 CPE[7]
00  // 38 x20y38 CPE[8]
00  // 39 x20y38 CPE[9]
00  // 40 x19y37 INMUX plane 2,1
00  // 41 x19y37 INMUX plane 4,3
00  // 42 x19y37 INMUX plane 6,5
00  // 43 x19y37 INMUX plane 8,7
01  // 44 x19y37 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x21y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4ED0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
13 // y_sel: 37
6C // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4ED8
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x21y37 CPE[0]
00  //  1 x21y37 CPE[1]
00  //  2 x21y37 CPE[2]
00  //  3 x21y37 CPE[3]
00  //  4 x21y37 CPE[4]
00  //  5 x21y37 CPE[5]
00  //  6 x21y37 CPE[6]
00  //  7 x21y37 CPE[7]
00  //  8 x21y37 CPE[8]
00  //  9 x21y37 CPE[9]
00  // 10 x21y38 CPE[0]
00  // 11 x21y38 CPE[1]
00  // 12 x21y38 CPE[2]
00  // 13 x21y38 CPE[3]
00  // 14 x21y38 CPE[4]
00  // 15 x21y38 CPE[5]
00  // 16 x21y38 CPE[6]
00  // 17 x21y38 CPE[7]
00  // 18 x21y38 CPE[8]
00  // 19 x21y38 CPE[9]
00  // 20 x22y37 CPE[0]
00  // 21 x22y37 CPE[1]
00  // 22 x22y37 CPE[2]
00  // 23 x22y37 CPE[3]
00  // 24 x22y37 CPE[4]
00  // 25 x22y37 CPE[5]
00  // 26 x22y37 CPE[6]
00  // 27 x22y37 CPE[7]
00  // 28 x22y37 CPE[8]
00  // 29 x22y37 CPE[9]
00  // 30 x22y38 CPE[0]
00  // 31 x22y38 CPE[1]
00  // 32 x22y38 CPE[2]
00  // 33 x22y38 CPE[3]
00  // 34 x22y38 CPE[4]
00  // 35 x22y38 CPE[5]
00  // 36 x22y38 CPE[6]
00  // 37 x22y38 CPE[7]
00  // 38 x22y38 CPE[8]
00  // 39 x22y38 CPE[9]
00  // 40 x21y37 INMUX plane 2,1
00  // 41 x21y37 INMUX plane 4,3
00  // 42 x21y37 INMUX plane 6,5
00  // 43 x21y37 INMUX plane 8,7
00  // 44 x21y37 INMUX plane 10,9
00  // 45 x21y37 INMUX plane 12,11
00  // 46 x21y38 INMUX plane 2,1
00  // 47 x21y38 INMUX plane 4,3
00  // 48 x21y38 INMUX plane 6,5
00  // 49 x21y38 INMUX plane 8,7
00  // 50 x21y38 INMUX plane 10,9
00  // 51 x21y38 INMUX plane 12,11
00  // 52 x22y37 INMUX plane 2,1
00  // 53 x22y37 INMUX plane 4,3
00  // 54 x22y37 INMUX plane 6,5
00  // 55 x22y37 INMUX plane 8,7
00  // 56 x22y37 INMUX plane 10,9
00  // 57 x22y37 INMUX plane 12,11
00  // 58 x22y38 INMUX plane 2,1
00  // 59 x22y38 INMUX plane 4,3
00  // 60 x22y38 INMUX plane 6,5
00  // 61 x22y38 INMUX plane 8,7
00  // 62 x22y38 INMUX plane 10,9
00  // 63 x22y38 INMUX plane 12,11
00  // 64 x21y37 SB_BIG plane 1
00  // 65 x21y37 SB_BIG plane 1
00  // 66 x21y37 SB_DRIVE plane 2,1
00  // 67 x21y37 SB_BIG plane 2
00  // 68 x21y37 SB_BIG plane 2
00  // 69 x21y37 SB_BIG plane 3
00  // 70 x21y37 SB_BIG plane 3
00  // 71 x21y37 SB_DRIVE plane 4,3
00  // 72 x21y37 SB_BIG plane 4
00  // 73 x21y37 SB_BIG plane 4
00  // 74 x21y37 SB_BIG plane 5
00  // 75 x21y37 SB_BIG plane 5
00  // 76 x21y37 SB_DRIVE plane 6,5
00  // 77 x21y37 SB_BIG plane 6
00  // 78 x21y37 SB_BIG plane 6
00  // 79 x21y37 SB_BIG plane 7
00  // 80 x21y37 SB_BIG plane 7
00  // 81 x21y37 SB_DRIVE plane 8,7
00  // 82 x21y37 SB_BIG plane 8
00  // 83 x21y37 SB_BIG plane 8
00  // 84 x21y37 SB_BIG plane 9
00  // 85 x21y37 SB_BIG plane 9
04  // 86 x21y37 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x23y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4F35     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
13 // y_sel: 37
64 // -- CRC low byte
77 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4F3D
62 // Length: 98
89 // -- CRC low byte
78 // -- CRC high byte
00  //  0 x23y37 CPE[0]
00  //  1 x23y37 CPE[1]
00  //  2 x23y37 CPE[2]
00  //  3 x23y37 CPE[3]
00  //  4 x23y37 CPE[4]
00  //  5 x23y37 CPE[5]
00  //  6 x23y37 CPE[6]
00  //  7 x23y37 CPE[7]
00  //  8 x23y37 CPE[8]
00  //  9 x23y37 CPE[9]
00  // 10 x23y38 CPE[0]
00  // 11 x23y38 CPE[1]
00  // 12 x23y38 CPE[2]
00  // 13 x23y38 CPE[3]
00  // 14 x23y38 CPE[4]
00  // 15 x23y38 CPE[5]
00  // 16 x23y38 CPE[6]
00  // 17 x23y38 CPE[7]
00  // 18 x23y38 CPE[8]
00  // 19 x23y38 CPE[9]
00  // 20 x24y37 CPE[0]
00  // 21 x24y37 CPE[1]
00  // 22 x24y37 CPE[2]
00  // 23 x24y37 CPE[3]
00  // 24 x24y37 CPE[4]
00  // 25 x24y37 CPE[5]
00  // 26 x24y37 CPE[6]
00  // 27 x24y37 CPE[7]
00  // 28 x24y37 CPE[8]
00  // 29 x24y37 CPE[9]
00  // 30 x24y38 CPE[0]
00  // 31 x24y38 CPE[1]
00  // 32 x24y38 CPE[2]
00  // 33 x24y38 CPE[3]
00  // 34 x24y38 CPE[4]
00  // 35 x24y38 CPE[5]
00  // 36 x24y38 CPE[6]
00  // 37 x24y38 CPE[7]
00  // 38 x24y38 CPE[8]
00  // 39 x24y38 CPE[9]
00  // 40 x23y37 INMUX plane 2,1
00  // 41 x23y37 INMUX plane 4,3
00  // 42 x23y37 INMUX plane 6,5
00  // 43 x23y37 INMUX plane 8,7
00  // 44 x23y37 INMUX plane 10,9
00  // 45 x23y37 INMUX plane 12,11
00  // 46 x23y38 INMUX plane 2,1
00  // 47 x23y38 INMUX plane 4,3
00  // 48 x23y38 INMUX plane 6,5
00  // 49 x23y38 INMUX plane 8,7
00  // 50 x23y38 INMUX plane 10,9
00  // 51 x23y38 INMUX plane 12,11
00  // 52 x24y37 INMUX plane 2,1
00  // 53 x24y37 INMUX plane 4,3
00  // 54 x24y37 INMUX plane 6,5
00  // 55 x24y37 INMUX plane 8,7
00  // 56 x24y37 INMUX plane 10,9
00  // 57 x24y37 INMUX plane 12,11
00  // 58 x24y38 INMUX plane 2,1
00  // 59 x24y38 INMUX plane 4,3
00  // 60 x24y38 INMUX plane 6,5
00  // 61 x24y38 INMUX plane 8,7
00  // 62 x24y38 INMUX plane 10,9
00  // 63 x24y38 INMUX plane 12,11
00  // 64 x24y38 SB_BIG plane 1
00  // 65 x24y38 SB_BIG plane 1
00  // 66 x24y38 SB_DRIVE plane 2,1
00  // 67 x24y38 SB_BIG plane 2
00  // 68 x24y38 SB_BIG plane 2
0E  // 69 x24y38 SB_BIG plane 3
00  // 70 x24y38 SB_BIG plane 3
01  // 71 x24y38 SB_DRIVE plane 4,3
00  // 72 x24y38 SB_BIG plane 4
00  // 73 x24y38 SB_BIG plane 4
00  // 74 x24y38 SB_BIG plane 5
00  // 75 x24y38 SB_BIG plane 5
00  // 76 x24y38 SB_DRIVE plane 6,5
00  // 77 x24y38 SB_BIG plane 6
00  // 78 x24y38 SB_BIG plane 6
00  // 79 x24y38 SB_BIG plane 7
00  // 80 x24y38 SB_BIG plane 7
00  // 81 x24y38 SB_DRIVE plane 8,7
00  // 82 x24y38 SB_BIG plane 8
00  // 83 x24y38 SB_BIG plane 8
00  // 84 x24y38 SB_BIG plane 9
00  // 85 x24y38 SB_BIG plane 9
00  // 86 x24y38 SB_DRIVE plane 10,9
00  // 87 x24y38 SB_BIG plane 10
00  // 88 x24y38 SB_BIG plane 10
00  // 89 x24y38 SB_BIG plane 11
00  // 90 x24y38 SB_BIG plane 11
00  // 91 x24y38 SB_DRIVE plane 12,11
00  // 92 x24y38 SB_BIG plane 12
00  // 93 x24y38 SB_BIG plane 12
00  // 94 x23y37 SB_SML plane 1
00  // 95 x23y37 SB_SML plane 2,1
00  // 96 x23y37 SB_SML plane 2
41  // 97 x23y37 SB_SML plane 3
23 // -- CRC low byte
25 // -- CRC high byte


// Config Latches on x25y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4FA5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
13 // y_sel: 37
BC // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4FAD
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x25y37 CPE[0]
00  //  1 x25y37 CPE[1]
00  //  2 x25y37 CPE[2]
00  //  3 x25y37 CPE[3]
00  //  4 x25y37 CPE[4]
00  //  5 x25y37 CPE[5]
00  //  6 x25y37 CPE[6]
00  //  7 x25y37 CPE[7]
00  //  8 x25y37 CPE[8]
00  //  9 x25y37 CPE[9]
00  // 10 x25y38 CPE[0]
00  // 11 x25y38 CPE[1]
00  // 12 x25y38 CPE[2]
00  // 13 x25y38 CPE[3]
00  // 14 x25y38 CPE[4]
00  // 15 x25y38 CPE[5]
00  // 16 x25y38 CPE[6]
00  // 17 x25y38 CPE[7]
00  // 18 x25y38 CPE[8]
00  // 19 x25y38 CPE[9]
00  // 20 x26y37 CPE[0]
00  // 21 x26y37 CPE[1]
00  // 22 x26y37 CPE[2]
00  // 23 x26y37 CPE[3]
00  // 24 x26y37 CPE[4]
00  // 25 x26y37 CPE[5]
00  // 26 x26y37 CPE[6]
00  // 27 x26y37 CPE[7]
00  // 28 x26y37 CPE[8]
00  // 29 x26y37 CPE[9]
00  // 30 x26y38 CPE[0]
00  // 31 x26y38 CPE[1]
00  // 32 x26y38 CPE[2]
00  // 33 x26y38 CPE[3]
00  // 34 x26y38 CPE[4]
00  // 35 x26y38 CPE[5]
00  // 36 x26y38 CPE[6]
00  // 37 x26y38 CPE[7]
00  // 38 x26y38 CPE[8]
00  // 39 x26y38 CPE[9]
00  // 40 x25y37 INMUX plane 2,1
00  // 41 x25y37 INMUX plane 4,3
00  // 42 x25y37 INMUX plane 6,5
00  // 43 x25y37 INMUX plane 8,7
00  // 44 x25y37 INMUX plane 10,9
00  // 45 x25y37 INMUX plane 12,11
00  // 46 x25y38 INMUX plane 2,1
01  // 47 x25y38 INMUX plane 4,3
00  // 48 x25y38 INMUX plane 6,5
00  // 49 x25y38 INMUX plane 8,7
00  // 50 x25y38 INMUX plane 10,9
00  // 51 x25y38 INMUX plane 12,11
00  // 52 x26y37 INMUX plane 2,1
00  // 53 x26y37 INMUX plane 4,3
00  // 54 x26y37 INMUX plane 6,5
00  // 55 x26y37 INMUX plane 8,7
01  // 56 x26y37 INMUX plane 10,9
00  // 57 x26y37 INMUX plane 12,11
00  // 58 x26y38 INMUX plane 2,1
01  // 59 x26y38 INMUX plane 4,3
00  // 60 x26y38 INMUX plane 6,5
00  // 61 x26y38 INMUX plane 8,7
00  // 62 x26y38 INMUX plane 10,9
00  // 63 x26y38 INMUX plane 12,11
00  // 64 x25y37 SB_BIG plane 1
00  // 65 x25y37 SB_BIG plane 1
00  // 66 x25y37 SB_DRIVE plane 2,1
00  // 67 x25y37 SB_BIG plane 2
00  // 68 x25y37 SB_BIG plane 2
00  // 69 x25y37 SB_BIG plane 3
00  // 70 x25y37 SB_BIG plane 3
00  // 71 x25y37 SB_DRIVE plane 4,3
00  // 72 x25y37 SB_BIG plane 4
00  // 73 x25y37 SB_BIG plane 4
00  // 74 x25y37 SB_BIG plane 5
00  // 75 x25y37 SB_BIG plane 5
00  // 76 x25y37 SB_DRIVE plane 6,5
00  // 77 x25y37 SB_BIG plane 6
00  // 78 x25y37 SB_BIG plane 6
00  // 79 x25y37 SB_BIG plane 7
00  // 80 x25y37 SB_BIG plane 7
00  // 81 x25y37 SB_DRIVE plane 8,7
00  // 82 x25y37 SB_BIG plane 8
00  // 83 x25y37 SB_BIG plane 8
89  // 84 x25y37 SB_BIG plane 9
01  // 85 x25y37 SB_BIG plane 9
08  // 86 x25y37 SB_DRIVE plane 10,9
00  // 87 x25y37 SB_BIG plane 10
00  // 88 x25y37 SB_BIG plane 10
00  // 89 x25y37 SB_BIG plane 11
00  // 90 x25y37 SB_BIG plane 11
00  // 91 x25y37 SB_DRIVE plane 12,11
00  // 92 x25y37 SB_BIG plane 12
00  // 93 x25y37 SB_BIG plane 12
00  // 94 x26y38 SB_SML plane 1
00  // 95 x26y38 SB_SML plane 2,1
00  // 96 x26y38 SB_SML plane 2
00  // 97 x26y38 SB_SML plane 3
00  // 98 x26y38 SB_SML plane 4,3
00  // 99 x26y38 SB_SML plane 4
00  // 100 x26y38 SB_SML plane 5
00  // 101 x26y38 SB_SML plane 6,5
00  // 102 x26y38 SB_SML plane 6
00  // 103 x26y38 SB_SML plane 7
00  // 104 x26y38 SB_SML plane 8,7
00  // 105 x26y38 SB_SML plane 8
0E  // 106 x26y38 SB_SML plane 9
0E // -- CRC low byte
6F // -- CRC high byte


// Config Latches on x27y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 501E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
13 // y_sel: 37
D4 // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5026
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x27y37 CPE[0]
00  //  1 x27y37 CPE[1]
00  //  2 x27y37 CPE[2]
00  //  3 x27y37 CPE[3]
00  //  4 x27y37 CPE[4]
00  //  5 x27y37 CPE[5]
00  //  6 x27y37 CPE[6]
00  //  7 x27y37 CPE[7]
00  //  8 x27y37 CPE[8]
00  //  9 x27y37 CPE[9]
00  // 10 x27y38 CPE[0]
00  // 11 x27y38 CPE[1]
00  // 12 x27y38 CPE[2]
00  // 13 x27y38 CPE[3]
00  // 14 x27y38 CPE[4]
00  // 15 x27y38 CPE[5]
00  // 16 x27y38 CPE[6]
00  // 17 x27y38 CPE[7]
00  // 18 x27y38 CPE[8]
00  // 19 x27y38 CPE[9]
00  // 20 x28y37 CPE[0]
00  // 21 x28y37 CPE[1]
00  // 22 x28y37 CPE[2]
00  // 23 x28y37 CPE[3]
00  // 24 x28y37 CPE[4]
00  // 25 x28y37 CPE[5]
00  // 26 x28y37 CPE[6]
00  // 27 x28y37 CPE[7]
00  // 28 x28y37 CPE[8]
00  // 29 x28y37 CPE[9]
00  // 30 x28y38 CPE[0]
00  // 31 x28y38 CPE[1]
00  // 32 x28y38 CPE[2]
00  // 33 x28y38 CPE[3]
00  // 34 x28y38 CPE[4]
00  // 35 x28y38 CPE[5]
00  // 36 x28y38 CPE[6]
00  // 37 x28y38 CPE[7]
00  // 38 x28y38 CPE[8]
00  // 39 x28y38 CPE[9]
00  // 40 x27y37 INMUX plane 2,1
00  // 41 x27y37 INMUX plane 4,3
00  // 42 x27y37 INMUX plane 6,5
00  // 43 x27y37 INMUX plane 8,7
01  // 44 x27y37 INMUX plane 10,9
00  // 45 x27y37 INMUX plane 12,11
00  // 46 x27y38 INMUX plane 2,1
00  // 47 x27y38 INMUX plane 4,3
00  // 48 x27y38 INMUX plane 6,5
00  // 49 x27y38 INMUX plane 8,7
01  // 50 x27y38 INMUX plane 10,9
00  // 51 x27y38 INMUX plane 12,11
00  // 52 x28y37 INMUX plane 2,1
00  // 53 x28y37 INMUX plane 4,3
00  // 54 x28y37 INMUX plane 6,5
00  // 55 x28y37 INMUX plane 8,7
00  // 56 x28y37 INMUX plane 10,9
00  // 57 x28y37 INMUX plane 12,11
00  // 58 x28y38 INMUX plane 2,1
00  // 59 x28y38 INMUX plane 4,3
00  // 60 x28y38 INMUX plane 6,5
00  // 61 x28y38 INMUX plane 8,7
01  // 62 x28y38 INMUX plane 10,9
00  // 63 x28y38 INMUX plane 12,11
00  // 64 x28y38 SB_BIG plane 1
00  // 65 x28y38 SB_BIG plane 1
00  // 66 x28y38 SB_DRIVE plane 2,1
00  // 67 x28y38 SB_BIG plane 2
00  // 68 x28y38 SB_BIG plane 2
00  // 69 x28y38 SB_BIG plane 3
00  // 70 x28y38 SB_BIG plane 3
00  // 71 x28y38 SB_DRIVE plane 4,3
00  // 72 x28y38 SB_BIG plane 4
00  // 73 x28y38 SB_BIG plane 4
00  // 74 x28y38 SB_BIG plane 5
00  // 75 x28y38 SB_BIG plane 5
00  // 76 x28y38 SB_DRIVE plane 6,5
00  // 77 x28y38 SB_BIG plane 6
00  // 78 x28y38 SB_BIG plane 6
00  // 79 x28y38 SB_BIG plane 7
00  // 80 x28y38 SB_BIG plane 7
00  // 81 x28y38 SB_DRIVE plane 8,7
00  // 82 x28y38 SB_BIG plane 8
00  // 83 x28y38 SB_BIG plane 8
11  // 84 x28y38 SB_BIG plane 9
0E // -- CRC low byte
99 // -- CRC high byte


// Config Latches on x29y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5081     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
13 // y_sel: 37
0C // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5089
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x29y37 CPE[0]
00  //  1 x29y37 CPE[1]
00  //  2 x29y37 CPE[2]
00  //  3 x29y37 CPE[3]
00  //  4 x29y37 CPE[4]
00  //  5 x29y37 CPE[5]
00  //  6 x29y37 CPE[6]
00  //  7 x29y37 CPE[7]
00  //  8 x29y37 CPE[8]
00  //  9 x29y37 CPE[9]
00  // 10 x29y38 CPE[0]
00  // 11 x29y38 CPE[1]
00  // 12 x29y38 CPE[2]
00  // 13 x29y38 CPE[3]
00  // 14 x29y38 CPE[4]
00  // 15 x29y38 CPE[5]
00  // 16 x29y38 CPE[6]
00  // 17 x29y38 CPE[7]
00  // 18 x29y38 CPE[8]
00  // 19 x29y38 CPE[9]
00  // 20 x30y37 CPE[0]
00  // 21 x30y37 CPE[1]
00  // 22 x30y37 CPE[2]
00  // 23 x30y37 CPE[3]
00  // 24 x30y37 CPE[4]
00  // 25 x30y37 CPE[5]
00  // 26 x30y37 CPE[6]
00  // 27 x30y37 CPE[7]
00  // 28 x30y37 CPE[8]
00  // 29 x30y37 CPE[9]
00  // 30 x30y38 CPE[0]
00  // 31 x30y38 CPE[1]
00  // 32 x30y38 CPE[2]
00  // 33 x30y38 CPE[3]
00  // 34 x30y38 CPE[4]
00  // 35 x30y38 CPE[5]
00  // 36 x30y38 CPE[6]
00  // 37 x30y38 CPE[7]
00  // 38 x30y38 CPE[8]
00  // 39 x30y38 CPE[9]
00  // 40 x29y37 INMUX plane 2,1
00  // 41 x29y37 INMUX plane 4,3
00  // 42 x29y37 INMUX plane 6,5
00  // 43 x29y37 INMUX plane 8,7
00  // 44 x29y37 INMUX plane 10,9
00  // 45 x29y37 INMUX plane 12,11
00  // 46 x29y38 INMUX plane 2,1
00  // 47 x29y38 INMUX plane 4,3
00  // 48 x29y38 INMUX plane 6,5
00  // 49 x29y38 INMUX plane 8,7
01  // 50 x29y38 INMUX plane 10,9
00  // 51 x29y38 INMUX plane 12,11
00  // 52 x30y37 INMUX plane 2,1
00  // 53 x30y37 INMUX plane 4,3
00  // 54 x30y37 INMUX plane 6,5
00  // 55 x30y37 INMUX plane 8,7
00  // 56 x30y37 INMUX plane 10,9
00  // 57 x30y37 INMUX plane 12,11
00  // 58 x30y38 INMUX plane 2,1
00  // 59 x30y38 INMUX plane 4,3
00  // 60 x30y38 INMUX plane 6,5
00  // 61 x30y38 INMUX plane 8,7
01  // 62 x30y38 INMUX plane 10,9
00  // 63 x30y38 INMUX plane 12,11
00  // 64 x29y37 SB_BIG plane 1
00  // 65 x29y37 SB_BIG plane 1
00  // 66 x29y37 SB_DRIVE plane 2,1
00  // 67 x29y37 SB_BIG plane 2
00  // 68 x29y37 SB_BIG plane 2
00  // 69 x29y37 SB_BIG plane 3
00  // 70 x29y37 SB_BIG plane 3
00  // 71 x29y37 SB_DRIVE plane 4,3
00  // 72 x29y37 SB_BIG plane 4
00  // 73 x29y37 SB_BIG plane 4
00  // 74 x29y37 SB_BIG plane 5
00  // 75 x29y37 SB_BIG plane 5
00  // 76 x29y37 SB_DRIVE plane 6,5
00  // 77 x29y37 SB_BIG plane 6
00  // 78 x29y37 SB_BIG plane 6
00  // 79 x29y37 SB_BIG plane 7
00  // 80 x29y37 SB_BIG plane 7
00  // 81 x29y37 SB_DRIVE plane 8,7
00  // 82 x29y37 SB_BIG plane 8
00  // 83 x29y37 SB_BIG plane 8
00  // 84 x29y37 SB_BIG plane 9
00  // 85 x29y37 SB_BIG plane 9
04  // 86 x29y37 SB_DRIVE plane 10,9
00  // 87 x29y37 SB_BIG plane 10
00  // 88 x29y37 SB_BIG plane 10
00  // 89 x29y37 SB_BIG plane 11
00  // 90 x29y37 SB_BIG plane 11
00  // 91 x29y37 SB_DRIVE plane 12,11
00  // 92 x29y37 SB_BIG plane 12
00  // 93 x29y37 SB_BIG plane 12
00  // 94 x30y38 SB_SML plane 1
00  // 95 x30y38 SB_SML plane 2,1
00  // 96 x30y38 SB_SML plane 2
00  // 97 x30y38 SB_SML plane 3
00  // 98 x30y38 SB_SML plane 4,3
00  // 99 x30y38 SB_SML plane 4
00  // 100 x30y38 SB_SML plane 5
00  // 101 x30y38 SB_SML plane 6,5
00  // 102 x30y38 SB_SML plane 6
00  // 103 x30y38 SB_SML plane 7
00  // 104 x30y38 SB_SML plane 8,7
00  // 105 x30y38 SB_SML plane 8
19  // 106 x30y38 SB_SML plane 9
D4 // -- CRC low byte
4B // -- CRC high byte


// Config Latches on x31y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 50FA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
13 // y_sel: 37
55 // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5102
62 // Length: 98
89 // -- CRC low byte
78 // -- CRC high byte
00  //  0 x31y37 CPE[0]
00  //  1 x31y37 CPE[1]
00  //  2 x31y37 CPE[2]
00  //  3 x31y37 CPE[3]
00  //  4 x31y37 CPE[4]
00  //  5 x31y37 CPE[5]
00  //  6 x31y37 CPE[6]
00  //  7 x31y37 CPE[7]
00  //  8 x31y37 CPE[8]
00  //  9 x31y37 CPE[9]
00  // 10 x31y38 CPE[0]
00  // 11 x31y38 CPE[1]
00  // 12 x31y38 CPE[2]
00  // 13 x31y38 CPE[3]
00  // 14 x31y38 CPE[4]
00  // 15 x31y38 CPE[5]
00  // 16 x31y38 CPE[6]
00  // 17 x31y38 CPE[7]
00  // 18 x31y38 CPE[8]
00  // 19 x31y38 CPE[9]
00  // 20 x32y37 CPE[0]
00  // 21 x32y37 CPE[1]
00  // 22 x32y37 CPE[2]
00  // 23 x32y37 CPE[3]
00  // 24 x32y37 CPE[4]
00  // 25 x32y37 CPE[5]
00  // 26 x32y37 CPE[6]
00  // 27 x32y37 CPE[7]
00  // 28 x32y37 CPE[8]
00  // 29 x32y37 CPE[9]
00  // 30 x32y38 CPE[0]
00  // 31 x32y38 CPE[1]
00  // 32 x32y38 CPE[2]
00  // 33 x32y38 CPE[3]
00  // 34 x32y38 CPE[4]
00  // 35 x32y38 CPE[5]
00  // 36 x32y38 CPE[6]
00  // 37 x32y38 CPE[7]
00  // 38 x32y38 CPE[8]
00  // 39 x32y38 CPE[9]
00  // 40 x31y37 INMUX plane 2,1
00  // 41 x31y37 INMUX plane 4,3
02  // 42 x31y37 INMUX plane 6,5
00  // 43 x31y37 INMUX plane 8,7
00  // 44 x31y37 INMUX plane 10,9
00  // 45 x31y37 INMUX plane 12,11
00  // 46 x31y38 INMUX plane 2,1
00  // 47 x31y38 INMUX plane 4,3
00  // 48 x31y38 INMUX plane 6,5
00  // 49 x31y38 INMUX plane 8,7
01  // 50 x31y38 INMUX plane 10,9
00  // 51 x31y38 INMUX plane 12,11
00  // 52 x32y37 INMUX plane 2,1
01  // 53 x32y37 INMUX plane 4,3
00  // 54 x32y37 INMUX plane 6,5
00  // 55 x32y37 INMUX plane 8,7
00  // 56 x32y37 INMUX plane 10,9
00  // 57 x32y37 INMUX plane 12,11
00  // 58 x32y38 INMUX plane 2,1
00  // 59 x32y38 INMUX plane 4,3
04  // 60 x32y38 INMUX plane 6,5
00  // 61 x32y38 INMUX plane 8,7
01  // 62 x32y38 INMUX plane 10,9
00  // 63 x32y38 INMUX plane 12,11
00  // 64 x32y38 SB_BIG plane 1
00  // 65 x32y38 SB_BIG plane 1
00  // 66 x32y38 SB_DRIVE plane 2,1
00  // 67 x32y38 SB_BIG plane 2
00  // 68 x32y38 SB_BIG plane 2
03  // 69 x32y38 SB_BIG plane 3
60  // 70 x32y38 SB_BIG plane 3
00  // 71 x32y38 SB_DRIVE plane 4,3
00  // 72 x32y38 SB_BIG plane 4
00  // 73 x32y38 SB_BIG plane 4
00  // 74 x32y38 SB_BIG plane 5
00  // 75 x32y38 SB_BIG plane 5
00  // 76 x32y38 SB_DRIVE plane 6,5
00  // 77 x32y38 SB_BIG plane 6
00  // 78 x32y38 SB_BIG plane 6
00  // 79 x32y38 SB_BIG plane 7
00  // 80 x32y38 SB_BIG plane 7
00  // 81 x32y38 SB_DRIVE plane 8,7
00  // 82 x32y38 SB_BIG plane 8
00  // 83 x32y38 SB_BIG plane 8
00  // 84 x32y38 SB_BIG plane 9
00  // 85 x32y38 SB_BIG plane 9
04  // 86 x32y38 SB_DRIVE plane 10,9
42  // 87 x32y38 SB_BIG plane 10
06  // 88 x32y38 SB_BIG plane 10
00  // 89 x32y38 SB_BIG plane 11
00  // 90 x32y38 SB_BIG plane 11
00  // 91 x32y38 SB_DRIVE plane 12,11
00  // 92 x32y38 SB_BIG plane 12
00  // 93 x32y38 SB_BIG plane 12
00  // 94 x31y37 SB_SML plane 1
00  // 95 x31y37 SB_SML plane 2,1
00  // 96 x31y37 SB_SML plane 2
0C  // 97 x31y37 SB_SML plane 3
21 // -- CRC low byte
6C // -- CRC high byte


// Config Latches on x33y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 516A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
13 // y_sel: 37
8D // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5172
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x33y37 CPE[0]
00  //  1 x33y37 CPE[1]
00  //  2 x33y37 CPE[2]
00  //  3 x33y37 CPE[3]
00  //  4 x33y37 CPE[4]
00  //  5 x33y37 CPE[5]
00  //  6 x33y37 CPE[6]
00  //  7 x33y37 CPE[7]
00  //  8 x33y37 CPE[8]
00  //  9 x33y37 CPE[9]
00  // 10 x33y38 CPE[0]
00  // 11 x33y38 CPE[1]
00  // 12 x33y38 CPE[2]
00  // 13 x33y38 CPE[3]
00  // 14 x33y38 CPE[4]
00  // 15 x33y38 CPE[5]
00  // 16 x33y38 CPE[6]
00  // 17 x33y38 CPE[7]
00  // 18 x33y38 CPE[8]
00  // 19 x33y38 CPE[9]
00  // 20 x34y37 CPE[0]
00  // 21 x34y37 CPE[1]
00  // 22 x34y37 CPE[2]
00  // 23 x34y37 CPE[3]
00  // 24 x34y37 CPE[4]
00  // 25 x34y37 CPE[5]
00  // 26 x34y37 CPE[6]
00  // 27 x34y37 CPE[7]
00  // 28 x34y37 CPE[8]
00  // 29 x34y37 CPE[9]
00  // 30 x34y38 CPE[0]
00  // 31 x34y38 CPE[1]
00  // 32 x34y38 CPE[2]
00  // 33 x34y38 CPE[3]
00  // 34 x34y38 CPE[4]
00  // 35 x34y38 CPE[5]
00  // 36 x34y38 CPE[6]
00  // 37 x34y38 CPE[7]
00  // 38 x34y38 CPE[8]
00  // 39 x34y38 CPE[9]
00  // 40 x33y37 INMUX plane 2,1
01  // 41 x33y37 INMUX plane 4,3
00  // 42 x33y37 INMUX plane 6,5
00  // 43 x33y37 INMUX plane 8,7
00  // 44 x33y37 INMUX plane 10,9
00  // 45 x33y37 INMUX plane 12,11
00  // 46 x33y38 INMUX plane 2,1
00  // 47 x33y38 INMUX plane 4,3
03  // 48 x33y38 INMUX plane 6,5
00  // 49 x33y38 INMUX plane 8,7
00  // 50 x33y38 INMUX plane 10,9
00  // 51 x33y38 INMUX plane 12,11
00  // 52 x34y37 INMUX plane 2,1
00  // 53 x34y37 INMUX plane 4,3
00  // 54 x34y37 INMUX plane 6,5
00  // 55 x34y37 INMUX plane 8,7
01  // 56 x34y37 INMUX plane 10,9
00  // 57 x34y37 INMUX plane 12,11
00  // 58 x34y38 INMUX plane 2,1
00  // 59 x34y38 INMUX plane 4,3
00  // 60 x34y38 INMUX plane 6,5
00  // 61 x34y38 INMUX plane 8,7
00  // 62 x34y38 INMUX plane 10,9
00  // 63 x34y38 INMUX plane 12,11
00  // 64 x33y37 SB_BIG plane 1
00  // 65 x33y37 SB_BIG plane 1
00  // 66 x33y37 SB_DRIVE plane 2,1
00  // 67 x33y37 SB_BIG plane 2
00  // 68 x33y37 SB_BIG plane 2
00  // 69 x33y37 SB_BIG plane 3
00  // 70 x33y37 SB_BIG plane 3
00  // 71 x33y37 SB_DRIVE plane 4,3
00  // 72 x33y37 SB_BIG plane 4
00  // 73 x33y37 SB_BIG plane 4
00  // 74 x33y37 SB_BIG plane 5
06  // 75 x33y37 SB_BIG plane 5
00  // 76 x33y37 SB_DRIVE plane 6,5
00  // 77 x33y37 SB_BIG plane 6
00  // 78 x33y37 SB_BIG plane 6
00  // 79 x33y37 SB_BIG plane 7
00  // 80 x33y37 SB_BIG plane 7
00  // 81 x33y37 SB_DRIVE plane 8,7
00  // 82 x33y37 SB_BIG plane 8
00  // 83 x33y37 SB_BIG plane 8
31  // 84 x33y37 SB_BIG plane 9
00  // 85 x33y37 SB_BIG plane 9
00  // 86 x33y37 SB_DRIVE plane 10,9
00  // 87 x33y37 SB_BIG plane 10
00  // 88 x33y37 SB_BIG plane 10
00  // 89 x33y37 SB_BIG plane 11
00  // 90 x33y37 SB_BIG plane 11
00  // 91 x33y37 SB_DRIVE plane 12,11
00  // 92 x33y37 SB_BIG plane 12
00  // 93 x33y37 SB_BIG plane 12
00  // 94 x34y38 SB_SML plane 1
00  // 95 x34y38 SB_SML plane 2,1
00  // 96 x34y38 SB_SML plane 2
00  // 97 x34y38 SB_SML plane 3
00  // 98 x34y38 SB_SML plane 4,3
00  // 99 x34y38 SB_SML plane 4
00  // 100 x34y38 SB_SML plane 5
00  // 101 x34y38 SB_SML plane 6,5
00  // 102 x34y38 SB_SML plane 6
0B  // 103 x34y38 SB_SML plane 7
06  // 104 x34y38 SB_SML plane 8,7
00  // 105 x34y38 SB_SML plane 8
19  // 106 x34y38 SB_SML plane 9
20  // 107 x34y38 SB_SML plane 10,9
1A  // 108 x34y38 SB_SML plane 10
42 // -- CRC low byte
D9 // -- CRC high byte


// Config Latches on x35y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 51E5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
13 // y_sel: 37
E5 // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 51ED
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x35y37 CPE[0]  _a412  C_MX2b////    
00  //  1 x35y37 CPE[1]
00  //  2 x35y37 CPE[2]
00  //  3 x35y37 CPE[3]
00  //  4 x35y37 CPE[4]
00  //  5 x35y37 CPE[5]
00  //  6 x35y37 CPE[6]
00  //  7 x35y37 CPE[7]
00  //  8 x35y37 CPE[8]
00  //  9 x35y37 CPE[9]
00  // 10 x35y38 CPE[0]
00  // 11 x35y38 CPE[1]
00  // 12 x35y38 CPE[2]
00  // 13 x35y38 CPE[3]
00  // 14 x35y38 CPE[4]
00  // 15 x35y38 CPE[5]
00  // 16 x35y38 CPE[6]
00  // 17 x35y38 CPE[7]
00  // 18 x35y38 CPE[8]
00  // 19 x35y38 CPE[9]
00  // 20 x36y37 CPE[0]  _a129  C_///AND/D
00  // 21 x36y37 CPE[1]
00  // 22 x36y37 CPE[2]
00  // 23 x36y37 CPE[3]
00  // 24 x36y37 CPE[4]
00  // 25 x36y37 CPE[5]
00  // 26 x36y37 CPE[6]
00  // 27 x36y37 CPE[7]
00  // 28 x36y37 CPE[8]
00  // 29 x36y37 CPE[9]
00  // 30 x36y38 CPE[0]  _a64  C_AND/D///    
00  // 31 x36y38 CPE[1]
00  // 32 x36y38 CPE[2]
00  // 33 x36y38 CPE[3]
00  // 34 x36y38 CPE[4]
00  // 35 x36y38 CPE[5]
00  // 36 x36y38 CPE[6]
00  // 37 x36y38 CPE[7]
00  // 38 x36y38 CPE[8]
00  // 39 x36y38 CPE[9]
00  // 40 x35y37 INMUX plane 2,1
28  // 41 x35y37 INMUX plane 4,3
04  // 42 x35y37 INMUX plane 6,5
07  // 43 x35y37 INMUX plane 8,7
01  // 44 x35y37 INMUX plane 10,9
05  // 45 x35y37 INMUX plane 12,11
00  // 46 x35y38 INMUX plane 2,1
00  // 47 x35y38 INMUX plane 4,3
00  // 48 x35y38 INMUX plane 6,5
01  // 49 x35y38 INMUX plane 8,7
01  // 50 x35y38 INMUX plane 10,9
00  // 51 x35y38 INMUX plane 12,11
34  // 52 x36y37 INMUX plane 2,1
00  // 53 x36y37 INMUX plane 4,3
20  // 54 x36y37 INMUX plane 6,5
40  // 55 x36y37 INMUX plane 8,7
00  // 56 x36y37 INMUX plane 10,9
40  // 57 x36y37 INMUX plane 12,11
00  // 58 x36y38 INMUX plane 2,1
10  // 59 x36y38 INMUX plane 4,3
1D  // 60 x36y38 INMUX plane 6,5
40  // 61 x36y38 INMUX plane 8,7
00  // 62 x36y38 INMUX plane 10,9
45  // 63 x36y38 INMUX plane 12,11
41  // 64 x36y38 SB_BIG plane 1
12  // 65 x36y38 SB_BIG plane 1
00  // 66 x36y38 SB_DRIVE plane 2,1
00  // 67 x36y38 SB_BIG plane 2
00  // 68 x36y38 SB_BIG plane 2
69  // 69 x36y38 SB_BIG plane 3
12  // 70 x36y38 SB_BIG plane 3
00  // 71 x36y38 SB_DRIVE plane 4,3
48  // 72 x36y38 SB_BIG plane 4
12  // 73 x36y38 SB_BIG plane 4
48  // 74 x36y38 SB_BIG plane 5
12  // 75 x36y38 SB_BIG plane 5
00  // 76 x36y38 SB_DRIVE plane 6,5
00  // 77 x36y38 SB_BIG plane 6
00  // 78 x36y38 SB_BIG plane 6
08  // 79 x36y38 SB_BIG plane 7
12  // 80 x36y38 SB_BIG plane 7
02  // 81 x36y38 SB_DRIVE plane 8,7
41  // 82 x36y38 SB_BIG plane 8
12  // 83 x36y38 SB_BIG plane 8
21  // 84 x36y38 SB_BIG plane 9
00  // 85 x36y38 SB_BIG plane 9
00  // 86 x36y38 SB_DRIVE plane 10,9
0A  // 87 x36y38 SB_BIG plane 10
04  // 88 x36y38 SB_BIG plane 10
00  // 89 x36y38 SB_BIG plane 11
00  // 90 x36y38 SB_BIG plane 11
00  // 91 x36y38 SB_DRIVE plane 12,11
00  // 92 x36y38 SB_BIG plane 12
00  // 93 x36y38 SB_BIG plane 12
A8  // 94 x35y37 SB_SML plane 1
02  // 95 x35y37 SB_SML plane 2,1
00  // 96 x35y37 SB_SML plane 2
B9  // 97 x35y37 SB_SML plane 3
82  // 98 x35y37 SB_SML plane 4,3
2A  // 99 x35y37 SB_SML plane 4
A8  // 100 x35y37 SB_SML plane 5
02  // 101 x35y37 SB_SML plane 6,5
00  // 102 x35y37 SB_SML plane 6
A8  // 103 x35y37 SB_SML plane 7
82  // 104 x35y37 SB_SML plane 8,7
2A  // 105 x35y37 SB_SML plane 8
11  // 106 x35y37 SB_SML plane 9
FC // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x37y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 525E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
13 // y_sel: 37
3D // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5266
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x37y37 CPE[0]  _a378  C_AND////    _a492  C_////Bridge
00  //  1 x37y37 CPE[1]
00  //  2 x37y37 CPE[2]
00  //  3 x37y37 CPE[3]
00  //  4 x37y37 CPE[4]
00  //  5 x37y37 CPE[5]
00  //  6 x37y37 CPE[6]
00  //  7 x37y37 CPE[7]
00  //  8 x37y37 CPE[8]
00  //  9 x37y37 CPE[9]
00  // 10 x37y38 CPE[0]  _a19  C_AND/D///    _a2  C_///AND/
00  // 11 x37y38 CPE[1]
00  // 12 x37y38 CPE[2]
00  // 13 x37y38 CPE[3]
00  // 14 x37y38 CPE[4]
00  // 15 x37y38 CPE[5]
00  // 16 x37y38 CPE[6]
00  // 17 x37y38 CPE[7]
00  // 18 x37y38 CPE[8]
00  // 19 x37y38 CPE[9]
00  // 20 x38y37 CPE[0]
00  // 21 x38y37 CPE[1]
00  // 22 x38y37 CPE[2]
00  // 23 x38y37 CPE[3]
00  // 24 x38y37 CPE[4]
00  // 25 x38y37 CPE[5]
00  // 26 x38y37 CPE[6]
00  // 27 x38y37 CPE[7]
00  // 28 x38y37 CPE[8]
00  // 29 x38y37 CPE[9]
00  // 30 x38y38 CPE[0]  _a477  C_////Bridge
00  // 31 x38y38 CPE[1]
00  // 32 x38y38 CPE[2]
00  // 33 x38y38 CPE[3]
00  // 34 x38y38 CPE[4]
00  // 35 x38y38 CPE[5]
00  // 36 x38y38 CPE[6]
00  // 37 x38y38 CPE[7]
00  // 38 x38y38 CPE[8]
00  // 39 x38y38 CPE[9]
00  // 40 x37y37 INMUX plane 2,1
19  // 41 x37y37 INMUX plane 4,3
05  // 42 x37y37 INMUX plane 6,5
28  // 43 x37y37 INMUX plane 8,7
01  // 44 x37y37 INMUX plane 10,9
00  // 45 x37y37 INMUX plane 12,11
04  // 46 x37y38 INMUX plane 2,1
38  // 47 x37y38 INMUX plane 4,3
2A  // 48 x37y38 INMUX plane 6,5
0E  // 49 x37y38 INMUX plane 8,7
08  // 50 x37y38 INMUX plane 10,9
08  // 51 x37y38 INMUX plane 12,11
18  // 52 x38y37 INMUX plane 2,1
00  // 53 x38y37 INMUX plane 4,3
85  // 54 x38y37 INMUX plane 6,5
40  // 55 x38y37 INMUX plane 8,7
89  // 56 x38y37 INMUX plane 10,9
80  // 57 x38y37 INMUX plane 12,11
39  // 58 x38y38 INMUX plane 2,1
03  // 59 x38y38 INMUX plane 4,3
83  // 60 x38y38 INMUX plane 6,5
40  // 61 x38y38 INMUX plane 8,7
81  // 62 x38y38 INMUX plane 10,9
80  // 63 x38y38 INMUX plane 12,11
94  // 64 x37y37 SB_BIG plane 1
14  // 65 x37y37 SB_BIG plane 1
00  // 66 x37y37 SB_DRIVE plane 2,1
54  // 67 x37y37 SB_BIG plane 2
14  // 68 x37y37 SB_BIG plane 2
00  // 69 x37y37 SB_BIG plane 3
00  // 70 x37y37 SB_BIG plane 3
00  // 71 x37y37 SB_DRIVE plane 4,3
48  // 72 x37y37 SB_BIG plane 4
12  // 73 x37y37 SB_BIG plane 4
48  // 74 x37y37 SB_BIG plane 5
10  // 75 x37y37 SB_BIG plane 5
00  // 76 x37y37 SB_DRIVE plane 6,5
48  // 77 x37y37 SB_BIG plane 6
12  // 78 x37y37 SB_BIG plane 6
00  // 79 x37y37 SB_BIG plane 7
00  // 80 x37y37 SB_BIG plane 7
00  // 81 x37y37 SB_DRIVE plane 8,7
48  // 82 x37y37 SB_BIG plane 8
12  // 83 x37y37 SB_BIG plane 8
28  // 84 x37y37 SB_BIG plane 9
10  // 85 x37y37 SB_BIG plane 9
00  // 86 x37y37 SB_DRIVE plane 10,9
01  // 87 x37y37 SB_BIG plane 10
00  // 88 x37y37 SB_BIG plane 10
00  // 89 x37y37 SB_BIG plane 11
00  // 90 x37y37 SB_BIG plane 11
00  // 91 x37y37 SB_DRIVE plane 12,11
80  // 92 x37y37 SB_BIG plane 12
20  // 93 x37y37 SB_BIG plane 12
DA  // 94 x38y38 SB_SML plane 1
25  // 95 x38y38 SB_SML plane 2,1
44  // 96 x38y38 SB_SML plane 2
00  // 97 x38y38 SB_SML plane 3
30  // 98 x38y38 SB_SML plane 4,3
69  // 99 x38y38 SB_SML plane 4
28  // 100 x38y38 SB_SML plane 5
81  // 101 x38y38 SB_SML plane 6,5
2A  // 102 x38y38 SB_SML plane 6
00  // 103 x38y38 SB_SML plane 7
80  // 104 x38y38 SB_SML plane 8,7
2A  // 105 x38y38 SB_SML plane 8
7A // -- CRC low byte
21 // -- CRC high byte


// Config Latches on x39y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 52D6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
13 // y_sel: 37
35 // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 52DE
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x39y37 CPE[0]  _a375  C_MX2b////    _a478  C_////Bridge
00  //  1 x39y37 CPE[1]
00  //  2 x39y37 CPE[2]
00  //  3 x39y37 CPE[3]
00  //  4 x39y37 CPE[4]
00  //  5 x39y37 CPE[5]
00  //  6 x39y37 CPE[6]
00  //  7 x39y37 CPE[7]
00  //  8 x39y37 CPE[8]
00  //  9 x39y37 CPE[9]
00  // 10 x39y38 CPE[0]
00  // 11 x39y38 CPE[1]
00  // 12 x39y38 CPE[2]
00  // 13 x39y38 CPE[3]
00  // 14 x39y38 CPE[4]
00  // 15 x39y38 CPE[5]
00  // 16 x39y38 CPE[6]
00  // 17 x39y38 CPE[7]
00  // 18 x39y38 CPE[8]
00  // 19 x39y38 CPE[9]
00  // 20 x40y37 CPE[0]  _a367  C_MX2b////    
00  // 21 x40y37 CPE[1]
00  // 22 x40y37 CPE[2]
00  // 23 x40y37 CPE[3]
00  // 24 x40y37 CPE[4]
00  // 25 x40y37 CPE[5]
00  // 26 x40y37 CPE[6]
00  // 27 x40y37 CPE[7]
00  // 28 x40y37 CPE[8]
00  // 29 x40y37 CPE[9]
00  // 30 x40y38 CPE[0]  _a402  C_MX2b////    
00  // 31 x40y38 CPE[1]
00  // 32 x40y38 CPE[2]
00  // 33 x40y38 CPE[3]
00  // 34 x40y38 CPE[4]
00  // 35 x40y38 CPE[5]
00  // 36 x40y38 CPE[6]
00  // 37 x40y38 CPE[7]
00  // 38 x40y38 CPE[8]
00  // 39 x40y38 CPE[9]
20  // 40 x39y37 INMUX plane 2,1
20  // 41 x39y37 INMUX plane 4,3
28  // 42 x39y37 INMUX plane 6,5
38  // 43 x39y37 INMUX plane 8,7
0A  // 44 x39y37 INMUX plane 10,9
28  // 45 x39y37 INMUX plane 12,11
08  // 46 x39y38 INMUX plane 2,1
00  // 47 x39y38 INMUX plane 4,3
03  // 48 x39y38 INMUX plane 6,5
00  // 49 x39y38 INMUX plane 8,7
10  // 50 x39y38 INMUX plane 10,9
00  // 51 x39y38 INMUX plane 12,11
00  // 52 x40y37 INMUX plane 2,1
28  // 53 x40y37 INMUX plane 4,3
42  // 54 x40y37 INMUX plane 6,5
44  // 55 x40y37 INMUX plane 8,7
49  // 56 x40y37 INMUX plane 10,9
68  // 57 x40y37 INMUX plane 12,11
18  // 58 x40y38 INMUX plane 2,1
2B  // 59 x40y38 INMUX plane 4,3
58  // 60 x40y38 INMUX plane 6,5
76  // 61 x40y38 INMUX plane 8,7
40  // 62 x40y38 INMUX plane 10,9
68  // 63 x40y38 INMUX plane 12,11
59  // 64 x40y38 SB_BIG plane 1
12  // 65 x40y38 SB_BIG plane 1
00  // 66 x40y38 SB_DRIVE plane 2,1
11  // 67 x40y38 SB_BIG plane 2
00  // 68 x40y38 SB_BIG plane 2
08  // 69 x40y38 SB_BIG plane 3
12  // 70 x40y38 SB_BIG plane 3
00  // 71 x40y38 SB_DRIVE plane 4,3
48  // 72 x40y38 SB_BIG plane 4
12  // 73 x40y38 SB_BIG plane 4
48  // 74 x40y38 SB_BIG plane 5
10  // 75 x40y38 SB_BIG plane 5
00  // 76 x40y38 SB_DRIVE plane 6,5
00  // 77 x40y38 SB_BIG plane 6
00  // 78 x40y38 SB_BIG plane 6
48  // 79 x40y38 SB_BIG plane 7
12  // 80 x40y38 SB_BIG plane 7
00  // 81 x40y38 SB_DRIVE plane 8,7
11  // 82 x40y38 SB_BIG plane 8
28  // 83 x40y38 SB_BIG plane 8
00  // 84 x40y38 SB_BIG plane 9
00  // 85 x40y38 SB_BIG plane 9
00  // 86 x40y38 SB_DRIVE plane 10,9
00  // 87 x40y38 SB_BIG plane 10
04  // 88 x40y38 SB_BIG plane 10
00  // 89 x40y38 SB_BIG plane 11
00  // 90 x40y38 SB_BIG plane 11
00  // 91 x40y38 SB_DRIVE plane 12,11
00  // 92 x40y38 SB_BIG plane 12
00  // 93 x40y38 SB_BIG plane 12
A8  // 94 x39y37 SB_SML plane 1
02  // 95 x39y37 SB_SML plane 2,1
00  // 96 x39y37 SB_SML plane 2
A8  // 97 x39y37 SB_SML plane 3
82  // 98 x39y37 SB_SML plane 4,3
2A  // 99 x39y37 SB_SML plane 4
88  // 100 x39y37 SB_SML plane 5
06  // 101 x39y37 SB_SML plane 6,5
00  // 102 x39y37 SB_SML plane 6
A8  // 103 x39y37 SB_SML plane 7
82  // 104 x39y37 SB_SML plane 8,7
2A  // 105 x39y37 SB_SML plane 8
52  // 106 x39y37 SB_SML plane 9
10  // 107 x39y37 SB_SML plane 10,9
01  // 108 x39y37 SB_SML plane 10
5C // -- CRC low byte
26 // -- CRC high byte


// Config Latches on x41y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5351     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
13 // y_sel: 37
ED // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5359
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y37 CPE[0]  _a61  C_MX4b/D///    
00  //  1 x41y37 CPE[1]
00  //  2 x41y37 CPE[2]
00  //  3 x41y37 CPE[3]
00  //  4 x41y37 CPE[4]
00  //  5 x41y37 CPE[5]
00  //  6 x41y37 CPE[6]
00  //  7 x41y37 CPE[7]
00  //  8 x41y37 CPE[8]
00  //  9 x41y37 CPE[9]
00  // 10 x41y38 CPE[0]  _a501  C_////Bridge
00  // 11 x41y38 CPE[1]
00  // 12 x41y38 CPE[2]
00  // 13 x41y38 CPE[3]
00  // 14 x41y38 CPE[4]
00  // 15 x41y38 CPE[5]
00  // 16 x41y38 CPE[6]
00  // 17 x41y38 CPE[7]
00  // 18 x41y38 CPE[8]
00  // 19 x41y38 CPE[9]
00  // 20 x42y37 CPE[0]  _a365  C_MX2b////    
00  // 21 x42y37 CPE[1]
00  // 22 x42y37 CPE[2]
00  // 23 x42y37 CPE[3]
00  // 24 x42y37 CPE[4]
00  // 25 x42y37 CPE[5]
00  // 26 x42y37 CPE[6]
00  // 27 x42y37 CPE[7]
00  // 28 x42y37 CPE[8]
00  // 29 x42y37 CPE[9]
00  // 30 x42y38 CPE[0]  _a360  C_MX2b////    
00  // 31 x42y38 CPE[1]
00  // 32 x42y38 CPE[2]
00  // 33 x42y38 CPE[3]
00  // 34 x42y38 CPE[4]
00  // 35 x42y38 CPE[5]
00  // 36 x42y38 CPE[6]
00  // 37 x42y38 CPE[7]
00  // 38 x42y38 CPE[8]
00  // 39 x42y38 CPE[9]
28  // 40 x41y37 INMUX plane 2,1
2C  // 41 x41y37 INMUX plane 4,3
3D  // 42 x41y37 INMUX plane 6,5
00  // 43 x41y37 INMUX plane 8,7
00  // 44 x41y37 INMUX plane 10,9
00  // 45 x41y37 INMUX plane 12,11
08  // 46 x41y38 INMUX plane 2,1
28  // 47 x41y38 INMUX plane 4,3
00  // 48 x41y38 INMUX plane 6,5
10  // 49 x41y38 INMUX plane 8,7
00  // 50 x41y38 INMUX plane 10,9
18  // 51 x41y38 INMUX plane 12,11
02  // 52 x42y37 INMUX plane 2,1
18  // 53 x42y37 INMUX plane 4,3
06  // 54 x42y37 INMUX plane 6,5
47  // 55 x42y37 INMUX plane 8,7
80  // 56 x42y37 INMUX plane 10,9
44  // 57 x42y37 INMUX plane 12,11
02  // 58 x42y38 INMUX plane 2,1
18  // 59 x42y38 INMUX plane 4,3
3D  // 60 x42y38 INMUX plane 6,5
58  // 61 x42y38 INMUX plane 8,7
10  // 62 x42y38 INMUX plane 10,9
40  // 63 x42y38 INMUX plane 12,11
48  // 64 x41y37 SB_BIG plane 1
12  // 65 x41y37 SB_BIG plane 1
00  // 66 x41y37 SB_DRIVE plane 2,1
48  // 67 x41y37 SB_BIG plane 2
12  // 68 x41y37 SB_BIG plane 2
48  // 69 x41y37 SB_BIG plane 3
12  // 70 x41y37 SB_BIG plane 3
00  // 71 x41y37 SB_DRIVE plane 4,3
48  // 72 x41y37 SB_BIG plane 4
12  // 73 x41y37 SB_BIG plane 4
48  // 74 x41y37 SB_BIG plane 5
16  // 75 x41y37 SB_BIG plane 5
00  // 76 x41y37 SB_DRIVE plane 6,5
48  // 77 x41y37 SB_BIG plane 6
12  // 78 x41y37 SB_BIG plane 6
48  // 79 x41y37 SB_BIG plane 7
32  // 80 x41y37 SB_BIG plane 7
00  // 81 x41y37 SB_DRIVE plane 8,7
48  // 82 x41y37 SB_BIG plane 8
12  // 83 x41y37 SB_BIG plane 8
48  // 84 x41y37 SB_BIG plane 9
12  // 85 x41y37 SB_BIG plane 9
00  // 86 x41y37 SB_DRIVE plane 10,9
48  // 87 x41y37 SB_BIG plane 10
12  // 88 x41y37 SB_BIG plane 10
80  // 89 x41y37 SB_BIG plane 11
34  // 90 x41y37 SB_BIG plane 11
00  // 91 x41y37 SB_DRIVE plane 12,11
48  // 92 x41y37 SB_BIG plane 12
12  // 93 x41y37 SB_BIG plane 12
28  // 94 x42y38 SB_SML plane 1
82  // 95 x42y38 SB_SML plane 2,1
2A  // 96 x42y38 SB_SML plane 2
A8  // 97 x42y38 SB_SML plane 3
82  // 98 x42y38 SB_SML plane 4,3
6A  // 99 x42y38 SB_SML plane 4
A8  // 100 x42y38 SB_SML plane 5
82  // 101 x42y38 SB_SML plane 6,5
2A  // 102 x42y38 SB_SML plane 6
A8  // 103 x42y38 SB_SML plane 7
12  // 104 x42y38 SB_SML plane 8,7
32  // 105 x42y38 SB_SML plane 8
C8  // 106 x42y38 SB_SML plane 9
82  // 107 x42y38 SB_SML plane 10,9
22  // 108 x42y38 SB_SML plane 10
36  // 109 x42y38 SB_SML plane 11
81  // 110 x42y38 SB_SML plane 12,11
2A  // 111 x42y38 SB_SML plane 12
C4 // -- CRC low byte
A9 // -- CRC high byte


// Config Latches on x43y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 53CF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
13 // y_sel: 37
85 // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 53D7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y37 CPE[0]  _a358  C_MX2b////    
00  //  1 x43y37 CPE[1]
00  //  2 x43y37 CPE[2]
00  //  3 x43y37 CPE[3]
00  //  4 x43y37 CPE[4]
00  //  5 x43y37 CPE[5]
00  //  6 x43y37 CPE[6]
00  //  7 x43y37 CPE[7]
00  //  8 x43y37 CPE[8]
00  //  9 x43y37 CPE[9]
00  // 10 x43y38 CPE[0]
00  // 11 x43y38 CPE[1]
00  // 12 x43y38 CPE[2]
00  // 13 x43y38 CPE[3]
00  // 14 x43y38 CPE[4]
00  // 15 x43y38 CPE[5]
00  // 16 x43y38 CPE[6]
00  // 17 x43y38 CPE[7]
00  // 18 x43y38 CPE[8]
00  // 19 x43y38 CPE[9]
00  // 20 x44y37 CPE[0]  _a361  C_MX2b////    
00  // 21 x44y37 CPE[1]
00  // 22 x44y37 CPE[2]
00  // 23 x44y37 CPE[3]
00  // 24 x44y37 CPE[4]
00  // 25 x44y37 CPE[5]
00  // 26 x44y37 CPE[6]
00  // 27 x44y37 CPE[7]
00  // 28 x44y37 CPE[8]
00  // 29 x44y37 CPE[9]
00  // 30 x44y38 CPE[0]
00  // 31 x44y38 CPE[1]
00  // 32 x44y38 CPE[2]
00  // 33 x44y38 CPE[3]
00  // 34 x44y38 CPE[4]
00  // 35 x44y38 CPE[5]
00  // 36 x44y38 CPE[6]
00  // 37 x44y38 CPE[7]
00  // 38 x44y38 CPE[8]
00  // 39 x44y38 CPE[9]
00  // 40 x43y37 INMUX plane 2,1
20  // 41 x43y37 INMUX plane 4,3
05  // 42 x43y37 INMUX plane 6,5
04  // 43 x43y37 INMUX plane 8,7
00  // 44 x43y37 INMUX plane 10,9
01  // 45 x43y37 INMUX plane 12,11
00  // 46 x43y38 INMUX plane 2,1
20  // 47 x43y38 INMUX plane 4,3
00  // 48 x43y38 INMUX plane 6,5
08  // 49 x43y38 INMUX plane 8,7
00  // 50 x43y38 INMUX plane 10,9
00  // 51 x43y38 INMUX plane 12,11
00  // 52 x44y37 INMUX plane 2,1
18  // 53 x44y37 INMUX plane 4,3
28  // 54 x44y37 INMUX plane 6,5
68  // 55 x44y37 INMUX plane 8,7
00  // 56 x44y37 INMUX plane 10,9
40  // 57 x44y37 INMUX plane 12,11
00  // 58 x44y38 INMUX plane 2,1
00  // 59 x44y38 INMUX plane 4,3
03  // 60 x44y38 INMUX plane 6,5
48  // 61 x44y38 INMUX plane 8,7
00  // 62 x44y38 INMUX plane 10,9
40  // 63 x44y38 INMUX plane 12,11
93  // 64 x44y38 SB_BIG plane 1
22  // 65 x44y38 SB_BIG plane 1
00  // 66 x44y38 SB_DRIVE plane 2,1
00  // 67 x44y38 SB_BIG plane 2
00  // 68 x44y38 SB_BIG plane 2
08  // 69 x44y38 SB_BIG plane 3
12  // 70 x44y38 SB_BIG plane 3
00  // 71 x44y38 SB_DRIVE plane 4,3
00  // 72 x44y38 SB_BIG plane 4
30  // 73 x44y38 SB_BIG plane 4
48  // 74 x44y38 SB_BIG plane 5
12  // 75 x44y38 SB_BIG plane 5
00  // 76 x44y38 SB_DRIVE plane 6,5
00  // 77 x44y38 SB_BIG plane 6
00  // 78 x44y38 SB_BIG plane 6
48  // 79 x44y38 SB_BIG plane 7
12  // 80 x44y38 SB_BIG plane 7
00  // 81 x44y38 SB_DRIVE plane 8,7
03  // 82 x44y38 SB_BIG plane 8
22  // 83 x44y38 SB_BIG plane 8
00  // 84 x44y38 SB_BIG plane 9
00  // 85 x44y38 SB_BIG plane 9
00  // 86 x44y38 SB_DRIVE plane 10,9
00  // 87 x44y38 SB_BIG plane 10
04  // 88 x44y38 SB_BIG plane 10
00  // 89 x44y38 SB_BIG plane 11
00  // 90 x44y38 SB_BIG plane 11
00  // 91 x44y38 SB_DRIVE plane 12,11
00  // 92 x44y38 SB_BIG plane 12
00  // 93 x44y38 SB_BIG plane 12
28  // 94 x43y37 SB_SML plane 1
03  // 95 x43y37 SB_SML plane 2,1
00  // 96 x43y37 SB_SML plane 2
A8  // 97 x43y37 SB_SML plane 3
02  // 98 x43y37 SB_SML plane 4,3
60  // 99 x43y37 SB_SML plane 4
88  // 100 x43y37 SB_SML plane 5
02  // 101 x43y37 SB_SML plane 6,5
00  // 102 x43y37 SB_SML plane 6
A8  // 103 x43y37 SB_SML plane 7
02  // 104 x43y37 SB_SML plane 8,7
00  // 105 x43y37 SB_SML plane 8
00  // 106 x43y37 SB_SML plane 9
00  // 107 x43y37 SB_SML plane 10,9
00  // 108 x43y37 SB_SML plane 10
00  // 109 x43y37 SB_SML plane 11
00  // 110 x43y37 SB_SML plane 12,11
60  // 111 x43y37 SB_SML plane 12
A1 // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x45y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 544D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
13 // y_sel: 37
5D // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5455
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x45y37 CPE[0]  net1 = net2: _a192  C_ADDF2///ADDF2/
00  //  1 x45y37 CPE[1]
00  //  2 x45y37 CPE[2]
00  //  3 x45y37 CPE[3]
00  //  4 x45y37 CPE[4]
00  //  5 x45y37 CPE[5]
00  //  6 x45y37 CPE[6]
00  //  7 x45y37 CPE[7]
00  //  8 x45y37 CPE[8]
00  //  9 x45y37 CPE[9]
00  // 10 x45y38 CPE[0]  net1 = net2: _a194  C_ADDF2///ADDF2/
00  // 11 x45y38 CPE[1]
00  // 12 x45y38 CPE[2]
00  // 13 x45y38 CPE[3]
00  // 14 x45y38 CPE[4]
00  // 15 x45y38 CPE[5]
00  // 16 x45y38 CPE[6]
00  // 17 x45y38 CPE[7]
00  // 18 x45y38 CPE[8]
00  // 19 x45y38 CPE[9]
00  // 20 x46y37 CPE[0]
00  // 21 x46y37 CPE[1]
00  // 22 x46y37 CPE[2]
00  // 23 x46y37 CPE[3]
00  // 24 x46y37 CPE[4]
00  // 25 x46y37 CPE[5]
00  // 26 x46y37 CPE[6]
00  // 27 x46y37 CPE[7]
00  // 28 x46y37 CPE[8]
00  // 29 x46y37 CPE[9]
00  // 30 x46y38 CPE[0]
00  // 31 x46y38 CPE[1]
00  // 32 x46y38 CPE[2]
00  // 33 x46y38 CPE[3]
00  // 34 x46y38 CPE[4]
00  // 35 x46y38 CPE[5]
00  // 36 x46y38 CPE[6]
00  // 37 x46y38 CPE[7]
00  // 38 x46y38 CPE[8]
00  // 39 x46y38 CPE[9]
00  // 40 x45y37 INMUX plane 2,1
20  // 41 x45y37 INMUX plane 4,3
10  // 42 x45y37 INMUX plane 6,5
38  // 43 x45y37 INMUX plane 8,7
00  // 44 x45y37 INMUX plane 10,9
20  // 45 x45y37 INMUX plane 12,11
00  // 46 x45y38 INMUX plane 2,1
38  // 47 x45y38 INMUX plane 4,3
10  // 48 x45y38 INMUX plane 6,5
18  // 49 x45y38 INMUX plane 8,7
00  // 50 x45y38 INMUX plane 10,9
28  // 51 x45y38 INMUX plane 12,11
00  // 52 x46y37 INMUX plane 2,1
00  // 53 x46y37 INMUX plane 4,3
80  // 54 x46y37 INMUX plane 6,5
80  // 55 x46y37 INMUX plane 8,7
80  // 56 x46y37 INMUX plane 10,9
80  // 57 x46y37 INMUX plane 12,11
00  // 58 x46y38 INMUX plane 2,1
00  // 59 x46y38 INMUX plane 4,3
80  // 60 x46y38 INMUX plane 6,5
40  // 61 x46y38 INMUX plane 8,7
80  // 62 x46y38 INMUX plane 10,9
80  // 63 x46y38 INMUX plane 12,11
48  // 64 x45y37 SB_BIG plane 1
10  // 65 x45y37 SB_BIG plane 1
00  // 66 x45y37 SB_DRIVE plane 2,1
48  // 67 x45y37 SB_BIG plane 2
12  // 68 x45y37 SB_BIG plane 2
00  // 69 x45y37 SB_BIG plane 3
00  // 70 x45y37 SB_BIG plane 3
00  // 71 x45y37 SB_DRIVE plane 4,3
00  // 72 x45y37 SB_BIG plane 4
00  // 73 x45y37 SB_BIG plane 4
48  // 74 x45y37 SB_BIG plane 5
10  // 75 x45y37 SB_BIG plane 5
00  // 76 x45y37 SB_DRIVE plane 6,5
48  // 77 x45y37 SB_BIG plane 6
12  // 78 x45y37 SB_BIG plane 6
00  // 79 x45y37 SB_BIG plane 7
00  // 80 x45y37 SB_BIG plane 7
00  // 81 x45y37 SB_DRIVE plane 8,7
00  // 82 x45y37 SB_BIG plane 8
00  // 83 x45y37 SB_BIG plane 8
00  // 84 x45y37 SB_BIG plane 9
00  // 85 x45y37 SB_BIG plane 9
00  // 86 x45y37 SB_DRIVE plane 10,9
00  // 87 x45y37 SB_BIG plane 10
00  // 88 x45y37 SB_BIG plane 10
00  // 89 x45y37 SB_BIG plane 11
00  // 90 x45y37 SB_BIG plane 11
00  // 91 x45y37 SB_DRIVE plane 12,11
00  // 92 x45y37 SB_BIG plane 12
00  // 93 x45y37 SB_BIG plane 12
A8  // 94 x46y38 SB_SML plane 1
82  // 95 x46y38 SB_SML plane 2,1
2A  // 96 x46y38 SB_SML plane 2
00  // 97 x46y38 SB_SML plane 3
00  // 98 x46y38 SB_SML plane 4,3
00  // 99 x46y38 SB_SML plane 4
A8  // 100 x46y38 SB_SML plane 5
82  // 101 x46y38 SB_SML plane 6,5
22  // 102 x46y38 SB_SML plane 6
00  // 103 x46y38 SB_SML plane 7
80  // 104 x46y38 SB_SML plane 8,7
03  // 105 x46y38 SB_SML plane 8
3A // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x47y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 54C5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
13 // y_sel: 37
95 // -- CRC low byte
85 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 54CD
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x47y37 CPE[0]
00  //  1 x47y37 CPE[1]
00  //  2 x47y37 CPE[2]
00  //  3 x47y37 CPE[3]
00  //  4 x47y37 CPE[4]
00  //  5 x47y37 CPE[5]
00  //  6 x47y37 CPE[6]
00  //  7 x47y37 CPE[7]
00  //  8 x47y37 CPE[8]
00  //  9 x47y37 CPE[9]
00  // 10 x47y38 CPE[0]  _a493  C_////Bridge
00  // 11 x47y38 CPE[1]
00  // 12 x47y38 CPE[2]
00  // 13 x47y38 CPE[3]
00  // 14 x47y38 CPE[4]
00  // 15 x47y38 CPE[5]
00  // 16 x47y38 CPE[6]
00  // 17 x47y38 CPE[7]
00  // 18 x47y38 CPE[8]
00  // 19 x47y38 CPE[9]
00  // 20 x48y37 CPE[0]
00  // 21 x48y37 CPE[1]
00  // 22 x48y37 CPE[2]
00  // 23 x48y37 CPE[3]
00  // 24 x48y37 CPE[4]
00  // 25 x48y37 CPE[5]
00  // 26 x48y37 CPE[6]
00  // 27 x48y37 CPE[7]
00  // 28 x48y37 CPE[8]
00  // 29 x48y37 CPE[9]
00  // 30 x48y38 CPE[0]
00  // 31 x48y38 CPE[1]
00  // 32 x48y38 CPE[2]
00  // 33 x48y38 CPE[3]
00  // 34 x48y38 CPE[4]
00  // 35 x48y38 CPE[5]
00  // 36 x48y38 CPE[6]
00  // 37 x48y38 CPE[7]
00  // 38 x48y38 CPE[8]
00  // 39 x48y38 CPE[9]
00  // 40 x47y37 INMUX plane 2,1
00  // 41 x47y37 INMUX plane 4,3
00  // 42 x47y37 INMUX plane 6,5
00  // 43 x47y37 INMUX plane 8,7
00  // 44 x47y37 INMUX plane 10,9
00  // 45 x47y37 INMUX plane 12,11
00  // 46 x47y38 INMUX plane 2,1
28  // 47 x47y38 INMUX plane 4,3
00  // 48 x47y38 INMUX plane 6,5
08  // 49 x47y38 INMUX plane 8,7
00  // 50 x47y38 INMUX plane 10,9
00  // 51 x47y38 INMUX plane 12,11
00  // 52 x48y37 INMUX plane 2,1
00  // 53 x48y37 INMUX plane 4,3
00  // 54 x48y37 INMUX plane 6,5
00  // 55 x48y37 INMUX plane 8,7
00  // 56 x48y37 INMUX plane 10,9
00  // 57 x48y37 INMUX plane 12,11
00  // 58 x48y38 INMUX plane 2,1
00  // 59 x48y38 INMUX plane 4,3
00  // 60 x48y38 INMUX plane 6,5
08  // 61 x48y38 INMUX plane 8,7
00  // 62 x48y38 INMUX plane 10,9
00  // 63 x48y38 INMUX plane 12,11
00  // 64 x48y38 SB_BIG plane 1
00  // 65 x48y38 SB_BIG plane 1
00  // 66 x48y38 SB_DRIVE plane 2,1
48  // 67 x48y38 SB_BIG plane 2
12  // 68 x48y38 SB_BIG plane 2
00  // 69 x48y38 SB_BIG plane 3
00  // 70 x48y38 SB_BIG plane 3
00  // 71 x48y38 SB_DRIVE plane 4,3
00  // 72 x48y38 SB_BIG plane 4
00  // 73 x48y38 SB_BIG plane 4
00  // 74 x48y38 SB_BIG plane 5
00  // 75 x48y38 SB_BIG plane 5
00  // 76 x48y38 SB_DRIVE plane 6,5
48  // 77 x48y38 SB_BIG plane 6
12  // 78 x48y38 SB_BIG plane 6
00  // 79 x48y38 SB_BIG plane 7
00  // 80 x48y38 SB_BIG plane 7
00  // 81 x48y38 SB_DRIVE plane 8,7
00  // 82 x48y38 SB_BIG plane 8
00  // 83 x48y38 SB_BIG plane 8
00  // 84 x48y38 SB_BIG plane 9
00  // 85 x48y38 SB_BIG plane 9
00  // 86 x48y38 SB_DRIVE plane 10,9
00  // 87 x48y38 SB_BIG plane 10
00  // 88 x48y38 SB_BIG plane 10
00  // 89 x48y38 SB_BIG plane 11
00  // 90 x48y38 SB_BIG plane 11
00  // 91 x48y38 SB_DRIVE plane 12,11
00  // 92 x48y38 SB_BIG plane 12
00  // 93 x48y38 SB_BIG plane 12
00  // 94 x47y37 SB_SML plane 1
80  // 95 x47y37 SB_SML plane 2,1
2A  // 96 x47y37 SB_SML plane 2
00  // 97 x47y37 SB_SML plane 3
00  // 98 x47y37 SB_SML plane 4,3
00  // 99 x47y37 SB_SML plane 4
00  // 100 x47y37 SB_SML plane 5
80  // 101 x47y37 SB_SML plane 6,5
22  // 102 x47y37 SB_SML plane 6
73 // -- CRC low byte
BB // -- CRC high byte


// Config Latches on x161y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 553A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
13 // y_sel: 37
EB // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5542
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y37
00  // 14 right_edge_EN1 at x163y37
00  // 15 right_edge_EN2 at x163y37
00  // 16 right_edge_EN0 at x163y38
00  // 17 right_edge_EN1 at x163y38
00  // 18 right_edge_EN2 at x163y38
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y37 SB_BIG plane 1
12  // 65 x161y37 SB_BIG plane 1
00  // 66 x161y37 SB_DRIVE plane 2,1
48  // 67 x161y37 SB_BIG plane 2
12  // 68 x161y37 SB_BIG plane 2
48  // 69 x161y37 SB_BIG plane 3
12  // 70 x161y37 SB_BIG plane 3
00  // 71 x161y37 SB_DRIVE plane 4,3
48  // 72 x161y37 SB_BIG plane 4
12  // 73 x161y37 SB_BIG plane 4
48  // 74 x161y37 SB_BIG plane 5
12  // 75 x161y37 SB_BIG plane 5
00  // 76 x161y37 SB_DRIVE plane 6,5
48  // 77 x161y37 SB_BIG plane 6
12  // 78 x161y37 SB_BIG plane 6
48  // 79 x161y37 SB_BIG plane 7
12  // 80 x161y37 SB_BIG plane 7
00  // 81 x161y37 SB_DRIVE plane 8,7
48  // 82 x161y37 SB_BIG plane 8
12  // 83 x161y37 SB_BIG plane 8
48  // 84 x161y37 SB_BIG plane 9
12  // 85 x161y37 SB_BIG plane 9
00  // 86 x161y37 SB_DRIVE plane 10,9
48  // 87 x161y37 SB_BIG plane 10
12  // 88 x161y37 SB_BIG plane 10
48  // 89 x161y37 SB_BIG plane 11
12  // 90 x161y37 SB_BIG plane 11
00  // 91 x161y37 SB_DRIVE plane 12,11
48  // 92 x161y37 SB_BIG plane 12
12  // 93 x161y37 SB_BIG plane 12
A8  // 94 x162y38 SB_SML plane 1
82  // 95 x162y38 SB_SML plane 2,1
2A  // 96 x162y38 SB_SML plane 2
A8  // 97 x162y38 SB_SML plane 3
82  // 98 x162y38 SB_SML plane 4,3
2A  // 99 x162y38 SB_SML plane 4
A8  // 100 x162y38 SB_SML plane 5
82  // 101 x162y38 SB_SML plane 6,5
2A  // 102 x162y38 SB_SML plane 6
A8  // 103 x162y38 SB_SML plane 7
82  // 104 x162y38 SB_SML plane 8,7
2A  // 105 x162y38 SB_SML plane 8
A8  // 106 x162y38 SB_SML plane 9
82  // 107 x162y38 SB_SML plane 10,9
2A  // 108 x162y38 SB_SML plane 10
A8  // 109 x162y38 SB_SML plane 11
82  // 110 x162y38 SB_SML plane 12,11
2A  // 111 x162y38 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 55B8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
14 // y_sel: 39
7B // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 55C0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y39
00  // 14 left_edge_EN1 at x-2y39
00  // 15 left_edge_EN2 at x-2y39
00  // 16 left_edge_EN0 at x-2y40
00  // 17 left_edge_EN1 at x-2y40
00  // 18 left_edge_EN2 at x-2y40
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y39 SB_BIG plane 1
12  // 65 x-1y39 SB_BIG plane 1
00  // 66 x-1y39 SB_DRIVE plane 2,1
48  // 67 x-1y39 SB_BIG plane 2
12  // 68 x-1y39 SB_BIG plane 2
48  // 69 x-1y39 SB_BIG plane 3
12  // 70 x-1y39 SB_BIG plane 3
00  // 71 x-1y39 SB_DRIVE plane 4,3
48  // 72 x-1y39 SB_BIG plane 4
12  // 73 x-1y39 SB_BIG plane 4
48  // 74 x-1y39 SB_BIG plane 5
12  // 75 x-1y39 SB_BIG plane 5
00  // 76 x-1y39 SB_DRIVE plane 6,5
48  // 77 x-1y39 SB_BIG plane 6
12  // 78 x-1y39 SB_BIG plane 6
48  // 79 x-1y39 SB_BIG plane 7
12  // 80 x-1y39 SB_BIG plane 7
00  // 81 x-1y39 SB_DRIVE plane 8,7
48  // 82 x-1y39 SB_BIG plane 8
12  // 83 x-1y39 SB_BIG plane 8
48  // 84 x-1y39 SB_BIG plane 9
12  // 85 x-1y39 SB_BIG plane 9
00  // 86 x-1y39 SB_DRIVE plane 10,9
48  // 87 x-1y39 SB_BIG plane 10
12  // 88 x-1y39 SB_BIG plane 10
48  // 89 x-1y39 SB_BIG plane 11
12  // 90 x-1y39 SB_BIG plane 11
00  // 91 x-1y39 SB_DRIVE plane 12,11
48  // 92 x-1y39 SB_BIG plane 12
12  // 93 x-1y39 SB_BIG plane 12
A8  // 94 x0y40 SB_SML plane 1
82  // 95 x0y40 SB_SML plane 2,1
2A  // 96 x0y40 SB_SML plane 2
A8  // 97 x0y40 SB_SML plane 3
82  // 98 x0y40 SB_SML plane 4,3
2A  // 99 x0y40 SB_SML plane 4
A8  // 100 x0y40 SB_SML plane 5
82  // 101 x0y40 SB_SML plane 6,5
2A  // 102 x0y40 SB_SML plane 6
A8  // 103 x0y40 SB_SML plane 7
82  // 104 x0y40 SB_SML plane 8,7
2A  // 105 x0y40 SB_SML plane 8
A8  // 106 x0y40 SB_SML plane 9
82  // 107 x0y40 SB_SML plane 10,9
2A  // 108 x0y40 SB_SML plane 10
A8  // 109 x0y40 SB_SML plane 11
82  // 110 x0y40 SB_SML plane 12,11
2A  // 111 x0y40 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5636     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
14 // y_sel: 39
DB // -- CRC low byte
03 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 563E
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x23y39 CPE[0]
00  //  1 x23y39 CPE[1]
00  //  2 x23y39 CPE[2]
00  //  3 x23y39 CPE[3]
00  //  4 x23y39 CPE[4]
00  //  5 x23y39 CPE[5]
00  //  6 x23y39 CPE[6]
00  //  7 x23y39 CPE[7]
00  //  8 x23y39 CPE[8]
00  //  9 x23y39 CPE[9]
00  // 10 x23y40 CPE[0]
00  // 11 x23y40 CPE[1]
00  // 12 x23y40 CPE[2]
00  // 13 x23y40 CPE[3]
00  // 14 x23y40 CPE[4]
00  // 15 x23y40 CPE[5]
00  // 16 x23y40 CPE[6]
00  // 17 x23y40 CPE[7]
00  // 18 x23y40 CPE[8]
00  // 19 x23y40 CPE[9]
00  // 20 x24y39 CPE[0]
00  // 21 x24y39 CPE[1]
00  // 22 x24y39 CPE[2]
00  // 23 x24y39 CPE[3]
00  // 24 x24y39 CPE[4]
00  // 25 x24y39 CPE[5]
00  // 26 x24y39 CPE[6]
00  // 27 x24y39 CPE[7]
00  // 28 x24y39 CPE[8]
00  // 29 x24y39 CPE[9]
00  // 30 x24y40 CPE[0]
00  // 31 x24y40 CPE[1]
00  // 32 x24y40 CPE[2]
00  // 33 x24y40 CPE[3]
00  // 34 x24y40 CPE[4]
00  // 35 x24y40 CPE[5]
00  // 36 x24y40 CPE[6]
00  // 37 x24y40 CPE[7]
00  // 38 x24y40 CPE[8]
00  // 39 x24y40 CPE[9]
00  // 40 x23y39 INMUX plane 2,1
00  // 41 x23y39 INMUX plane 4,3
00  // 42 x23y39 INMUX plane 6,5
00  // 43 x23y39 INMUX plane 8,7
00  // 44 x23y39 INMUX plane 10,9
00  // 45 x23y39 INMUX plane 12,11
00  // 46 x23y40 INMUX plane 2,1
00  // 47 x23y40 INMUX plane 4,3
00  // 48 x23y40 INMUX plane 6,5
00  // 49 x23y40 INMUX plane 8,7
00  // 50 x23y40 INMUX plane 10,9
00  // 51 x23y40 INMUX plane 12,11
00  // 52 x24y39 INMUX plane 2,1
00  // 53 x24y39 INMUX plane 4,3
00  // 54 x24y39 INMUX plane 6,5
00  // 55 x24y39 INMUX plane 8,7
00  // 56 x24y39 INMUX plane 10,9
00  // 57 x24y39 INMUX plane 12,11
00  // 58 x24y40 INMUX plane 2,1
00  // 59 x24y40 INMUX plane 4,3
00  // 60 x24y40 INMUX plane 6,5
00  // 61 x24y40 INMUX plane 8,7
00  // 62 x24y40 INMUX plane 10,9
00  // 63 x24y40 INMUX plane 12,11
00  // 64 x23y39 SB_BIG plane 1
00  // 65 x23y39 SB_BIG plane 1
00  // 66 x23y39 SB_DRIVE plane 2,1
00  // 67 x23y39 SB_BIG plane 2
00  // 68 x23y39 SB_BIG plane 2
00  // 69 x23y39 SB_BIG plane 3
00  // 70 x23y39 SB_BIG plane 3
00  // 71 x23y39 SB_DRIVE plane 4,3
00  // 72 x23y39 SB_BIG plane 4
00  // 73 x23y39 SB_BIG plane 4
00  // 74 x23y39 SB_BIG plane 5
00  // 75 x23y39 SB_BIG plane 5
00  // 76 x23y39 SB_DRIVE plane 6,5
00  // 77 x23y39 SB_BIG plane 6
00  // 78 x23y39 SB_BIG plane 6
00  // 79 x23y39 SB_BIG plane 7
00  // 80 x23y39 SB_BIG plane 7
00  // 81 x23y39 SB_DRIVE plane 8,7
00  // 82 x23y39 SB_BIG plane 8
00  // 83 x23y39 SB_BIG plane 8
00  // 84 x23y39 SB_BIG plane 9
00  // 85 x23y39 SB_BIG plane 9
00  // 86 x23y39 SB_DRIVE plane 10,9
00  // 87 x23y39 SB_BIG plane 10
00  // 88 x23y39 SB_BIG plane 10
00  // 89 x23y39 SB_BIG plane 11
00  // 90 x23y39 SB_BIG plane 11
00  // 91 x23y39 SB_DRIVE plane 12,11
00  // 92 x23y39 SB_BIG plane 12
00  // 93 x23y39 SB_BIG plane 12
00  // 94 x24y40 SB_SML plane 1
00  // 95 x24y40 SB_SML plane 2,1
00  // 96 x24y40 SB_SML plane 2
00  // 97 x24y40 SB_SML plane 3
00  // 98 x24y40 SB_SML plane 4,3
00  // 99 x24y40 SB_SML plane 4
00  // 100 x24y40 SB_SML plane 5
00  // 101 x24y40 SB_SML plane 6,5
00  // 102 x24y40 SB_SML plane 6
00  // 103 x24y40 SB_SML plane 7
00  // 104 x24y40 SB_SML plane 8,7
00  // 105 x24y40 SB_SML plane 8
0C  // 106 x24y40 SB_SML plane 9
A1 // -- CRC low byte
32 // -- CRC high byte


// Config Latches on x25y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 56AF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
14 // y_sel: 39
03 // -- CRC low byte
1A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 56B7
47 // Length: 71
26 // -- CRC low byte
0E // -- CRC high byte
00  //  0 x25y39 CPE[0]
00  //  1 x25y39 CPE[1]
00  //  2 x25y39 CPE[2]
00  //  3 x25y39 CPE[3]
00  //  4 x25y39 CPE[4]
00  //  5 x25y39 CPE[5]
00  //  6 x25y39 CPE[6]
00  //  7 x25y39 CPE[7]
00  //  8 x25y39 CPE[8]
00  //  9 x25y39 CPE[9]
00  // 10 x25y40 CPE[0]
00  // 11 x25y40 CPE[1]
00  // 12 x25y40 CPE[2]
00  // 13 x25y40 CPE[3]
00  // 14 x25y40 CPE[4]
00  // 15 x25y40 CPE[5]
00  // 16 x25y40 CPE[6]
00  // 17 x25y40 CPE[7]
00  // 18 x25y40 CPE[8]
00  // 19 x25y40 CPE[9]
00  // 20 x26y39 CPE[0]
00  // 21 x26y39 CPE[1]
00  // 22 x26y39 CPE[2]
00  // 23 x26y39 CPE[3]
00  // 24 x26y39 CPE[4]
00  // 25 x26y39 CPE[5]
00  // 26 x26y39 CPE[6]
00  // 27 x26y39 CPE[7]
00  // 28 x26y39 CPE[8]
00  // 29 x26y39 CPE[9]
00  // 30 x26y40 CPE[0]
00  // 31 x26y40 CPE[1]
00  // 32 x26y40 CPE[2]
00  // 33 x26y40 CPE[3]
00  // 34 x26y40 CPE[4]
00  // 35 x26y40 CPE[5]
00  // 36 x26y40 CPE[6]
00  // 37 x26y40 CPE[7]
00  // 38 x26y40 CPE[8]
00  // 39 x26y40 CPE[9]
00  // 40 x25y39 INMUX plane 2,1
00  // 41 x25y39 INMUX plane 4,3
00  // 42 x25y39 INMUX plane 6,5
00  // 43 x25y39 INMUX plane 8,7
00  // 44 x25y39 INMUX plane 10,9
00  // 45 x25y39 INMUX plane 12,11
00  // 46 x25y40 INMUX plane 2,1
00  // 47 x25y40 INMUX plane 4,3
00  // 48 x25y40 INMUX plane 6,5
00  // 49 x25y40 INMUX plane 8,7
01  // 50 x25y40 INMUX plane 10,9
00  // 51 x25y40 INMUX plane 12,11
00  // 52 x26y39 INMUX plane 2,1
00  // 53 x26y39 INMUX plane 4,3
00  // 54 x26y39 INMUX plane 6,5
00  // 55 x26y39 INMUX plane 8,7
00  // 56 x26y39 INMUX plane 10,9
00  // 57 x26y39 INMUX plane 12,11
00  // 58 x26y40 INMUX plane 2,1
00  // 59 x26y40 INMUX plane 4,3
00  // 60 x26y40 INMUX plane 6,5
02  // 61 x26y40 INMUX plane 8,7
01  // 62 x26y40 INMUX plane 10,9
00  // 63 x26y40 INMUX plane 12,11
00  // 64 x26y40 SB_BIG plane 1
00  // 65 x26y40 SB_BIG plane 1
00  // 66 x26y40 SB_DRIVE plane 2,1
00  // 67 x26y40 SB_BIG plane 2
00  // 68 x26y40 SB_BIG plane 2
42  // 69 x26y40 SB_BIG plane 3
0C  // 70 x26y40 SB_BIG plane 3
E8 // -- CRC low byte
43 // -- CRC high byte


// Config Latches on x27y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5704     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
14 // y_sel: 39
6B // -- CRC low byte
30 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 570C
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x27y39 CPE[0]
00  //  1 x27y39 CPE[1]
00  //  2 x27y39 CPE[2]
00  //  3 x27y39 CPE[3]
00  //  4 x27y39 CPE[4]
00  //  5 x27y39 CPE[5]
00  //  6 x27y39 CPE[6]
00  //  7 x27y39 CPE[7]
00  //  8 x27y39 CPE[8]
00  //  9 x27y39 CPE[9]
00  // 10 x27y40 CPE[0]
00  // 11 x27y40 CPE[1]
00  // 12 x27y40 CPE[2]
00  // 13 x27y40 CPE[3]
00  // 14 x27y40 CPE[4]
00  // 15 x27y40 CPE[5]
00  // 16 x27y40 CPE[6]
00  // 17 x27y40 CPE[7]
00  // 18 x27y40 CPE[8]
00  // 19 x27y40 CPE[9]
00  // 20 x28y39 CPE[0]
00  // 21 x28y39 CPE[1]
00  // 22 x28y39 CPE[2]
00  // 23 x28y39 CPE[3]
00  // 24 x28y39 CPE[4]
00  // 25 x28y39 CPE[5]
00  // 26 x28y39 CPE[6]
00  // 27 x28y39 CPE[7]
00  // 28 x28y39 CPE[8]
00  // 29 x28y39 CPE[9]
00  // 30 x28y40 CPE[0]
00  // 31 x28y40 CPE[1]
00  // 32 x28y40 CPE[2]
00  // 33 x28y40 CPE[3]
00  // 34 x28y40 CPE[4]
00  // 35 x28y40 CPE[5]
00  // 36 x28y40 CPE[6]
00  // 37 x28y40 CPE[7]
00  // 38 x28y40 CPE[8]
00  // 39 x28y40 CPE[9]
00  // 40 x27y39 INMUX plane 2,1
00  // 41 x27y39 INMUX plane 4,3
00  // 42 x27y39 INMUX plane 6,5
00  // 43 x27y39 INMUX plane 8,7
00  // 44 x27y39 INMUX plane 10,9
00  // 45 x27y39 INMUX plane 12,11
00  // 46 x27y40 INMUX plane 2,1
00  // 47 x27y40 INMUX plane 4,3
00  // 48 x27y40 INMUX plane 6,5
00  // 49 x27y40 INMUX plane 8,7
00  // 50 x27y40 INMUX plane 10,9
00  // 51 x27y40 INMUX plane 12,11
00  // 52 x28y39 INMUX plane 2,1
00  // 53 x28y39 INMUX plane 4,3
00  // 54 x28y39 INMUX plane 6,5
00  // 55 x28y39 INMUX plane 8,7
00  // 56 x28y39 INMUX plane 10,9
00  // 57 x28y39 INMUX plane 12,11
00  // 58 x28y40 INMUX plane 2,1
00  // 59 x28y40 INMUX plane 4,3
00  // 60 x28y40 INMUX plane 6,5
00  // 61 x28y40 INMUX plane 8,7
00  // 62 x28y40 INMUX plane 10,9
00  // 63 x28y40 INMUX plane 12,11
00  // 64 x27y39 SB_BIG plane 1
00  // 65 x27y39 SB_BIG plane 1
00  // 66 x27y39 SB_DRIVE plane 2,1
00  // 67 x27y39 SB_BIG plane 2
00  // 68 x27y39 SB_BIG plane 2
00  // 69 x27y39 SB_BIG plane 3
00  // 70 x27y39 SB_BIG plane 3
00  // 71 x27y39 SB_DRIVE plane 4,3
00  // 72 x27y39 SB_BIG plane 4
00  // 73 x27y39 SB_BIG plane 4
00  // 74 x27y39 SB_BIG plane 5
00  // 75 x27y39 SB_BIG plane 5
00  // 76 x27y39 SB_DRIVE plane 6,5
00  // 77 x27y39 SB_BIG plane 6
00  // 78 x27y39 SB_BIG plane 6
00  // 79 x27y39 SB_BIG plane 7
00  // 80 x27y39 SB_BIG plane 7
00  // 81 x27y39 SB_DRIVE plane 8,7
42  // 82 x27y39 SB_BIG plane 8
0A  // 83 x27y39 SB_BIG plane 8
00  // 84 x27y39 SB_BIG plane 9
00  // 85 x27y39 SB_BIG plane 9
00  // 86 x27y39 SB_DRIVE plane 10,9
00  // 87 x27y39 SB_BIG plane 10
00  // 88 x27y39 SB_BIG plane 10
00  // 89 x27y39 SB_BIG plane 11
00  // 90 x27y39 SB_BIG plane 11
00  // 91 x27y39 SB_DRIVE plane 12,11
00  // 92 x27y39 SB_BIG plane 12
00  // 93 x27y39 SB_BIG plane 12
00  // 94 x28y40 SB_SML plane 1
00  // 95 x28y40 SB_SML plane 2,1
00  // 96 x28y40 SB_SML plane 2
00  // 97 x28y40 SB_SML plane 3
00  // 98 x28y40 SB_SML plane 4,3
00  // 99 x28y40 SB_SML plane 4
00  // 100 x28y40 SB_SML plane 5
00  // 101 x28y40 SB_SML plane 6,5
00  // 102 x28y40 SB_SML plane 6
00  // 103 x28y40 SB_SML plane 7
01  // 104 x28y40 SB_SML plane 8,7
00  // 105 x28y40 SB_SML plane 8
19  // 106 x28y40 SB_SML plane 9
FC // -- CRC low byte
4D // -- CRC high byte


// Config Latches on x29y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 577D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
14 // y_sel: 39
B3 // -- CRC low byte
29 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5785
51 // Length: 81
91 // -- CRC low byte
7B // -- CRC high byte
00  //  0 x29y39 CPE[0]
00  //  1 x29y39 CPE[1]
00  //  2 x29y39 CPE[2]
00  //  3 x29y39 CPE[3]
00  //  4 x29y39 CPE[4]
00  //  5 x29y39 CPE[5]
00  //  6 x29y39 CPE[6]
00  //  7 x29y39 CPE[7]
00  //  8 x29y39 CPE[8]
00  //  9 x29y39 CPE[9]
00  // 10 x29y40 CPE[0]
00  // 11 x29y40 CPE[1]
00  // 12 x29y40 CPE[2]
00  // 13 x29y40 CPE[3]
00  // 14 x29y40 CPE[4]
00  // 15 x29y40 CPE[5]
00  // 16 x29y40 CPE[6]
00  // 17 x29y40 CPE[7]
00  // 18 x29y40 CPE[8]
00  // 19 x29y40 CPE[9]
00  // 20 x30y39 CPE[0]
00  // 21 x30y39 CPE[1]
00  // 22 x30y39 CPE[2]
00  // 23 x30y39 CPE[3]
00  // 24 x30y39 CPE[4]
00  // 25 x30y39 CPE[5]
00  // 26 x30y39 CPE[6]
00  // 27 x30y39 CPE[7]
00  // 28 x30y39 CPE[8]
00  // 29 x30y39 CPE[9]
00  // 30 x30y40 CPE[0]
00  // 31 x30y40 CPE[1]
00  // 32 x30y40 CPE[2]
00  // 33 x30y40 CPE[3]
00  // 34 x30y40 CPE[4]
00  // 35 x30y40 CPE[5]
00  // 36 x30y40 CPE[6]
00  // 37 x30y40 CPE[7]
00  // 38 x30y40 CPE[8]
00  // 39 x30y40 CPE[9]
00  // 40 x29y39 INMUX plane 2,1
00  // 41 x29y39 INMUX plane 4,3
00  // 42 x29y39 INMUX plane 6,5
00  // 43 x29y39 INMUX plane 8,7
00  // 44 x29y39 INMUX plane 10,9
00  // 45 x29y39 INMUX plane 12,11
00  // 46 x29y40 INMUX plane 2,1
00  // 47 x29y40 INMUX plane 4,3
00  // 48 x29y40 INMUX plane 6,5
00  // 49 x29y40 INMUX plane 8,7
01  // 50 x29y40 INMUX plane 10,9
00  // 51 x29y40 INMUX plane 12,11
00  // 52 x30y39 INMUX plane 2,1
00  // 53 x30y39 INMUX plane 4,3
18  // 54 x30y39 INMUX plane 6,5
00  // 55 x30y39 INMUX plane 8,7
00  // 56 x30y39 INMUX plane 10,9
00  // 57 x30y39 INMUX plane 12,11
00  // 58 x30y40 INMUX plane 2,1
00  // 59 x30y40 INMUX plane 4,3
00  // 60 x30y40 INMUX plane 6,5
00  // 61 x30y40 INMUX plane 8,7
01  // 62 x30y40 INMUX plane 10,9
00  // 63 x30y40 INMUX plane 12,11
00  // 64 x30y40 SB_BIG plane 1
00  // 65 x30y40 SB_BIG plane 1
00  // 66 x30y40 SB_DRIVE plane 2,1
00  // 67 x30y40 SB_BIG plane 2
00  // 68 x30y40 SB_BIG plane 2
00  // 69 x30y40 SB_BIG plane 3
00  // 70 x30y40 SB_BIG plane 3
00  // 71 x30y40 SB_DRIVE plane 4,3
00  // 72 x30y40 SB_BIG plane 4
00  // 73 x30y40 SB_BIG plane 4
00  // 74 x30y40 SB_BIG plane 5
00  // 75 x30y40 SB_BIG plane 5
00  // 76 x30y40 SB_DRIVE plane 6,5
00  // 77 x30y40 SB_BIG plane 6
60  // 78 x30y40 SB_BIG plane 6
00  // 79 x30y40 SB_BIG plane 7
0A  // 80 x30y40 SB_BIG plane 7
34 // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x31y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 57DC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
14 // y_sel: 39
EA // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 57E4
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x31y39 CPE[0]
00  //  1 x31y39 CPE[1]
00  //  2 x31y39 CPE[2]
00  //  3 x31y39 CPE[3]
00  //  4 x31y39 CPE[4]
00  //  5 x31y39 CPE[5]
00  //  6 x31y39 CPE[6]
00  //  7 x31y39 CPE[7]
00  //  8 x31y39 CPE[8]
00  //  9 x31y39 CPE[9]
00  // 10 x31y40 CPE[0]
00  // 11 x31y40 CPE[1]
00  // 12 x31y40 CPE[2]
00  // 13 x31y40 CPE[3]
00  // 14 x31y40 CPE[4]
00  // 15 x31y40 CPE[5]
00  // 16 x31y40 CPE[6]
00  // 17 x31y40 CPE[7]
00  // 18 x31y40 CPE[8]
00  // 19 x31y40 CPE[9]
00  // 20 x32y39 CPE[0]  _a504  C_////Bridge
00  // 21 x32y39 CPE[1]
00  // 22 x32y39 CPE[2]
00  // 23 x32y39 CPE[3]
00  // 24 x32y39 CPE[4]
00  // 25 x32y39 CPE[5]
00  // 26 x32y39 CPE[6]
00  // 27 x32y39 CPE[7]
00  // 28 x32y39 CPE[8]
00  // 29 x32y39 CPE[9]
00  // 30 x32y40 CPE[0]  _a491  C_////Bridge
00  // 31 x32y40 CPE[1]
00  // 32 x32y40 CPE[2]
00  // 33 x32y40 CPE[3]
00  // 34 x32y40 CPE[4]
00  // 35 x32y40 CPE[5]
00  // 36 x32y40 CPE[6]
00  // 37 x32y40 CPE[7]
00  // 38 x32y40 CPE[8]
00  // 39 x32y40 CPE[9]
00  // 40 x31y39 INMUX plane 2,1
00  // 41 x31y39 INMUX plane 4,3
00  // 42 x31y39 INMUX plane 6,5
00  // 43 x31y39 INMUX plane 8,7
00  // 44 x31y39 INMUX plane 10,9
00  // 45 x31y39 INMUX plane 12,11
00  // 46 x31y40 INMUX plane 2,1
00  // 47 x31y40 INMUX plane 4,3
20  // 48 x31y40 INMUX plane 6,5
00  // 49 x31y40 INMUX plane 8,7
00  // 50 x31y40 INMUX plane 10,9
00  // 51 x31y40 INMUX plane 12,11
00  // 52 x32y39 INMUX plane 2,1
00  // 53 x32y39 INMUX plane 4,3
00  // 54 x32y39 INMUX plane 6,5
28  // 55 x32y39 INMUX plane 8,7
00  // 56 x32y39 INMUX plane 10,9
C3  // 57 x32y39 INMUX plane 12,11
05  // 58 x32y40 INMUX plane 2,1
00  // 59 x32y40 INMUX plane 4,3
00  // 60 x32y40 INMUX plane 6,5
00  // 61 x32y40 INMUX plane 8,7
08  // 62 x32y40 INMUX plane 10,9
00  // 63 x32y40 INMUX plane 12,11
00  // 64 x31y39 SB_BIG plane 1
00  // 65 x31y39 SB_BIG plane 1
00  // 66 x31y39 SB_DRIVE plane 2,1
00  // 67 x31y39 SB_BIG plane 2
00  // 68 x31y39 SB_BIG plane 2
48  // 69 x31y39 SB_BIG plane 3
12  // 70 x31y39 SB_BIG plane 3
00  // 71 x31y39 SB_DRIVE plane 4,3
48  // 72 x31y39 SB_BIG plane 4
12  // 73 x31y39 SB_BIG plane 4
00  // 74 x31y39 SB_BIG plane 5
00  // 75 x31y39 SB_BIG plane 5
00  // 76 x31y39 SB_DRIVE plane 6,5
00  // 77 x31y39 SB_BIG plane 6
00  // 78 x31y39 SB_BIG plane 6
48  // 79 x31y39 SB_BIG plane 7
12  // 80 x31y39 SB_BIG plane 7
00  // 81 x31y39 SB_DRIVE plane 8,7
48  // 82 x31y39 SB_BIG plane 8
12  // 83 x31y39 SB_BIG plane 8
00  // 84 x31y39 SB_BIG plane 9
00  // 85 x31y39 SB_BIG plane 9
00  // 86 x31y39 SB_DRIVE plane 10,9
00  // 87 x31y39 SB_BIG plane 10
00  // 88 x31y39 SB_BIG plane 10
00  // 89 x31y39 SB_BIG plane 11
00  // 90 x31y39 SB_BIG plane 11
00  // 91 x31y39 SB_DRIVE plane 12,11
00  // 92 x31y39 SB_BIG plane 12
00  // 93 x31y39 SB_BIG plane 12
00  // 94 x32y40 SB_SML plane 1
00  // 95 x32y40 SB_SML plane 2,1
00  // 96 x32y40 SB_SML plane 2
A8  // 97 x32y40 SB_SML plane 3
82  // 98 x32y40 SB_SML plane 4,3
2A  // 99 x32y40 SB_SML plane 4
00  // 100 x32y40 SB_SML plane 5
00  // 101 x32y40 SB_SML plane 6,5
00  // 102 x32y40 SB_SML plane 6
88  // 103 x32y40 SB_SML plane 7
82  // 104 x32y40 SB_SML plane 8,7
2A  // 105 x32y40 SB_SML plane 8
19  // 106 x32y40 SB_SML plane 9
00  // 107 x32y40 SB_SML plane 10,9
00  // 108 x32y40 SB_SML plane 10
00  // 109 x32y40 SB_SML plane 11
04  // 110 x32y40 SB_SML plane 12,11
52 // -- CRC low byte
EB // -- CRC high byte


// Config Latches on x33y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5859     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
14 // y_sel: 39
32 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5861
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x33y39 CPE[0]  _a62  C_MX2b////    
00  //  1 x33y39 CPE[1]
00  //  2 x33y39 CPE[2]
00  //  3 x33y39 CPE[3]
00  //  4 x33y39 CPE[4]
00  //  5 x33y39 CPE[5]
00  //  6 x33y39 CPE[6]
00  //  7 x33y39 CPE[7]
00  //  8 x33y39 CPE[8]
00  //  9 x33y39 CPE[9]
00  // 10 x33y40 CPE[0]  _a479  C_////Bridge
00  // 11 x33y40 CPE[1]
00  // 12 x33y40 CPE[2]
00  // 13 x33y40 CPE[3]
00  // 14 x33y40 CPE[4]
00  // 15 x33y40 CPE[5]
00  // 16 x33y40 CPE[6]
00  // 17 x33y40 CPE[7]
00  // 18 x33y40 CPE[8]
00  // 19 x33y40 CPE[9]
00  // 20 x34y39 CPE[0]
00  // 21 x34y39 CPE[1]
00  // 22 x34y39 CPE[2]
00  // 23 x34y39 CPE[3]
00  // 24 x34y39 CPE[4]
00  // 25 x34y39 CPE[5]
00  // 26 x34y39 CPE[6]
00  // 27 x34y39 CPE[7]
00  // 28 x34y39 CPE[8]
00  // 29 x34y39 CPE[9]
00  // 30 x34y40 CPE[0]  net1 = net2: _a13  C_AND/D//AND/D
00  // 31 x34y40 CPE[1]
00  // 32 x34y40 CPE[2]
00  // 33 x34y40 CPE[3]
00  // 34 x34y40 CPE[4]
00  // 35 x34y40 CPE[5]
00  // 36 x34y40 CPE[6]
00  // 37 x34y40 CPE[7]
00  // 38 x34y40 CPE[8]
00  // 39 x34y40 CPE[9]
00  // 40 x33y39 INMUX plane 2,1
2D  // 41 x33y39 INMUX plane 4,3
04  // 42 x33y39 INMUX plane 6,5
06  // 43 x33y39 INMUX plane 8,7
00  // 44 x33y39 INMUX plane 10,9
00  // 45 x33y39 INMUX plane 12,11
00  // 46 x33y40 INMUX plane 2,1
00  // 47 x33y40 INMUX plane 4,3
02  // 48 x33y40 INMUX plane 6,5
2F  // 49 x33y40 INMUX plane 8,7
01  // 50 x33y40 INMUX plane 10,9
04  // 51 x33y40 INMUX plane 12,11
02  // 52 x34y39 INMUX plane 2,1
00  // 53 x34y39 INMUX plane 4,3
04  // 54 x34y39 INMUX plane 6,5
40  // 55 x34y39 INMUX plane 8,7
00  // 56 x34y39 INMUX plane 10,9
C8  // 57 x34y39 INMUX plane 12,11
28  // 58 x34y40 INMUX plane 2,1
2D  // 59 x34y40 INMUX plane 4,3
00  // 60 x34y40 INMUX plane 6,5
7F  // 61 x34y40 INMUX plane 8,7
00  // 62 x34y40 INMUX plane 10,9
ED  // 63 x34y40 INMUX plane 12,11
54  // 64 x34y40 SB_BIG plane 1
24  // 65 x34y40 SB_BIG plane 1
00  // 66 x34y40 SB_DRIVE plane 2,1
48  // 67 x34y40 SB_BIG plane 2
12  // 68 x34y40 SB_BIG plane 2
00  // 69 x34y40 SB_BIG plane 3
00  // 70 x34y40 SB_BIG plane 3
20  // 71 x34y40 SB_DRIVE plane 4,3
54  // 72 x34y40 SB_BIG plane 4
34  // 73 x34y40 SB_BIG plane 4
54  // 74 x34y40 SB_BIG plane 5
26  // 75 x34y40 SB_BIG plane 5
00  // 76 x34y40 SB_DRIVE plane 6,5
48  // 77 x34y40 SB_BIG plane 6
12  // 78 x34y40 SB_BIG plane 6
00  // 79 x34y40 SB_BIG plane 7
00  // 80 x34y40 SB_BIG plane 7
00  // 81 x34y40 SB_DRIVE plane 8,7
48  // 82 x34y40 SB_BIG plane 8
12  // 83 x34y40 SB_BIG plane 8
00  // 84 x34y40 SB_BIG plane 9
00  // 85 x34y40 SB_BIG plane 9
00  // 86 x34y40 SB_DRIVE plane 10,9
00  // 87 x34y40 SB_BIG plane 10
00  // 88 x34y40 SB_BIG plane 10
00  // 89 x34y40 SB_BIG plane 11
00  // 90 x34y40 SB_BIG plane 11
00  // 91 x34y40 SB_DRIVE plane 12,11
01  // 92 x34y40 SB_BIG plane 12
00  // 93 x34y40 SB_BIG plane 12
A8  // 94 x33y39 SB_SML plane 1
82  // 95 x33y39 SB_SML plane 2,1
2A  // 96 x33y39 SB_SML plane 2
00  // 97 x33y39 SB_SML plane 3
80  // 98 x33y39 SB_SML plane 4,3
28  // 99 x33y39 SB_SML plane 4
A1  // 100 x33y39 SB_SML plane 5
86  // 101 x33y39 SB_SML plane 6,5
28  // 102 x33y39 SB_SML plane 6
00  // 103 x33y39 SB_SML plane 7
80  // 104 x33y39 SB_SML plane 8,7
28  // 105 x33y39 SB_SML plane 8
00  // 106 x33y39 SB_SML plane 9
00  // 107 x33y39 SB_SML plane 10,9
00  // 108 x33y39 SB_SML plane 10
00  // 109 x33y39 SB_SML plane 11
10  // 110 x33y39 SB_SML plane 12,11
74 // -- CRC low byte
39 // -- CRC high byte


// Config Latches on x35y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 58D6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
14 // y_sel: 39
5A // -- CRC low byte
0C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 58DE
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x35y39 CPE[0]
00  //  1 x35y39 CPE[1]
00  //  2 x35y39 CPE[2]
00  //  3 x35y39 CPE[3]
00  //  4 x35y39 CPE[4]
00  //  5 x35y39 CPE[5]
00  //  6 x35y39 CPE[6]
00  //  7 x35y39 CPE[7]
00  //  8 x35y39 CPE[8]
00  //  9 x35y39 CPE[9]
00  // 10 x35y40 CPE[0]  _a106  C_ORAND/D///    
00  // 11 x35y40 CPE[1]
00  // 12 x35y40 CPE[2]
00  // 13 x35y40 CPE[3]
00  // 14 x35y40 CPE[4]
00  // 15 x35y40 CPE[5]
00  // 16 x35y40 CPE[6]
00  // 17 x35y40 CPE[7]
00  // 18 x35y40 CPE[8]
00  // 19 x35y40 CPE[9]
00  // 20 x36y39 CPE[0]  _a394  C_MX2b////    
00  // 21 x36y39 CPE[1]
00  // 22 x36y39 CPE[2]
00  // 23 x36y39 CPE[3]
00  // 24 x36y39 CPE[4]
00  // 25 x36y39 CPE[5]
00  // 26 x36y39 CPE[6]
00  // 27 x36y39 CPE[7]
00  // 28 x36y39 CPE[8]
00  // 29 x36y39 CPE[9]
00  // 30 x36y40 CPE[0]  _a379  C_MX2b////    
00  // 31 x36y40 CPE[1]
00  // 32 x36y40 CPE[2]
00  // 33 x36y40 CPE[3]
00  // 34 x36y40 CPE[4]
00  // 35 x36y40 CPE[5]
00  // 36 x36y40 CPE[6]
00  // 37 x36y40 CPE[7]
00  // 38 x36y40 CPE[8]
00  // 39 x36y40 CPE[9]
00  // 40 x35y39 INMUX plane 2,1
00  // 41 x35y39 INMUX plane 4,3
02  // 42 x35y39 INMUX plane 6,5
00  // 43 x35y39 INMUX plane 8,7
00  // 44 x35y39 INMUX plane 10,9
08  // 45 x35y39 INMUX plane 12,11
04  // 46 x35y40 INMUX plane 2,1
05  // 47 x35y40 INMUX plane 4,3
14  // 48 x35y40 INMUX plane 6,5
00  // 49 x35y40 INMUX plane 8,7
01  // 50 x35y40 INMUX plane 10,9
10  // 51 x35y40 INMUX plane 12,11
28  // 52 x36y39 INMUX plane 2,1
0B  // 53 x36y39 INMUX plane 4,3
00  // 54 x36y39 INMUX plane 6,5
6A  // 55 x36y39 INMUX plane 8,7
80  // 56 x36y39 INMUX plane 10,9
09  // 57 x36y39 INMUX plane 12,11
10  // 58 x36y40 INMUX plane 2,1
00  // 59 x36y40 INMUX plane 4,3
2C  // 60 x36y40 INMUX plane 6,5
00  // 61 x36y40 INMUX plane 8,7
00  // 62 x36y40 INMUX plane 10,9
08  // 63 x36y40 INMUX plane 12,11
00  // 64 x35y39 SB_BIG plane 1
06  // 65 x35y39 SB_BIG plane 1
00  // 66 x35y39 SB_DRIVE plane 2,1
C8  // 67 x35y39 SB_BIG plane 2
13  // 68 x35y39 SB_BIG plane 2
48  // 69 x35y39 SB_BIG plane 3
12  // 70 x35y39 SB_BIG plane 3
00  // 71 x35y39 SB_DRIVE plane 4,3
41  // 72 x35y39 SB_BIG plane 4
12  // 73 x35y39 SB_BIG plane 4
00  // 74 x35y39 SB_BIG plane 5
00  // 75 x35y39 SB_BIG plane 5
00  // 76 x35y39 SB_DRIVE plane 6,5
48  // 77 x35y39 SB_BIG plane 6
12  // 78 x35y39 SB_BIG plane 6
48  // 79 x35y39 SB_BIG plane 7
12  // 80 x35y39 SB_BIG plane 7
10  // 81 x35y39 SB_DRIVE plane 8,7
C8  // 82 x35y39 SB_BIG plane 8
13  // 83 x35y39 SB_BIG plane 8
C0  // 84 x35y39 SB_BIG plane 9
01  // 85 x35y39 SB_BIG plane 9
00  // 86 x35y39 SB_DRIVE plane 10,9
00  // 87 x35y39 SB_BIG plane 10
00  // 88 x35y39 SB_BIG plane 10
C2  // 89 x35y39 SB_BIG plane 11
01  // 90 x35y39 SB_BIG plane 11
00  // 91 x35y39 SB_DRIVE plane 12,11
50  // 92 x35y39 SB_BIG plane 12
00  // 93 x35y39 SB_BIG plane 12
00  // 94 x36y40 SB_SML plane 1
80  // 95 x36y40 SB_SML plane 2,1
2A  // 96 x36y40 SB_SML plane 2
A8  // 97 x36y40 SB_SML plane 3
84  // 98 x36y40 SB_SML plane 4,3
2A  // 99 x36y40 SB_SML plane 4
00  // 100 x36y40 SB_SML plane 5
80  // 101 x36y40 SB_SML plane 6,5
40  // 102 x36y40 SB_SML plane 6
A8  // 103 x36y40 SB_SML plane 7
82  // 104 x36y40 SB_SML plane 8,7
2A  // 105 x36y40 SB_SML plane 8
3D // -- CRC low byte
F7 // -- CRC high byte


// Config Latches on x37y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 594E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
14 // y_sel: 39
82 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5956
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y39 CPE[0]  _a355  C_AND////    
00  //  1 x37y39 CPE[1]
00  //  2 x37y39 CPE[2]
00  //  3 x37y39 CPE[3]
00  //  4 x37y39 CPE[4]
00  //  5 x37y39 CPE[5]
00  //  6 x37y39 CPE[6]
00  //  7 x37y39 CPE[7]
00  //  8 x37y39 CPE[8]
00  //  9 x37y39 CPE[9]
00  // 10 x37y40 CPE[0]  _a20  C_MX2b////    
00  // 11 x37y40 CPE[1]
00  // 12 x37y40 CPE[2]
00  // 13 x37y40 CPE[3]
00  // 14 x37y40 CPE[4]
00  // 15 x37y40 CPE[5]
00  // 16 x37y40 CPE[6]
00  // 17 x37y40 CPE[7]
00  // 18 x37y40 CPE[8]
00  // 19 x37y40 CPE[9]
00  // 20 x38y39 CPE[0]
00  // 21 x38y39 CPE[1]
00  // 22 x38y39 CPE[2]
00  // 23 x38y39 CPE[3]
00  // 24 x38y39 CPE[4]
00  // 25 x38y39 CPE[5]
00  // 26 x38y39 CPE[6]
00  // 27 x38y39 CPE[7]
00  // 28 x38y39 CPE[8]
00  // 29 x38y39 CPE[9]
00  // 30 x38y40 CPE[0]  _a380  C_///OR/
00  // 31 x38y40 CPE[1]
00  // 32 x38y40 CPE[2]
00  // 33 x38y40 CPE[3]
00  // 34 x38y40 CPE[4]
00  // 35 x38y40 CPE[5]
00  // 36 x38y40 CPE[6]
00  // 37 x38y40 CPE[7]
00  // 38 x38y40 CPE[8]
00  // 39 x38y40 CPE[9]
00  // 40 x37y39 INMUX plane 2,1
08  // 41 x37y39 INMUX plane 4,3
25  // 42 x37y39 INMUX plane 6,5
00  // 43 x37y39 INMUX plane 8,7
02  // 44 x37y39 INMUX plane 10,9
12  // 45 x37y39 INMUX plane 12,11
10  // 46 x37y40 INMUX plane 2,1
2C  // 47 x37y40 INMUX plane 4,3
01  // 48 x37y40 INMUX plane 6,5
2B  // 49 x37y40 INMUX plane 8,7
00  // 50 x37y40 INMUX plane 10,9
08  // 51 x37y40 INMUX plane 12,11
00  // 52 x38y39 INMUX plane 2,1
00  // 53 x38y39 INMUX plane 4,3
19  // 54 x38y39 INMUX plane 6,5
80  // 55 x38y39 INMUX plane 8,7
00  // 56 x38y39 INMUX plane 10,9
C9  // 57 x38y39 INMUX plane 12,11
1F  // 58 x38y40 INMUX plane 2,1
08  // 59 x38y40 INMUX plane 4,3
02  // 60 x38y40 INMUX plane 6,5
80  // 61 x38y40 INMUX plane 8,7
04  // 62 x38y40 INMUX plane 10,9
80  // 63 x38y40 INMUX plane 12,11
48  // 64 x38y40 SB_BIG plane 1
12  // 65 x38y40 SB_BIG plane 1
00  // 66 x38y40 SB_DRIVE plane 2,1
52  // 67 x38y40 SB_BIG plane 2
16  // 68 x38y40 SB_BIG plane 2
00  // 69 x38y40 SB_BIG plane 3
40  // 70 x38y40 SB_BIG plane 3
00  // 71 x38y40 SB_DRIVE plane 4,3
48  // 72 x38y40 SB_BIG plane 4
12  // 73 x38y40 SB_BIG plane 4
92  // 74 x38y40 SB_BIG plane 5
14  // 75 x38y40 SB_BIG plane 5
00  // 76 x38y40 SB_DRIVE plane 6,5
48  // 77 x38y40 SB_BIG plane 6
02  // 78 x38y40 SB_BIG plane 6
00  // 79 x38y40 SB_BIG plane 7
00  // 80 x38y40 SB_BIG plane 7
00  // 81 x38y40 SB_DRIVE plane 8,7
48  // 82 x38y40 SB_BIG plane 8
12  // 83 x38y40 SB_BIG plane 8
00  // 84 x38y40 SB_BIG plane 9
00  // 85 x38y40 SB_BIG plane 9
00  // 86 x38y40 SB_DRIVE plane 10,9
80  // 87 x38y40 SB_BIG plane 10
00  // 88 x38y40 SB_BIG plane 10
46  // 89 x38y40 SB_BIG plane 11
00  // 90 x38y40 SB_BIG plane 11
40  // 91 x38y40 SB_DRIVE plane 12,11
00  // 92 x38y40 SB_BIG plane 12
00  // 93 x38y40 SB_BIG plane 12
A8  // 94 x37y39 SB_SML plane 1
82  // 95 x37y39 SB_SML plane 2,1
2A  // 96 x37y39 SB_SML plane 2
00  // 97 x37y39 SB_SML plane 3
80  // 98 x37y39 SB_SML plane 4,3
4A  // 99 x37y39 SB_SML plane 4
9B  // 100 x37y39 SB_SML plane 5
83  // 101 x37y39 SB_SML plane 6,5
2A  // 102 x37y39 SB_SML plane 6
80  // 103 x37y39 SB_SML plane 7
81  // 104 x37y39 SB_SML plane 8,7
2A  // 105 x37y39 SB_SML plane 8
00  // 106 x37y39 SB_SML plane 9
00  // 107 x37y39 SB_SML plane 10,9
00  // 108 x37y39 SB_SML plane 10
10  // 109 x37y39 SB_SML plane 11
80  // 110 x37y39 SB_SML plane 12,11
03  // 111 x37y39 SB_SML plane 12
F6 // -- CRC low byte
1D // -- CRC high byte


// Config Latches on x39y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 59CC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
14 // y_sel: 39
8A // -- CRC low byte
58 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 59D4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y39 CPE[0]  net1 = net2: _a36  C_AND/D//ORAND/D
00  //  1 x39y39 CPE[1]
00  //  2 x39y39 CPE[2]
00  //  3 x39y39 CPE[3]
00  //  4 x39y39 CPE[4]
00  //  5 x39y39 CPE[5]
00  //  6 x39y39 CPE[6]
00  //  7 x39y39 CPE[7]
00  //  8 x39y39 CPE[8]
00  //  9 x39y39 CPE[9]
00  // 10 x39y40 CPE[0]
00  // 11 x39y40 CPE[1]
00  // 12 x39y40 CPE[2]
00  // 13 x39y40 CPE[3]
00  // 14 x39y40 CPE[4]
00  // 15 x39y40 CPE[5]
00  // 16 x39y40 CPE[6]
00  // 17 x39y40 CPE[7]
00  // 18 x39y40 CPE[8]
00  // 19 x39y40 CPE[9]
00  // 20 x40y39 CPE[0]  _a387  C_MX2b////    _a485  C_////Bridge
00  // 21 x40y39 CPE[1]
00  // 22 x40y39 CPE[2]
00  // 23 x40y39 CPE[3]
00  // 24 x40y39 CPE[4]
00  // 25 x40y39 CPE[5]
00  // 26 x40y39 CPE[6]
00  // 27 x40y39 CPE[7]
00  // 28 x40y39 CPE[8]
00  // 29 x40y39 CPE[9]
00  // 30 x40y40 CPE[0]  net1 = net2: _a117  C_AND/D//AND/D
00  // 31 x40y40 CPE[1]
00  // 32 x40y40 CPE[2]
00  // 33 x40y40 CPE[3]
00  // 34 x40y40 CPE[4]
00  // 35 x40y40 CPE[5]
00  // 36 x40y40 CPE[6]
00  // 37 x40y40 CPE[7]
00  // 38 x40y40 CPE[8]
00  // 39 x40y40 CPE[9]
3E  // 40 x39y39 INMUX plane 2,1
04  // 41 x39y39 INMUX plane 4,3
04  // 42 x39y39 INMUX plane 6,5
38  // 43 x39y39 INMUX plane 8,7
29  // 44 x39y39 INMUX plane 10,9
29  // 45 x39y39 INMUX plane 12,11
00  // 46 x39y40 INMUX plane 2,1
00  // 47 x39y40 INMUX plane 4,3
00  // 48 x39y40 INMUX plane 6,5
08  // 49 x39y40 INMUX plane 8,7
00  // 50 x39y40 INMUX plane 10,9
10  // 51 x39y40 INMUX plane 12,11
2D  // 52 x40y39 INMUX plane 2,1
08  // 53 x40y39 INMUX plane 4,3
7E  // 54 x40y39 INMUX plane 6,5
69  // 55 x40y39 INMUX plane 8,7
60  // 56 x40y39 INMUX plane 10,9
40  // 57 x40y39 INMUX plane 12,11
2A  // 58 x40y40 INMUX plane 2,1
02  // 59 x40y40 INMUX plane 4,3
70  // 60 x40y40 INMUX plane 6,5
50  // 61 x40y40 INMUX plane 8,7
5B  // 62 x40y40 INMUX plane 10,9
D8  // 63 x40y40 INMUX plane 12,11
48  // 64 x39y39 SB_BIG plane 1
10  // 65 x39y39 SB_BIG plane 1
00  // 66 x39y39 SB_DRIVE plane 2,1
C0  // 67 x39y39 SB_BIG plane 2
01  // 68 x39y39 SB_BIG plane 2
48  // 69 x39y39 SB_BIG plane 3
12  // 70 x39y39 SB_BIG plane 3
00  // 71 x39y39 SB_DRIVE plane 4,3
58  // 72 x39y39 SB_BIG plane 4
24  // 73 x39y39 SB_BIG plane 4
9C  // 74 x39y39 SB_BIG plane 5
18  // 75 x39y39 SB_BIG plane 5
00  // 76 x39y39 SB_DRIVE plane 6,5
00  // 77 x39y39 SB_BIG plane 6
00  // 78 x39y39 SB_BIG plane 6
41  // 79 x39y39 SB_BIG plane 7
12  // 80 x39y39 SB_BIG plane 7
00  // 81 x39y39 SB_DRIVE plane 8,7
03  // 82 x39y39 SB_BIG plane 8
10  // 83 x39y39 SB_BIG plane 8
03  // 84 x39y39 SB_BIG plane 9
22  // 85 x39y39 SB_BIG plane 9
00  // 86 x39y39 SB_DRIVE plane 10,9
00  // 87 x39y39 SB_BIG plane 10
00  // 88 x39y39 SB_BIG plane 10
C0  // 89 x39y39 SB_BIG plane 11
05  // 90 x39y39 SB_BIG plane 11
00  // 91 x39y39 SB_DRIVE plane 12,11
00  // 92 x39y39 SB_BIG plane 12
00  // 93 x39y39 SB_BIG plane 12
88  // 94 x40y40 SB_SML plane 1
22  // 95 x40y40 SB_SML plane 2,1
32  // 96 x40y40 SB_SML plane 2
72  // 97 x40y40 SB_SML plane 3
83  // 98 x40y40 SB_SML plane 4,3
2A  // 99 x40y40 SB_SML plane 4
11  // 100 x40y40 SB_SML plane 5
06  // 101 x40y40 SB_SML plane 6,5
60  // 102 x40y40 SB_SML plane 6
A1  // 103 x40y40 SB_SML plane 7
22  // 104 x40y40 SB_SML plane 8,7
28  // 105 x40y40 SB_SML plane 8
24  // 106 x40y40 SB_SML plane 9
00  // 107 x40y40 SB_SML plane 10,9
00  // 108 x40y40 SB_SML plane 10
00  // 109 x40y40 SB_SML plane 11
00  // 110 x40y40 SB_SML plane 12,11
06  // 111 x40y40 SB_SML plane 12
C6 // -- CRC low byte
F6 // -- CRC high byte


// Config Latches on x41y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5A4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
14 // y_sel: 39
52 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5A52
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y39 CPE[0]  _a401  C_MX2b////    
00  //  1 x41y39 CPE[1]
00  //  2 x41y39 CPE[2]
00  //  3 x41y39 CPE[3]
00  //  4 x41y39 CPE[4]
00  //  5 x41y39 CPE[5]
00  //  6 x41y39 CPE[6]
00  //  7 x41y39 CPE[7]
00  //  8 x41y39 CPE[8]
00  //  9 x41y39 CPE[9]
00  // 10 x41y40 CPE[0]  _a189  C_/C_0_1///    _a496  C_////Bridge
00  // 11 x41y40 CPE[1]
00  // 12 x41y40 CPE[2]
00  // 13 x41y40 CPE[3]
00  // 14 x41y40 CPE[4]
00  // 15 x41y40 CPE[5]
00  // 16 x41y40 CPE[6]
00  // 17 x41y40 CPE[7]
00  // 18 x41y40 CPE[8]
00  // 19 x41y40 CPE[9]
00  // 20 x42y39 CPE[0]  net1 = net2: _a119  C_AND/D//AND/D
00  // 21 x42y39 CPE[1]
00  // 22 x42y39 CPE[2]
00  // 23 x42y39 CPE[3]
00  // 24 x42y39 CPE[4]
00  // 25 x42y39 CPE[5]
00  // 26 x42y39 CPE[6]
00  // 27 x42y39 CPE[7]
00  // 28 x42y39 CPE[8]
00  // 29 x42y39 CPE[9]
00  // 30 x42y40 CPE[0]  _a400  C_MX2b////    
00  // 31 x42y40 CPE[1]
00  // 32 x42y40 CPE[2]
00  // 33 x42y40 CPE[3]
00  // 34 x42y40 CPE[4]
00  // 35 x42y40 CPE[5]
00  // 36 x42y40 CPE[6]
00  // 37 x42y40 CPE[7]
00  // 38 x42y40 CPE[8]
00  // 39 x42y40 CPE[9]
20  // 40 x41y39 INMUX plane 2,1
10  // 41 x41y39 INMUX plane 4,3
00  // 42 x41y39 INMUX plane 6,5
07  // 43 x41y39 INMUX plane 8,7
00  // 44 x41y39 INMUX plane 10,9
1D  // 45 x41y39 INMUX plane 12,11
15  // 46 x41y40 INMUX plane 2,1
28  // 47 x41y40 INMUX plane 4,3
00  // 48 x41y40 INMUX plane 6,5
29  // 49 x41y40 INMUX plane 8,7
00  // 50 x41y40 INMUX plane 10,9
00  // 51 x41y40 INMUX plane 12,11
1C  // 52 x42y39 INMUX plane 2,1
18  // 53 x42y39 INMUX plane 4,3
31  // 54 x42y39 INMUX plane 6,5
01  // 55 x42y39 INMUX plane 8,7
01  // 56 x42y39 INMUX plane 10,9
18  // 57 x42y39 INMUX plane 12,11
20  // 58 x42y40 INMUX plane 2,1
00  // 59 x42y40 INMUX plane 4,3
00  // 60 x42y40 INMUX plane 6,5
00  // 61 x42y40 INMUX plane 8,7
80  // 62 x42y40 INMUX plane 10,9
03  // 63 x42y40 INMUX plane 12,11
48  // 64 x42y40 SB_BIG plane 1
10  // 65 x42y40 SB_BIG plane 1
20  // 66 x42y40 SB_DRIVE plane 2,1
00  // 67 x42y40 SB_BIG plane 2
30  // 68 x42y40 SB_BIG plane 2
48  // 69 x42y40 SB_BIG plane 3
10  // 70 x42y40 SB_BIG plane 3
04  // 71 x42y40 SB_DRIVE plane 4,3
48  // 72 x42y40 SB_BIG plane 4
22  // 73 x42y40 SB_BIG plane 4
48  // 74 x42y40 SB_BIG plane 5
12  // 75 x42y40 SB_BIG plane 5
00  // 76 x42y40 SB_DRIVE plane 6,5
48  // 77 x42y40 SB_BIG plane 6
12  // 78 x42y40 SB_BIG plane 6
1B  // 79 x42y40 SB_BIG plane 7
20  // 80 x42y40 SB_BIG plane 7
04  // 81 x42y40 SB_DRIVE plane 8,7
48  // 82 x42y40 SB_BIG plane 8
20  // 83 x42y40 SB_BIG plane 8
C9  // 84 x42y40 SB_BIG plane 9
35  // 85 x42y40 SB_BIG plane 9
00  // 86 x42y40 SB_DRIVE plane 10,9
48  // 87 x42y40 SB_BIG plane 10
12  // 88 x42y40 SB_BIG plane 10
93  // 89 x42y40 SB_BIG plane 11
04  // 90 x42y40 SB_BIG plane 11
00  // 91 x42y40 SB_DRIVE plane 12,11
A0  // 92 x42y40 SB_BIG plane 12
38  // 93 x42y40 SB_BIG plane 12
A8  // 94 x41y39 SB_SML plane 1
82  // 95 x41y39 SB_SML plane 2,1
2A  // 96 x41y39 SB_SML plane 2
A8  // 97 x41y39 SB_SML plane 3
82  // 98 x41y39 SB_SML plane 4,3
2A  // 99 x41y39 SB_SML plane 4
39  // 100 x41y39 SB_SML plane 5
83  // 101 x41y39 SB_SML plane 6,5
2A  // 102 x41y39 SB_SML plane 6
D4  // 103 x41y39 SB_SML plane 7
E6  // 104 x41y39 SB_SML plane 8,7
54  // 105 x41y39 SB_SML plane 8
4C  // 106 x41y39 SB_SML plane 9
87  // 107 x41y39 SB_SML plane 10,9
2A  // 108 x41y39 SB_SML plane 10
D4  // 109 x41y39 SB_SML plane 11
44  // 110 x41y39 SB_SML plane 12,11
35  // 111 x41y39 SB_SML plane 12
57 // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x43y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5AC8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
14 // y_sel: 39
3A // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5AD0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y39 CPE[0]  net1 = net2: _a22  C_AND/D//AND/D
00  //  1 x43y39 CPE[1]
00  //  2 x43y39 CPE[2]
00  //  3 x43y39 CPE[3]
00  //  4 x43y39 CPE[4]
00  //  5 x43y39 CPE[5]
00  //  6 x43y39 CPE[6]
00  //  7 x43y39 CPE[7]
00  //  8 x43y39 CPE[8]
00  //  9 x43y39 CPE[9]
00  // 10 x43y40 CPE[0]  _a511  C_////Bridge
00  // 11 x43y40 CPE[1]
00  // 12 x43y40 CPE[2]
00  // 13 x43y40 CPE[3]
00  // 14 x43y40 CPE[4]
00  // 15 x43y40 CPE[5]
00  // 16 x43y40 CPE[6]
00  // 17 x43y40 CPE[7]
00  // 18 x43y40 CPE[8]
00  // 19 x43y40 CPE[9]
00  // 20 x44y39 CPE[0]  _a359  C_MX2b////    
00  // 21 x44y39 CPE[1]
00  // 22 x44y39 CPE[2]
00  // 23 x44y39 CPE[3]
00  // 24 x44y39 CPE[4]
00  // 25 x44y39 CPE[5]
00  // 26 x44y39 CPE[6]
00  // 27 x44y39 CPE[7]
00  // 28 x44y39 CPE[8]
00  // 29 x44y39 CPE[9]
00  // 30 x44y40 CPE[0]  net1 = net2: _a100  C_AND/D//AND/D
00  // 31 x44y40 CPE[1]
00  // 32 x44y40 CPE[2]
00  // 33 x44y40 CPE[3]
00  // 34 x44y40 CPE[4]
00  // 35 x44y40 CPE[5]
00  // 36 x44y40 CPE[6]
00  // 37 x44y40 CPE[7]
00  // 38 x44y40 CPE[8]
00  // 39 x44y40 CPE[9]
2C  // 40 x43y39 INMUX plane 2,1
00  // 41 x43y39 INMUX plane 4,3
30  // 42 x43y39 INMUX plane 6,5
0B  // 43 x43y39 INMUX plane 8,7
00  // 44 x43y39 INMUX plane 10,9
00  // 45 x43y39 INMUX plane 12,11
08  // 46 x43y40 INMUX plane 2,1
00  // 47 x43y40 INMUX plane 4,3
00  // 48 x43y40 INMUX plane 6,5
38  // 49 x43y40 INMUX plane 8,7
01  // 50 x43y40 INMUX plane 10,9
20  // 51 x43y40 INMUX plane 12,11
00  // 52 x44y39 INMUX plane 2,1
20  // 53 x44y39 INMUX plane 4,3
82  // 54 x44y39 INMUX plane 6,5
47  // 55 x44y39 INMUX plane 8,7
80  // 56 x44y39 INMUX plane 10,9
C5  // 57 x44y39 INMUX plane 12,11
28  // 58 x44y40 INMUX plane 2,1
31  // 59 x44y40 INMUX plane 4,3
B0  // 60 x44y40 INMUX plane 6,5
5D  // 61 x44y40 INMUX plane 8,7
80  // 62 x44y40 INMUX plane 10,9
C8  // 63 x44y40 INMUX plane 12,11
48  // 64 x43y39 SB_BIG plane 1
12  // 65 x43y39 SB_BIG plane 1
00  // 66 x43y39 SB_DRIVE plane 2,1
48  // 67 x43y39 SB_BIG plane 2
12  // 68 x43y39 SB_BIG plane 2
48  // 69 x43y39 SB_BIG plane 3
12  // 70 x43y39 SB_BIG plane 3
00  // 71 x43y39 SB_DRIVE plane 4,3
93  // 72 x43y39 SB_BIG plane 4
32  // 73 x43y39 SB_BIG plane 4
41  // 74 x43y39 SB_BIG plane 5
10  // 75 x43y39 SB_BIG plane 5
00  // 76 x43y39 SB_DRIVE plane 6,5
08  // 77 x43y39 SB_BIG plane 6
12  // 78 x43y39 SB_BIG plane 6
08  // 79 x43y39 SB_BIG plane 7
12  // 80 x43y39 SB_BIG plane 7
20  // 81 x43y39 SB_DRIVE plane 8,7
08  // 82 x43y39 SB_BIG plane 8
12  // 83 x43y39 SB_BIG plane 8
48  // 84 x43y39 SB_BIG plane 9
12  // 85 x43y39 SB_BIG plane 9
00  // 86 x43y39 SB_DRIVE plane 10,9
48  // 87 x43y39 SB_BIG plane 10
12  // 88 x43y39 SB_BIG plane 10
48  // 89 x43y39 SB_BIG plane 11
12  // 90 x43y39 SB_BIG plane 11
00  // 91 x43y39 SB_DRIVE plane 12,11
08  // 92 x43y39 SB_BIG plane 12
12  // 93 x43y39 SB_BIG plane 12
88  // 94 x44y40 SB_SML plane 1
00  // 95 x44y40 SB_SML plane 2,1
53  // 96 x44y40 SB_SML plane 2
A8  // 97 x44y40 SB_SML plane 3
82  // 98 x44y40 SB_SML plane 4,3
6A  // 99 x44y40 SB_SML plane 4
12  // 100 x44y40 SB_SML plane 5
83  // 101 x44y40 SB_SML plane 6,5
2A  // 102 x44y40 SB_SML plane 6
A8  // 103 x44y40 SB_SML plane 7
82  // 104 x44y40 SB_SML plane 8,7
08  // 105 x44y40 SB_SML plane 8
A8  // 106 x44y40 SB_SML plane 9
82  // 107 x44y40 SB_SML plane 10,9
2A  // 108 x44y40 SB_SML plane 10
A8  // 109 x44y40 SB_SML plane 11
22  // 110 x44y40 SB_SML plane 12,11
72  // 111 x44y40 SB_SML plane 12
CB // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x45y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5B46     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
14 // y_sel: 39
E2 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5B4E
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x45y39 CPE[0]  net1 = net2: _a196  C_ADDF2///ADDF2/
00  //  1 x45y39 CPE[1]
00  //  2 x45y39 CPE[2]
00  //  3 x45y39 CPE[3]
00  //  4 x45y39 CPE[4]
00  //  5 x45y39 CPE[5]
00  //  6 x45y39 CPE[6]
00  //  7 x45y39 CPE[7]
00  //  8 x45y39 CPE[8]
00  //  9 x45y39 CPE[9]
00  // 10 x45y40 CPE[0]  net1 = net2: _a198  C_ADDF2///ADDF2/
00  // 11 x45y40 CPE[1]
00  // 12 x45y40 CPE[2]
00  // 13 x45y40 CPE[3]
00  // 14 x45y40 CPE[4]
00  // 15 x45y40 CPE[5]
00  // 16 x45y40 CPE[6]
00  // 17 x45y40 CPE[7]
00  // 18 x45y40 CPE[8]
00  // 19 x45y40 CPE[9]
00  // 20 x46y39 CPE[0]
00  // 21 x46y39 CPE[1]
00  // 22 x46y39 CPE[2]
00  // 23 x46y39 CPE[3]
00  // 24 x46y39 CPE[4]
00  // 25 x46y39 CPE[5]
00  // 26 x46y39 CPE[6]
00  // 27 x46y39 CPE[7]
00  // 28 x46y39 CPE[8]
00  // 29 x46y39 CPE[9]
00  // 30 x46y40 CPE[0]  _a356  C_MX2b////    
00  // 31 x46y40 CPE[1]
00  // 32 x46y40 CPE[2]
00  // 33 x46y40 CPE[3]
00  // 34 x46y40 CPE[4]
00  // 35 x46y40 CPE[5]
00  // 36 x46y40 CPE[6]
00  // 37 x46y40 CPE[7]
00  // 38 x46y40 CPE[8]
00  // 39 x46y40 CPE[9]
00  // 40 x45y39 INMUX plane 2,1
07  // 41 x45y39 INMUX plane 4,3
01  // 42 x45y39 INMUX plane 6,5
05  // 43 x45y39 INMUX plane 8,7
00  // 44 x45y39 INMUX plane 10,9
05  // 45 x45y39 INMUX plane 12,11
08  // 46 x45y40 INMUX plane 2,1
30  // 47 x45y40 INMUX plane 4,3
01  // 48 x45y40 INMUX plane 6,5
28  // 49 x45y40 INMUX plane 8,7
00  // 50 x45y40 INMUX plane 10,9
0D  // 51 x45y40 INMUX plane 12,11
00  // 52 x46y39 INMUX plane 2,1
00  // 53 x46y39 INMUX plane 4,3
80  // 54 x46y39 INMUX plane 6,5
81  // 55 x46y39 INMUX plane 8,7
80  // 56 x46y39 INMUX plane 10,9
98  // 57 x46y39 INMUX plane 12,11
08  // 58 x46y40 INMUX plane 2,1
28  // 59 x46y40 INMUX plane 4,3
B8  // 60 x46y40 INMUX plane 6,5
6B  // 61 x46y40 INMUX plane 8,7
A8  // 62 x46y40 INMUX plane 10,9
CD  // 63 x46y40 INMUX plane 12,11
48  // 64 x46y40 SB_BIG plane 1
12  // 65 x46y40 SB_BIG plane 1
00  // 66 x46y40 SB_DRIVE plane 2,1
59  // 67 x46y40 SB_BIG plane 2
12  // 68 x46y40 SB_BIG plane 2
00  // 69 x46y40 SB_BIG plane 3
00  // 70 x46y40 SB_BIG plane 3
00  // 71 x46y40 SB_DRIVE plane 4,3
48  // 72 x46y40 SB_BIG plane 4
12  // 73 x46y40 SB_BIG plane 4
48  // 74 x46y40 SB_BIG plane 5
10  // 75 x46y40 SB_BIG plane 5
00  // 76 x46y40 SB_DRIVE plane 6,5
41  // 77 x46y40 SB_BIG plane 6
12  // 78 x46y40 SB_BIG plane 6
00  // 79 x46y40 SB_BIG plane 7
00  // 80 x46y40 SB_BIG plane 7
00  // 81 x46y40 SB_DRIVE plane 8,7
88  // 82 x46y40 SB_BIG plane 8
12  // 83 x46y40 SB_BIG plane 8
00  // 84 x46y40 SB_BIG plane 9
00  // 85 x46y40 SB_BIG plane 9
00  // 86 x46y40 SB_DRIVE plane 10,9
01  // 87 x46y40 SB_BIG plane 10
00  // 88 x46y40 SB_BIG plane 10
00  // 89 x46y40 SB_BIG plane 11
00  // 90 x46y40 SB_BIG plane 11
00  // 91 x46y40 SB_DRIVE plane 12,11
50  // 92 x46y40 SB_BIG plane 12
20  // 93 x46y40 SB_BIG plane 12
A8  // 94 x45y39 SB_SML plane 1
82  // 95 x45y39 SB_SML plane 2,1
2A  // 96 x45y39 SB_SML plane 2
00  // 97 x45y39 SB_SML plane 3
80  // 98 x45y39 SB_SML plane 4,3
2A  // 99 x45y39 SB_SML plane 4
30  // 100 x45y39 SB_SML plane 5
80  // 101 x45y39 SB_SML plane 6,5
2A  // 102 x45y39 SB_SML plane 6
38  // 103 x45y39 SB_SML plane 7
80  // 104 x45y39 SB_SML plane 8,7
4A  // 105 x45y39 SB_SML plane 8
CB // -- CRC low byte
C2 // -- CRC high byte


// Config Latches on x47y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5BBE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
14 // y_sel: 39
2A // -- CRC low byte
F1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5BC6
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x47y39 CPE[0]
00  //  1 x47y39 CPE[1]
00  //  2 x47y39 CPE[2]
00  //  3 x47y39 CPE[3]
00  //  4 x47y39 CPE[4]
00  //  5 x47y39 CPE[5]
00  //  6 x47y39 CPE[6]
00  //  7 x47y39 CPE[7]
00  //  8 x47y39 CPE[8]
00  //  9 x47y39 CPE[9]
00  // 10 x47y40 CPE[0]
00  // 11 x47y40 CPE[1]
00  // 12 x47y40 CPE[2]
00  // 13 x47y40 CPE[3]
00  // 14 x47y40 CPE[4]
00  // 15 x47y40 CPE[5]
00  // 16 x47y40 CPE[6]
00  // 17 x47y40 CPE[7]
00  // 18 x47y40 CPE[8]
00  // 19 x47y40 CPE[9]
00  // 20 x48y39 CPE[0]
00  // 21 x48y39 CPE[1]
00  // 22 x48y39 CPE[2]
00  // 23 x48y39 CPE[3]
00  // 24 x48y39 CPE[4]
00  // 25 x48y39 CPE[5]
00  // 26 x48y39 CPE[6]
00  // 27 x48y39 CPE[7]
00  // 28 x48y39 CPE[8]
00  // 29 x48y39 CPE[9]
00  // 30 x48y40 CPE[0]
00  // 31 x48y40 CPE[1]
00  // 32 x48y40 CPE[2]
00  // 33 x48y40 CPE[3]
00  // 34 x48y40 CPE[4]
00  // 35 x48y40 CPE[5]
00  // 36 x48y40 CPE[6]
00  // 37 x48y40 CPE[7]
00  // 38 x48y40 CPE[8]
00  // 39 x48y40 CPE[9]
00  // 40 x47y39 INMUX plane 2,1
00  // 41 x47y39 INMUX plane 4,3
01  // 42 x47y39 INMUX plane 6,5
01  // 43 x47y39 INMUX plane 8,7
00  // 44 x47y39 INMUX plane 10,9
00  // 45 x47y39 INMUX plane 12,11
00  // 46 x47y40 INMUX plane 2,1
00  // 47 x47y40 INMUX plane 4,3
04  // 48 x47y40 INMUX plane 6,5
00  // 49 x47y40 INMUX plane 8,7
08  // 50 x47y40 INMUX plane 10,9
08  // 51 x47y40 INMUX plane 12,11
00  // 52 x48y39 INMUX plane 2,1
28  // 53 x48y39 INMUX plane 4,3
00  // 54 x48y39 INMUX plane 6,5
00  // 55 x48y39 INMUX plane 8,7
00  // 56 x48y39 INMUX plane 10,9
00  // 57 x48y39 INMUX plane 12,11
08  // 58 x48y40 INMUX plane 2,1
00  // 59 x48y40 INMUX plane 4,3
08  // 60 x48y40 INMUX plane 6,5
00  // 61 x48y40 INMUX plane 8,7
08  // 62 x48y40 INMUX plane 10,9
08  // 63 x48y40 INMUX plane 12,11
00  // 64 x47y39 SB_BIG plane 1
00  // 65 x47y39 SB_BIG plane 1
00  // 66 x47y39 SB_DRIVE plane 2,1
00  // 67 x47y39 SB_BIG plane 2
00  // 68 x47y39 SB_BIG plane 2
00  // 69 x47y39 SB_BIG plane 3
00  // 70 x47y39 SB_BIG plane 3
00  // 71 x47y39 SB_DRIVE plane 4,3
00  // 72 x47y39 SB_BIG plane 4
00  // 73 x47y39 SB_BIG plane 4
00  // 74 x47y39 SB_BIG plane 5
00  // 75 x47y39 SB_BIG plane 5
00  // 76 x47y39 SB_DRIVE plane 6,5
00  // 77 x47y39 SB_BIG plane 6
00  // 78 x47y39 SB_BIG plane 6
00  // 79 x47y39 SB_BIG plane 7
00  // 80 x47y39 SB_BIG plane 7
00  // 81 x47y39 SB_DRIVE plane 8,7
00  // 82 x47y39 SB_BIG plane 8
00  // 83 x47y39 SB_BIG plane 8
00  // 84 x47y39 SB_BIG plane 9
00  // 85 x47y39 SB_BIG plane 9
00  // 86 x47y39 SB_DRIVE plane 10,9
00  // 87 x47y39 SB_BIG plane 10
00  // 88 x47y39 SB_BIG plane 10
00  // 89 x47y39 SB_BIG plane 11
00  // 90 x47y39 SB_BIG plane 11
00  // 91 x47y39 SB_DRIVE plane 12,11
00  // 92 x47y39 SB_BIG plane 12
00  // 93 x47y39 SB_BIG plane 12
00  // 94 x48y40 SB_SML plane 1
00  // 95 x48y40 SB_SML plane 2,1
00  // 96 x48y40 SB_SML plane 2
00  // 97 x48y40 SB_SML plane 3
00  // 98 x48y40 SB_SML plane 4,3
00  // 99 x48y40 SB_SML plane 4
00  // 100 x48y40 SB_SML plane 5
00  // 101 x48y40 SB_SML plane 6,5
00  // 102 x48y40 SB_SML plane 6
00  // 103 x48y40 SB_SML plane 7
00  // 104 x48y40 SB_SML plane 8,7
00  // 105 x48y40 SB_SML plane 8
00  // 106 x48y40 SB_SML plane 9
00  // 107 x48y40 SB_SML plane 10,9
03  // 108 x48y40 SB_SML plane 10
01 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x49y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5C39     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
14 // y_sel: 39
F2 // -- CRC low byte
E8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5C41
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x49y39 CPE[0]
00  //  1 x49y39 CPE[1]
00  //  2 x49y39 CPE[2]
00  //  3 x49y39 CPE[3]
00  //  4 x49y39 CPE[4]
00  //  5 x49y39 CPE[5]
00  //  6 x49y39 CPE[6]
00  //  7 x49y39 CPE[7]
00  //  8 x49y39 CPE[8]
00  //  9 x49y39 CPE[9]
00  // 10 x49y40 CPE[0]
00  // 11 x49y40 CPE[1]
00  // 12 x49y40 CPE[2]
00  // 13 x49y40 CPE[3]
00  // 14 x49y40 CPE[4]
00  // 15 x49y40 CPE[5]
00  // 16 x49y40 CPE[6]
00  // 17 x49y40 CPE[7]
00  // 18 x49y40 CPE[8]
00  // 19 x49y40 CPE[9]
00  // 20 x50y39 CPE[0]
00  // 21 x50y39 CPE[1]
00  // 22 x50y39 CPE[2]
00  // 23 x50y39 CPE[3]
00  // 24 x50y39 CPE[4]
00  // 25 x50y39 CPE[5]
00  // 26 x50y39 CPE[6]
00  // 27 x50y39 CPE[7]
00  // 28 x50y39 CPE[8]
00  // 29 x50y39 CPE[9]
00  // 30 x50y40 CPE[0]
00  // 31 x50y40 CPE[1]
00  // 32 x50y40 CPE[2]
00  // 33 x50y40 CPE[3]
00  // 34 x50y40 CPE[4]
00  // 35 x50y40 CPE[5]
00  // 36 x50y40 CPE[6]
00  // 37 x50y40 CPE[7]
00  // 38 x50y40 CPE[8]
00  // 39 x50y40 CPE[9]
00  // 40 x49y39 INMUX plane 2,1
00  // 41 x49y39 INMUX plane 4,3
00  // 42 x49y39 INMUX plane 6,5
00  // 43 x49y39 INMUX plane 8,7
00  // 44 x49y39 INMUX plane 10,9
00  // 45 x49y39 INMUX plane 12,11
00  // 46 x49y40 INMUX plane 2,1
18  // 47 x49y40 INMUX plane 4,3
00  // 48 x49y40 INMUX plane 6,5
00  // 49 x49y40 INMUX plane 8,7
08  // 50 x49y40 INMUX plane 10,9
00  // 51 x49y40 INMUX plane 12,11
00  // 52 x50y39 INMUX plane 2,1
00  // 53 x50y39 INMUX plane 4,3
00  // 54 x50y39 INMUX plane 6,5
00  // 55 x50y39 INMUX plane 8,7
00  // 56 x50y39 INMUX plane 10,9
00  // 57 x50y39 INMUX plane 12,11
00  // 58 x50y40 INMUX plane 2,1
00  // 59 x50y40 INMUX plane 4,3
00  // 60 x50y40 INMUX plane 6,5
00  // 61 x50y40 INMUX plane 8,7
08  // 62 x50y40 INMUX plane 10,9
1D // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x161y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5C86     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
14 // y_sel: 39
54 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5C8E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y39
00  // 14 right_edge_EN1 at x163y39
00  // 15 right_edge_EN2 at x163y39
00  // 16 right_edge_EN0 at x163y40
00  // 17 right_edge_EN1 at x163y40
00  // 18 right_edge_EN2 at x163y40
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y40 SB_BIG plane 1
12  // 65 x162y40 SB_BIG plane 1
00  // 66 x162y40 SB_DRIVE plane 2,1
48  // 67 x162y40 SB_BIG plane 2
12  // 68 x162y40 SB_BIG plane 2
48  // 69 x162y40 SB_BIG plane 3
12  // 70 x162y40 SB_BIG plane 3
00  // 71 x162y40 SB_DRIVE plane 4,3
48  // 72 x162y40 SB_BIG plane 4
12  // 73 x162y40 SB_BIG plane 4
48  // 74 x162y40 SB_BIG plane 5
12  // 75 x162y40 SB_BIG plane 5
00  // 76 x162y40 SB_DRIVE plane 6,5
48  // 77 x162y40 SB_BIG plane 6
12  // 78 x162y40 SB_BIG plane 6
48  // 79 x162y40 SB_BIG plane 7
12  // 80 x162y40 SB_BIG plane 7
00  // 81 x162y40 SB_DRIVE plane 8,7
48  // 82 x162y40 SB_BIG plane 8
12  // 83 x162y40 SB_BIG plane 8
48  // 84 x162y40 SB_BIG plane 9
12  // 85 x162y40 SB_BIG plane 9
00  // 86 x162y40 SB_DRIVE plane 10,9
48  // 87 x162y40 SB_BIG plane 10
12  // 88 x162y40 SB_BIG plane 10
48  // 89 x162y40 SB_BIG plane 11
12  // 90 x162y40 SB_BIG plane 11
00  // 91 x162y40 SB_DRIVE plane 12,11
48  // 92 x162y40 SB_BIG plane 12
12  // 93 x162y40 SB_BIG plane 12
A8  // 94 x161y39 SB_SML plane 1
82  // 95 x161y39 SB_SML plane 2,1
2A  // 96 x161y39 SB_SML plane 2
A8  // 97 x161y39 SB_SML plane 3
82  // 98 x161y39 SB_SML plane 4,3
2A  // 99 x161y39 SB_SML plane 4
A8  // 100 x161y39 SB_SML plane 5
82  // 101 x161y39 SB_SML plane 6,5
2A  // 102 x161y39 SB_SML plane 6
A8  // 103 x161y39 SB_SML plane 7
82  // 104 x161y39 SB_SML plane 8,7
2A  // 105 x161y39 SB_SML plane 8
A8  // 106 x161y39 SB_SML plane 9
82  // 107 x161y39 SB_SML plane 10,9
2A  // 108 x161y39 SB_SML plane 10
A8  // 109 x161y39 SB_SML plane 11
82  // 110 x161y39 SB_SML plane 12,11
2A  // 111 x161y39 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5D04     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
15 // y_sel: 41
F2 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5D0C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y41
00  // 14 left_edge_EN1 at x-2y41
00  // 15 left_edge_EN2 at x-2y41
00  // 16 left_edge_EN0 at x-2y42
00  // 17 left_edge_EN1 at x-2y42
00  // 18 left_edge_EN2 at x-2y42
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y42 SB_BIG plane 1
12  // 65 x0y42 SB_BIG plane 1
10  // 66 x0y42 SB_DRIVE plane 2,1
79  // 67 x0y42 SB_BIG plane 2
12  // 68 x0y42 SB_BIG plane 2
48  // 69 x0y42 SB_BIG plane 3
12  // 70 x0y42 SB_BIG plane 3
00  // 71 x0y42 SB_DRIVE plane 4,3
48  // 72 x0y42 SB_BIG plane 4
12  // 73 x0y42 SB_BIG plane 4
48  // 74 x0y42 SB_BIG plane 5
12  // 75 x0y42 SB_BIG plane 5
00  // 76 x0y42 SB_DRIVE plane 6,5
48  // 77 x0y42 SB_BIG plane 6
12  // 78 x0y42 SB_BIG plane 6
48  // 79 x0y42 SB_BIG plane 7
12  // 80 x0y42 SB_BIG plane 7
00  // 81 x0y42 SB_DRIVE plane 8,7
48  // 82 x0y42 SB_BIG plane 8
12  // 83 x0y42 SB_BIG plane 8
79  // 84 x0y42 SB_BIG plane 9
12  // 85 x0y42 SB_BIG plane 9
01  // 86 x0y42 SB_DRIVE plane 10,9
48  // 87 x0y42 SB_BIG plane 10
12  // 88 x0y42 SB_BIG plane 10
48  // 89 x0y42 SB_BIG plane 11
12  // 90 x0y42 SB_BIG plane 11
00  // 91 x0y42 SB_DRIVE plane 12,11
48  // 92 x0y42 SB_BIG plane 12
12  // 93 x0y42 SB_BIG plane 12
A8  // 94 x-1y41 SB_SML plane 1
82  // 95 x-1y41 SB_SML plane 2,1
2A  // 96 x-1y41 SB_SML plane 2
A8  // 97 x-1y41 SB_SML plane 3
82  // 98 x-1y41 SB_SML plane 4,3
2A  // 99 x-1y41 SB_SML plane 4
A8  // 100 x-1y41 SB_SML plane 5
82  // 101 x-1y41 SB_SML plane 6,5
2A  // 102 x-1y41 SB_SML plane 6
A8  // 103 x-1y41 SB_SML plane 7
82  // 104 x-1y41 SB_SML plane 8,7
2A  // 105 x-1y41 SB_SML plane 8
A8  // 106 x-1y41 SB_SML plane 9
82  // 107 x-1y41 SB_SML plane 10,9
2A  // 108 x-1y41 SB_SML plane 10
A8  // 109 x-1y41 SB_SML plane 11
82  // 110 x-1y41 SB_SML plane 12,11
2A  // 111 x-1y41 SB_SML plane 12
67 // -- CRC low byte
5E // -- CRC high byte


// Config Latches on x1y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5D82     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
15 // y_sel: 41
2A // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5D8A
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y41 CPE[0]
00  //  1 x1y41 CPE[1]
00  //  2 x1y41 CPE[2]
00  //  3 x1y41 CPE[3]
00  //  4 x1y41 CPE[4]
00  //  5 x1y41 CPE[5]
00  //  6 x1y41 CPE[6]
00  //  7 x1y41 CPE[7]
00  //  8 x1y41 CPE[8]
00  //  9 x1y41 CPE[9]
00  // 10 x1y42 CPE[0]
00  // 11 x1y42 CPE[1]
00  // 12 x1y42 CPE[2]
00  // 13 x1y42 CPE[3]
00  // 14 x1y42 CPE[4]
00  // 15 x1y42 CPE[5]
00  // 16 x1y42 CPE[6]
00  // 17 x1y42 CPE[7]
00  // 18 x1y42 CPE[8]
00  // 19 x1y42 CPE[9]
00  // 20 x2y41 CPE[0]
00  // 21 x2y41 CPE[1]
00  // 22 x2y41 CPE[2]
00  // 23 x2y41 CPE[3]
00  // 24 x2y41 CPE[4]
00  // 25 x2y41 CPE[5]
00  // 26 x2y41 CPE[6]
00  // 27 x2y41 CPE[7]
00  // 28 x2y41 CPE[8]
00  // 29 x2y41 CPE[9]
00  // 30 x2y42 CPE[0]
00  // 31 x2y42 CPE[1]
00  // 32 x2y42 CPE[2]
00  // 33 x2y42 CPE[3]
00  // 34 x2y42 CPE[4]
00  // 35 x2y42 CPE[5]
00  // 36 x2y42 CPE[6]
00  // 37 x2y42 CPE[7]
00  // 38 x2y42 CPE[8]
00  // 39 x2y42 CPE[9]
00  // 40 x1y41 INMUX plane 2,1
00  // 41 x1y41 INMUX plane 4,3
00  // 42 x1y41 INMUX plane 6,5
00  // 43 x1y41 INMUX plane 8,7
00  // 44 x1y41 INMUX plane 10,9
00  // 45 x1y41 INMUX plane 12,11
08  // 46 x1y42 INMUX plane 2,1
00  // 47 x1y42 INMUX plane 4,3
00  // 48 x1y42 INMUX plane 6,5
00  // 49 x1y42 INMUX plane 8,7
01  // 50 x1y42 INMUX plane 10,9
00  // 51 x1y42 INMUX plane 12,11
00  // 52 x2y41 INMUX plane 2,1
00  // 53 x2y41 INMUX plane 4,3
00  // 54 x2y41 INMUX plane 6,5
00  // 55 x2y41 INMUX plane 8,7
01  // 56 x2y41 INMUX plane 10,9
00  // 57 x2y41 INMUX plane 12,11
08  // 58 x2y42 INMUX plane 2,1
00  // 59 x2y42 INMUX plane 4,3
00  // 60 x2y42 INMUX plane 6,5
00  // 61 x2y42 INMUX plane 8,7
01  // 62 x2y42 INMUX plane 10,9
00  // 63 x2y42 INMUX plane 12,11
00  // 64 x1y41 SB_BIG plane 1
00  // 65 x1y41 SB_BIG plane 1
00  // 66 x1y41 SB_DRIVE plane 2,1
00  // 67 x1y41 SB_BIG plane 2
00  // 68 x1y41 SB_BIG plane 2
00  // 69 x1y41 SB_BIG plane 3
00  // 70 x1y41 SB_BIG plane 3
00  // 71 x1y41 SB_DRIVE plane 4,3
00  // 72 x1y41 SB_BIG plane 4
00  // 73 x1y41 SB_BIG plane 4
00  // 74 x1y41 SB_BIG plane 5
00  // 75 x1y41 SB_BIG plane 5
00  // 76 x1y41 SB_DRIVE plane 6,5
00  // 77 x1y41 SB_BIG plane 6
00  // 78 x1y41 SB_BIG plane 6
00  // 79 x1y41 SB_BIG plane 7
00  // 80 x1y41 SB_BIG plane 7
00  // 81 x1y41 SB_DRIVE plane 8,7
00  // 82 x1y41 SB_BIG plane 8
00  // 83 x1y41 SB_BIG plane 8
39  // 84 x1y41 SB_BIG plane 9
92 // -- CRC low byte
96 // -- CRC high byte


// Config Latches on x3y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5DE5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
15 // y_sel: 41
42 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5DED
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x3y41 CPE[0]
00  //  1 x3y41 CPE[1]
00  //  2 x3y41 CPE[2]
00  //  3 x3y41 CPE[3]
00  //  4 x3y41 CPE[4]
00  //  5 x3y41 CPE[5]
00  //  6 x3y41 CPE[6]
00  //  7 x3y41 CPE[7]
00  //  8 x3y41 CPE[8]
00  //  9 x3y41 CPE[9]
00  // 10 x3y42 CPE[0]
00  // 11 x3y42 CPE[1]
00  // 12 x3y42 CPE[2]
00  // 13 x3y42 CPE[3]
00  // 14 x3y42 CPE[4]
00  // 15 x3y42 CPE[5]
00  // 16 x3y42 CPE[6]
00  // 17 x3y42 CPE[7]
00  // 18 x3y42 CPE[8]
00  // 19 x3y42 CPE[9]
00  // 20 x4y41 CPE[0]
00  // 21 x4y41 CPE[1]
00  // 22 x4y41 CPE[2]
00  // 23 x4y41 CPE[3]
00  // 24 x4y41 CPE[4]
00  // 25 x4y41 CPE[5]
00  // 26 x4y41 CPE[6]
00  // 27 x4y41 CPE[7]
00  // 28 x4y41 CPE[8]
00  // 29 x4y41 CPE[9]
00  // 30 x4y42 CPE[0]
00  // 31 x4y42 CPE[1]
00  // 32 x4y42 CPE[2]
00  // 33 x4y42 CPE[3]
00  // 34 x4y42 CPE[4]
00  // 35 x4y42 CPE[5]
00  // 36 x4y42 CPE[6]
00  // 37 x4y42 CPE[7]
00  // 38 x4y42 CPE[8]
00  // 39 x4y42 CPE[9]
00  // 40 x3y41 INMUX plane 2,1
00  // 41 x3y41 INMUX plane 4,3
00  // 42 x3y41 INMUX plane 6,5
00  // 43 x3y41 INMUX plane 8,7
01  // 44 x3y41 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x5y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5E20     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
15 // y_sel: 41
9A // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5E28
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y41 CPE[0]
00  //  1 x5y41 CPE[1]
00  //  2 x5y41 CPE[2]
00  //  3 x5y41 CPE[3]
00  //  4 x5y41 CPE[4]
00  //  5 x5y41 CPE[5]
00  //  6 x5y41 CPE[6]
00  //  7 x5y41 CPE[7]
00  //  8 x5y41 CPE[8]
00  //  9 x5y41 CPE[9]
00  // 10 x5y42 CPE[0]
00  // 11 x5y42 CPE[1]
00  // 12 x5y42 CPE[2]
00  // 13 x5y42 CPE[3]
00  // 14 x5y42 CPE[4]
00  // 15 x5y42 CPE[5]
00  // 16 x5y42 CPE[6]
00  // 17 x5y42 CPE[7]
00  // 18 x5y42 CPE[8]
00  // 19 x5y42 CPE[9]
00  // 20 x6y41 CPE[0]
00  // 21 x6y41 CPE[1]
00  // 22 x6y41 CPE[2]
00  // 23 x6y41 CPE[3]
00  // 24 x6y41 CPE[4]
00  // 25 x6y41 CPE[5]
00  // 26 x6y41 CPE[6]
00  // 27 x6y41 CPE[7]
00  // 28 x6y41 CPE[8]
00  // 29 x6y41 CPE[9]
00  // 30 x6y42 CPE[0]
00  // 31 x6y42 CPE[1]
00  // 32 x6y42 CPE[2]
00  // 33 x6y42 CPE[3]
00  // 34 x6y42 CPE[4]
00  // 35 x6y42 CPE[5]
00  // 36 x6y42 CPE[6]
00  // 37 x6y42 CPE[7]
00  // 38 x6y42 CPE[8]
00  // 39 x6y42 CPE[9]
00  // 40 x5y41 INMUX plane 2,1
00  // 41 x5y41 INMUX plane 4,3
00  // 42 x5y41 INMUX plane 6,5
00  // 43 x5y41 INMUX plane 8,7
00  // 44 x5y41 INMUX plane 10,9
00  // 45 x5y41 INMUX plane 12,11
00  // 46 x5y42 INMUX plane 2,1
00  // 47 x5y42 INMUX plane 4,3
00  // 48 x5y42 INMUX plane 6,5
00  // 49 x5y42 INMUX plane 8,7
00  // 50 x5y42 INMUX plane 10,9
00  // 51 x5y42 INMUX plane 12,11
00  // 52 x6y41 INMUX plane 2,1
00  // 53 x6y41 INMUX plane 4,3
00  // 54 x6y41 INMUX plane 6,5
00  // 55 x6y41 INMUX plane 8,7
00  // 56 x6y41 INMUX plane 10,9
00  // 57 x6y41 INMUX plane 12,11
00  // 58 x6y42 INMUX plane 2,1
00  // 59 x6y42 INMUX plane 4,3
00  // 60 x6y42 INMUX plane 6,5
00  // 61 x6y42 INMUX plane 8,7
00  // 62 x6y42 INMUX plane 10,9
00  // 63 x6y42 INMUX plane 12,11
00  // 64 x5y41 SB_BIG plane 1
00  // 65 x5y41 SB_BIG plane 1
00  // 66 x5y41 SB_DRIVE plane 2,1
00  // 67 x5y41 SB_BIG plane 2
00  // 68 x5y41 SB_BIG plane 2
00  // 69 x5y41 SB_BIG plane 3
00  // 70 x5y41 SB_BIG plane 3
00  // 71 x5y41 SB_DRIVE plane 4,3
00  // 72 x5y41 SB_BIG plane 4
00  // 73 x5y41 SB_BIG plane 4
00  // 74 x5y41 SB_BIG plane 5
00  // 75 x5y41 SB_BIG plane 5
00  // 76 x5y41 SB_DRIVE plane 6,5
00  // 77 x5y41 SB_BIG plane 6
00  // 78 x5y41 SB_BIG plane 6
00  // 79 x5y41 SB_BIG plane 7
00  // 80 x5y41 SB_BIG plane 7
00  // 81 x5y41 SB_DRIVE plane 8,7
00  // 82 x5y41 SB_BIG plane 8
00  // 83 x5y41 SB_BIG plane 8
00  // 84 x5y41 SB_BIG plane 9
00  // 85 x5y41 SB_BIG plane 9
04  // 86 x5y41 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x15y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5E85     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
15 // y_sel: 41
32 // -- CRC low byte
75 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5E8D
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x15y41 CPE[0]
00  //  1 x15y41 CPE[1]
00  //  2 x15y41 CPE[2]
00  //  3 x15y41 CPE[3]
00  //  4 x15y41 CPE[4]
00  //  5 x15y41 CPE[5]
00  //  6 x15y41 CPE[6]
00  //  7 x15y41 CPE[7]
00  //  8 x15y41 CPE[8]
00  //  9 x15y41 CPE[9]
00  // 10 x15y42 CPE[0]
00  // 11 x15y42 CPE[1]
00  // 12 x15y42 CPE[2]
00  // 13 x15y42 CPE[3]
00  // 14 x15y42 CPE[4]
00  // 15 x15y42 CPE[5]
00  // 16 x15y42 CPE[6]
00  // 17 x15y42 CPE[7]
00  // 18 x15y42 CPE[8]
00  // 19 x15y42 CPE[9]
00  // 20 x16y41 CPE[0]
00  // 21 x16y41 CPE[1]
00  // 22 x16y41 CPE[2]
00  // 23 x16y41 CPE[3]
00  // 24 x16y41 CPE[4]
00  // 25 x16y41 CPE[5]
00  // 26 x16y41 CPE[6]
00  // 27 x16y41 CPE[7]
00  // 28 x16y41 CPE[8]
00  // 29 x16y41 CPE[9]
00  // 30 x16y42 CPE[0]
00  // 31 x16y42 CPE[1]
00  // 32 x16y42 CPE[2]
00  // 33 x16y42 CPE[3]
00  // 34 x16y42 CPE[4]
00  // 35 x16y42 CPE[5]
00  // 36 x16y42 CPE[6]
00  // 37 x16y42 CPE[7]
00  // 38 x16y42 CPE[8]
00  // 39 x16y42 CPE[9]
00  // 40 x15y41 INMUX plane 2,1
00  // 41 x15y41 INMUX plane 4,3
00  // 42 x15y41 INMUX plane 6,5
00  // 43 x15y41 INMUX plane 8,7
00  // 44 x15y41 INMUX plane 10,9
00  // 45 x15y41 INMUX plane 12,11
00  // 46 x15y42 INMUX plane 2,1
00  // 47 x15y42 INMUX plane 4,3
00  // 48 x15y42 INMUX plane 6,5
00  // 49 x15y42 INMUX plane 8,7
00  // 50 x15y42 INMUX plane 10,9
00  // 51 x15y42 INMUX plane 12,11
00  // 52 x16y41 INMUX plane 2,1
00  // 53 x16y41 INMUX plane 4,3
00  // 54 x16y41 INMUX plane 6,5
00  // 55 x16y41 INMUX plane 8,7
00  // 56 x16y41 INMUX plane 10,9
00  // 57 x16y41 INMUX plane 12,11
00  // 58 x16y42 INMUX plane 2,1
00  // 59 x16y42 INMUX plane 4,3
00  // 60 x16y42 INMUX plane 6,5
00  // 61 x16y42 INMUX plane 8,7
00  // 62 x16y42 INMUX plane 10,9
00  // 63 x16y42 INMUX plane 12,11
00  // 64 x16y42 SB_BIG plane 1
00  // 65 x16y42 SB_BIG plane 1
10  // 66 x16y42 SB_DRIVE plane 2,1
31  // 67 x16y42 SB_BIG plane 2
7E // -- CRC low byte
D2 // -- CRC high byte


// Config Latches on x17y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5ED7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
15 // y_sel: 41
EA // -- CRC low byte
6C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5EDF
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x17y41 CPE[0]
00  //  1 x17y41 CPE[1]
00  //  2 x17y41 CPE[2]
00  //  3 x17y41 CPE[3]
00  //  4 x17y41 CPE[4]
00  //  5 x17y41 CPE[5]
00  //  6 x17y41 CPE[6]
00  //  7 x17y41 CPE[7]
00  //  8 x17y41 CPE[8]
00  //  9 x17y41 CPE[9]
00  // 10 x17y42 CPE[0]
00  // 11 x17y42 CPE[1]
00  // 12 x17y42 CPE[2]
00  // 13 x17y42 CPE[3]
00  // 14 x17y42 CPE[4]
00  // 15 x17y42 CPE[5]
00  // 16 x17y42 CPE[6]
00  // 17 x17y42 CPE[7]
00  // 18 x17y42 CPE[8]
00  // 19 x17y42 CPE[9]
00  // 20 x18y41 CPE[0]
00  // 21 x18y41 CPE[1]
00  // 22 x18y41 CPE[2]
00  // 23 x18y41 CPE[3]
00  // 24 x18y41 CPE[4]
00  // 25 x18y41 CPE[5]
00  // 26 x18y41 CPE[6]
00  // 27 x18y41 CPE[7]
00  // 28 x18y41 CPE[8]
00  // 29 x18y41 CPE[9]
00  // 30 x18y42 CPE[0]
00  // 31 x18y42 CPE[1]
00  // 32 x18y42 CPE[2]
00  // 33 x18y42 CPE[3]
00  // 34 x18y42 CPE[4]
00  // 35 x18y42 CPE[5]
00  // 36 x18y42 CPE[6]
00  // 37 x18y42 CPE[7]
00  // 38 x18y42 CPE[8]
00  // 39 x18y42 CPE[9]
00  // 40 x17y41 INMUX plane 2,1
00  // 41 x17y41 INMUX plane 4,3
00  // 42 x17y41 INMUX plane 6,5
00  // 43 x17y41 INMUX plane 8,7
00  // 44 x17y41 INMUX plane 10,9
00  // 45 x17y41 INMUX plane 12,11
08  // 46 x17y42 INMUX plane 2,1
00  // 47 x17y42 INMUX plane 4,3
00  // 48 x17y42 INMUX plane 6,5
00  // 49 x17y42 INMUX plane 8,7
00  // 50 x17y42 INMUX plane 10,9
00  // 51 x17y42 INMUX plane 12,11
00  // 52 x18y41 INMUX plane 2,1
00  // 53 x18y41 INMUX plane 4,3
00  // 54 x18y41 INMUX plane 6,5
00  // 55 x18y41 INMUX plane 8,7
00  // 56 x18y41 INMUX plane 10,9
00  // 57 x18y41 INMUX plane 12,11
08  // 58 x18y42 INMUX plane 2,1
D2 // -- CRC low byte
28 // -- CRC high byte


// Config Latches on x19y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5F20     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
15 // y_sel: 41
82 // -- CRC low byte
46 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5F28
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x19y41 CPE[0]
00  //  1 x19y41 CPE[1]
00  //  2 x19y41 CPE[2]
00  //  3 x19y41 CPE[3]
00  //  4 x19y41 CPE[4]
00  //  5 x19y41 CPE[5]
00  //  6 x19y41 CPE[6]
00  //  7 x19y41 CPE[7]
00  //  8 x19y41 CPE[8]
00  //  9 x19y41 CPE[9]
00  // 10 x19y42 CPE[0]
00  // 11 x19y42 CPE[1]
00  // 12 x19y42 CPE[2]
00  // 13 x19y42 CPE[3]
00  // 14 x19y42 CPE[4]
00  // 15 x19y42 CPE[5]
00  // 16 x19y42 CPE[6]
00  // 17 x19y42 CPE[7]
00  // 18 x19y42 CPE[8]
00  // 19 x19y42 CPE[9]
00  // 20 x20y41 CPE[0]
00  // 21 x20y41 CPE[1]
00  // 22 x20y41 CPE[2]
00  // 23 x20y41 CPE[3]
00  // 24 x20y41 CPE[4]
00  // 25 x20y41 CPE[5]
00  // 26 x20y41 CPE[6]
00  // 27 x20y41 CPE[7]
00  // 28 x20y41 CPE[8]
00  // 29 x20y41 CPE[9]
00  // 30 x20y42 CPE[0]
00  // 31 x20y42 CPE[1]
00  // 32 x20y42 CPE[2]
00  // 33 x20y42 CPE[3]
00  // 34 x20y42 CPE[4]
00  // 35 x20y42 CPE[5]
00  // 36 x20y42 CPE[6]
00  // 37 x20y42 CPE[7]
00  // 38 x20y42 CPE[8]
00  // 39 x20y42 CPE[9]
00  // 40 x19y41 INMUX plane 2,1
00  // 41 x19y41 INMUX plane 4,3
00  // 42 x19y41 INMUX plane 6,5
00  // 43 x19y41 INMUX plane 8,7
00  // 44 x19y41 INMUX plane 10,9
00  // 45 x19y41 INMUX plane 12,11
00  // 46 x19y42 INMUX plane 2,1
00  // 47 x19y42 INMUX plane 4,3
00  // 48 x19y42 INMUX plane 6,5
00  // 49 x19y42 INMUX plane 8,7
00  // 50 x19y42 INMUX plane 10,9
00  // 51 x19y42 INMUX plane 12,11
00  // 52 x20y41 INMUX plane 2,1
00  // 53 x20y41 INMUX plane 4,3
00  // 54 x20y41 INMUX plane 6,5
00  // 55 x20y41 INMUX plane 8,7
00  // 56 x20y41 INMUX plane 10,9
00  // 57 x20y41 INMUX plane 12,11
00  // 58 x20y42 INMUX plane 2,1
00  // 59 x20y42 INMUX plane 4,3
00  // 60 x20y42 INMUX plane 6,5
00  // 61 x20y42 INMUX plane 8,7
00  // 62 x20y42 INMUX plane 10,9
00  // 63 x20y42 INMUX plane 12,11
00  // 64 x20y42 SB_BIG plane 1
00  // 65 x20y42 SB_BIG plane 1
00  // 66 x20y42 SB_DRIVE plane 2,1
00  // 67 x20y42 SB_BIG plane 2
00  // 68 x20y42 SB_BIG plane 2
00  // 69 x20y42 SB_BIG plane 3
00  // 70 x20y42 SB_BIG plane 3
00  // 71 x20y42 SB_DRIVE plane 4,3
00  // 72 x20y42 SB_BIG plane 4
00  // 73 x20y42 SB_BIG plane 4
00  // 74 x20y42 SB_BIG plane 5
00  // 75 x20y42 SB_BIG plane 5
00  // 76 x20y42 SB_DRIVE plane 6,5
00  // 77 x20y42 SB_BIG plane 6
00  // 78 x20y42 SB_BIG plane 6
00  // 79 x20y42 SB_BIG plane 7
00  // 80 x20y42 SB_BIG plane 7
00  // 81 x20y42 SB_DRIVE plane 8,7
00  // 82 x20y42 SB_BIG plane 8
00  // 83 x20y42 SB_BIG plane 8
39  // 84 x20y42 SB_BIG plane 9
63 // -- CRC low byte
2E // -- CRC high byte


// Config Latches on x21y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5F83     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
15 // y_sel: 41
5A // -- CRC low byte
5F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5F8B
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x21y41 CPE[0]
00  //  1 x21y41 CPE[1]
00  //  2 x21y41 CPE[2]
00  //  3 x21y41 CPE[3]
00  //  4 x21y41 CPE[4]
00  //  5 x21y41 CPE[5]
00  //  6 x21y41 CPE[6]
00  //  7 x21y41 CPE[7]
00  //  8 x21y41 CPE[8]
00  //  9 x21y41 CPE[9]
00  // 10 x21y42 CPE[0]
00  // 11 x21y42 CPE[1]
00  // 12 x21y42 CPE[2]
00  // 13 x21y42 CPE[3]
00  // 14 x21y42 CPE[4]
00  // 15 x21y42 CPE[5]
00  // 16 x21y42 CPE[6]
00  // 17 x21y42 CPE[7]
00  // 18 x21y42 CPE[8]
00  // 19 x21y42 CPE[9]
00  // 20 x22y41 CPE[0]
00  // 21 x22y41 CPE[1]
00  // 22 x22y41 CPE[2]
00  // 23 x22y41 CPE[3]
00  // 24 x22y41 CPE[4]
00  // 25 x22y41 CPE[5]
00  // 26 x22y41 CPE[6]
00  // 27 x22y41 CPE[7]
00  // 28 x22y41 CPE[8]
00  // 29 x22y41 CPE[9]
00  // 30 x22y42 CPE[0]
00  // 31 x22y42 CPE[1]
00  // 32 x22y42 CPE[2]
00  // 33 x22y42 CPE[3]
00  // 34 x22y42 CPE[4]
00  // 35 x22y42 CPE[5]
00  // 36 x22y42 CPE[6]
00  // 37 x22y42 CPE[7]
00  // 38 x22y42 CPE[8]
00  // 39 x22y42 CPE[9]
00  // 40 x21y41 INMUX plane 2,1
00  // 41 x21y41 INMUX plane 4,3
00  // 42 x21y41 INMUX plane 6,5
00  // 43 x21y41 INMUX plane 8,7
00  // 44 x21y41 INMUX plane 10,9
00  // 45 x21y41 INMUX plane 12,11
00  // 46 x21y42 INMUX plane 2,1
00  // 47 x21y42 INMUX plane 4,3
00  // 48 x21y42 INMUX plane 6,5
00  // 49 x21y42 INMUX plane 8,7
01  // 50 x21y42 INMUX plane 10,9
00  // 51 x21y42 INMUX plane 12,11
00  // 52 x22y41 INMUX plane 2,1
00  // 53 x22y41 INMUX plane 4,3
08  // 54 x22y41 INMUX plane 6,5
00  // 55 x22y41 INMUX plane 8,7
01  // 56 x22y41 INMUX plane 10,9
00  // 57 x22y41 INMUX plane 12,11
00  // 58 x22y42 INMUX plane 2,1
00  // 59 x22y42 INMUX plane 4,3
00  // 60 x22y42 INMUX plane 6,5
00  // 61 x22y42 INMUX plane 8,7
01  // 62 x22y42 INMUX plane 10,9
00  // 63 x22y42 INMUX plane 12,11
00  // 64 x21y41 SB_BIG plane 1
00  // 65 x21y41 SB_BIG plane 1
00  // 66 x21y41 SB_DRIVE plane 2,1
00  // 67 x21y41 SB_BIG plane 2
00  // 68 x21y41 SB_BIG plane 2
00  // 69 x21y41 SB_BIG plane 3
00  // 70 x21y41 SB_BIG plane 3
00  // 71 x21y41 SB_DRIVE plane 4,3
00  // 72 x21y41 SB_BIG plane 4
00  // 73 x21y41 SB_BIG plane 4
00  // 74 x21y41 SB_BIG plane 5
00  // 75 x21y41 SB_BIG plane 5
10  // 76 x21y41 SB_DRIVE plane 6,5
C9  // 77 x21y41 SB_BIG plane 6
01  // 78 x21y41 SB_BIG plane 6
00  // 79 x21y41 SB_BIG plane 7
00  // 80 x21y41 SB_BIG plane 7
00  // 81 x21y41 SB_DRIVE plane 8,7
00  // 82 x21y41 SB_BIG plane 8
00  // 83 x21y41 SB_BIG plane 8
39  // 84 x21y41 SB_BIG plane 9
00  // 85 x21y41 SB_BIG plane 9
01  // 86 x21y41 SB_DRIVE plane 10,9
9E // -- CRC low byte
7B // -- CRC high byte


// Config Latches on x23y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5FE8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
15 // y_sel: 41
52 // -- CRC low byte
12 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5FF0
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x23y41 CPE[0]
00  //  1 x23y41 CPE[1]
00  //  2 x23y41 CPE[2]
00  //  3 x23y41 CPE[3]
00  //  4 x23y41 CPE[4]
00  //  5 x23y41 CPE[5]
00  //  6 x23y41 CPE[6]
00  //  7 x23y41 CPE[7]
00  //  8 x23y41 CPE[8]
00  //  9 x23y41 CPE[9]
00  // 10 x23y42 CPE[0]
00  // 11 x23y42 CPE[1]
00  // 12 x23y42 CPE[2]
00  // 13 x23y42 CPE[3]
00  // 14 x23y42 CPE[4]
00  // 15 x23y42 CPE[5]
00  // 16 x23y42 CPE[6]
00  // 17 x23y42 CPE[7]
00  // 18 x23y42 CPE[8]
00  // 19 x23y42 CPE[9]
00  // 20 x24y41 CPE[0]
00  // 21 x24y41 CPE[1]
00  // 22 x24y41 CPE[2]
00  // 23 x24y41 CPE[3]
00  // 24 x24y41 CPE[4]
00  // 25 x24y41 CPE[5]
00  // 26 x24y41 CPE[6]
00  // 27 x24y41 CPE[7]
00  // 28 x24y41 CPE[8]
00  // 29 x24y41 CPE[9]
00  // 30 x24y42 CPE[0]
00  // 31 x24y42 CPE[1]
00  // 32 x24y42 CPE[2]
00  // 33 x24y42 CPE[3]
00  // 34 x24y42 CPE[4]
00  // 35 x24y42 CPE[5]
00  // 36 x24y42 CPE[6]
00  // 37 x24y42 CPE[7]
00  // 38 x24y42 CPE[8]
00  // 39 x24y42 CPE[9]
00  // 40 x23y41 INMUX plane 2,1
00  // 41 x23y41 INMUX plane 4,3
08  // 42 x23y41 INMUX plane 6,5
00  // 43 x23y41 INMUX plane 8,7
01  // 44 x23y41 INMUX plane 10,9
00  // 45 x23y41 INMUX plane 12,11
00  // 46 x23y42 INMUX plane 2,1
00  // 47 x23y42 INMUX plane 4,3
00  // 48 x23y42 INMUX plane 6,5
00  // 49 x23y42 INMUX plane 8,7
00  // 50 x23y42 INMUX plane 10,9
00  // 51 x23y42 INMUX plane 12,11
00  // 52 x24y41 INMUX plane 2,1
00  // 53 x24y41 INMUX plane 4,3
00  // 54 x24y41 INMUX plane 6,5
00  // 55 x24y41 INMUX plane 8,7
00  // 56 x24y41 INMUX plane 10,9
00  // 57 x24y41 INMUX plane 12,11
00  // 58 x24y42 INMUX plane 2,1
00  // 59 x24y42 INMUX plane 4,3
00  // 60 x24y42 INMUX plane 6,5
00  // 61 x24y42 INMUX plane 8,7
00  // 62 x24y42 INMUX plane 10,9
00  // 63 x24y42 INMUX plane 12,11
00  // 64 x24y42 SB_BIG plane 1
00  // 65 x24y42 SB_BIG plane 1
00  // 66 x24y42 SB_DRIVE plane 2,1
00  // 67 x24y42 SB_BIG plane 2
00  // 68 x24y42 SB_BIG plane 2
00  // 69 x24y42 SB_BIG plane 3
00  // 70 x24y42 SB_BIG plane 3
00  // 71 x24y42 SB_DRIVE plane 4,3
00  // 72 x24y42 SB_BIG plane 4
00  // 73 x24y42 SB_BIG plane 4
00  // 74 x24y42 SB_BIG plane 5
00  // 75 x24y42 SB_BIG plane 5
00  // 76 x24y42 SB_DRIVE plane 6,5
00  // 77 x24y42 SB_BIG plane 6
00  // 78 x24y42 SB_BIG plane 6
00  // 79 x24y42 SB_BIG plane 7
00  // 80 x24y42 SB_BIG plane 7
00  // 81 x24y42 SB_DRIVE plane 8,7
00  // 82 x24y42 SB_BIG plane 8
00  // 83 x24y42 SB_BIG plane 8
00  // 84 x24y42 SB_BIG plane 9
00  // 85 x24y42 SB_BIG plane 9
04  // 86 x24y42 SB_DRIVE plane 10,9
9F // -- CRC low byte
02 // -- CRC high byte


// Config Latches on x25y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 604D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
15 // y_sel: 41
8A // -- CRC low byte
0B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6055
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x25y41 CPE[0]
00  //  1 x25y41 CPE[1]
00  //  2 x25y41 CPE[2]
00  //  3 x25y41 CPE[3]
00  //  4 x25y41 CPE[4]
00  //  5 x25y41 CPE[5]
00  //  6 x25y41 CPE[6]
00  //  7 x25y41 CPE[7]
00  //  8 x25y41 CPE[8]
00  //  9 x25y41 CPE[9]
00  // 10 x25y42 CPE[0]
00  // 11 x25y42 CPE[1]
00  // 12 x25y42 CPE[2]
00  // 13 x25y42 CPE[3]
00  // 14 x25y42 CPE[4]
00  // 15 x25y42 CPE[5]
00  // 16 x25y42 CPE[6]
00  // 17 x25y42 CPE[7]
00  // 18 x25y42 CPE[8]
00  // 19 x25y42 CPE[9]
00  // 20 x26y41 CPE[0]
00  // 21 x26y41 CPE[1]
00  // 22 x26y41 CPE[2]
00  // 23 x26y41 CPE[3]
00  // 24 x26y41 CPE[4]
00  // 25 x26y41 CPE[5]
00  // 26 x26y41 CPE[6]
00  // 27 x26y41 CPE[7]
00  // 28 x26y41 CPE[8]
00  // 29 x26y41 CPE[9]
00  // 30 x26y42 CPE[0]
00  // 31 x26y42 CPE[1]
00  // 32 x26y42 CPE[2]
00  // 33 x26y42 CPE[3]
00  // 34 x26y42 CPE[4]
00  // 35 x26y42 CPE[5]
00  // 36 x26y42 CPE[6]
00  // 37 x26y42 CPE[7]
00  // 38 x26y42 CPE[8]
00  // 39 x26y42 CPE[9]
00  // 40 x25y41 INMUX plane 2,1
00  // 41 x25y41 INMUX plane 4,3
00  // 42 x25y41 INMUX plane 6,5
00  // 43 x25y41 INMUX plane 8,7
00  // 44 x25y41 INMUX plane 10,9
00  // 45 x25y41 INMUX plane 12,11
00  // 46 x25y42 INMUX plane 2,1
00  // 47 x25y42 INMUX plane 4,3
00  // 48 x25y42 INMUX plane 6,5
00  // 49 x25y42 INMUX plane 8,7
00  // 50 x25y42 INMUX plane 10,9
00  // 51 x25y42 INMUX plane 12,11
00  // 52 x26y41 INMUX plane 2,1
01  // 53 x26y41 INMUX plane 4,3
00  // 54 x26y41 INMUX plane 6,5
00  // 55 x26y41 INMUX plane 8,7
01  // 56 x26y41 INMUX plane 10,9
00  // 57 x26y41 INMUX plane 12,11
00  // 58 x26y42 INMUX plane 2,1
00  // 59 x26y42 INMUX plane 4,3
00  // 60 x26y42 INMUX plane 6,5
00  // 61 x26y42 INMUX plane 8,7
00  // 62 x26y42 INMUX plane 10,9
00  // 63 x26y42 INMUX plane 12,11
00  // 64 x25y41 SB_BIG plane 1
00  // 65 x25y41 SB_BIG plane 1
00  // 66 x25y41 SB_DRIVE plane 2,1
00  // 67 x25y41 SB_BIG plane 2
00  // 68 x25y41 SB_BIG plane 2
00  // 69 x25y41 SB_BIG plane 3
00  // 70 x25y41 SB_BIG plane 3
00  // 71 x25y41 SB_DRIVE plane 4,3
00  // 72 x25y41 SB_BIG plane 4
00  // 73 x25y41 SB_BIG plane 4
00  // 74 x25y41 SB_BIG plane 5
00  // 75 x25y41 SB_BIG plane 5
00  // 76 x25y41 SB_DRIVE plane 6,5
00  // 77 x25y41 SB_BIG plane 6
00  // 78 x25y41 SB_BIG plane 6
00  // 79 x25y41 SB_BIG plane 7
00  // 80 x25y41 SB_BIG plane 7
00  // 81 x25y41 SB_DRIVE plane 8,7
00  // 82 x25y41 SB_BIG plane 8
00  // 83 x25y41 SB_BIG plane 8
C9  // 84 x25y41 SB_BIG plane 9
01  // 85 x25y41 SB_BIG plane 9
00  // 86 x25y41 SB_DRIVE plane 10,9
00  // 87 x25y41 SB_BIG plane 10
00  // 88 x25y41 SB_BIG plane 10
00  // 89 x25y41 SB_BIG plane 11
00  // 90 x25y41 SB_BIG plane 11
00  // 91 x25y41 SB_DRIVE plane 12,11
00  // 92 x25y41 SB_BIG plane 12
00  // 93 x25y41 SB_BIG plane 12
00  // 94 x26y42 SB_SML plane 1
00  // 95 x26y42 SB_SML plane 2,1
00  // 96 x26y42 SB_SML plane 2
00  // 97 x26y42 SB_SML plane 3
00  // 98 x26y42 SB_SML plane 4,3
00  // 99 x26y42 SB_SML plane 4
00  // 100 x26y42 SB_SML plane 5
00  // 101 x26y42 SB_SML plane 6,5
00  // 102 x26y42 SB_SML plane 6
00  // 103 x26y42 SB_SML plane 7
00  // 104 x26y42 SB_SML plane 8,7
00  // 105 x26y42 SB_SML plane 8
0E  // 106 x26y42 SB_SML plane 9
3B // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x27y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 60C6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
15 // y_sel: 41
E2 // -- CRC low byte
21 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 60CE
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x27y41 CPE[0]  _a368  C_///AND/
00  //  1 x27y41 CPE[1]
00  //  2 x27y41 CPE[2]
00  //  3 x27y41 CPE[3]
00  //  4 x27y41 CPE[4]
00  //  5 x27y41 CPE[5]
00  //  6 x27y41 CPE[6]
00  //  7 x27y41 CPE[7]
00  //  8 x27y41 CPE[8]
00  //  9 x27y41 CPE[9]
00  // 10 x27y42 CPE[0]
00  // 11 x27y42 CPE[1]
00  // 12 x27y42 CPE[2]
00  // 13 x27y42 CPE[3]
00  // 14 x27y42 CPE[4]
00  // 15 x27y42 CPE[5]
00  // 16 x27y42 CPE[6]
00  // 17 x27y42 CPE[7]
00  // 18 x27y42 CPE[8]
00  // 19 x27y42 CPE[9]
00  // 20 x28y41 CPE[0]  _a422  C_AND////    _a421  C_///AND/
00  // 21 x28y41 CPE[1]
00  // 22 x28y41 CPE[2]
00  // 23 x28y41 CPE[3]
00  // 24 x28y41 CPE[4]
00  // 25 x28y41 CPE[5]
00  // 26 x28y41 CPE[6]
00  // 27 x28y41 CPE[7]
00  // 28 x28y41 CPE[8]
00  // 29 x28y41 CPE[9]
00  // 30 x28y42 CPE[0]  _a420  C_AND////    _a419  C_///AND/
00  // 31 x28y42 CPE[1]
00  // 32 x28y42 CPE[2]
00  // 33 x28y42 CPE[3]
00  // 34 x28y42 CPE[4]
00  // 35 x28y42 CPE[5]
00  // 36 x28y42 CPE[6]
00  // 37 x28y42 CPE[7]
00  // 38 x28y42 CPE[8]
00  // 39 x28y42 CPE[9]
00  // 40 x27y41 INMUX plane 2,1
10  // 41 x27y41 INMUX plane 4,3
00  // 42 x27y41 INMUX plane 6,5
04  // 43 x27y41 INMUX plane 8,7
01  // 44 x27y41 INMUX plane 10,9
00  // 45 x27y41 INMUX plane 12,11
00  // 46 x27y42 INMUX plane 2,1
04  // 47 x27y42 INMUX plane 4,3
02  // 48 x27y42 INMUX plane 6,5
00  // 49 x27y42 INMUX plane 8,7
01  // 50 x27y42 INMUX plane 10,9
00  // 51 x27y42 INMUX plane 12,11
00  // 52 x28y41 INMUX plane 2,1
00  // 53 x28y41 INMUX plane 4,3
40  // 54 x28y41 INMUX plane 6,5
00  // 55 x28y41 INMUX plane 8,7
41  // 56 x28y41 INMUX plane 10,9
00  // 57 x28y41 INMUX plane 12,11
00  // 58 x28y42 INMUX plane 2,1
06  // 59 x28y42 INMUX plane 4,3
40  // 60 x28y42 INMUX plane 6,5
04  // 61 x28y42 INMUX plane 8,7
41  // 62 x28y42 INMUX plane 10,9
00  // 63 x28y42 INMUX plane 12,11
48  // 64 x28y42 SB_BIG plane 1
12  // 65 x28y42 SB_BIG plane 1
00  // 66 x28y42 SB_DRIVE plane 2,1
00  // 67 x28y42 SB_BIG plane 2
00  // 68 x28y42 SB_BIG plane 2
48  // 69 x28y42 SB_BIG plane 3
12  // 70 x28y42 SB_BIG plane 3
00  // 71 x28y42 SB_DRIVE plane 4,3
48  // 72 x28y42 SB_BIG plane 4
12  // 73 x28y42 SB_BIG plane 4
48  // 74 x28y42 SB_BIG plane 5
1A  // 75 x28y42 SB_BIG plane 5
00  // 76 x28y42 SB_DRIVE plane 6,5
00  // 77 x28y42 SB_BIG plane 6
00  // 78 x28y42 SB_BIG plane 6
48  // 79 x28y42 SB_BIG plane 7
12  // 80 x28y42 SB_BIG plane 7
00  // 81 x28y42 SB_DRIVE plane 8,7
48  // 82 x28y42 SB_BIG plane 8
12  // 83 x28y42 SB_BIG plane 8
00  // 84 x28y42 SB_BIG plane 9
00  // 85 x28y42 SB_BIG plane 9
00  // 86 x28y42 SB_DRIVE plane 10,9
00  // 87 x28y42 SB_BIG plane 10
00  // 88 x28y42 SB_BIG plane 10
00  // 89 x28y42 SB_BIG plane 11
00  // 90 x28y42 SB_BIG plane 11
00  // 91 x28y42 SB_DRIVE plane 12,11
00  // 92 x28y42 SB_BIG plane 12
00  // 93 x28y42 SB_BIG plane 12
A8  // 94 x27y41 SB_SML plane 1
02  // 95 x27y41 SB_SML plane 2,1
00  // 96 x27y41 SB_SML plane 2
A8  // 97 x27y41 SB_SML plane 3
82  // 98 x27y41 SB_SML plane 4,3
2A  // 99 x27y41 SB_SML plane 4
A8  // 100 x27y41 SB_SML plane 5
02  // 101 x27y41 SB_SML plane 6,5
00  // 102 x27y41 SB_SML plane 6
A8  // 103 x27y41 SB_SML plane 7
82  // 104 x27y41 SB_SML plane 8,7
2C  // 105 x27y41 SB_SML plane 8
11  // 106 x27y41 SB_SML plane 9
96 // -- CRC low byte
18 // -- CRC high byte


// Config Latches on x29y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 613F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
15 // y_sel: 41
3A // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6147
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x29y41 CPE[0]
00  //  1 x29y41 CPE[1]
00  //  2 x29y41 CPE[2]
00  //  3 x29y41 CPE[3]
00  //  4 x29y41 CPE[4]
00  //  5 x29y41 CPE[5]
00  //  6 x29y41 CPE[6]
00  //  7 x29y41 CPE[7]
00  //  8 x29y41 CPE[8]
00  //  9 x29y41 CPE[9]
00  // 10 x29y42 CPE[0]
00  // 11 x29y42 CPE[1]
00  // 12 x29y42 CPE[2]
00  // 13 x29y42 CPE[3]
00  // 14 x29y42 CPE[4]
00  // 15 x29y42 CPE[5]
00  // 16 x29y42 CPE[6]
00  // 17 x29y42 CPE[7]
00  // 18 x29y42 CPE[8]
00  // 19 x29y42 CPE[9]
00  // 20 x30y41 CPE[0]  _a389  C_MX2b////    
00  // 21 x30y41 CPE[1]
00  // 22 x30y41 CPE[2]
00  // 23 x30y41 CPE[3]
00  // 24 x30y41 CPE[4]
00  // 25 x30y41 CPE[5]
00  // 26 x30y41 CPE[6]
00  // 27 x30y41 CPE[7]
00  // 28 x30y41 CPE[8]
00  // 29 x30y41 CPE[9]
00  // 30 x30y42 CPE[0]
00  // 31 x30y42 CPE[1]
00  // 32 x30y42 CPE[2]
00  // 33 x30y42 CPE[3]
00  // 34 x30y42 CPE[4]
00  // 35 x30y42 CPE[5]
00  // 36 x30y42 CPE[6]
00  // 37 x30y42 CPE[7]
00  // 38 x30y42 CPE[8]
00  // 39 x30y42 CPE[9]
00  // 40 x29y41 INMUX plane 2,1
00  // 41 x29y41 INMUX plane 4,3
00  // 42 x29y41 INMUX plane 6,5
00  // 43 x29y41 INMUX plane 8,7
01  // 44 x29y41 INMUX plane 10,9
00  // 45 x29y41 INMUX plane 12,11
00  // 46 x29y42 INMUX plane 2,1
00  // 47 x29y42 INMUX plane 4,3
00  // 48 x29y42 INMUX plane 6,5
00  // 49 x29y42 INMUX plane 8,7
00  // 50 x29y42 INMUX plane 10,9
00  // 51 x29y42 INMUX plane 12,11
05  // 52 x30y41 INMUX plane 2,1
38  // 53 x30y41 INMUX plane 4,3
06  // 54 x30y41 INMUX plane 6,5
05  // 55 x30y41 INMUX plane 8,7
80  // 56 x30y41 INMUX plane 10,9
29  // 57 x30y41 INMUX plane 12,11
00  // 58 x30y42 INMUX plane 2,1
00  // 59 x30y42 INMUX plane 4,3
00  // 60 x30y42 INMUX plane 6,5
00  // 61 x30y42 INMUX plane 8,7
00  // 62 x30y42 INMUX plane 10,9
00  // 63 x30y42 INMUX plane 12,11
00  // 64 x29y41 SB_BIG plane 1
00  // 65 x29y41 SB_BIG plane 1
00  // 66 x29y41 SB_DRIVE plane 2,1
00  // 67 x29y41 SB_BIG plane 2
00  // 68 x29y41 SB_BIG plane 2
48  // 69 x29y41 SB_BIG plane 3
12  // 70 x29y41 SB_BIG plane 3
00  // 71 x29y41 SB_DRIVE plane 4,3
00  // 72 x29y41 SB_BIG plane 4
08  // 73 x29y41 SB_BIG plane 4
00  // 74 x29y41 SB_BIG plane 5
00  // 75 x29y41 SB_BIG plane 5
00  // 76 x29y41 SB_DRIVE plane 6,5
00  // 77 x29y41 SB_BIG plane 6
00  // 78 x29y41 SB_BIG plane 6
48  // 79 x29y41 SB_BIG plane 7
12  // 80 x29y41 SB_BIG plane 7
00  // 81 x29y41 SB_DRIVE plane 8,7
00  // 82 x29y41 SB_BIG plane 8
00  // 83 x29y41 SB_BIG plane 8
00  // 84 x29y41 SB_BIG plane 9
00  // 85 x29y41 SB_BIG plane 9
04  // 86 x29y41 SB_DRIVE plane 10,9
00  // 87 x29y41 SB_BIG plane 10
00  // 88 x29y41 SB_BIG plane 10
01  // 89 x29y41 SB_BIG plane 11
00  // 90 x29y41 SB_BIG plane 11
00  // 91 x29y41 SB_DRIVE plane 12,11
00  // 92 x29y41 SB_BIG plane 12
00  // 93 x29y41 SB_BIG plane 12
00  // 94 x30y42 SB_SML plane 1
00  // 95 x30y42 SB_SML plane 2,1
00  // 96 x30y42 SB_SML plane 2
A8  // 97 x30y42 SB_SML plane 3
02  // 98 x30y42 SB_SML plane 4,3
00  // 99 x30y42 SB_SML plane 4
00  // 100 x30y42 SB_SML plane 5
00  // 101 x30y42 SB_SML plane 6,5
00  // 102 x30y42 SB_SML plane 6
A8  // 103 x30y42 SB_SML plane 7
02  // 104 x30y42 SB_SML plane 8,7
00  // 105 x30y42 SB_SML plane 8
19  // 106 x30y42 SB_SML plane 9
CD // -- CRC low byte
4A // -- CRC high byte


// Config Latches on x31y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 61B8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
15 // y_sel: 41
63 // -- CRC low byte
2E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 61C0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y41 CPE[0]
00  //  1 x31y41 CPE[1]
00  //  2 x31y41 CPE[2]
00  //  3 x31y41 CPE[3]
00  //  4 x31y41 CPE[4]
00  //  5 x31y41 CPE[5]
00  //  6 x31y41 CPE[6]
00  //  7 x31y41 CPE[7]
00  //  8 x31y41 CPE[8]
00  //  9 x31y41 CPE[9]
00  // 10 x31y42 CPE[0]
00  // 11 x31y42 CPE[1]
00  // 12 x31y42 CPE[2]
00  // 13 x31y42 CPE[3]
00  // 14 x31y42 CPE[4]
00  // 15 x31y42 CPE[5]
00  // 16 x31y42 CPE[6]
00  // 17 x31y42 CPE[7]
00  // 18 x31y42 CPE[8]
00  // 19 x31y42 CPE[9]
00  // 20 x32y41 CPE[0]  _a458  C_AND////    _a457  C_///AND/
00  // 21 x32y41 CPE[1]
00  // 22 x32y41 CPE[2]
00  // 23 x32y41 CPE[3]
00  // 24 x32y41 CPE[4]
00  // 25 x32y41 CPE[5]
00  // 26 x32y41 CPE[6]
00  // 27 x32y41 CPE[7]
00  // 28 x32y41 CPE[8]
00  // 29 x32y41 CPE[9]
00  // 30 x32y42 CPE[0]  _a456  C_AND////    _a455  C_///AND/
00  // 31 x32y42 CPE[1]
00  // 32 x32y42 CPE[2]
00  // 33 x32y42 CPE[3]
00  // 34 x32y42 CPE[4]
00  // 35 x32y42 CPE[5]
00  // 36 x32y42 CPE[6]
00  // 37 x32y42 CPE[7]
00  // 38 x32y42 CPE[8]
00  // 39 x32y42 CPE[9]
00  // 40 x31y41 INMUX plane 2,1
00  // 41 x31y41 INMUX plane 4,3
03  // 42 x31y41 INMUX plane 6,5
00  // 43 x31y41 INMUX plane 8,7
00  // 44 x31y41 INMUX plane 10,9
01  // 45 x31y41 INMUX plane 12,11
02  // 46 x31y42 INMUX plane 2,1
00  // 47 x31y42 INMUX plane 4,3
00  // 48 x31y42 INMUX plane 6,5
05  // 49 x31y42 INMUX plane 8,7
01  // 50 x31y42 INMUX plane 10,9
08  // 51 x31y42 INMUX plane 12,11
28  // 52 x32y41 INMUX plane 2,1
00  // 53 x32y41 INMUX plane 4,3
22  // 54 x32y41 INMUX plane 6,5
00  // 55 x32y41 INMUX plane 8,7
01  // 56 x32y41 INMUX plane 10,9
00  // 57 x32y41 INMUX plane 12,11
03  // 58 x32y42 INMUX plane 2,1
00  // 59 x32y42 INMUX plane 4,3
04  // 60 x32y42 INMUX plane 6,5
00  // 61 x32y42 INMUX plane 8,7
01  // 62 x32y42 INMUX plane 10,9
00  // 63 x32y42 INMUX plane 12,11
00  // 64 x32y42 SB_BIG plane 1
04  // 65 x32y42 SB_BIG plane 1
00  // 66 x32y42 SB_DRIVE plane 2,1
31  // 67 x32y42 SB_BIG plane 2
00  // 68 x32y42 SB_BIG plane 2
48  // 69 x32y42 SB_BIG plane 3
12  // 70 x32y42 SB_BIG plane 3
00  // 71 x32y42 SB_DRIVE plane 4,3
48  // 72 x32y42 SB_BIG plane 4
12  // 73 x32y42 SB_BIG plane 4
00  // 74 x32y42 SB_BIG plane 5
00  // 75 x32y42 SB_BIG plane 5
00  // 76 x32y42 SB_DRIVE plane 6,5
00  // 77 x32y42 SB_BIG plane 6
00  // 78 x32y42 SB_BIG plane 6
88  // 79 x32y42 SB_BIG plane 7
12  // 80 x32y42 SB_BIG plane 7
00  // 81 x32y42 SB_DRIVE plane 8,7
48  // 82 x32y42 SB_BIG plane 8
12  // 83 x32y42 SB_BIG plane 8
00  // 84 x32y42 SB_BIG plane 9
00  // 85 x32y42 SB_BIG plane 9
00  // 86 x32y42 SB_DRIVE plane 10,9
00  // 87 x32y42 SB_BIG plane 10
00  // 88 x32y42 SB_BIG plane 10
02  // 89 x32y42 SB_BIG plane 11
16  // 90 x32y42 SB_BIG plane 11
00  // 91 x32y42 SB_DRIVE plane 12,11
00  // 92 x32y42 SB_BIG plane 12
00  // 93 x32y42 SB_BIG plane 12
00  // 94 x31y41 SB_SML plane 1
00  // 95 x31y41 SB_SML plane 2,1
00  // 96 x31y41 SB_SML plane 2
A8  // 97 x31y41 SB_SML plane 3
82  // 98 x31y41 SB_SML plane 4,3
2A  // 99 x31y41 SB_SML plane 4
00  // 100 x31y41 SB_SML plane 5
00  // 101 x31y41 SB_SML plane 6,5
00  // 102 x31y41 SB_SML plane 6
A8  // 103 x31y41 SB_SML plane 7
82  // 104 x31y41 SB_SML plane 8,7
2A  // 105 x31y41 SB_SML plane 8
19  // 106 x31y41 SB_SML plane 9
00  // 107 x31y41 SB_SML plane 10,9
00  // 108 x31y41 SB_SML plane 10
00  // 109 x31y41 SB_SML plane 11
00  // 110 x31y41 SB_SML plane 12,11
04  // 111 x31y41 SB_SML plane 12
05 // -- CRC low byte
80 // -- CRC high byte


// Config Latches on x33y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6236     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
15 // y_sel: 41
BB // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 623E
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x33y41 CPE[0]  _a73  C_MX4b/D///    
00  //  1 x33y41 CPE[1]
00  //  2 x33y41 CPE[2]
00  //  3 x33y41 CPE[3]
00  //  4 x33y41 CPE[4]
00  //  5 x33y41 CPE[5]
00  //  6 x33y41 CPE[6]
00  //  7 x33y41 CPE[7]
00  //  8 x33y41 CPE[8]
00  //  9 x33y41 CPE[9]
00  // 10 x33y42 CPE[0]
00  // 11 x33y42 CPE[1]
00  // 12 x33y42 CPE[2]
00  // 13 x33y42 CPE[3]
00  // 14 x33y42 CPE[4]
00  // 15 x33y42 CPE[5]
00  // 16 x33y42 CPE[6]
00  // 17 x33y42 CPE[7]
00  // 18 x33y42 CPE[8]
00  // 19 x33y42 CPE[9]
00  // 20 x34y41 CPE[0]  _a476  C_/RAM_I1///    _a475  C_////RAM_I2
00  // 21 x34y41 CPE[1]
00  // 22 x34y41 CPE[2]
00  // 23 x34y41 CPE[3]
00  // 24 x34y41 CPE[4]
00  // 25 x34y41 CPE[5]
00  // 26 x34y41 CPE[6]
00  // 27 x34y41 CPE[7]
00  // 28 x34y41 CPE[8]
00  // 29 x34y41 CPE[9]
00  // 30 x34y42 CPE[0]  _a474  C_/RAM_I1///    _a498  C_////Bridge
00  // 31 x34y42 CPE[1]
00  // 32 x34y42 CPE[2]
00  // 33 x34y42 CPE[3]
00  // 34 x34y42 CPE[4]
00  // 35 x34y42 CPE[5]
00  // 36 x34y42 CPE[6]
00  // 37 x34y42 CPE[7]
00  // 38 x34y42 CPE[8]
00  // 39 x34y42 CPE[9]
3A  // 40 x33y41 INMUX plane 2,1
03  // 41 x33y41 INMUX plane 4,3
0D  // 42 x33y41 INMUX plane 6,5
00  // 43 x33y41 INMUX plane 8,7
20  // 44 x33y41 INMUX plane 10,9
00  // 45 x33y41 INMUX plane 12,11
00  // 46 x33y42 INMUX plane 2,1
00  // 47 x33y42 INMUX plane 4,3
04  // 48 x33y42 INMUX plane 6,5
00  // 49 x33y42 INMUX plane 8,7
00  // 50 x33y42 INMUX plane 10,9
00  // 51 x33y42 INMUX plane 12,11
00  // 52 x34y41 INMUX plane 2,1
03  // 53 x34y41 INMUX plane 4,3
04  // 54 x34y41 INMUX plane 6,5
58  // 55 x34y41 INMUX plane 8,7
00  // 56 x34y41 INMUX plane 10,9
C3  // 57 x34y41 INMUX plane 12,11
18  // 58 x34y42 INMUX plane 2,1
00  // 59 x34y42 INMUX plane 4,3
31  // 60 x34y42 INMUX plane 6,5
40  // 61 x34y42 INMUX plane 8,7
00  // 62 x34y42 INMUX plane 10,9
C0  // 63 x34y42 INMUX plane 12,11
48  // 64 x33y41 SB_BIG plane 1
12  // 65 x33y41 SB_BIG plane 1
00  // 66 x33y41 SB_DRIVE plane 2,1
00  // 67 x33y41 SB_BIG plane 2
00  // 68 x33y41 SB_BIG plane 2
48  // 69 x33y41 SB_BIG plane 3
12  // 70 x33y41 SB_BIG plane 3
10  // 71 x33y41 SB_DRIVE plane 4,3
48  // 72 x33y41 SB_BIG plane 4
12  // 73 x33y41 SB_BIG plane 4
03  // 74 x33y41 SB_BIG plane 5
18  // 75 x33y41 SB_BIG plane 5
00  // 76 x33y41 SB_DRIVE plane 6,5
00  // 77 x33y41 SB_BIG plane 6
00  // 78 x33y41 SB_BIG plane 6
41  // 79 x33y41 SB_BIG plane 7
12  // 80 x33y41 SB_BIG plane 7
00  // 81 x33y41 SB_DRIVE plane 8,7
D3  // 82 x33y41 SB_BIG plane 8
44  // 83 x33y41 SB_BIG plane 8
00  // 84 x33y41 SB_BIG plane 9
00  // 85 x33y41 SB_BIG plane 9
00  // 86 x33y41 SB_DRIVE plane 10,9
00  // 87 x33y41 SB_BIG plane 10
00  // 88 x33y41 SB_BIG plane 10
18  // 89 x33y41 SB_BIG plane 11
00  // 90 x33y41 SB_BIG plane 11
00  // 91 x33y41 SB_DRIVE plane 12,11
00  // 92 x33y41 SB_BIG plane 12
00  // 93 x33y41 SB_BIG plane 12
21  // 94 x34y42 SB_SML plane 1
02  // 95 x34y42 SB_SML plane 2,1
00  // 96 x34y42 SB_SML plane 2
A8  // 97 x34y42 SB_SML plane 3
14  // 98 x34y42 SB_SML plane 4,3
50  // 99 x34y42 SB_SML plane 4
A8  // 100 x34y42 SB_SML plane 5
02  // 101 x34y42 SB_SML plane 6,5
00  // 102 x34y42 SB_SML plane 6
A8  // 103 x34y42 SB_SML plane 7
E0  // 104 x34y42 SB_SML plane 8,7
74  // 105 x34y42 SB_SML plane 8
19  // 106 x34y42 SB_SML plane 9
00  // 107 x34y42 SB_SML plane 10,9
06  // 108 x34y42 SB_SML plane 10
26  // 109 x34y42 SB_SML plane 11
14  // 110 x34y42 SB_SML plane 12,11
47 // -- CRC low byte
EF // -- CRC high byte


// Config Latches on x35y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 62B3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
15 // y_sel: 41
D3 // -- CRC low byte
1D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 62BB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y41 CPE[0]  _a364  C_AND////    
00  //  1 x35y41 CPE[1]
00  //  2 x35y41 CPE[2]
00  //  3 x35y41 CPE[3]
00  //  4 x35y41 CPE[4]
00  //  5 x35y41 CPE[5]
00  //  6 x35y41 CPE[6]
00  //  7 x35y41 CPE[7]
00  //  8 x35y41 CPE[8]
00  //  9 x35y41 CPE[9]
00  // 10 x35y42 CPE[0]  _a78  C_AND/D///    _a392  C_///AND/
00  // 11 x35y42 CPE[1]
00  // 12 x35y42 CPE[2]
00  // 13 x35y42 CPE[3]
00  // 14 x35y42 CPE[4]
00  // 15 x35y42 CPE[5]
00  // 16 x35y42 CPE[6]
00  // 17 x35y42 CPE[7]
00  // 18 x35y42 CPE[8]
00  // 19 x35y42 CPE[9]
00  // 20 x36y41 CPE[0]  _a165  C_/C_0_1///    
00  // 21 x36y41 CPE[1]
00  // 22 x36y41 CPE[2]
00  // 23 x36y41 CPE[3]
00  // 24 x36y41 CPE[4]
00  // 25 x36y41 CPE[5]
00  // 26 x36y41 CPE[6]
00  // 27 x36y41 CPE[7]
00  // 28 x36y41 CPE[8]
00  // 29 x36y41 CPE[9]
00  // 30 x36y42 CPE[0]  net1 = net2: _a151  C_ADDF2///ADDF2/
00  // 31 x36y42 CPE[1]
00  // 32 x36y42 CPE[2]
00  // 33 x36y42 CPE[3]
00  // 34 x36y42 CPE[4]
00  // 35 x36y42 CPE[5]
00  // 36 x36y42 CPE[6]
00  // 37 x36y42 CPE[7]
00  // 38 x36y42 CPE[8]
00  // 39 x36y42 CPE[9]
08  // 40 x35y41 INMUX plane 2,1
12  // 41 x35y41 INMUX plane 4,3
01  // 42 x35y41 INMUX plane 6,5
09  // 43 x35y41 INMUX plane 8,7
03  // 44 x35y41 INMUX plane 10,9
09  // 45 x35y41 INMUX plane 12,11
39  // 46 x35y42 INMUX plane 2,1
04  // 47 x35y42 INMUX plane 4,3
04  // 48 x35y42 INMUX plane 6,5
0C  // 49 x35y42 INMUX plane 8,7
08  // 50 x35y42 INMUX plane 10,9
14  // 51 x35y42 INMUX plane 12,11
00  // 52 x36y41 INMUX plane 2,1
05  // 53 x36y41 INMUX plane 4,3
01  // 54 x36y41 INMUX plane 6,5
00  // 55 x36y41 INMUX plane 8,7
00  // 56 x36y41 INMUX plane 10,9
C0  // 57 x36y41 INMUX plane 12,11
03  // 58 x36y42 INMUX plane 2,1
08  // 59 x36y42 INMUX plane 4,3
07  // 60 x36y42 INMUX plane 6,5
40  // 61 x36y42 INMUX plane 8,7
04  // 62 x36y42 INMUX plane 10,9
18  // 63 x36y42 INMUX plane 12,11
90  // 64 x36y42 SB_BIG plane 1
34  // 65 x36y42 SB_BIG plane 1
00  // 66 x36y42 SB_DRIVE plane 2,1
48  // 67 x36y42 SB_BIG plane 2
12  // 68 x36y42 SB_BIG plane 2
92  // 69 x36y42 SB_BIG plane 3
14  // 70 x36y42 SB_BIG plane 3
00  // 71 x36y42 SB_DRIVE plane 4,3
48  // 72 x36y42 SB_BIG plane 4
12  // 73 x36y42 SB_BIG plane 4
56  // 74 x36y42 SB_BIG plane 5
24  // 75 x36y42 SB_BIG plane 5
01  // 76 x36y42 SB_DRIVE plane 6,5
48  // 77 x36y42 SB_BIG plane 6
02  // 78 x36y42 SB_BIG plane 6
48  // 79 x36y42 SB_BIG plane 7
12  // 80 x36y42 SB_BIG plane 7
00  // 81 x36y42 SB_DRIVE plane 8,7
48  // 82 x36y42 SB_BIG plane 8
12  // 83 x36y42 SB_BIG plane 8
71  // 84 x36y42 SB_BIG plane 9
12  // 85 x36y42 SB_BIG plane 9
00  // 86 x36y42 SB_DRIVE plane 10,9
41  // 87 x36y42 SB_BIG plane 10
12  // 88 x36y42 SB_BIG plane 10
48  // 89 x36y42 SB_BIG plane 11
14  // 90 x36y42 SB_BIG plane 11
00  // 91 x36y42 SB_DRIVE plane 12,11
51  // 92 x36y42 SB_BIG plane 12
12  // 93 x36y42 SB_BIG plane 12
D2  // 94 x35y41 SB_SML plane 1
85  // 95 x35y41 SB_SML plane 2,1
2A  // 96 x35y41 SB_SML plane 2
A8  // 97 x35y41 SB_SML plane 3
22  // 98 x35y41 SB_SML plane 4,3
65  // 99 x35y41 SB_SML plane 4
50  // 100 x35y41 SB_SML plane 5
85  // 101 x35y41 SB_SML plane 6,5
2A  // 102 x35y41 SB_SML plane 6
A8  // 103 x35y41 SB_SML plane 7
82  // 104 x35y41 SB_SML plane 8,7
2A  // 105 x35y41 SB_SML plane 8
A8  // 106 x35y41 SB_SML plane 9
82  // 107 x35y41 SB_SML plane 10,9
2C  // 108 x35y41 SB_SML plane 10
A8  // 109 x35y41 SB_SML plane 11
82  // 110 x35y41 SB_SML plane 12,11
28  // 111 x35y41 SB_SML plane 12
3C // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x37y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6331     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
15 // y_sel: 41
0B // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6339
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y41 CPE[0]  _a438  C_AND////    _a437  C_///AND/
00  //  1 x37y41 CPE[1]
00  //  2 x37y41 CPE[2]
00  //  3 x37y41 CPE[3]
00  //  4 x37y41 CPE[4]
00  //  5 x37y41 CPE[5]
00  //  6 x37y41 CPE[6]
00  //  7 x37y41 CPE[7]
00  //  8 x37y41 CPE[8]
00  //  9 x37y41 CPE[9]
00  // 10 x37y42 CPE[0]  _a436  C_AND////    _a435  C_///AND/
00  // 11 x37y42 CPE[1]
00  // 12 x37y42 CPE[2]
00  // 13 x37y42 CPE[3]
00  // 14 x37y42 CPE[4]
00  // 15 x37y42 CPE[5]
00  // 16 x37y42 CPE[6]
00  // 17 x37y42 CPE[7]
00  // 18 x37y42 CPE[8]
00  // 19 x37y42 CPE[9]
00  // 20 x38y41 CPE[0]  net1 = net2: _a12  C_AND/D//AND/D
00  // 21 x38y41 CPE[1]
00  // 22 x38y41 CPE[2]
00  // 23 x38y41 CPE[3]
00  // 24 x38y41 CPE[4]
00  // 25 x38y41 CPE[5]
00  // 26 x38y41 CPE[6]
00  // 27 x38y41 CPE[7]
00  // 28 x38y41 CPE[8]
00  // 29 x38y41 CPE[9]
00  // 30 x38y42 CPE[0]  net1 = net2: _a48  C_ICOMP/D//ORAND/D
00  // 31 x38y42 CPE[1]
00  // 32 x38y42 CPE[2]
00  // 33 x38y42 CPE[3]
00  // 34 x38y42 CPE[4]
00  // 35 x38y42 CPE[5]
00  // 36 x38y42 CPE[6]
00  // 37 x38y42 CPE[7]
00  // 38 x38y42 CPE[8]
00  // 39 x38y42 CPE[9]
00  // 40 x37y41 INMUX plane 2,1
00  // 41 x37y41 INMUX plane 4,3
1A  // 42 x37y41 INMUX plane 6,5
00  // 43 x37y41 INMUX plane 8,7
00  // 44 x37y41 INMUX plane 10,9
00  // 45 x37y41 INMUX plane 12,11
01  // 46 x37y42 INMUX plane 2,1
33  // 47 x37y42 INMUX plane 4,3
00  // 48 x37y42 INMUX plane 6,5
10  // 49 x37y42 INMUX plane 8,7
0B  // 50 x37y42 INMUX plane 10,9
08  // 51 x37y42 INMUX plane 12,11
28  // 52 x38y41 INMUX plane 2,1
1C  // 53 x38y41 INMUX plane 4,3
00  // 54 x38y41 INMUX plane 6,5
1F  // 55 x38y41 INMUX plane 8,7
05  // 56 x38y41 INMUX plane 10,9
25  // 57 x38y41 INMUX plane 12,11
19  // 58 x38y42 INMUX plane 2,1
2A  // 59 x38y42 INMUX plane 4,3
30  // 60 x38y42 INMUX plane 6,5
32  // 61 x38y42 INMUX plane 8,7
88  // 62 x38y42 INMUX plane 10,9
09  // 63 x38y42 INMUX plane 12,11
48  // 64 x37y41 SB_BIG plane 1
12  // 65 x37y41 SB_BIG plane 1
00  // 66 x37y41 SB_DRIVE plane 2,1
C8  // 67 x37y41 SB_BIG plane 2
12  // 68 x37y41 SB_BIG plane 2
48  // 69 x37y41 SB_BIG plane 3
10  // 70 x37y41 SB_BIG plane 3
10  // 71 x37y41 SB_DRIVE plane 4,3
84  // 72 x37y41 SB_BIG plane 4
02  // 73 x37y41 SB_BIG plane 4
48  // 74 x37y41 SB_BIG plane 5
12  // 75 x37y41 SB_BIG plane 5
00  // 76 x37y41 SB_DRIVE plane 6,5
71  // 77 x37y41 SB_BIG plane 6
12  // 78 x37y41 SB_BIG plane 6
08  // 79 x37y41 SB_BIG plane 7
02  // 80 x37y41 SB_BIG plane 7
00  // 81 x37y41 SB_DRIVE plane 8,7
48  // 82 x37y41 SB_BIG plane 8
12  // 83 x37y41 SB_BIG plane 8
74  // 84 x37y41 SB_BIG plane 9
24  // 85 x37y41 SB_BIG plane 9
00  // 86 x37y41 SB_DRIVE plane 10,9
48  // 87 x37y41 SB_BIG plane 10
12  // 88 x37y41 SB_BIG plane 10
48  // 89 x37y41 SB_BIG plane 11
12  // 90 x37y41 SB_BIG plane 11
00  // 91 x37y41 SB_DRIVE plane 12,11
48  // 92 x37y41 SB_BIG plane 12
12  // 93 x37y41 SB_BIG plane 12
A8  // 94 x38y42 SB_SML plane 1
42  // 95 x38y42 SB_SML plane 2,1
35  // 96 x38y42 SB_SML plane 2
4B  // 97 x38y42 SB_SML plane 3
36  // 98 x38y42 SB_SML plane 4,3
04  // 99 x38y42 SB_SML plane 4
A8  // 100 x38y42 SB_SML plane 5
82  // 101 x38y42 SB_SML plane 6,5
2A  // 102 x38y42 SB_SML plane 6
A8  // 103 x38y42 SB_SML plane 7
42  // 104 x38y42 SB_SML plane 8,7
35  // 105 x38y42 SB_SML plane 8
DA  // 106 x38y42 SB_SML plane 9
85  // 107 x38y42 SB_SML plane 10,9
2E  // 108 x38y42 SB_SML plane 10
28  // 109 x38y42 SB_SML plane 11
82  // 110 x38y42 SB_SML plane 12,11
2A  // 111 x38y42 SB_SML plane 12
D2 // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x39y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 63AF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
15 // y_sel: 41
03 // -- CRC low byte
49 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 63B7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y41 CPE[0]  _a132  C_AND/D///    _a71  C_///AND/
00  //  1 x39y41 CPE[1]
00  //  2 x39y41 CPE[2]
00  //  3 x39y41 CPE[3]
00  //  4 x39y41 CPE[4]
00  //  5 x39y41 CPE[5]
00  //  6 x39y41 CPE[6]
00  //  7 x39y41 CPE[7]
00  //  8 x39y41 CPE[8]
00  //  9 x39y41 CPE[9]
00  // 10 x39y42 CPE[0]  _a481  C_////Bridge
00  // 11 x39y42 CPE[1]
00  // 12 x39y42 CPE[2]
00  // 13 x39y42 CPE[3]
00  // 14 x39y42 CPE[4]
00  // 15 x39y42 CPE[5]
00  // 16 x39y42 CPE[6]
00  // 17 x39y42 CPE[7]
00  // 18 x39y42 CPE[8]
00  // 19 x39y42 CPE[9]
00  // 20 x40y41 CPE[0]  _a494  C_////Bridge
00  // 21 x40y41 CPE[1]
00  // 22 x40y41 CPE[2]
00  // 23 x40y41 CPE[3]
00  // 24 x40y41 CPE[4]
00  // 25 x40y41 CPE[5]
00  // 26 x40y41 CPE[6]
00  // 27 x40y41 CPE[7]
00  // 28 x40y41 CPE[8]
00  // 29 x40y41 CPE[9]
00  // 30 x40y42 CPE[0]  _a87  C_MX2b/D///    
00  // 31 x40y42 CPE[1]
00  // 32 x40y42 CPE[2]
00  // 33 x40y42 CPE[3]
00  // 34 x40y42 CPE[4]
00  // 35 x40y42 CPE[5]
00  // 36 x40y42 CPE[6]
00  // 37 x40y42 CPE[7]
00  // 38 x40y42 CPE[8]
00  // 39 x40y42 CPE[9]
1D  // 40 x39y41 INMUX plane 2,1
2B  // 41 x39y41 INMUX plane 4,3
30  // 42 x39y41 INMUX plane 6,5
38  // 43 x39y41 INMUX plane 8,7
00  // 44 x39y41 INMUX plane 10,9
28  // 45 x39y41 INMUX plane 12,11
08  // 46 x39y42 INMUX plane 2,1
38  // 47 x39y42 INMUX plane 4,3
00  // 48 x39y42 INMUX plane 6,5
00  // 49 x39y42 INMUX plane 8,7
00  // 50 x39y42 INMUX plane 10,9
21  // 51 x39y42 INMUX plane 12,11
00  // 52 x40y41 INMUX plane 2,1
00  // 53 x40y41 INMUX plane 4,3
03  // 54 x40y41 INMUX plane 6,5
60  // 55 x40y41 INMUX plane 8,7
C0  // 56 x40y41 INMUX plane 10,9
60  // 57 x40y41 INMUX plane 12,11
29  // 58 x40y42 INMUX plane 2,1
01  // 59 x40y42 INMUX plane 4,3
C0  // 60 x40y42 INMUX plane 6,5
5D  // 61 x40y42 INMUX plane 8,7
E9  // 62 x40y42 INMUX plane 10,9
48  // 63 x40y42 INMUX plane 12,11
CB  // 64 x40y42 SB_BIG plane 1
34  // 65 x40y42 SB_BIG plane 1
00  // 66 x40y42 SB_DRIVE plane 2,1
48  // 67 x40y42 SB_BIG plane 2
12  // 68 x40y42 SB_BIG plane 2
C9  // 69 x40y42 SB_BIG plane 3
26  // 70 x40y42 SB_BIG plane 3
00  // 71 x40y42 SB_DRIVE plane 4,3
50  // 72 x40y42 SB_BIG plane 4
28  // 73 x40y42 SB_BIG plane 4
96  // 74 x40y42 SB_BIG plane 5
22  // 75 x40y42 SB_BIG plane 5
00  // 76 x40y42 SB_DRIVE plane 6,5
48  // 77 x40y42 SB_BIG plane 6
12  // 78 x40y42 SB_BIG plane 6
48  // 79 x40y42 SB_BIG plane 7
10  // 80 x40y42 SB_BIG plane 7
00  // 81 x40y42 SB_DRIVE plane 8,7
08  // 82 x40y42 SB_BIG plane 8
10  // 83 x40y42 SB_BIG plane 8
F8  // 84 x40y42 SB_BIG plane 9
18  // 85 x40y42 SB_BIG plane 9
04  // 86 x40y42 SB_DRIVE plane 10,9
98  // 87 x40y42 SB_BIG plane 10
14  // 88 x40y42 SB_BIG plane 10
48  // 89 x40y42 SB_BIG plane 11
12  // 90 x40y42 SB_BIG plane 11
00  // 91 x40y42 SB_DRIVE plane 12,11
D8  // 92 x40y42 SB_BIG plane 12
16  // 93 x40y42 SB_BIG plane 12
D4  // 94 x39y41 SB_SML plane 1
84  // 95 x39y41 SB_SML plane 2,1
2C  // 96 x39y41 SB_SML plane 2
A8  // 97 x39y41 SB_SML plane 3
12  // 98 x39y41 SB_SML plane 4,3
2B  // 99 x39y41 SB_SML plane 4
81  // 100 x39y41 SB_SML plane 5
81  // 101 x39y41 SB_SML plane 6,5
28  // 102 x39y41 SB_SML plane 6
A8  // 103 x39y41 SB_SML plane 7
82  // 104 x39y41 SB_SML plane 8,7
2A  // 105 x39y41 SB_SML plane 8
A8  // 106 x39y41 SB_SML plane 9
80  // 107 x39y41 SB_SML plane 10,9
2A  // 108 x39y41 SB_SML plane 10
C8  // 109 x39y41 SB_SML plane 11
82  // 110 x39y41 SB_SML plane 12,11
2A  // 111 x39y41 SB_SML plane 12
92 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x41y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 642D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
15 // y_sel: 41
DB // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6435
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y41 CPE[0]  net1 = net2: _a180  C_ADDF2///ADDF2/
00  //  1 x41y41 CPE[1]
00  //  2 x41y41 CPE[2]
00  //  3 x41y41 CPE[3]
00  //  4 x41y41 CPE[4]
00  //  5 x41y41 CPE[5]
00  //  6 x41y41 CPE[6]
00  //  7 x41y41 CPE[7]
00  //  8 x41y41 CPE[8]
00  //  9 x41y41 CPE[9]
00  // 10 x41y42 CPE[0]  net1 = net2: _a182  C_ADDF2///ADDF2/
00  // 11 x41y42 CPE[1]
00  // 12 x41y42 CPE[2]
00  // 13 x41y42 CPE[3]
00  // 14 x41y42 CPE[4]
00  // 15 x41y42 CPE[5]
00  // 16 x41y42 CPE[6]
00  // 17 x41y42 CPE[7]
00  // 18 x41y42 CPE[8]
00  // 19 x41y42 CPE[9]
00  // 20 x42y41 CPE[0]  net1 = net2: _a23  C_AND/D//AND/D
00  // 21 x42y41 CPE[1]
00  // 22 x42y41 CPE[2]
00  // 23 x42y41 CPE[3]
00  // 24 x42y41 CPE[4]
00  // 25 x42y41 CPE[5]
00  // 26 x42y41 CPE[6]
00  // 27 x42y41 CPE[7]
00  // 28 x42y41 CPE[8]
00  // 29 x42y41 CPE[9]
00  // 30 x42y42 CPE[0]  _a21  C_AND/D///    
00  // 31 x42y42 CPE[1]
00  // 32 x42y42 CPE[2]
00  // 33 x42y42 CPE[3]
00  // 34 x42y42 CPE[4]
00  // 35 x42y42 CPE[5]
00  // 36 x42y42 CPE[6]
00  // 37 x42y42 CPE[7]
00  // 38 x42y42 CPE[8]
00  // 39 x42y42 CPE[9]
28  // 40 x41y41 INMUX plane 2,1
0C  // 41 x41y41 INMUX plane 4,3
00  // 42 x41y41 INMUX plane 6,5
05  // 43 x41y41 INMUX plane 8,7
00  // 44 x41y41 INMUX plane 10,9
00  // 45 x41y41 INMUX plane 12,11
01  // 46 x41y42 INMUX plane 2,1
39  // 47 x41y42 INMUX plane 4,3
00  // 48 x41y42 INMUX plane 6,5
20  // 49 x41y42 INMUX plane 8,7
09  // 50 x41y42 INMUX plane 10,9
20  // 51 x41y42 INMUX plane 12,11
2A  // 52 x42y41 INMUX plane 2,1
2E  // 53 x42y41 INMUX plane 4,3
F5  // 54 x42y41 INMUX plane 6,5
1D  // 55 x42y41 INMUX plane 8,7
81  // 56 x42y41 INMUX plane 10,9
02  // 57 x42y41 INMUX plane 12,11
19  // 58 x42y42 INMUX plane 2,1
00  // 59 x42y42 INMUX plane 4,3
F0  // 60 x42y42 INMUX plane 6,5
39  // 61 x42y42 INMUX plane 8,7
88  // 62 x42y42 INMUX plane 10,9
E9  // 63 x42y42 INMUX plane 12,11
48  // 64 x41y41 SB_BIG plane 1
12  // 65 x41y41 SB_BIG plane 1
00  // 66 x41y41 SB_DRIVE plane 2,1
48  // 67 x41y41 SB_BIG plane 2
12  // 68 x41y41 SB_BIG plane 2
48  // 69 x41y41 SB_BIG plane 3
12  // 70 x41y41 SB_BIG plane 3
00  // 71 x41y41 SB_DRIVE plane 4,3
48  // 72 x41y41 SB_BIG plane 4
12  // 73 x41y41 SB_BIG plane 4
86  // 74 x41y41 SB_BIG plane 5
22  // 75 x41y41 SB_BIG plane 5
04  // 76 x41y41 SB_DRIVE plane 6,5
08  // 77 x41y41 SB_BIG plane 6
12  // 78 x41y41 SB_BIG plane 6
48  // 79 x41y41 SB_BIG plane 7
02  // 80 x41y41 SB_BIG plane 7
00  // 81 x41y41 SB_DRIVE plane 8,7
48  // 82 x41y41 SB_BIG plane 8
12  // 83 x41y41 SB_BIG plane 8
B0  // 84 x41y41 SB_BIG plane 9
24  // 85 x41y41 SB_BIG plane 9
00  // 86 x41y41 SB_DRIVE plane 10,9
48  // 87 x41y41 SB_BIG plane 10
12  // 88 x41y41 SB_BIG plane 10
41  // 89 x41y41 SB_BIG plane 11
12  // 90 x41y41 SB_BIG plane 11
00  // 91 x41y41 SB_DRIVE plane 12,11
94  // 92 x41y41 SB_BIG plane 12
14  // 93 x41y41 SB_BIG plane 12
B1  // 94 x42y42 SB_SML plane 1
82  // 95 x42y42 SB_SML plane 2,1
2C  // 96 x42y42 SB_SML plane 2
B9  // 97 x42y42 SB_SML plane 3
82  // 98 x42y42 SB_SML plane 4,3
25  // 99 x42y42 SB_SML plane 4
A1  // 100 x42y42 SB_SML plane 5
12  // 101 x42y42 SB_SML plane 6,5
2A  // 102 x42y42 SB_SML plane 6
C2  // 103 x42y42 SB_SML plane 7
20  // 104 x42y42 SB_SML plane 8,7
3C  // 105 x42y42 SB_SML plane 8
22  // 106 x42y42 SB_SML plane 9
85  // 107 x42y42 SB_SML plane 10,9
2A  // 108 x42y42 SB_SML plane 10
02  // 109 x42y42 SB_SML plane 11
A3  // 110 x42y42 SB_SML plane 12,11
05  // 111 x42y42 SB_SML plane 12
87 // -- CRC low byte
AD // -- CRC high byte


// Config Latches on x43y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 64AB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
15 // y_sel: 41
B3 // -- CRC low byte
7A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 64B3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y41 CPE[0]  _a88  C_MX2b/D///    
00  //  1 x43y41 CPE[1]
00  //  2 x43y41 CPE[2]
00  //  3 x43y41 CPE[3]
00  //  4 x43y41 CPE[4]
00  //  5 x43y41 CPE[5]
00  //  6 x43y41 CPE[6]
00  //  7 x43y41 CPE[7]
00  //  8 x43y41 CPE[8]
00  //  9 x43y41 CPE[9]
00  // 10 x43y42 CPE[0]
00  // 11 x43y42 CPE[1]
00  // 12 x43y42 CPE[2]
00  // 13 x43y42 CPE[3]
00  // 14 x43y42 CPE[4]
00  // 15 x43y42 CPE[5]
00  // 16 x43y42 CPE[6]
00  // 17 x43y42 CPE[7]
00  // 18 x43y42 CPE[8]
00  // 19 x43y42 CPE[9]
00  // 20 x44y41 CPE[0]  _a486  C_////Bridge
00  // 21 x44y41 CPE[1]
00  // 22 x44y41 CPE[2]
00  // 23 x44y41 CPE[3]
00  // 24 x44y41 CPE[4]
00  // 25 x44y41 CPE[5]
00  // 26 x44y41 CPE[6]
00  // 27 x44y41 CPE[7]
00  // 28 x44y41 CPE[8]
00  // 29 x44y41 CPE[9]
00  // 30 x44y42 CPE[0]  _a353  C_MX2b////    
00  // 31 x44y42 CPE[1]
00  // 32 x44y42 CPE[2]
00  // 33 x44y42 CPE[3]
00  // 34 x44y42 CPE[4]
00  // 35 x44y42 CPE[5]
00  // 36 x44y42 CPE[6]
00  // 37 x44y42 CPE[7]
00  // 38 x44y42 CPE[8]
00  // 39 x44y42 CPE[9]
18  // 40 x43y41 INMUX plane 2,1
00  // 41 x43y41 INMUX plane 4,3
08  // 42 x43y41 INMUX plane 6,5
00  // 43 x43y41 INMUX plane 8,7
18  // 44 x43y41 INMUX plane 10,9
01  // 45 x43y41 INMUX plane 12,11
28  // 46 x43y42 INMUX plane 2,1
00  // 47 x43y42 INMUX plane 4,3
09  // 48 x43y42 INMUX plane 6,5
11  // 49 x43y42 INMUX plane 8,7
01  // 50 x43y42 INMUX plane 10,9
01  // 51 x43y42 INMUX plane 12,11
00  // 52 x44y41 INMUX plane 2,1
00  // 53 x44y41 INMUX plane 4,3
00  // 54 x44y41 INMUX plane 6,5
50  // 55 x44y41 INMUX plane 8,7
00  // 56 x44y41 INMUX plane 10,9
58  // 57 x44y41 INMUX plane 12,11
09  // 58 x44y42 INMUX plane 2,1
09  // 59 x44y42 INMUX plane 4,3
3F  // 60 x44y42 INMUX plane 6,5
59  // 61 x44y42 INMUX plane 8,7
9A  // 62 x44y42 INMUX plane 10,9
41  // 63 x44y42 INMUX plane 12,11
48  // 64 x44y42 SB_BIG plane 1
12  // 65 x44y42 SB_BIG plane 1
00  // 66 x44y42 SB_DRIVE plane 2,1
00  // 67 x44y42 SB_BIG plane 2
00  // 68 x44y42 SB_BIG plane 2
A3  // 69 x44y42 SB_BIG plane 3
42  // 70 x44y42 SB_BIG plane 3
00  // 71 x44y42 SB_DRIVE plane 4,3
98  // 72 x44y42 SB_BIG plane 4
16  // 73 x44y42 SB_BIG plane 4
99  // 74 x44y42 SB_BIG plane 5
36  // 75 x44y42 SB_BIG plane 5
00  // 76 x44y42 SB_DRIVE plane 6,5
00  // 77 x44y42 SB_BIG plane 6
00  // 78 x44y42 SB_BIG plane 6
48  // 79 x44y42 SB_BIG plane 7
12  // 80 x44y42 SB_BIG plane 7
00  // 81 x44y42 SB_DRIVE plane 8,7
48  // 82 x44y42 SB_BIG plane 8
02  // 83 x44y42 SB_BIG plane 8
21  // 84 x44y42 SB_BIG plane 9
00  // 85 x44y42 SB_BIG plane 9
00  // 86 x44y42 SB_DRIVE plane 10,9
00  // 87 x44y42 SB_BIG plane 10
00  // 88 x44y42 SB_BIG plane 10
00  // 89 x44y42 SB_BIG plane 11
00  // 90 x44y42 SB_BIG plane 11
00  // 91 x44y42 SB_DRIVE plane 12,11
80  // 92 x44y42 SB_BIG plane 12
30  // 93 x44y42 SB_BIG plane 12
28  // 94 x43y41 SB_SML plane 1
03  // 95 x43y41 SB_SML plane 2,1
00  // 96 x43y41 SB_SML plane 2
A8  // 97 x43y41 SB_SML plane 3
82  // 98 x43y41 SB_SML plane 4,3
4A  // 99 x43y41 SB_SML plane 4
E8  // 100 x43y41 SB_SML plane 5
02  // 101 x43y41 SB_SML plane 6,5
00  // 102 x43y41 SB_SML plane 6
D2  // 103 x43y41 SB_SML plane 7
93  // 104 x43y41 SB_SML plane 8,7
5C  // 105 x43y41 SB_SML plane 8
00  // 106 x43y41 SB_SML plane 9
00  // 107 x43y41 SB_SML plane 10,9
00  // 108 x43y41 SB_SML plane 10
00  // 109 x43y41 SB_SML plane 11
00  // 110 x43y41 SB_SML plane 12,11
40  // 111 x43y41 SB_SML plane 12
68 // -- CRC low byte
9F // -- CRC high byte


// Config Latches on x45y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6529     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
15 // y_sel: 41
6B // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6531
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x45y41 CPE[0]  net1 = net2: _a200  C_ADDF2///ADDF2/
00  //  1 x45y41 CPE[1]
00  //  2 x45y41 CPE[2]
00  //  3 x45y41 CPE[3]
00  //  4 x45y41 CPE[4]
00  //  5 x45y41 CPE[5]
00  //  6 x45y41 CPE[6]
00  //  7 x45y41 CPE[7]
00  //  8 x45y41 CPE[8]
00  //  9 x45y41 CPE[9]
00  // 10 x45y42 CPE[0]  _a191  C_ADDF////    
00  // 11 x45y42 CPE[1]
00  // 12 x45y42 CPE[2]
00  // 13 x45y42 CPE[3]
00  // 14 x45y42 CPE[4]
00  // 15 x45y42 CPE[5]
00  // 16 x45y42 CPE[6]
00  // 17 x45y42 CPE[7]
00  // 18 x45y42 CPE[8]
00  // 19 x45y42 CPE[9]
00  // 20 x46y41 CPE[0]
00  // 21 x46y41 CPE[1]
00  // 22 x46y41 CPE[2]
00  // 23 x46y41 CPE[3]
00  // 24 x46y41 CPE[4]
00  // 25 x46y41 CPE[5]
00  // 26 x46y41 CPE[6]
00  // 27 x46y41 CPE[7]
00  // 28 x46y41 CPE[8]
00  // 29 x46y41 CPE[9]
00  // 30 x46y42 CPE[0]  net1 = net2: _a25  C_AND/D//AND/D
00  // 31 x46y42 CPE[1]
00  // 32 x46y42 CPE[2]
00  // 33 x46y42 CPE[3]
00  // 34 x46y42 CPE[4]
00  // 35 x46y42 CPE[5]
00  // 36 x46y42 CPE[6]
00  // 37 x46y42 CPE[7]
00  // 38 x46y42 CPE[8]
00  // 39 x46y42 CPE[9]
18  // 40 x45y41 INMUX plane 2,1
3C  // 41 x45y41 INMUX plane 4,3
00  // 42 x45y41 INMUX plane 6,5
01  // 43 x45y41 INMUX plane 8,7
00  // 44 x45y41 INMUX plane 10,9
28  // 45 x45y41 INMUX plane 12,11
00  // 46 x45y42 INMUX plane 2,1
38  // 47 x45y42 INMUX plane 4,3
10  // 48 x45y42 INMUX plane 6,5
00  // 49 x45y42 INMUX plane 8,7
01  // 50 x45y42 INMUX plane 10,9
20  // 51 x45y42 INMUX plane 12,11
00  // 52 x46y41 INMUX plane 2,1
00  // 53 x46y41 INMUX plane 4,3
40  // 54 x46y41 INMUX plane 6,5
A8  // 55 x46y41 INMUX plane 8,7
40  // 56 x46y41 INMUX plane 10,9
83  // 57 x46y41 INMUX plane 12,11
18  // 58 x46y42 INMUX plane 2,1
0C  // 59 x46y42 INMUX plane 4,3
30  // 60 x46y42 INMUX plane 6,5
88  // 61 x46y42 INMUX plane 8,7
40  // 62 x46y42 INMUX plane 10,9
C8  // 63 x46y42 INMUX plane 12,11
48  // 64 x45y41 SB_BIG plane 1
10  // 65 x45y41 SB_BIG plane 1
00  // 66 x45y41 SB_DRIVE plane 2,1
56  // 67 x45y41 SB_BIG plane 2
34  // 68 x45y41 SB_BIG plane 2
00  // 69 x45y41 SB_BIG plane 3
00  // 70 x45y41 SB_BIG plane 3
00  // 71 x45y41 SB_DRIVE plane 4,3
48  // 72 x45y41 SB_BIG plane 4
12  // 73 x45y41 SB_BIG plane 4
54  // 74 x45y41 SB_BIG plane 5
34  // 75 x45y41 SB_BIG plane 5
00  // 76 x45y41 SB_DRIVE plane 6,5
48  // 77 x45y41 SB_BIG plane 6
12  // 78 x45y41 SB_BIG plane 6
00  // 79 x45y41 SB_BIG plane 7
00  // 80 x45y41 SB_BIG plane 7
00  // 81 x45y41 SB_DRIVE plane 8,7
48  // 82 x45y41 SB_BIG plane 8
00  // 83 x45y41 SB_BIG plane 8
00  // 84 x45y41 SB_BIG plane 9
00  // 85 x45y41 SB_BIG plane 9
00  // 86 x45y41 SB_DRIVE plane 10,9
00  // 87 x45y41 SB_BIG plane 10
00  // 88 x45y41 SB_BIG plane 10
58  // 89 x45y41 SB_BIG plane 11
00  // 90 x45y41 SB_BIG plane 11
00  // 91 x45y41 SB_DRIVE plane 12,11
00  // 92 x45y41 SB_BIG plane 12
00  // 93 x45y41 SB_BIG plane 12
A8  // 94 x46y42 SB_SML plane 1
82  // 95 x46y42 SB_SML plane 2,1
2A  // 96 x46y42 SB_SML plane 2
00  // 97 x46y42 SB_SML plane 3
80  // 98 x46y42 SB_SML plane 4,3
53  // 99 x46y42 SB_SML plane 4
58  // 100 x46y42 SB_SML plane 5
85  // 101 x46y42 SB_SML plane 6,5
43  // 102 x46y42 SB_SML plane 6
18  // 103 x46y42 SB_SML plane 7
92  // 104 x46y42 SB_SML plane 8,7
23  // 105 x46y42 SB_SML plane 8
00  // 106 x46y42 SB_SML plane 9
00  // 107 x46y42 SB_SML plane 10,9
00  // 108 x46y42 SB_SML plane 10
18  // 109 x46y42 SB_SML plane 11
02  // 110 x46y42 SB_SML plane 12,11
E3 // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x47y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 65A6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
15 // y_sel: 41
A3 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 65AE
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x47y41 CPE[0]
00  //  1 x47y41 CPE[1]
00  //  2 x47y41 CPE[2]
00  //  3 x47y41 CPE[3]
00  //  4 x47y41 CPE[4]
00  //  5 x47y41 CPE[5]
00  //  6 x47y41 CPE[6]
00  //  7 x47y41 CPE[7]
00  //  8 x47y41 CPE[8]
00  //  9 x47y41 CPE[9]
00  // 10 x47y42 CPE[0]
00  // 11 x47y42 CPE[1]
00  // 12 x47y42 CPE[2]
00  // 13 x47y42 CPE[3]
00  // 14 x47y42 CPE[4]
00  // 15 x47y42 CPE[5]
00  // 16 x47y42 CPE[6]
00  // 17 x47y42 CPE[7]
00  // 18 x47y42 CPE[8]
00  // 19 x47y42 CPE[9]
00  // 20 x48y41 CPE[0]  _a357  C_MX2b////    
00  // 21 x48y41 CPE[1]
00  // 22 x48y41 CPE[2]
00  // 23 x48y41 CPE[3]
00  // 24 x48y41 CPE[4]
00  // 25 x48y41 CPE[5]
00  // 26 x48y41 CPE[6]
00  // 27 x48y41 CPE[7]
00  // 28 x48y41 CPE[8]
00  // 29 x48y41 CPE[9]
00  // 30 x48y42 CPE[0]
00  // 31 x48y42 CPE[1]
00  // 32 x48y42 CPE[2]
00  // 33 x48y42 CPE[3]
00  // 34 x48y42 CPE[4]
00  // 35 x48y42 CPE[5]
00  // 36 x48y42 CPE[6]
00  // 37 x48y42 CPE[7]
00  // 38 x48y42 CPE[8]
00  // 39 x48y42 CPE[9]
00  // 40 x47y41 INMUX plane 2,1
28  // 41 x47y41 INMUX plane 4,3
00  // 42 x47y41 INMUX plane 6,5
28  // 43 x47y41 INMUX plane 8,7
28  // 44 x47y41 INMUX plane 10,9
00  // 45 x47y41 INMUX plane 12,11
00  // 46 x47y42 INMUX plane 2,1
08  // 47 x47y42 INMUX plane 4,3
09  // 48 x47y42 INMUX plane 6,5
01  // 49 x47y42 INMUX plane 8,7
00  // 50 x47y42 INMUX plane 10,9
01  // 51 x47y42 INMUX plane 12,11
20  // 52 x48y41 INMUX plane 2,1
00  // 53 x48y41 INMUX plane 4,3
24  // 54 x48y41 INMUX plane 6,5
00  // 55 x48y41 INMUX plane 8,7
00  // 56 x48y41 INMUX plane 10,9
00  // 57 x48y41 INMUX plane 12,11
00  // 58 x48y42 INMUX plane 2,1
00  // 59 x48y42 INMUX plane 4,3
09  // 60 x48y42 INMUX plane 6,5
01  // 61 x48y42 INMUX plane 8,7
08  // 62 x48y42 INMUX plane 10,9
01  // 63 x48y42 INMUX plane 12,11
00  // 64 x48y42 SB_BIG plane 1
00  // 65 x48y42 SB_BIG plane 1
00  // 66 x48y42 SB_DRIVE plane 2,1
00  // 67 x48y42 SB_BIG plane 2
00  // 68 x48y42 SB_BIG plane 2
48  // 69 x48y42 SB_BIG plane 3
12  // 70 x48y42 SB_BIG plane 3
00  // 71 x48y42 SB_DRIVE plane 4,3
00  // 72 x48y42 SB_BIG plane 4
00  // 73 x48y42 SB_BIG plane 4
00  // 74 x48y42 SB_BIG plane 5
00  // 75 x48y42 SB_BIG plane 5
00  // 76 x48y42 SB_DRIVE plane 6,5
00  // 77 x48y42 SB_BIG plane 6
00  // 78 x48y42 SB_BIG plane 6
48  // 79 x48y42 SB_BIG plane 7
12  // 80 x48y42 SB_BIG plane 7
00  // 81 x48y42 SB_DRIVE plane 8,7
00  // 82 x48y42 SB_BIG plane 8
00  // 83 x48y42 SB_BIG plane 8
C0  // 84 x48y42 SB_BIG plane 9
01  // 85 x48y42 SB_BIG plane 9
00  // 86 x48y42 SB_DRIVE plane 10,9
00  // 87 x48y42 SB_BIG plane 10
00  // 88 x48y42 SB_BIG plane 10
00  // 89 x48y42 SB_BIG plane 11
00  // 90 x48y42 SB_BIG plane 11
00  // 91 x48y42 SB_DRIVE plane 12,11
00  // 92 x48y42 SB_BIG plane 12
00  // 93 x48y42 SB_BIG plane 12
00  // 94 x47y41 SB_SML plane 1
00  // 95 x47y41 SB_SML plane 2,1
00  // 96 x47y41 SB_SML plane 2
A8  // 97 x47y41 SB_SML plane 3
02  // 98 x47y41 SB_SML plane 4,3
00  // 99 x47y41 SB_SML plane 4
00  // 100 x47y41 SB_SML plane 5
00  // 101 x47y41 SB_SML plane 6,5
00  // 102 x47y41 SB_SML plane 6
28  // 103 x47y41 SB_SML plane 7
02  // 104 x47y41 SB_SML plane 8,7
C2 // -- CRC low byte
A3 // -- CRC high byte


// Config Latches on x49y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 661D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
15 // y_sel: 41
7B // -- CRC low byte
F9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6625
4A // Length: 74
C3 // -- CRC low byte
D5 // -- CRC high byte
00  //  0 x49y41 CPE[0]
00  //  1 x49y41 CPE[1]
00  //  2 x49y41 CPE[2]
00  //  3 x49y41 CPE[3]
00  //  4 x49y41 CPE[4]
00  //  5 x49y41 CPE[5]
00  //  6 x49y41 CPE[6]
00  //  7 x49y41 CPE[7]
00  //  8 x49y41 CPE[8]
00  //  9 x49y41 CPE[9]
00  // 10 x49y42 CPE[0]
00  // 11 x49y42 CPE[1]
00  // 12 x49y42 CPE[2]
00  // 13 x49y42 CPE[3]
00  // 14 x49y42 CPE[4]
00  // 15 x49y42 CPE[5]
00  // 16 x49y42 CPE[6]
00  // 17 x49y42 CPE[7]
00  // 18 x49y42 CPE[8]
00  // 19 x49y42 CPE[9]
00  // 20 x50y41 CPE[0]
00  // 21 x50y41 CPE[1]
00  // 22 x50y41 CPE[2]
00  // 23 x50y41 CPE[3]
00  // 24 x50y41 CPE[4]
00  // 25 x50y41 CPE[5]
00  // 26 x50y41 CPE[6]
00  // 27 x50y41 CPE[7]
00  // 28 x50y41 CPE[8]
00  // 29 x50y41 CPE[9]
00  // 30 x50y42 CPE[0]
00  // 31 x50y42 CPE[1]
00  // 32 x50y42 CPE[2]
00  // 33 x50y42 CPE[3]
00  // 34 x50y42 CPE[4]
00  // 35 x50y42 CPE[5]
00  // 36 x50y42 CPE[6]
00  // 37 x50y42 CPE[7]
00  // 38 x50y42 CPE[8]
00  // 39 x50y42 CPE[9]
00  // 40 x49y41 INMUX plane 2,1
00  // 41 x49y41 INMUX plane 4,3
00  // 42 x49y41 INMUX plane 6,5
00  // 43 x49y41 INMUX plane 8,7
00  // 44 x49y41 INMUX plane 10,9
00  // 45 x49y41 INMUX plane 12,11
00  // 46 x49y42 INMUX plane 2,1
00  // 47 x49y42 INMUX plane 4,3
00  // 48 x49y42 INMUX plane 6,5
00  // 49 x49y42 INMUX plane 8,7
00  // 50 x49y42 INMUX plane 10,9
00  // 51 x49y42 INMUX plane 12,11
00  // 52 x50y41 INMUX plane 2,1
08  // 53 x50y41 INMUX plane 4,3
00  // 54 x50y41 INMUX plane 6,5
00  // 55 x50y41 INMUX plane 8,7
00  // 56 x50y41 INMUX plane 10,9
00  // 57 x50y41 INMUX plane 12,11
00  // 58 x50y42 INMUX plane 2,1
00  // 59 x50y42 INMUX plane 4,3
00  // 60 x50y42 INMUX plane 6,5
00  // 61 x50y42 INMUX plane 8,7
00  // 62 x50y42 INMUX plane 10,9
00  // 63 x50y42 INMUX plane 12,11
00  // 64 x49y41 SB_BIG plane 1
00  // 65 x49y41 SB_BIG plane 1
00  // 66 x49y41 SB_DRIVE plane 2,1
00  // 67 x49y41 SB_BIG plane 2
00  // 68 x49y41 SB_BIG plane 2
00  // 69 x49y41 SB_BIG plane 3
00  // 70 x49y41 SB_BIG plane 3
00  // 71 x49y41 SB_DRIVE plane 4,3
28  // 72 x49y41 SB_BIG plane 4
10  // 73 x49y41 SB_BIG plane 4
77 // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x51y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6675     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
15 // y_sel: 41
13 // -- CRC low byte
D3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 667D
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x51y41 CPE[0]
00  //  1 x51y41 CPE[1]
00  //  2 x51y41 CPE[2]
00  //  3 x51y41 CPE[3]
00  //  4 x51y41 CPE[4]
00  //  5 x51y41 CPE[5]
00  //  6 x51y41 CPE[6]
00  //  7 x51y41 CPE[7]
00  //  8 x51y41 CPE[8]
00  //  9 x51y41 CPE[9]
00  // 10 x51y42 CPE[0]
00  // 11 x51y42 CPE[1]
00  // 12 x51y42 CPE[2]
00  // 13 x51y42 CPE[3]
00  // 14 x51y42 CPE[4]
00  // 15 x51y42 CPE[5]
00  // 16 x51y42 CPE[6]
00  // 17 x51y42 CPE[7]
00  // 18 x51y42 CPE[8]
00  // 19 x51y42 CPE[9]
00  // 20 x52y41 CPE[0]
00  // 21 x52y41 CPE[1]
00  // 22 x52y41 CPE[2]
00  // 23 x52y41 CPE[3]
00  // 24 x52y41 CPE[4]
00  // 25 x52y41 CPE[5]
00  // 26 x52y41 CPE[6]
00  // 27 x52y41 CPE[7]
00  // 28 x52y41 CPE[8]
00  // 29 x52y41 CPE[9]
00  // 30 x52y42 CPE[0]
00  // 31 x52y42 CPE[1]
00  // 32 x52y42 CPE[2]
00  // 33 x52y42 CPE[3]
00  // 34 x52y42 CPE[4]
00  // 35 x52y42 CPE[5]
00  // 36 x52y42 CPE[6]
00  // 37 x52y42 CPE[7]
00  // 38 x52y42 CPE[8]
00  // 39 x52y42 CPE[9]
00  // 40 x51y41 INMUX plane 2,1
08  // 41 x51y41 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x161y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 66AD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
15 // y_sel: 41
DD // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 66B5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y41
00  // 14 right_edge_EN1 at x163y41
00  // 15 right_edge_EN2 at x163y41
00  // 16 right_edge_EN0 at x163y42
00  // 17 right_edge_EN1 at x163y42
00  // 18 right_edge_EN2 at x163y42
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y41 SB_BIG plane 1
12  // 65 x161y41 SB_BIG plane 1
00  // 66 x161y41 SB_DRIVE plane 2,1
48  // 67 x161y41 SB_BIG plane 2
12  // 68 x161y41 SB_BIG plane 2
48  // 69 x161y41 SB_BIG plane 3
12  // 70 x161y41 SB_BIG plane 3
00  // 71 x161y41 SB_DRIVE plane 4,3
48  // 72 x161y41 SB_BIG plane 4
12  // 73 x161y41 SB_BIG plane 4
48  // 74 x161y41 SB_BIG plane 5
12  // 75 x161y41 SB_BIG plane 5
00  // 76 x161y41 SB_DRIVE plane 6,5
48  // 77 x161y41 SB_BIG plane 6
12  // 78 x161y41 SB_BIG plane 6
48  // 79 x161y41 SB_BIG plane 7
12  // 80 x161y41 SB_BIG plane 7
00  // 81 x161y41 SB_DRIVE plane 8,7
48  // 82 x161y41 SB_BIG plane 8
12  // 83 x161y41 SB_BIG plane 8
48  // 84 x161y41 SB_BIG plane 9
12  // 85 x161y41 SB_BIG plane 9
00  // 86 x161y41 SB_DRIVE plane 10,9
48  // 87 x161y41 SB_BIG plane 10
12  // 88 x161y41 SB_BIG plane 10
48  // 89 x161y41 SB_BIG plane 11
12  // 90 x161y41 SB_BIG plane 11
00  // 91 x161y41 SB_DRIVE plane 12,11
48  // 92 x161y41 SB_BIG plane 12
12  // 93 x161y41 SB_BIG plane 12
A8  // 94 x162y42 SB_SML plane 1
82  // 95 x162y42 SB_SML plane 2,1
2A  // 96 x162y42 SB_SML plane 2
A8  // 97 x162y42 SB_SML plane 3
82  // 98 x162y42 SB_SML plane 4,3
2A  // 99 x162y42 SB_SML plane 4
A8  // 100 x162y42 SB_SML plane 5
82  // 101 x162y42 SB_SML plane 6,5
2A  // 102 x162y42 SB_SML plane 6
A8  // 103 x162y42 SB_SML plane 7
82  // 104 x162y42 SB_SML plane 8,7
2A  // 105 x162y42 SB_SML plane 8
A8  // 106 x162y42 SB_SML plane 9
82  // 107 x162y42 SB_SML plane 10,9
2A  // 108 x162y42 SB_SML plane 10
A8  // 109 x162y42 SB_SML plane 11
82  // 110 x162y42 SB_SML plane 12,11
2A  // 111 x162y42 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 672B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
16 // y_sel: 43
69 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6733
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y43
00  // 14 left_edge_EN1 at x-2y43
00  // 15 left_edge_EN2 at x-2y43
00  // 16 left_edge_EN0 at x-2y44
00  // 17 left_edge_EN1 at x-2y44
00  // 18 left_edge_EN2 at x-2y44
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y43 SB_BIG plane 1
12  // 65 x-1y43 SB_BIG plane 1
00  // 66 x-1y43 SB_DRIVE plane 2,1
48  // 67 x-1y43 SB_BIG plane 2
12  // 68 x-1y43 SB_BIG plane 2
48  // 69 x-1y43 SB_BIG plane 3
12  // 70 x-1y43 SB_BIG plane 3
00  // 71 x-1y43 SB_DRIVE plane 4,3
48  // 72 x-1y43 SB_BIG plane 4
12  // 73 x-1y43 SB_BIG plane 4
48  // 74 x-1y43 SB_BIG plane 5
12  // 75 x-1y43 SB_BIG plane 5
00  // 76 x-1y43 SB_DRIVE plane 6,5
48  // 77 x-1y43 SB_BIG plane 6
12  // 78 x-1y43 SB_BIG plane 6
48  // 79 x-1y43 SB_BIG plane 7
12  // 80 x-1y43 SB_BIG plane 7
00  // 81 x-1y43 SB_DRIVE plane 8,7
48  // 82 x-1y43 SB_BIG plane 8
12  // 83 x-1y43 SB_BIG plane 8
48  // 84 x-1y43 SB_BIG plane 9
12  // 85 x-1y43 SB_BIG plane 9
00  // 86 x-1y43 SB_DRIVE plane 10,9
48  // 87 x-1y43 SB_BIG plane 10
12  // 88 x-1y43 SB_BIG plane 10
48  // 89 x-1y43 SB_BIG plane 11
12  // 90 x-1y43 SB_BIG plane 11
00  // 91 x-1y43 SB_DRIVE plane 12,11
48  // 92 x-1y43 SB_BIG plane 12
12  // 93 x-1y43 SB_BIG plane 12
A8  // 94 x0y44 SB_SML plane 1
82  // 95 x0y44 SB_SML plane 2,1
2A  // 96 x0y44 SB_SML plane 2
A8  // 97 x0y44 SB_SML plane 3
82  // 98 x0y44 SB_SML plane 4,3
2A  // 99 x0y44 SB_SML plane 4
A8  // 100 x0y44 SB_SML plane 5
82  // 101 x0y44 SB_SML plane 6,5
2A  // 102 x0y44 SB_SML plane 6
A8  // 103 x0y44 SB_SML plane 7
82  // 104 x0y44 SB_SML plane 8,7
2A  // 105 x0y44 SB_SML plane 8
A8  // 106 x0y44 SB_SML plane 9
82  // 107 x0y44 SB_SML plane 10,9
2A  // 108 x0y44 SB_SML plane 10
A8  // 109 x0y44 SB_SML plane 11
82  // 110 x0y44 SB_SML plane 12,11
2A  // 111 x0y44 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 67A9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
16 // y_sel: 43
B1 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 67B1
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y43 CPE[0]
00  //  1 x1y43 CPE[1]
00  //  2 x1y43 CPE[2]
00  //  3 x1y43 CPE[3]
00  //  4 x1y43 CPE[4]
00  //  5 x1y43 CPE[5]
00  //  6 x1y43 CPE[6]
00  //  7 x1y43 CPE[7]
00  //  8 x1y43 CPE[8]
00  //  9 x1y43 CPE[9]
00  // 10 x1y44 CPE[0]
00  // 11 x1y44 CPE[1]
00  // 12 x1y44 CPE[2]
00  // 13 x1y44 CPE[3]
00  // 14 x1y44 CPE[4]
00  // 15 x1y44 CPE[5]
00  // 16 x1y44 CPE[6]
00  // 17 x1y44 CPE[7]
00  // 18 x1y44 CPE[8]
00  // 19 x1y44 CPE[9]
00  // 20 x2y43 CPE[0]
00  // 21 x2y43 CPE[1]
00  // 22 x2y43 CPE[2]
00  // 23 x2y43 CPE[3]
00  // 24 x2y43 CPE[4]
00  // 25 x2y43 CPE[5]
00  // 26 x2y43 CPE[6]
00  // 27 x2y43 CPE[7]
00  // 28 x2y43 CPE[8]
00  // 29 x2y43 CPE[9]
00  // 30 x2y44 CPE[0]
00  // 31 x2y44 CPE[1]
00  // 32 x2y44 CPE[2]
00  // 33 x2y44 CPE[3]
00  // 34 x2y44 CPE[4]
00  // 35 x2y44 CPE[5]
00  // 36 x2y44 CPE[6]
00  // 37 x2y44 CPE[7]
00  // 38 x2y44 CPE[8]
00  // 39 x2y44 CPE[9]
00  // 40 x1y43 INMUX plane 2,1
00  // 41 x1y43 INMUX plane 4,3
00  // 42 x1y43 INMUX plane 6,5
00  // 43 x1y43 INMUX plane 8,7
00  // 44 x1y43 INMUX plane 10,9
00  // 45 x1y43 INMUX plane 12,11
00  // 46 x1y44 INMUX plane 2,1
00  // 47 x1y44 INMUX plane 4,3
00  // 48 x1y44 INMUX plane 6,5
00  // 49 x1y44 INMUX plane 8,7
00  // 50 x1y44 INMUX plane 10,9
00  // 51 x1y44 INMUX plane 12,11
00  // 52 x2y43 INMUX plane 2,1
00  // 53 x2y43 INMUX plane 4,3
00  // 54 x2y43 INMUX plane 6,5
00  // 55 x2y43 INMUX plane 8,7
00  // 56 x2y43 INMUX plane 10,9
00  // 57 x2y43 INMUX plane 12,11
00  // 58 x2y44 INMUX plane 2,1
00  // 59 x2y44 INMUX plane 4,3
00  // 60 x2y44 INMUX plane 6,5
00  // 61 x2y44 INMUX plane 8,7
00  // 62 x2y44 INMUX plane 10,9
00  // 63 x2y44 INMUX plane 12,11
00  // 64 x2y44 SB_BIG plane 1
00  // 65 x2y44 SB_BIG plane 1
00  // 66 x2y44 SB_DRIVE plane 2,1
00  // 67 x2y44 SB_BIG plane 2
00  // 68 x2y44 SB_BIG plane 2
00  // 69 x2y44 SB_BIG plane 3
00  // 70 x2y44 SB_BIG plane 3
00  // 71 x2y44 SB_DRIVE plane 4,3
00  // 72 x2y44 SB_BIG plane 4
00  // 73 x2y44 SB_BIG plane 4
00  // 74 x2y44 SB_BIG plane 5
00  // 75 x2y44 SB_BIG plane 5
00  // 76 x2y44 SB_DRIVE plane 6,5
00  // 77 x2y44 SB_BIG plane 6
00  // 78 x2y44 SB_BIG plane 6
00  // 79 x2y44 SB_BIG plane 7
00  // 80 x2y44 SB_BIG plane 7
00  // 81 x2y44 SB_DRIVE plane 8,7
00  // 82 x2y44 SB_BIG plane 8
00  // 83 x2y44 SB_BIG plane 8
39  // 84 x2y44 SB_BIG plane 9
63 // -- CRC low byte
2E // -- CRC high byte


// Config Latches on x3y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 680C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
16 // y_sel: 43
D9 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6814
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x3y43 CPE[0]
00  //  1 x3y43 CPE[1]
00  //  2 x3y43 CPE[2]
00  //  3 x3y43 CPE[3]
00  //  4 x3y43 CPE[4]
00  //  5 x3y43 CPE[5]
00  //  6 x3y43 CPE[6]
00  //  7 x3y43 CPE[7]
00  //  8 x3y43 CPE[8]
00  //  9 x3y43 CPE[9]
00  // 10 x3y44 CPE[0]
00  // 11 x3y44 CPE[1]
00  // 12 x3y44 CPE[2]
00  // 13 x3y44 CPE[3]
00  // 14 x3y44 CPE[4]
00  // 15 x3y44 CPE[5]
00  // 16 x3y44 CPE[6]
00  // 17 x3y44 CPE[7]
00  // 18 x3y44 CPE[8]
00  // 19 x3y44 CPE[9]
00  // 20 x4y43 CPE[0]
00  // 21 x4y43 CPE[1]
00  // 22 x4y43 CPE[2]
00  // 23 x4y43 CPE[3]
00  // 24 x4y43 CPE[4]
00  // 25 x4y43 CPE[5]
00  // 26 x4y43 CPE[6]
00  // 27 x4y43 CPE[7]
00  // 28 x4y43 CPE[8]
00  // 29 x4y43 CPE[9]
00  // 30 x4y44 CPE[0]
00  // 31 x4y44 CPE[1]
00  // 32 x4y44 CPE[2]
00  // 33 x4y44 CPE[3]
00  // 34 x4y44 CPE[4]
00  // 35 x4y44 CPE[5]
00  // 36 x4y44 CPE[6]
00  // 37 x4y44 CPE[7]
00  // 38 x4y44 CPE[8]
00  // 39 x4y44 CPE[9]
00  // 40 x3y43 INMUX plane 2,1
00  // 41 x3y43 INMUX plane 4,3
00  // 42 x3y43 INMUX plane 6,5
00  // 43 x3y43 INMUX plane 8,7
00  // 44 x3y43 INMUX plane 10,9
00  // 45 x3y43 INMUX plane 12,11
00  // 46 x3y44 INMUX plane 2,1
00  // 47 x3y44 INMUX plane 4,3
00  // 48 x3y44 INMUX plane 6,5
00  // 49 x3y44 INMUX plane 8,7
01  // 50 x3y44 INMUX plane 10,9
00  // 51 x3y44 INMUX plane 12,11
00  // 52 x4y43 INMUX plane 2,1
00  // 53 x4y43 INMUX plane 4,3
00  // 54 x4y43 INMUX plane 6,5
00  // 55 x4y43 INMUX plane 8,7
00  // 56 x4y43 INMUX plane 10,9
00  // 57 x4y43 INMUX plane 12,11
00  // 58 x4y44 INMUX plane 2,1
00  // 59 x4y44 INMUX plane 4,3
00  // 60 x4y44 INMUX plane 6,5
00  // 61 x4y44 INMUX plane 8,7
01  // 62 x4y44 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x5y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6859     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
16 // y_sel: 43
01 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6861
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y43 CPE[0]
00  //  1 x5y43 CPE[1]
00  //  2 x5y43 CPE[2]
00  //  3 x5y43 CPE[3]
00  //  4 x5y43 CPE[4]
00  //  5 x5y43 CPE[5]
00  //  6 x5y43 CPE[6]
00  //  7 x5y43 CPE[7]
00  //  8 x5y43 CPE[8]
00  //  9 x5y43 CPE[9]
00  // 10 x5y44 CPE[0]
00  // 11 x5y44 CPE[1]
00  // 12 x5y44 CPE[2]
00  // 13 x5y44 CPE[3]
00  // 14 x5y44 CPE[4]
00  // 15 x5y44 CPE[5]
00  // 16 x5y44 CPE[6]
00  // 17 x5y44 CPE[7]
00  // 18 x5y44 CPE[8]
00  // 19 x5y44 CPE[9]
00  // 20 x6y43 CPE[0]
00  // 21 x6y43 CPE[1]
00  // 22 x6y43 CPE[2]
00  // 23 x6y43 CPE[3]
00  // 24 x6y43 CPE[4]
00  // 25 x6y43 CPE[5]
00  // 26 x6y43 CPE[6]
00  // 27 x6y43 CPE[7]
00  // 28 x6y43 CPE[8]
00  // 29 x6y43 CPE[9]
00  // 30 x6y44 CPE[0]
00  // 31 x6y44 CPE[1]
00  // 32 x6y44 CPE[2]
00  // 33 x6y44 CPE[3]
00  // 34 x6y44 CPE[4]
00  // 35 x6y44 CPE[5]
00  // 36 x6y44 CPE[6]
00  // 37 x6y44 CPE[7]
00  // 38 x6y44 CPE[8]
00  // 39 x6y44 CPE[9]
00  // 40 x5y43 INMUX plane 2,1
00  // 41 x5y43 INMUX plane 4,3
00  // 42 x5y43 INMUX plane 6,5
00  // 43 x5y43 INMUX plane 8,7
00  // 44 x5y43 INMUX plane 10,9
00  // 45 x5y43 INMUX plane 12,11
00  // 46 x5y44 INMUX plane 2,1
00  // 47 x5y44 INMUX plane 4,3
00  // 48 x5y44 INMUX plane 6,5
00  // 49 x5y44 INMUX plane 8,7
00  // 50 x5y44 INMUX plane 10,9
00  // 51 x5y44 INMUX plane 12,11
00  // 52 x6y43 INMUX plane 2,1
00  // 53 x6y43 INMUX plane 4,3
00  // 54 x6y43 INMUX plane 6,5
00  // 55 x6y43 INMUX plane 8,7
00  // 56 x6y43 INMUX plane 10,9
00  // 57 x6y43 INMUX plane 12,11
00  // 58 x6y44 INMUX plane 2,1
00  // 59 x6y44 INMUX plane 4,3
00  // 60 x6y44 INMUX plane 6,5
00  // 61 x6y44 INMUX plane 8,7
00  // 62 x6y44 INMUX plane 10,9
00  // 63 x6y44 INMUX plane 12,11
00  // 64 x6y44 SB_BIG plane 1
00  // 65 x6y44 SB_BIG plane 1
00  // 66 x6y44 SB_DRIVE plane 2,1
00  // 67 x6y44 SB_BIG plane 2
00  // 68 x6y44 SB_BIG plane 2
00  // 69 x6y44 SB_BIG plane 3
00  // 70 x6y44 SB_BIG plane 3
00  // 71 x6y44 SB_DRIVE plane 4,3
00  // 72 x6y44 SB_BIG plane 4
00  // 73 x6y44 SB_BIG plane 4
00  // 74 x6y44 SB_BIG plane 5
00  // 75 x6y44 SB_BIG plane 5
00  // 76 x6y44 SB_DRIVE plane 6,5
00  // 77 x6y44 SB_BIG plane 6
00  // 78 x6y44 SB_BIG plane 6
00  // 79 x6y44 SB_BIG plane 7
00  // 80 x6y44 SB_BIG plane 7
00  // 81 x6y44 SB_DRIVE plane 8,7
00  // 82 x6y44 SB_BIG plane 8
00  // 83 x6y44 SB_BIG plane 8
00  // 84 x6y44 SB_BIG plane 9
00  // 85 x6y44 SB_BIG plane 9
04  // 86 x6y44 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x21y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 68BE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
16 // y_sel: 43
C1 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 68C6
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x21y43 CPE[0]
00  //  1 x21y43 CPE[1]
00  //  2 x21y43 CPE[2]
00  //  3 x21y43 CPE[3]
00  //  4 x21y43 CPE[4]
00  //  5 x21y43 CPE[5]
00  //  6 x21y43 CPE[6]
00  //  7 x21y43 CPE[7]
00  //  8 x21y43 CPE[8]
00  //  9 x21y43 CPE[9]
00  // 10 x21y44 CPE[0]
00  // 11 x21y44 CPE[1]
00  // 12 x21y44 CPE[2]
00  // 13 x21y44 CPE[3]
00  // 14 x21y44 CPE[4]
00  // 15 x21y44 CPE[5]
00  // 16 x21y44 CPE[6]
00  // 17 x21y44 CPE[7]
00  // 18 x21y44 CPE[8]
00  // 19 x21y44 CPE[9]
00  // 20 x22y43 CPE[0]
00  // 21 x22y43 CPE[1]
00  // 22 x22y43 CPE[2]
00  // 23 x22y43 CPE[3]
00  // 24 x22y43 CPE[4]
00  // 25 x22y43 CPE[5]
00  // 26 x22y43 CPE[6]
00  // 27 x22y43 CPE[7]
00  // 28 x22y43 CPE[8]
00  // 29 x22y43 CPE[9]
00  // 30 x22y44 CPE[0]
00  // 31 x22y44 CPE[1]
00  // 32 x22y44 CPE[2]
00  // 33 x22y44 CPE[3]
00  // 34 x22y44 CPE[4]
00  // 35 x22y44 CPE[5]
00  // 36 x22y44 CPE[6]
00  // 37 x22y44 CPE[7]
00  // 38 x22y44 CPE[8]
00  // 39 x22y44 CPE[9]
00  // 40 x21y43 INMUX plane 2,1
00  // 41 x21y43 INMUX plane 4,3
00  // 42 x21y43 INMUX plane 6,5
00  // 43 x21y43 INMUX plane 8,7
00  // 44 x21y43 INMUX plane 10,9
00  // 45 x21y43 INMUX plane 12,11
00  // 46 x21y44 INMUX plane 2,1
00  // 47 x21y44 INMUX plane 4,3
00  // 48 x21y44 INMUX plane 6,5
00  // 49 x21y44 INMUX plane 8,7
00  // 50 x21y44 INMUX plane 10,9
00  // 51 x21y44 INMUX plane 12,11
00  // 52 x22y43 INMUX plane 2,1
00  // 53 x22y43 INMUX plane 4,3
00  // 54 x22y43 INMUX plane 6,5
00  // 55 x22y43 INMUX plane 8,7
00  // 56 x22y43 INMUX plane 10,9
00  // 57 x22y43 INMUX plane 12,11
00  // 58 x22y44 INMUX plane 2,1
00  // 59 x22y44 INMUX plane 4,3
00  // 60 x22y44 INMUX plane 6,5
00  // 61 x22y44 INMUX plane 8,7
00  // 62 x22y44 INMUX plane 10,9
00  // 63 x22y44 INMUX plane 12,11
00  // 64 x22y44 SB_BIG plane 1
00  // 65 x22y44 SB_BIG plane 1
00  // 66 x22y44 SB_DRIVE plane 2,1
00  // 67 x22y44 SB_BIG plane 2
00  // 68 x22y44 SB_BIG plane 2
00  // 69 x22y44 SB_BIG plane 3
00  // 70 x22y44 SB_BIG plane 3
00  // 71 x22y44 SB_DRIVE plane 4,3
00  // 72 x22y44 SB_BIG plane 4
00  // 73 x22y44 SB_BIG plane 4
00  // 74 x22y44 SB_BIG plane 5
00  // 75 x22y44 SB_BIG plane 5
00  // 76 x22y44 SB_DRIVE plane 6,5
00  // 77 x22y44 SB_BIG plane 6
00  // 78 x22y44 SB_BIG plane 6
00  // 79 x22y44 SB_BIG plane 7
00  // 80 x22y44 SB_BIG plane 7
00  // 81 x22y44 SB_DRIVE plane 8,7
00  // 82 x22y44 SB_BIG plane 8
00  // 83 x22y44 SB_BIG plane 8
39  // 84 x22y44 SB_BIG plane 9
00  // 85 x22y44 SB_BIG plane 9
01  // 86 x22y44 SB_DRIVE plane 10,9
8F // -- CRC low byte
99 // -- CRC high byte


// Config Latches on x23y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6923     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
16 // y_sel: 43
C9 // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 692B
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x23y43 CPE[0]
00  //  1 x23y43 CPE[1]
00  //  2 x23y43 CPE[2]
00  //  3 x23y43 CPE[3]
00  //  4 x23y43 CPE[4]
00  //  5 x23y43 CPE[5]
00  //  6 x23y43 CPE[6]
00  //  7 x23y43 CPE[7]
00  //  8 x23y43 CPE[8]
00  //  9 x23y43 CPE[9]
00  // 10 x23y44 CPE[0]
00  // 11 x23y44 CPE[1]
00  // 12 x23y44 CPE[2]
00  // 13 x23y44 CPE[3]
00  // 14 x23y44 CPE[4]
00  // 15 x23y44 CPE[5]
00  // 16 x23y44 CPE[6]
00  // 17 x23y44 CPE[7]
00  // 18 x23y44 CPE[8]
00  // 19 x23y44 CPE[9]
00  // 20 x24y43 CPE[0]
00  // 21 x24y43 CPE[1]
00  // 22 x24y43 CPE[2]
00  // 23 x24y43 CPE[3]
00  // 24 x24y43 CPE[4]
00  // 25 x24y43 CPE[5]
00  // 26 x24y43 CPE[6]
00  // 27 x24y43 CPE[7]
00  // 28 x24y43 CPE[8]
00  // 29 x24y43 CPE[9]
00  // 30 x24y44 CPE[0]
00  // 31 x24y44 CPE[1]
00  // 32 x24y44 CPE[2]
00  // 33 x24y44 CPE[3]
00  // 34 x24y44 CPE[4]
00  // 35 x24y44 CPE[5]
00  // 36 x24y44 CPE[6]
00  // 37 x24y44 CPE[7]
00  // 38 x24y44 CPE[8]
00  // 39 x24y44 CPE[9]
00  // 40 x23y43 INMUX plane 2,1
00  // 41 x23y43 INMUX plane 4,3
00  // 42 x23y43 INMUX plane 6,5
00  // 43 x23y43 INMUX plane 8,7
00  // 44 x23y43 INMUX plane 10,9
00  // 45 x23y43 INMUX plane 12,11
00  // 46 x23y44 INMUX plane 2,1
00  // 47 x23y44 INMUX plane 4,3
00  // 48 x23y44 INMUX plane 6,5
00  // 49 x23y44 INMUX plane 8,7
01  // 50 x23y44 INMUX plane 10,9
00  // 51 x23y44 INMUX plane 12,11
00  // 52 x24y43 INMUX plane 2,1
01  // 53 x24y43 INMUX plane 4,3
00  // 54 x24y43 INMUX plane 6,5
00  // 55 x24y43 INMUX plane 8,7
00  // 56 x24y43 INMUX plane 10,9
00  // 57 x24y43 INMUX plane 12,11
00  // 58 x24y44 INMUX plane 2,1
00  // 59 x24y44 INMUX plane 4,3
00  // 60 x24y44 INMUX plane 6,5
00  // 61 x24y44 INMUX plane 8,7
01  // 62 x24y44 INMUX plane 10,9
00  // 63 x24y44 INMUX plane 12,11
00  // 64 x23y43 SB_BIG plane 1
00  // 65 x23y43 SB_BIG plane 1
00  // 66 x23y43 SB_DRIVE plane 2,1
00  // 67 x23y43 SB_BIG plane 2
00  // 68 x23y43 SB_BIG plane 2
49  // 69 x23y43 SB_BIG plane 3
01  // 70 x23y43 SB_BIG plane 3
01  // 71 x23y43 SB_DRIVE plane 4,3
41 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x25y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6979     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
16 // y_sel: 43
11 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6981
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x25y43 CPE[0]
00  //  1 x25y43 CPE[1]
00  //  2 x25y43 CPE[2]
00  //  3 x25y43 CPE[3]
00  //  4 x25y43 CPE[4]
00  //  5 x25y43 CPE[5]
00  //  6 x25y43 CPE[6]
00  //  7 x25y43 CPE[7]
00  //  8 x25y43 CPE[8]
00  //  9 x25y43 CPE[9]
00  // 10 x25y44 CPE[0]
00  // 11 x25y44 CPE[1]
00  // 12 x25y44 CPE[2]
00  // 13 x25y44 CPE[3]
00  // 14 x25y44 CPE[4]
00  // 15 x25y44 CPE[5]
00  // 16 x25y44 CPE[6]
00  // 17 x25y44 CPE[7]
00  // 18 x25y44 CPE[8]
00  // 19 x25y44 CPE[9]
00  // 20 x26y43 CPE[0]
00  // 21 x26y43 CPE[1]
00  // 22 x26y43 CPE[2]
00  // 23 x26y43 CPE[3]
00  // 24 x26y43 CPE[4]
00  // 25 x26y43 CPE[5]
00  // 26 x26y43 CPE[6]
00  // 27 x26y43 CPE[7]
00  // 28 x26y43 CPE[8]
00  // 29 x26y43 CPE[9]
00  // 30 x26y44 CPE[0]
00  // 31 x26y44 CPE[1]
00  // 32 x26y44 CPE[2]
00  // 33 x26y44 CPE[3]
00  // 34 x26y44 CPE[4]
00  // 35 x26y44 CPE[5]
00  // 36 x26y44 CPE[6]
00  // 37 x26y44 CPE[7]
00  // 38 x26y44 CPE[8]
00  // 39 x26y44 CPE[9]
00  // 40 x25y43 INMUX plane 2,1
01  // 41 x25y43 INMUX plane 4,3
00  // 42 x25y43 INMUX plane 6,5
00  // 43 x25y43 INMUX plane 8,7
00  // 44 x25y43 INMUX plane 10,9
00  // 45 x25y43 INMUX plane 12,11
00  // 46 x25y44 INMUX plane 2,1
00  // 47 x25y44 INMUX plane 4,3
00  // 48 x25y44 INMUX plane 6,5
00  // 49 x25y44 INMUX plane 8,7
00  // 50 x25y44 INMUX plane 10,9
00  // 51 x25y44 INMUX plane 12,11
00  // 52 x26y43 INMUX plane 2,1
00  // 53 x26y43 INMUX plane 4,3
00  // 54 x26y43 INMUX plane 6,5
00  // 55 x26y43 INMUX plane 8,7
01  // 56 x26y43 INMUX plane 10,9
10  // 57 x26y43 INMUX plane 12,11
00  // 58 x26y44 INMUX plane 2,1
00  // 59 x26y44 INMUX plane 4,3
00  // 60 x26y44 INMUX plane 6,5
10  // 61 x26y44 INMUX plane 8,7
00  // 62 x26y44 INMUX plane 10,9
00  // 63 x26y44 INMUX plane 12,11
00  // 64 x26y44 SB_BIG plane 1
00  // 65 x26y44 SB_BIG plane 1
00  // 66 x26y44 SB_DRIVE plane 2,1
00  // 67 x26y44 SB_BIG plane 2
00  // 68 x26y44 SB_BIG plane 2
00  // 69 x26y44 SB_BIG plane 3
00  // 70 x26y44 SB_BIG plane 3
00  // 71 x26y44 SB_DRIVE plane 4,3
00  // 72 x26y44 SB_BIG plane 4
00  // 73 x26y44 SB_BIG plane 4
00  // 74 x26y44 SB_BIG plane 5
00  // 75 x26y44 SB_BIG plane 5
00  // 76 x26y44 SB_DRIVE plane 6,5
00  // 77 x26y44 SB_BIG plane 6
00  // 78 x26y44 SB_BIG plane 6
00  // 79 x26y44 SB_BIG plane 7
00  // 80 x26y44 SB_BIG plane 7
00  // 81 x26y44 SB_DRIVE plane 8,7
00  // 82 x26y44 SB_BIG plane 8
00  // 83 x26y44 SB_BIG plane 8
0E  // 84 x26y44 SB_BIG plane 9
00  // 85 x26y44 SB_BIG plane 9
00  // 86 x26y44 SB_DRIVE plane 10,9
00  // 87 x26y44 SB_BIG plane 10
00  // 88 x26y44 SB_BIG plane 10
00  // 89 x26y44 SB_BIG plane 11
00  // 90 x26y44 SB_BIG plane 11
00  // 91 x26y44 SB_DRIVE plane 12,11
00  // 92 x26y44 SB_BIG plane 12
00  // 93 x26y44 SB_BIG plane 12
00  // 94 x25y43 SB_SML plane 1
00  // 95 x25y43 SB_SML plane 2,1
00  // 96 x25y43 SB_SML plane 2
00  // 97 x25y43 SB_SML plane 3
00  // 98 x25y43 SB_SML plane 4,3
00  // 99 x25y43 SB_SML plane 4
00  // 100 x25y43 SB_SML plane 5
00  // 101 x25y43 SB_SML plane 6,5
00  // 102 x25y43 SB_SML plane 6
00  // 103 x25y43 SB_SML plane 7
00  // 104 x25y43 SB_SML plane 8,7
00  // 105 x25y43 SB_SML plane 8
49  // 106 x25y43 SB_SML plane 9
CC // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x27y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 69F2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
16 // y_sel: 43
79 // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 69FA
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x27y43 CPE[0]
00  //  1 x27y43 CPE[1]
00  //  2 x27y43 CPE[2]
00  //  3 x27y43 CPE[3]
00  //  4 x27y43 CPE[4]
00  //  5 x27y43 CPE[5]
00  //  6 x27y43 CPE[6]
00  //  7 x27y43 CPE[7]
00  //  8 x27y43 CPE[8]
00  //  9 x27y43 CPE[9]
00  // 10 x27y44 CPE[0]
00  // 11 x27y44 CPE[1]
00  // 12 x27y44 CPE[2]
00  // 13 x27y44 CPE[3]
00  // 14 x27y44 CPE[4]
00  // 15 x27y44 CPE[5]
00  // 16 x27y44 CPE[6]
00  // 17 x27y44 CPE[7]
00  // 18 x27y44 CPE[8]
00  // 19 x27y44 CPE[9]
00  // 20 x28y43 CPE[0]  _a418  C_AND////    _a414  C_///AND/
00  // 21 x28y43 CPE[1]
00  // 22 x28y43 CPE[2]
00  // 23 x28y43 CPE[3]
00  // 24 x28y43 CPE[4]
00  // 25 x28y43 CPE[5]
00  // 26 x28y43 CPE[6]
00  // 27 x28y43 CPE[7]
00  // 28 x28y43 CPE[8]
00  // 29 x28y43 CPE[9]
00  // 30 x28y44 CPE[0]  _a413  C_AND////    _a395  C_///AND/
00  // 31 x28y44 CPE[1]
00  // 32 x28y44 CPE[2]
00  // 33 x28y44 CPE[3]
00  // 34 x28y44 CPE[4]
00  // 35 x28y44 CPE[5]
00  // 36 x28y44 CPE[6]
00  // 37 x28y44 CPE[7]
00  // 38 x28y44 CPE[8]
00  // 39 x28y44 CPE[9]
00  // 40 x27y43 INMUX plane 2,1
00  // 41 x27y43 INMUX plane 4,3
00  // 42 x27y43 INMUX plane 6,5
08  // 43 x27y43 INMUX plane 8,7
01  // 44 x27y43 INMUX plane 10,9
00  // 45 x27y43 INMUX plane 12,11
00  // 46 x27y44 INMUX plane 2,1
00  // 47 x27y44 INMUX plane 4,3
00  // 48 x27y44 INMUX plane 6,5
00  // 49 x27y44 INMUX plane 8,7
01  // 50 x27y44 INMUX plane 10,9
20  // 51 x27y44 INMUX plane 12,11
00  // 52 x28y43 INMUX plane 2,1
04  // 53 x28y43 INMUX plane 4,3
04  // 54 x28y43 INMUX plane 6,5
00  // 55 x28y43 INMUX plane 8,7
01  // 56 x28y43 INMUX plane 10,9
00  // 57 x28y43 INMUX plane 12,11
00  // 58 x28y44 INMUX plane 2,1
30  // 59 x28y44 INMUX plane 4,3
00  // 60 x28y44 INMUX plane 6,5
20  // 61 x28y44 INMUX plane 8,7
01  // 62 x28y44 INMUX plane 10,9
00  // 63 x28y44 INMUX plane 12,11
00  // 64 x27y43 SB_BIG plane 1
00  // 65 x27y43 SB_BIG plane 1
00  // 66 x27y43 SB_DRIVE plane 2,1
00  // 67 x27y43 SB_BIG plane 2
00  // 68 x27y43 SB_BIG plane 2
48  // 69 x27y43 SB_BIG plane 3
12  // 70 x27y43 SB_BIG plane 3
00  // 71 x27y43 SB_DRIVE plane 4,3
48  // 72 x27y43 SB_BIG plane 4
12  // 73 x27y43 SB_BIG plane 4
00  // 74 x27y43 SB_BIG plane 5
00  // 75 x27y43 SB_BIG plane 5
00  // 76 x27y43 SB_DRIVE plane 6,5
42  // 77 x27y43 SB_BIG plane 6
0A  // 78 x27y43 SB_BIG plane 6
48  // 79 x27y43 SB_BIG plane 7
12  // 80 x27y43 SB_BIG plane 7
00  // 81 x27y43 SB_DRIVE plane 8,7
48  // 82 x27y43 SB_BIG plane 8
12  // 83 x27y43 SB_BIG plane 8
11  // 84 x27y43 SB_BIG plane 9
00  // 85 x27y43 SB_BIG plane 9
00  // 86 x27y43 SB_DRIVE plane 10,9
00  // 87 x27y43 SB_BIG plane 10
00  // 88 x27y43 SB_BIG plane 10
00  // 89 x27y43 SB_BIG plane 11
00  // 90 x27y43 SB_BIG plane 11
00  // 91 x27y43 SB_DRIVE plane 12,11
00  // 92 x27y43 SB_BIG plane 12
0A  // 93 x27y43 SB_BIG plane 12
00  // 94 x28y44 SB_SML plane 1
00  // 95 x28y44 SB_SML plane 2,1
00  // 96 x28y44 SB_SML plane 2
A8  // 97 x28y44 SB_SML plane 3
82  // 98 x28y44 SB_SML plane 4,3
2A  // 99 x28y44 SB_SML plane 4
00  // 100 x28y44 SB_SML plane 5
00  // 101 x28y44 SB_SML plane 6,5
00  // 102 x28y44 SB_SML plane 6
A8  // 103 x28y44 SB_SML plane 7
82  // 104 x28y44 SB_SML plane 8,7
32  // 105 x28y44 SB_SML plane 8
11  // 106 x28y44 SB_SML plane 9
2C // -- CRC low byte
48 // -- CRC high byte


// Config Latches on x29y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6A6B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
16 // y_sel: 43
A1 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6A73
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x29y43 CPE[0]
00  //  1 x29y43 CPE[1]
00  //  2 x29y43 CPE[2]
00  //  3 x29y43 CPE[3]
00  //  4 x29y43 CPE[4]
00  //  5 x29y43 CPE[5]
00  //  6 x29y43 CPE[6]
00  //  7 x29y43 CPE[7]
00  //  8 x29y43 CPE[8]
00  //  9 x29y43 CPE[9]
00  // 10 x29y44 CPE[0]
00  // 11 x29y44 CPE[1]
00  // 12 x29y44 CPE[2]
00  // 13 x29y44 CPE[3]
00  // 14 x29y44 CPE[4]
00  // 15 x29y44 CPE[5]
00  // 16 x29y44 CPE[6]
00  // 17 x29y44 CPE[7]
00  // 18 x29y44 CPE[8]
00  // 19 x29y44 CPE[9]
00  // 20 x30y43 CPE[0]
00  // 21 x30y43 CPE[1]
00  // 22 x30y43 CPE[2]
00  // 23 x30y43 CPE[3]
00  // 24 x30y43 CPE[4]
00  // 25 x30y43 CPE[5]
00  // 26 x30y43 CPE[6]
00  // 27 x30y43 CPE[7]
00  // 28 x30y43 CPE[8]
00  // 29 x30y43 CPE[9]
00  // 30 x30y44 CPE[0]
00  // 31 x30y44 CPE[1]
00  // 32 x30y44 CPE[2]
00  // 33 x30y44 CPE[3]
00  // 34 x30y44 CPE[4]
00  // 35 x30y44 CPE[5]
00  // 36 x30y44 CPE[6]
00  // 37 x30y44 CPE[7]
00  // 38 x30y44 CPE[8]
00  // 39 x30y44 CPE[9]
00  // 40 x29y43 INMUX plane 2,1
00  // 41 x29y43 INMUX plane 4,3
00  // 42 x29y43 INMUX plane 6,5
00  // 43 x29y43 INMUX plane 8,7
01  // 44 x29y43 INMUX plane 10,9
00  // 45 x29y43 INMUX plane 12,11
00  // 46 x29y44 INMUX plane 2,1
00  // 47 x29y44 INMUX plane 4,3
00  // 48 x29y44 INMUX plane 6,5
00  // 49 x29y44 INMUX plane 8,7
01  // 50 x29y44 INMUX plane 10,9
00  // 51 x29y44 INMUX plane 12,11
00  // 52 x30y43 INMUX plane 2,1
00  // 53 x30y43 INMUX plane 4,3
00  // 54 x30y43 INMUX plane 6,5
00  // 55 x30y43 INMUX plane 8,7
00  // 56 x30y43 INMUX plane 10,9
00  // 57 x30y43 INMUX plane 12,11
00  // 58 x30y44 INMUX plane 2,1
00  // 59 x30y44 INMUX plane 4,3
00  // 60 x30y44 INMUX plane 6,5
00  // 61 x30y44 INMUX plane 8,7
01  // 62 x30y44 INMUX plane 10,9
00  // 63 x30y44 INMUX plane 12,11
00  // 64 x30y44 SB_BIG plane 1
00  // 65 x30y44 SB_BIG plane 1
00  // 66 x30y44 SB_DRIVE plane 2,1
00  // 67 x30y44 SB_BIG plane 2
00  // 68 x30y44 SB_BIG plane 2
00  // 69 x30y44 SB_BIG plane 3
00  // 70 x30y44 SB_BIG plane 3
00  // 71 x30y44 SB_DRIVE plane 4,3
00  // 72 x30y44 SB_BIG plane 4
00  // 73 x30y44 SB_BIG plane 4
00  // 74 x30y44 SB_BIG plane 5
00  // 75 x30y44 SB_BIG plane 5
00  // 76 x30y44 SB_DRIVE plane 6,5
00  // 77 x30y44 SB_BIG plane 6
00  // 78 x30y44 SB_BIG plane 6
00  // 79 x30y44 SB_BIG plane 7
00  // 80 x30y44 SB_BIG plane 7
00  // 81 x30y44 SB_DRIVE plane 8,7
00  // 82 x30y44 SB_BIG plane 8
08  // 83 x30y44 SB_BIG plane 8
00  // 84 x30y44 SB_BIG plane 9
00  // 85 x30y44 SB_BIG plane 9
04  // 86 x30y44 SB_DRIVE plane 10,9
AA // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x31y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6AD0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
16 // y_sel: 43
F8 // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6AD8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y43 CPE[0]  _a38  C_AND////    _a473  C_///AND/
00  //  1 x31y43 CPE[1]
00  //  2 x31y43 CPE[2]
00  //  3 x31y43 CPE[3]
00  //  4 x31y43 CPE[4]
00  //  5 x31y43 CPE[5]
00  //  6 x31y43 CPE[6]
00  //  7 x31y43 CPE[7]
00  //  8 x31y43 CPE[8]
00  //  9 x31y43 CPE[9]
00  // 10 x31y44 CPE[0]  _a472  C_AND////    _a471  C_///AND/
00  // 11 x31y44 CPE[1]
00  // 12 x31y44 CPE[2]
00  // 13 x31y44 CPE[3]
00  // 14 x31y44 CPE[4]
00  // 15 x31y44 CPE[5]
00  // 16 x31y44 CPE[6]
00  // 17 x31y44 CPE[7]
00  // 18 x31y44 CPE[8]
00  // 19 x31y44 CPE[9]
00  // 20 x32y43 CPE[0]  _a454  C_AND////    _a453  C_///AND/
00  // 21 x32y43 CPE[1]
00  // 22 x32y43 CPE[2]
00  // 23 x32y43 CPE[3]
00  // 24 x32y43 CPE[4]
00  // 25 x32y43 CPE[5]
00  // 26 x32y43 CPE[6]
00  // 27 x32y43 CPE[7]
00  // 28 x32y43 CPE[8]
00  // 29 x32y43 CPE[9]
00  // 30 x32y44 CPE[0]  _a452  C_AND////    _a451  C_///AND/
00  // 31 x32y44 CPE[1]
00  // 32 x32y44 CPE[2]
00  // 33 x32y44 CPE[3]
00  // 34 x32y44 CPE[4]
00  // 35 x32y44 CPE[5]
00  // 36 x32y44 CPE[6]
00  // 37 x32y44 CPE[7]
00  // 38 x32y44 CPE[8]
00  // 39 x32y44 CPE[9]
28  // 40 x31y43 INMUX plane 2,1
00  // 41 x31y43 INMUX plane 4,3
30  // 42 x31y43 INMUX plane 6,5
02  // 43 x31y43 INMUX plane 8,7
00  // 44 x31y43 INMUX plane 10,9
02  // 45 x31y43 INMUX plane 12,11
02  // 46 x31y44 INMUX plane 2,1
00  // 47 x31y44 INMUX plane 4,3
00  // 48 x31y44 INMUX plane 6,5
00  // 49 x31y44 INMUX plane 8,7
00  // 50 x31y44 INMUX plane 10,9
00  // 51 x31y44 INMUX plane 12,11
00  // 52 x32y43 INMUX plane 2,1
01  // 53 x32y43 INMUX plane 4,3
00  // 54 x32y43 INMUX plane 6,5
01  // 55 x32y43 INMUX plane 8,7
01  // 56 x32y43 INMUX plane 10,9
00  // 57 x32y43 INMUX plane 12,11
10  // 58 x32y44 INMUX plane 2,1
00  // 59 x32y44 INMUX plane 4,3
00  // 60 x32y44 INMUX plane 6,5
02  // 61 x32y44 INMUX plane 8,7
00  // 62 x32y44 INMUX plane 10,9
04  // 63 x32y44 INMUX plane 12,11
48  // 64 x31y43 SB_BIG plane 1
12  // 65 x31y43 SB_BIG plane 1
00  // 66 x31y43 SB_DRIVE plane 2,1
48  // 67 x31y43 SB_BIG plane 2
12  // 68 x31y43 SB_BIG plane 2
61  // 69 x31y43 SB_BIG plane 3
12  // 70 x31y43 SB_BIG plane 3
00  // 71 x31y43 SB_DRIVE plane 4,3
48  // 72 x31y43 SB_BIG plane 4
12  // 73 x31y43 SB_BIG plane 4
41  // 74 x31y43 SB_BIG plane 5
62  // 75 x31y43 SB_BIG plane 5
00  // 76 x31y43 SB_DRIVE plane 6,5
48  // 77 x31y43 SB_BIG plane 6
12  // 78 x31y43 SB_BIG plane 6
48  // 79 x31y43 SB_BIG plane 7
12  // 80 x31y43 SB_BIG plane 7
00  // 81 x31y43 SB_DRIVE plane 8,7
52  // 82 x31y43 SB_BIG plane 8
34  // 83 x31y43 SB_BIG plane 8
59  // 84 x31y43 SB_BIG plane 9
12  // 85 x31y43 SB_BIG plane 9
04  // 86 x31y43 SB_DRIVE plane 10,9
48  // 87 x31y43 SB_BIG plane 10
12  // 88 x31y43 SB_BIG plane 10
48  // 89 x31y43 SB_BIG plane 11
12  // 90 x31y43 SB_BIG plane 11
00  // 91 x31y43 SB_DRIVE plane 12,11
48  // 92 x31y43 SB_BIG plane 12
12  // 93 x31y43 SB_BIG plane 12
52  // 94 x32y44 SB_SML plane 1
83  // 95 x32y44 SB_SML plane 2,1
2A  // 96 x32y44 SB_SML plane 2
A8  // 97 x32y44 SB_SML plane 3
82  // 98 x32y44 SB_SML plane 4,3
2A  // 99 x32y44 SB_SML plane 4
A8  // 100 x32y44 SB_SML plane 5
82  // 101 x32y44 SB_SML plane 6,5
2A  // 102 x32y44 SB_SML plane 6
A8  // 103 x32y44 SB_SML plane 7
82  // 104 x32y44 SB_SML plane 8,7
2A  // 105 x32y44 SB_SML plane 8
B9  // 106 x32y44 SB_SML plane 9
82  // 107 x32y44 SB_SML plane 10,9
2A  // 108 x32y44 SB_SML plane 10
A8  // 109 x32y44 SB_SML plane 11
82  // 110 x32y44 SB_SML plane 12,11
2A  // 111 x32y44 SB_SML plane 12
E8 // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x33y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6B4E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
16 // y_sel: 43
20 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6B56
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y43 CPE[0]  _a57  C_MX4a/D///    
00  //  1 x33y43 CPE[1]
00  //  2 x33y43 CPE[2]
00  //  3 x33y43 CPE[3]
00  //  4 x33y43 CPE[4]
00  //  5 x33y43 CPE[5]
00  //  6 x33y43 CPE[6]
00  //  7 x33y43 CPE[7]
00  //  8 x33y43 CPE[8]
00  //  9 x33y43 CPE[9]
00  // 10 x33y44 CPE[0]  _a37  C_ICOMP/D///    _a55  C_///AND/D
00  // 11 x33y44 CPE[1]
00  // 12 x33y44 CPE[2]
00  // 13 x33y44 CPE[3]
00  // 14 x33y44 CPE[4]
00  // 15 x33y44 CPE[5]
00  // 16 x33y44 CPE[6]
00  // 17 x33y44 CPE[7]
00  // 18 x33y44 CPE[8]
00  // 19 x33y44 CPE[9]
00  // 20 x34y43 CPE[0]  _a384  C_AND////    
00  // 21 x34y43 CPE[1]
00  // 22 x34y43 CPE[2]
00  // 23 x34y43 CPE[3]
00  // 24 x34y43 CPE[4]
00  // 25 x34y43 CPE[5]
00  // 26 x34y43 CPE[6]
00  // 27 x34y43 CPE[7]
00  // 28 x34y43 CPE[8]
00  // 29 x34y43 CPE[9]
00  // 30 x34y44 CPE[0]  _a497  C_////Bridge
00  // 31 x34y44 CPE[1]
00  // 32 x34y44 CPE[2]
00  // 33 x34y44 CPE[3]
00  // 34 x34y44 CPE[4]
00  // 35 x34y44 CPE[5]
00  // 36 x34y44 CPE[6]
00  // 37 x34y44 CPE[7]
00  // 38 x34y44 CPE[8]
00  // 39 x34y44 CPE[9]
2C  // 40 x33y43 INMUX plane 2,1
05  // 41 x33y43 INMUX plane 4,3
00  // 42 x33y43 INMUX plane 6,5
06  // 43 x33y43 INMUX plane 8,7
00  // 44 x33y43 INMUX plane 10,9
00  // 45 x33y43 INMUX plane 12,11
2B  // 46 x33y44 INMUX plane 2,1
05  // 47 x33y44 INMUX plane 4,3
3C  // 48 x33y44 INMUX plane 6,5
06  // 49 x33y44 INMUX plane 8,7
08  // 50 x33y44 INMUX plane 10,9
00  // 51 x33y44 INMUX plane 12,11
08  // 52 x34y43 INMUX plane 2,1
10  // 53 x34y43 INMUX plane 4,3
2C  // 54 x34y43 INMUX plane 6,5
41  // 55 x34y43 INMUX plane 8,7
08  // 56 x34y43 INMUX plane 10,9
C8  // 57 x34y43 INMUX plane 12,11
1B  // 58 x34y44 INMUX plane 2,1
05  // 59 x34y44 INMUX plane 4,3
00  // 60 x34y44 INMUX plane 6,5
40  // 61 x34y44 INMUX plane 8,7
01  // 62 x34y44 INMUX plane 10,9
C0  // 63 x34y44 INMUX plane 12,11
C3  // 64 x34y44 SB_BIG plane 1
10  // 65 x34y44 SB_BIG plane 1
00  // 66 x34y44 SB_DRIVE plane 2,1
92  // 67 x34y44 SB_BIG plane 2
14  // 68 x34y44 SB_BIG plane 2
48  // 69 x34y44 SB_BIG plane 3
42  // 70 x34y44 SB_BIG plane 3
00  // 71 x34y44 SB_DRIVE plane 4,3
48  // 72 x34y44 SB_BIG plane 4
12  // 73 x34y44 SB_BIG plane 4
48  // 74 x34y44 SB_BIG plane 5
12  // 75 x34y44 SB_BIG plane 5
00  // 76 x34y44 SB_DRIVE plane 6,5
48  // 77 x34y44 SB_BIG plane 6
12  // 78 x34y44 SB_BIG plane 6
48  // 79 x34y44 SB_BIG plane 7
16  // 80 x34y44 SB_BIG plane 7
10  // 81 x34y44 SB_DRIVE plane 8,7
8E  // 82 x34y44 SB_BIG plane 8
34  // 83 x34y44 SB_BIG plane 8
61  // 84 x34y44 SB_BIG plane 9
12  // 85 x34y44 SB_BIG plane 9
00  // 86 x34y44 SB_DRIVE plane 10,9
08  // 87 x34y44 SB_BIG plane 10
12  // 88 x34y44 SB_BIG plane 10
88  // 89 x34y44 SB_BIG plane 11
42  // 90 x34y44 SB_BIG plane 11
00  // 91 x34y44 SB_DRIVE plane 12,11
48  // 92 x34y44 SB_BIG plane 12
12  // 93 x34y44 SB_BIG plane 12
A8  // 94 x33y43 SB_SML plane 1
12  // 95 x33y43 SB_SML plane 2,1
2A  // 96 x33y43 SB_SML plane 2
D0  // 97 x33y43 SB_SML plane 3
93  // 98 x33y43 SB_SML plane 4,3
46  // 99 x33y43 SB_SML plane 4
C8  // 100 x33y43 SB_SML plane 5
84  // 101 x33y43 SB_SML plane 6,5
2A  // 102 x33y43 SB_SML plane 6
A1  // 103 x33y43 SB_SML plane 7
13  // 104 x33y43 SB_SML plane 8,7
47  // 105 x33y43 SB_SML plane 8
A8  // 106 x33y43 SB_SML plane 9
22  // 107 x33y43 SB_SML plane 10,9
28  // 108 x33y43 SB_SML plane 10
A8  // 109 x33y43 SB_SML plane 11
93  // 110 x33y43 SB_SML plane 12,11
54  // 111 x33y43 SB_SML plane 12
A0 // -- CRC low byte
70 // -- CRC high byte


// Config Latches on x35y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6BCC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
16 // y_sel: 43
48 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6BD4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y43 CPE[0]  _a51  C_///AND/
00  //  1 x35y43 CPE[1]
00  //  2 x35y43 CPE[2]
00  //  3 x35y43 CPE[3]
00  //  4 x35y43 CPE[4]
00  //  5 x35y43 CPE[5]
00  //  6 x35y43 CPE[6]
00  //  7 x35y43 CPE[7]
00  //  8 x35y43 CPE[8]
00  //  9 x35y43 CPE[9]
00  // 10 x35y44 CPE[0]  _a66  C_///AND/D
00  // 11 x35y44 CPE[1]
00  // 12 x35y44 CPE[2]
00  // 13 x35y44 CPE[3]
00  // 14 x35y44 CPE[4]
00  // 15 x35y44 CPE[5]
00  // 16 x35y44 CPE[6]
00  // 17 x35y44 CPE[7]
00  // 18 x35y44 CPE[8]
00  // 19 x35y44 CPE[9]
00  // 20 x36y43 CPE[0]  net1 = net2: _a158  C_ADDF2///ADDF2/
00  // 21 x36y43 CPE[1]
00  // 22 x36y43 CPE[2]
00  // 23 x36y43 CPE[3]
00  // 24 x36y43 CPE[4]
00  // 25 x36y43 CPE[5]
00  // 26 x36y43 CPE[6]
00  // 27 x36y43 CPE[7]
00  // 28 x36y43 CPE[8]
00  // 29 x36y43 CPE[9]
00  // 30 x36y44 CPE[0]  net1 = net2: _a160  C_ADDF2///ADDF2/
00  // 31 x36y44 CPE[1]
00  // 32 x36y44 CPE[2]
00  // 33 x36y44 CPE[3]
00  // 34 x36y44 CPE[4]
00  // 35 x36y44 CPE[5]
00  // 36 x36y44 CPE[6]
00  // 37 x36y44 CPE[7]
00  // 38 x36y44 CPE[8]
00  // 39 x36y44 CPE[9]
05  // 40 x35y43 INMUX plane 2,1
3E  // 41 x35y43 INMUX plane 4,3
18  // 42 x35y43 INMUX plane 6,5
02  // 43 x35y43 INMUX plane 8,7
18  // 44 x35y43 INMUX plane 10,9
00  // 45 x35y43 INMUX plane 12,11
3B  // 46 x35y44 INMUX plane 2,1
04  // 47 x35y44 INMUX plane 4,3
28  // 48 x35y44 INMUX plane 6,5
10  // 49 x35y44 INMUX plane 8,7
20  // 50 x35y44 INMUX plane 10,9
00  // 51 x35y44 INMUX plane 12,11
08  // 52 x36y43 INMUX plane 2,1
14  // 53 x36y43 INMUX plane 4,3
01  // 54 x36y43 INMUX plane 6,5
07  // 55 x36y43 INMUX plane 8,7
09  // 56 x36y43 INMUX plane 10,9
04  // 57 x36y43 INMUX plane 12,11
38  // 58 x36y44 INMUX plane 2,1
03  // 59 x36y44 INMUX plane 4,3
20  // 60 x36y44 INMUX plane 6,5
08  // 61 x36y44 INMUX plane 8,7
21  // 62 x36y44 INMUX plane 10,9
00  // 63 x36y44 INMUX plane 12,11
08  // 64 x35y43 SB_BIG plane 1
12  // 65 x35y43 SB_BIG plane 1
00  // 66 x35y43 SB_DRIVE plane 2,1
8C  // 67 x35y43 SB_BIG plane 2
24  // 68 x35y43 SB_BIG plane 2
6C  // 69 x35y43 SB_BIG plane 3
24  // 70 x35y43 SB_BIG plane 3
00  // 71 x35y43 SB_DRIVE plane 4,3
0E  // 72 x35y43 SB_BIG plane 4
26  // 73 x35y43 SB_BIG plane 4
48  // 74 x35y43 SB_BIG plane 5
12  // 75 x35y43 SB_BIG plane 5
10  // 76 x35y43 SB_DRIVE plane 6,5
48  // 77 x35y43 SB_BIG plane 6
12  // 78 x35y43 SB_BIG plane 6
5C  // 79 x35y43 SB_BIG plane 7
2A  // 80 x35y43 SB_BIG plane 7
00  // 81 x35y43 SB_DRIVE plane 8,7
08  // 82 x35y43 SB_BIG plane 8
12  // 83 x35y43 SB_BIG plane 8
61  // 84 x35y43 SB_BIG plane 9
32  // 85 x35y43 SB_BIG plane 9
00  // 86 x35y43 SB_DRIVE plane 10,9
51  // 87 x35y43 SB_BIG plane 10
12  // 88 x35y43 SB_BIG plane 10
48  // 89 x35y43 SB_BIG plane 11
12  // 90 x35y43 SB_BIG plane 11
10  // 91 x35y43 SB_DRIVE plane 12,11
88  // 92 x35y43 SB_BIG plane 12
12  // 93 x35y43 SB_BIG plane 12
5A  // 94 x36y44 SB_SML plane 1
17  // 95 x36y44 SB_SML plane 2,1
40  // 96 x36y44 SB_SML plane 2
52  // 97 x36y44 SB_SML plane 3
80  // 98 x36y44 SB_SML plane 4,3
2A  // 99 x36y44 SB_SML plane 4
A8  // 100 x36y44 SB_SML plane 5
82  // 101 x36y44 SB_SML plane 6,5
2E  // 102 x36y44 SB_SML plane 6
52  // 103 x36y44 SB_SML plane 7
80  // 104 x36y44 SB_SML plane 8,7
2A  // 105 x36y44 SB_SML plane 8
B1  // 106 x36y44 SB_SML plane 9
82  // 107 x36y44 SB_SML plane 10,9
2A  // 108 x36y44 SB_SML plane 10
A8  // 109 x36y44 SB_SML plane 11
22  // 110 x36y44 SB_SML plane 12,11
35  // 111 x36y44 SB_SML plane 12
8F // -- CRC low byte
38 // -- CRC high byte


// Config Latches on x37y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6C4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
16 // y_sel: 43
90 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6C52
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y43 CPE[0]  _a434  C_AND////    _a433  C_///AND/
00  //  1 x37y43 CPE[1]
00  //  2 x37y43 CPE[2]
00  //  3 x37y43 CPE[3]
00  //  4 x37y43 CPE[4]
00  //  5 x37y43 CPE[5]
00  //  6 x37y43 CPE[6]
00  //  7 x37y43 CPE[7]
00  //  8 x37y43 CPE[8]
00  //  9 x37y43 CPE[9]
00  // 10 x37y44 CPE[0]  _a432  C_AND////    _a431  C_///AND/
00  // 11 x37y44 CPE[1]
00  // 12 x37y44 CPE[2]
00  // 13 x37y44 CPE[3]
00  // 14 x37y44 CPE[4]
00  // 15 x37y44 CPE[5]
00  // 16 x37y44 CPE[6]
00  // 17 x37y44 CPE[7]
00  // 18 x37y44 CPE[8]
00  // 19 x37y44 CPE[9]
00  // 20 x38y43 CPE[0]  _a1  C_MX4a/D///    
00  // 21 x38y43 CPE[1]
00  // 22 x38y43 CPE[2]
00  // 23 x38y43 CPE[3]
00  // 24 x38y43 CPE[4]
00  // 25 x38y43 CPE[5]
00  // 26 x38y43 CPE[6]
00  // 27 x38y43 CPE[7]
00  // 28 x38y43 CPE[8]
00  // 29 x38y43 CPE[9]
00  // 30 x38y44 CPE[0]  _a65  C_MX4b/D///    _a509  C_////Bridge
00  // 31 x38y44 CPE[1]
00  // 32 x38y44 CPE[2]
00  // 33 x38y44 CPE[3]
00  // 34 x38y44 CPE[4]
00  // 35 x38y44 CPE[5]
00  // 36 x38y44 CPE[6]
00  // 37 x38y44 CPE[7]
00  // 38 x38y44 CPE[8]
00  // 39 x38y44 CPE[9]
0B  // 40 x37y43 INMUX plane 2,1
00  // 41 x37y43 INMUX plane 4,3
07  // 42 x37y43 INMUX plane 6,5
01  // 43 x37y43 INMUX plane 8,7
01  // 44 x37y43 INMUX plane 10,9
20  // 45 x37y43 INMUX plane 12,11
08  // 46 x37y44 INMUX plane 2,1
20  // 47 x37y44 INMUX plane 4,3
04  // 48 x37y44 INMUX plane 6,5
00  // 49 x37y44 INMUX plane 8,7
01  // 50 x37y44 INMUX plane 10,9
00  // 51 x37y44 INMUX plane 12,11
18  // 52 x38y43 INMUX plane 2,1
03  // 53 x38y43 INMUX plane 4,3
B8  // 54 x38y43 INMUX plane 6,5
07  // 55 x38y43 INMUX plane 8,7
88  // 56 x38y43 INMUX plane 10,9
C5  // 57 x38y43 INMUX plane 12,11
23  // 58 x38y44 INMUX plane 2,1
24  // 59 x38y44 INMUX plane 4,3
80  // 60 x38y44 INMUX plane 6,5
3C  // 61 x38y44 INMUX plane 8,7
A0  // 62 x38y44 INMUX plane 10,9
E0  // 63 x38y44 INMUX plane 12,11
48  // 64 x38y44 SB_BIG plane 1
18  // 65 x38y44 SB_BIG plane 1
00  // 66 x38y44 SB_DRIVE plane 2,1
1A  // 67 x38y44 SB_BIG plane 2
19  // 68 x38y44 SB_BIG plane 2
08  // 69 x38y44 SB_BIG plane 3
02  // 70 x38y44 SB_BIG plane 3
02  // 71 x38y44 SB_DRIVE plane 4,3
48  // 72 x38y44 SB_BIG plane 4
12  // 73 x38y44 SB_BIG plane 4
8E  // 74 x38y44 SB_BIG plane 5
24  // 75 x38y44 SB_BIG plane 5
00  // 76 x38y44 SB_DRIVE plane 6,5
48  // 77 x38y44 SB_BIG plane 6
12  // 78 x38y44 SB_BIG plane 6
96  // 79 x38y44 SB_BIG plane 7
22  // 80 x38y44 SB_BIG plane 7
40  // 81 x38y44 SB_DRIVE plane 8,7
48  // 82 x38y44 SB_BIG plane 8
14  // 83 x38y44 SB_BIG plane 8
71  // 84 x38y44 SB_BIG plane 9
12  // 85 x38y44 SB_BIG plane 9
00  // 86 x38y44 SB_DRIVE plane 10,9
48  // 87 x38y44 SB_BIG plane 10
12  // 88 x38y44 SB_BIG plane 10
48  // 89 x38y44 SB_BIG plane 11
12  // 90 x38y44 SB_BIG plane 11
00  // 91 x38y44 SB_DRIVE plane 12,11
48  // 92 x38y44 SB_BIG plane 12
10  // 93 x38y44 SB_BIG plane 12
36  // 94 x37y43 SB_SML plane 1
17  // 95 x37y43 SB_SML plane 2,1
2B  // 96 x37y43 SB_SML plane 2
B1  // 97 x37y43 SB_SML plane 3
B6  // 98 x37y43 SB_SML plane 4,3
39  // 99 x37y43 SB_SML plane 4
32  // 100 x37y43 SB_SML plane 5
25  // 101 x37y43 SB_SML plane 6,5
35  // 102 x37y43 SB_SML plane 6
19  // 103 x37y43 SB_SML plane 7
85  // 104 x37y43 SB_SML plane 8,7
2A  // 105 x37y43 SB_SML plane 8
B1  // 106 x37y43 SB_SML plane 9
82  // 107 x37y43 SB_SML plane 10,9
2A  // 108 x37y43 SB_SML plane 10
28  // 109 x37y43 SB_SML plane 11
13  // 110 x37y43 SB_SML plane 12,11
2A  // 111 x37y43 SB_SML plane 12
79 // -- CRC low byte
DE // -- CRC high byte


// Config Latches on x39y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6CC8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
16 // y_sel: 43
98 // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6CD0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y43 CPE[0]  _a74  C_MX4b/D///    _a495  C_////Bridge
00  //  1 x39y43 CPE[1]
00  //  2 x39y43 CPE[2]
00  //  3 x39y43 CPE[3]
00  //  4 x39y43 CPE[4]
00  //  5 x39y43 CPE[5]
00  //  6 x39y43 CPE[6]
00  //  7 x39y43 CPE[7]
00  //  8 x39y43 CPE[8]
00  //  9 x39y43 CPE[9]
00  // 10 x39y44 CPE[0]  net1 = net2: _a56  C_AND/D//AND/D
00  // 11 x39y44 CPE[1]
00  // 12 x39y44 CPE[2]
00  // 13 x39y44 CPE[3]
00  // 14 x39y44 CPE[4]
00  // 15 x39y44 CPE[5]
00  // 16 x39y44 CPE[6]
00  // 17 x39y44 CPE[7]
00  // 18 x39y44 CPE[8]
00  // 19 x39y44 CPE[9]
00  // 20 x40y43 CPE[0]  _a39  C_ORAND/D///    _a487  C_////Bridge
00  // 21 x40y43 CPE[1]
00  // 22 x40y43 CPE[2]
00  // 23 x40y43 CPE[3]
00  // 24 x40y43 CPE[4]
00  // 25 x40y43 CPE[5]
00  // 26 x40y43 CPE[6]
00  // 27 x40y43 CPE[7]
00  // 28 x40y43 CPE[8]
00  // 29 x40y43 CPE[9]
00  // 30 x40y44 CPE[0]  net1 = net2: _a108  C_AND/D//AND/D
00  // 31 x40y44 CPE[1]
00  // 32 x40y44 CPE[2]
00  // 33 x40y44 CPE[3]
00  // 34 x40y44 CPE[4]
00  // 35 x40y44 CPE[5]
00  // 36 x40y44 CPE[6]
00  // 37 x40y44 CPE[7]
00  // 38 x40y44 CPE[8]
00  // 39 x40y44 CPE[9]
38  // 40 x39y43 INMUX plane 2,1
28  // 41 x39y43 INMUX plane 4,3
0D  // 42 x39y43 INMUX plane 6,5
01  // 43 x39y43 INMUX plane 8,7
20  // 44 x39y43 INMUX plane 10,9
0C  // 45 x39y43 INMUX plane 12,11
21  // 46 x39y44 INMUX plane 2,1
08  // 47 x39y44 INMUX plane 4,3
31  // 48 x39y44 INMUX plane 6,5
00  // 49 x39y44 INMUX plane 8,7
00  // 50 x39y44 INMUX plane 10,9
21  // 51 x39y44 INMUX plane 12,11
10  // 52 x40y43 INMUX plane 2,1
14  // 53 x40y43 INMUX plane 4,3
01  // 54 x40y43 INMUX plane 6,5
78  // 55 x40y43 INMUX plane 8,7
80  // 56 x40y43 INMUX plane 10,9
E8  // 57 x40y43 INMUX plane 12,11
10  // 58 x40y44 INMUX plane 2,1
0F  // 59 x40y44 INMUX plane 4,3
30  // 60 x40y44 INMUX plane 6,5
2B  // 61 x40y44 INMUX plane 8,7
00  // 62 x40y44 INMUX plane 10,9
C4  // 63 x40y44 INMUX plane 12,11
08  // 64 x39y43 SB_BIG plane 1
12  // 65 x39y43 SB_BIG plane 1
00  // 66 x39y43 SB_DRIVE plane 2,1
22  // 67 x39y43 SB_BIG plane 2
27  // 68 x39y43 SB_BIG plane 2
48  // 69 x39y43 SB_BIG plane 3
02  // 70 x39y43 SB_BIG plane 3
00  // 71 x39y43 SB_DRIVE plane 4,3
C8  // 72 x39y43 SB_BIG plane 4
12  // 73 x39y43 SB_BIG plane 4
C8  // 74 x39y43 SB_BIG plane 5
10  // 75 x39y43 SB_BIG plane 5
00  // 76 x39y43 SB_DRIVE plane 6,5
43  // 77 x39y43 SB_BIG plane 6
20  // 78 x39y43 SB_BIG plane 6
03  // 79 x39y43 SB_BIG plane 7
10  // 80 x39y43 SB_BIG plane 7
00  // 81 x39y43 SB_DRIVE plane 8,7
82  // 82 x39y43 SB_BIG plane 8
20  // 83 x39y43 SB_BIG plane 8
69  // 84 x39y43 SB_BIG plane 9
12  // 85 x39y43 SB_BIG plane 9
00  // 86 x39y43 SB_DRIVE plane 10,9
41  // 87 x39y43 SB_BIG plane 10
12  // 88 x39y43 SB_BIG plane 10
48  // 89 x39y43 SB_BIG plane 11
11  // 90 x39y43 SB_BIG plane 11
00  // 91 x39y43 SB_DRIVE plane 12,11
48  // 92 x39y43 SB_BIG plane 12
10  // 93 x39y43 SB_BIG plane 12
11  // 94 x40y44 SB_SML plane 1
A1  // 95 x40y44 SB_SML plane 2,1
2F  // 96 x40y44 SB_SML plane 2
A8  // 97 x40y44 SB_SML plane 3
82  // 98 x40y44 SB_SML plane 4,3
2A  // 99 x40y44 SB_SML plane 4
A8  // 100 x40y44 SB_SML plane 5
82  // 101 x40y44 SB_SML plane 6,5
08  // 102 x40y44 SB_SML plane 6
A1  // 103 x40y44 SB_SML plane 7
12  // 104 x40y44 SB_SML plane 8,7
46  // 105 x40y44 SB_SML plane 8
30  // 106 x40y44 SB_SML plane 9
85  // 107 x40y44 SB_SML plane 10,9
2A  // 108 x40y44 SB_SML plane 10
A8  // 109 x40y44 SB_SML plane 11
12  // 110 x40y44 SB_SML plane 12,11
2A  // 111 x40y44 SB_SML plane 12
2D // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x41y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6D46     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
16 // y_sel: 43
40 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6D4E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y43 CPE[0]  net1 = net2: _a184  C_ADDF2///ADDF2/
00  //  1 x41y43 CPE[1]
00  //  2 x41y43 CPE[2]
00  //  3 x41y43 CPE[3]
00  //  4 x41y43 CPE[4]
00  //  5 x41y43 CPE[5]
00  //  6 x41y43 CPE[6]
00  //  7 x41y43 CPE[7]
00  //  8 x41y43 CPE[8]
00  //  9 x41y43 CPE[9]
00  // 10 x41y44 CPE[0]  net1 = net2: _a186  C_ADDF2///ADDF2/
00  // 11 x41y44 CPE[1]
00  // 12 x41y44 CPE[2]
00  // 13 x41y44 CPE[3]
00  // 14 x41y44 CPE[4]
00  // 15 x41y44 CPE[5]
00  // 16 x41y44 CPE[6]
00  // 17 x41y44 CPE[7]
00  // 18 x41y44 CPE[8]
00  // 19 x41y44 CPE[9]
00  // 20 x42y43 CPE[0]  _a177  C_/C_0_1///    
00  // 21 x42y43 CPE[1]
00  // 22 x42y43 CPE[2]
00  // 23 x42y43 CPE[3]
00  // 24 x42y43 CPE[4]
00  // 25 x42y43 CPE[5]
00  // 26 x42y43 CPE[6]
00  // 27 x42y43 CPE[7]
00  // 28 x42y43 CPE[8]
00  // 29 x42y43 CPE[9]
00  // 30 x42y44 CPE[0]  net1 = net2: _a168  C_ADDF2///ADDF2/
00  // 31 x42y44 CPE[1]
00  // 32 x42y44 CPE[2]
00  // 33 x42y44 CPE[3]
00  // 34 x42y44 CPE[4]
00  // 35 x42y44 CPE[5]
00  // 36 x42y44 CPE[6]
00  // 37 x42y44 CPE[7]
00  // 38 x42y44 CPE[8]
00  // 39 x42y44 CPE[9]
28  // 40 x41y43 INMUX plane 2,1
38  // 41 x41y43 INMUX plane 4,3
10  // 42 x41y43 INMUX plane 6,5
05  // 43 x41y43 INMUX plane 8,7
11  // 44 x41y43 INMUX plane 10,9
28  // 45 x41y43 INMUX plane 12,11
38  // 46 x41y44 INMUX plane 2,1
20  // 47 x41y44 INMUX plane 4,3
20  // 48 x41y44 INMUX plane 6,5
09  // 49 x41y44 INMUX plane 8,7
21  // 50 x41y44 INMUX plane 10,9
28  // 51 x41y44 INMUX plane 12,11
08  // 52 x42y43 INMUX plane 2,1
00  // 53 x42y43 INMUX plane 4,3
81  // 54 x42y43 INMUX plane 6,5
08  // 55 x42y43 INMUX plane 8,7
80  // 56 x42y43 INMUX plane 10,9
00  // 57 x42y43 INMUX plane 12,11
02  // 58 x42y44 INMUX plane 2,1
00  // 59 x42y44 INMUX plane 4,3
87  // 60 x42y44 INMUX plane 6,5
29  // 61 x42y44 INMUX plane 8,7
81  // 62 x42y44 INMUX plane 10,9
C0  // 63 x42y44 INMUX plane 12,11
48  // 64 x42y44 SB_BIG plane 1
12  // 65 x42y44 SB_BIG plane 1
11  // 66 x42y44 SB_DRIVE plane 2,1
1A  // 67 x42y44 SB_BIG plane 2
17  // 68 x42y44 SB_BIG plane 2
48  // 69 x42y44 SB_BIG plane 3
12  // 70 x42y44 SB_BIG plane 3
00  // 71 x42y44 SB_DRIVE plane 4,3
48  // 72 x42y44 SB_BIG plane 4
12  // 73 x42y44 SB_BIG plane 4
48  // 74 x42y44 SB_BIG plane 5
12  // 75 x42y44 SB_BIG plane 5
00  // 76 x42y44 SB_DRIVE plane 6,5
08  // 77 x42y44 SB_BIG plane 6
12  // 78 x42y44 SB_BIG plane 6
10  // 79 x42y44 SB_BIG plane 7
45  // 80 x42y44 SB_BIG plane 7
00  // 81 x42y44 SB_DRIVE plane 8,7
61  // 82 x42y44 SB_BIG plane 8
12  // 83 x42y44 SB_BIG plane 8
79  // 84 x42y44 SB_BIG plane 9
12  // 85 x42y44 SB_BIG plane 9
00  // 86 x42y44 SB_DRIVE plane 10,9
48  // 87 x42y44 SB_BIG plane 10
12  // 88 x42y44 SB_BIG plane 10
48  // 89 x42y44 SB_BIG plane 11
12  // 90 x42y44 SB_BIG plane 11
00  // 91 x42y44 SB_DRIVE plane 12,11
48  // 92 x42y44 SB_BIG plane 12
02  // 93 x42y44 SB_BIG plane 12
88  // 94 x41y43 SB_SML plane 1
92  // 95 x41y43 SB_SML plane 2,1
3B  // 96 x41y43 SB_SML plane 2
A8  // 97 x41y43 SB_SML plane 3
82  // 98 x41y43 SB_SML plane 4,3
3A  // 99 x41y43 SB_SML plane 4
A1  // 100 x41y43 SB_SML plane 5
82  // 101 x41y43 SB_SML plane 6,5
28  // 102 x41y43 SB_SML plane 6
B9  // 103 x41y43 SB_SML plane 7
12  // 104 x41y43 SB_SML plane 8,7
2A  // 105 x41y43 SB_SML plane 8
A8  // 106 x41y43 SB_SML plane 9
82  // 107 x41y43 SB_SML plane 10,9
2A  // 108 x41y43 SB_SML plane 10
A8  // 109 x41y43 SB_SML plane 11
82  // 110 x41y43 SB_SML plane 12,11
2A  // 111 x41y43 SB_SML plane 12
5A // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x43y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6DC4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
16 // y_sel: 43
28 // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6DCC
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x43y43 CPE[0]  _a134  C_ORAND////    
00  //  1 x43y43 CPE[1]
00  //  2 x43y43 CPE[2]
00  //  3 x43y43 CPE[3]
00  //  4 x43y43 CPE[4]
00  //  5 x43y43 CPE[5]
00  //  6 x43y43 CPE[6]
00  //  7 x43y43 CPE[7]
00  //  8 x43y43 CPE[8]
00  //  9 x43y43 CPE[9]
00  // 10 x43y44 CPE[0]  _a72  C_MX2b////    _a502  C_////Bridge
00  // 11 x43y44 CPE[1]
00  // 12 x43y44 CPE[2]
00  // 13 x43y44 CPE[3]
00  // 14 x43y44 CPE[4]
00  // 15 x43y44 CPE[5]
00  // 16 x43y44 CPE[6]
00  // 17 x43y44 CPE[7]
00  // 18 x43y44 CPE[8]
00  // 19 x43y44 CPE[9]
00  // 20 x44y43 CPE[0]
00  // 21 x44y43 CPE[1]
00  // 22 x44y43 CPE[2]
00  // 23 x44y43 CPE[3]
00  // 24 x44y43 CPE[4]
00  // 25 x44y43 CPE[5]
00  // 26 x44y43 CPE[6]
00  // 27 x44y43 CPE[7]
00  // 28 x44y43 CPE[8]
00  // 29 x44y43 CPE[9]
00  // 30 x44y44 CPE[0]  net1 = net2: _a44  C_AND/D//AND/D
00  // 31 x44y44 CPE[1]
00  // 32 x44y44 CPE[2]
00  // 33 x44y44 CPE[3]
00  // 34 x44y44 CPE[4]
00  // 35 x44y44 CPE[5]
00  // 36 x44y44 CPE[6]
00  // 37 x44y44 CPE[7]
00  // 38 x44y44 CPE[8]
00  // 39 x44y44 CPE[9]
00  // 40 x43y43 INMUX plane 2,1
24  // 41 x43y43 INMUX plane 4,3
32  // 42 x43y43 INMUX plane 6,5
33  // 43 x43y43 INMUX plane 8,7
00  // 44 x43y43 INMUX plane 10,9
2C  // 45 x43y43 INMUX plane 12,11
20  // 46 x43y44 INMUX plane 2,1
38  // 47 x43y44 INMUX plane 4,3
00  // 48 x43y44 INMUX plane 6,5
04  // 49 x43y44 INMUX plane 8,7
01  // 50 x43y44 INMUX plane 10,9
08  // 51 x43y44 INMUX plane 12,11
14  // 52 x44y43 INMUX plane 2,1
04  // 53 x44y43 INMUX plane 4,3
00  // 54 x44y43 INMUX plane 6,5
08  // 55 x44y43 INMUX plane 8,7
00  // 56 x44y43 INMUX plane 10,9
C0  // 57 x44y43 INMUX plane 12,11
10  // 58 x44y44 INMUX plane 2,1
04  // 59 x44y44 INMUX plane 4,3
30  // 60 x44y44 INMUX plane 6,5
4F  // 61 x44y44 INMUX plane 8,7
00  // 62 x44y44 INMUX plane 10,9
8C  // 63 x44y44 INMUX plane 12,11
48  // 64 x43y43 SB_BIG plane 1
12  // 65 x43y43 SB_BIG plane 1
00  // 66 x43y43 SB_DRIVE plane 2,1
9C  // 67 x43y43 SB_BIG plane 2
10  // 68 x43y43 SB_BIG plane 2
00  // 69 x43y43 SB_BIG plane 3
00  // 70 x43y43 SB_BIG plane 3
80  // 71 x43y43 SB_DRIVE plane 4,3
48  // 72 x43y43 SB_BIG plane 4
02  // 73 x43y43 SB_BIG plane 4
51  // 74 x43y43 SB_BIG plane 5
12  // 75 x43y43 SB_BIG plane 5
00  // 76 x43y43 SB_DRIVE plane 6,5
48  // 77 x43y43 SB_BIG plane 6
12  // 78 x43y43 SB_BIG plane 6
42  // 79 x43y43 SB_BIG plane 7
04  // 80 x43y43 SB_BIG plane 7
00  // 81 x43y43 SB_DRIVE plane 8,7
51  // 82 x43y43 SB_BIG plane 8
12  // 83 x43y43 SB_BIG plane 8
00  // 84 x43y43 SB_BIG plane 9
00  // 85 x43y43 SB_BIG plane 9
00  // 86 x43y43 SB_DRIVE plane 10,9
00  // 87 x43y43 SB_BIG plane 10
00  // 88 x43y43 SB_BIG plane 10
00  // 89 x43y43 SB_BIG plane 11
00  // 90 x43y43 SB_BIG plane 11
00  // 91 x43y43 SB_DRIVE plane 12,11
C0  // 92 x43y43 SB_BIG plane 12
00  // 93 x43y43 SB_BIG plane 12
28  // 94 x44y44 SB_SML plane 1
83  // 95 x44y44 SB_SML plane 2,1
5D  // 96 x44y44 SB_SML plane 2
00  // 97 x44y44 SB_SML plane 3
80  // 98 x44y44 SB_SML plane 4,3
0A  // 99 x44y44 SB_SML plane 4
0B  // 100 x44y44 SB_SML plane 5
87  // 101 x44y44 SB_SML plane 6,5
2A  // 102 x44y44 SB_SML plane 6
00  // 103 x44y44 SB_SML plane 7
80  // 104 x44y44 SB_SML plane 8,7
57  // 105 x44y44 SB_SML plane 8
30  // 106 x44y44 SB_SML plane 9
19 // -- CRC low byte
CE // -- CRC high byte


// Config Latches on x45y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6E3D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
16 // y_sel: 43
F0 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6E45
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y43 CPE[0]  _a89  C_MX2b/D///    
00  //  1 x45y43 CPE[1]
00  //  2 x45y43 CPE[2]
00  //  3 x45y43 CPE[3]
00  //  4 x45y43 CPE[4]
00  //  5 x45y43 CPE[5]
00  //  6 x45y43 CPE[6]
00  //  7 x45y43 CPE[7]
00  //  8 x45y43 CPE[8]
00  //  9 x45y43 CPE[9]
00  // 10 x45y44 CPE[0]  _a99  C_///ORAND/D
00  // 11 x45y44 CPE[1]
00  // 12 x45y44 CPE[2]
00  // 13 x45y44 CPE[3]
00  // 14 x45y44 CPE[4]
00  // 15 x45y44 CPE[5]
00  // 16 x45y44 CPE[6]
00  // 17 x45y44 CPE[7]
00  // 18 x45y44 CPE[8]
00  // 19 x45y44 CPE[9]
00  // 20 x46y43 CPE[0]  _a409  C_MX2b////    
00  // 21 x46y43 CPE[1]
00  // 22 x46y43 CPE[2]
00  // 23 x46y43 CPE[3]
00  // 24 x46y43 CPE[4]
00  // 25 x46y43 CPE[5]
00  // 26 x46y43 CPE[6]
00  // 27 x46y43 CPE[7]
00  // 28 x46y43 CPE[8]
00  // 29 x46y43 CPE[9]
00  // 30 x46y44 CPE[0]  _a90  C_MX2b/D///    _a484  C_////Bridge
00  // 31 x46y44 CPE[1]
00  // 32 x46y44 CPE[2]
00  // 33 x46y44 CPE[3]
00  // 34 x46y44 CPE[4]
00  // 35 x46y44 CPE[5]
00  // 36 x46y44 CPE[6]
00  // 37 x46y44 CPE[7]
00  // 38 x46y44 CPE[8]
00  // 39 x46y44 CPE[9]
2C  // 40 x45y43 INMUX plane 2,1
00  // 41 x45y43 INMUX plane 4,3
11  // 42 x45y43 INMUX plane 6,5
08  // 43 x45y43 INMUX plane 8,7
03  // 44 x45y43 INMUX plane 10,9
00  // 45 x45y43 INMUX plane 12,11
14  // 46 x45y44 INMUX plane 2,1
04  // 47 x45y44 INMUX plane 4,3
04  // 48 x45y44 INMUX plane 6,5
08  // 49 x45y44 INMUX plane 8,7
25  // 50 x45y44 INMUX plane 10,9
00  // 51 x45y44 INMUX plane 12,11
00  // 52 x46y43 INMUX plane 2,1
08  // 53 x46y43 INMUX plane 4,3
20  // 54 x46y43 INMUX plane 6,5
78  // 55 x46y43 INMUX plane 8,7
00  // 56 x46y43 INMUX plane 10,9
E0  // 57 x46y43 INMUX plane 12,11
2C  // 58 x46y44 INMUX plane 2,1
00  // 59 x46y44 INMUX plane 4,3
0A  // 60 x46y44 INMUX plane 6,5
48  // 61 x46y44 INMUX plane 8,7
25  // 62 x46y44 INMUX plane 10,9
40  // 63 x46y44 INMUX plane 12,11
48  // 64 x46y44 SB_BIG plane 1
10  // 65 x46y44 SB_BIG plane 1
00  // 66 x46y44 SB_DRIVE plane 2,1
02  // 67 x46y44 SB_BIG plane 2
00  // 68 x46y44 SB_BIG plane 2
48  // 69 x46y44 SB_BIG plane 3
12  // 70 x46y44 SB_BIG plane 3
00  // 71 x46y44 SB_DRIVE plane 4,3
48  // 72 x46y44 SB_BIG plane 4
12  // 73 x46y44 SB_BIG plane 4
48  // 74 x46y44 SB_BIG plane 5
12  // 75 x46y44 SB_BIG plane 5
00  // 76 x46y44 SB_DRIVE plane 6,5
48  // 77 x46y44 SB_BIG plane 6
12  // 78 x46y44 SB_BIG plane 6
48  // 79 x46y44 SB_BIG plane 7
12  // 80 x46y44 SB_BIG plane 7
00  // 81 x46y44 SB_DRIVE plane 8,7
48  // 82 x46y44 SB_BIG plane 8
12  // 83 x46y44 SB_BIG plane 8
48  // 84 x46y44 SB_BIG plane 9
12  // 85 x46y44 SB_BIG plane 9
00  // 86 x46y44 SB_DRIVE plane 10,9
48  // 87 x46y44 SB_BIG plane 10
12  // 88 x46y44 SB_BIG plane 10
48  // 89 x46y44 SB_BIG plane 11
12  // 90 x46y44 SB_BIG plane 11
00  // 91 x46y44 SB_DRIVE plane 12,11
8E  // 92 x46y44 SB_BIG plane 12
24  // 93 x46y44 SB_BIG plane 12
A8  // 94 x45y43 SB_SML plane 1
42  // 95 x45y43 SB_SML plane 2,1
2F  // 96 x45y43 SB_SML plane 2
A8  // 97 x45y43 SB_SML plane 3
82  // 98 x45y43 SB_SML plane 4,3
22  // 99 x45y43 SB_SML plane 4
0E  // 100 x45y43 SB_SML plane 5
85  // 101 x45y43 SB_SML plane 6,5
2A  // 102 x45y43 SB_SML plane 6
28  // 103 x45y43 SB_SML plane 7
82  // 104 x45y43 SB_SML plane 8,7
2A  // 105 x45y43 SB_SML plane 8
A8  // 106 x45y43 SB_SML plane 9
82  // 107 x45y43 SB_SML plane 10,9
2A  // 108 x45y43 SB_SML plane 10
A8  // 109 x45y43 SB_SML plane 11
12  // 110 x45y43 SB_SML plane 12,11
51  // 111 x45y43 SB_SML plane 12
85 // -- CRC low byte
66 // -- CRC high byte


// Config Latches on x47y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6EBB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
16 // y_sel: 43
38 // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6EC3
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x47y43 CPE[0]  _a513  C_////Bridge
00  //  1 x47y43 CPE[1]
00  //  2 x47y43 CPE[2]
00  //  3 x47y43 CPE[3]
00  //  4 x47y43 CPE[4]
00  //  5 x47y43 CPE[5]
00  //  6 x47y43 CPE[6]
00  //  7 x47y43 CPE[7]
00  //  8 x47y43 CPE[8]
00  //  9 x47y43 CPE[9]
00  // 10 x47y44 CPE[0]  _a512  C_////Bridge
00  // 11 x47y44 CPE[1]
00  // 12 x47y44 CPE[2]
00  // 13 x47y44 CPE[3]
00  // 14 x47y44 CPE[4]
00  // 15 x47y44 CPE[5]
00  // 16 x47y44 CPE[6]
00  // 17 x47y44 CPE[7]
00  // 18 x47y44 CPE[8]
00  // 19 x47y44 CPE[9]
00  // 20 x48y43 CPE[0]
00  // 21 x48y43 CPE[1]
00  // 22 x48y43 CPE[2]
00  // 23 x48y43 CPE[3]
00  // 24 x48y43 CPE[4]
00  // 25 x48y43 CPE[5]
00  // 26 x48y43 CPE[6]
00  // 27 x48y43 CPE[7]
00  // 28 x48y43 CPE[8]
00  // 29 x48y43 CPE[9]
00  // 30 x48y44 CPE[0]
00  // 31 x48y44 CPE[1]
00  // 32 x48y44 CPE[2]
00  // 33 x48y44 CPE[3]
00  // 34 x48y44 CPE[4]
00  // 35 x48y44 CPE[5]
00  // 36 x48y44 CPE[6]
00  // 37 x48y44 CPE[7]
00  // 38 x48y44 CPE[8]
00  // 39 x48y44 CPE[9]
00  // 40 x47y43 INMUX plane 2,1
07  // 41 x47y43 INMUX plane 4,3
01  // 42 x47y43 INMUX plane 6,5
00  // 43 x47y43 INMUX plane 8,7
00  // 44 x47y43 INMUX plane 10,9
05  // 45 x47y43 INMUX plane 12,11
00  // 46 x47y44 INMUX plane 2,1
00  // 47 x47y44 INMUX plane 4,3
04  // 48 x47y44 INMUX plane 6,5
08  // 49 x47y44 INMUX plane 8,7
00  // 50 x47y44 INMUX plane 10,9
00  // 51 x47y44 INMUX plane 12,11
00  // 52 x48y43 INMUX plane 2,1
00  // 53 x48y43 INMUX plane 4,3
80  // 54 x48y43 INMUX plane 6,5
08  // 55 x48y43 INMUX plane 8,7
80  // 56 x48y43 INMUX plane 10,9
00  // 57 x48y43 INMUX plane 12,11
08  // 58 x48y44 INMUX plane 2,1
00  // 59 x48y44 INMUX plane 4,3
80  // 60 x48y44 INMUX plane 6,5
00  // 61 x48y44 INMUX plane 8,7
80  // 62 x48y44 INMUX plane 10,9
0D  // 63 x48y44 INMUX plane 12,11
48  // 64 x47y43 SB_BIG plane 1
12  // 65 x47y43 SB_BIG plane 1
00  // 66 x47y43 SB_DRIVE plane 2,1
48  // 67 x47y43 SB_BIG plane 2
12  // 68 x47y43 SB_BIG plane 2
00  // 69 x47y43 SB_BIG plane 3
00  // 70 x47y43 SB_BIG plane 3
00  // 71 x47y43 SB_DRIVE plane 4,3
00  // 72 x47y43 SB_BIG plane 4
00  // 73 x47y43 SB_BIG plane 4
48  // 74 x47y43 SB_BIG plane 5
12  // 75 x47y43 SB_BIG plane 5
00  // 76 x47y43 SB_DRIVE plane 6,5
48  // 77 x47y43 SB_BIG plane 6
10  // 78 x47y43 SB_BIG plane 6
00  // 79 x47y43 SB_BIG plane 7
00  // 80 x47y43 SB_BIG plane 7
00  // 81 x47y43 SB_DRIVE plane 8,7
58  // 82 x47y43 SB_BIG plane 8
00  // 83 x47y43 SB_BIG plane 8
00  // 84 x47y43 SB_BIG plane 9
00  // 85 x47y43 SB_BIG plane 9
00  // 86 x47y43 SB_DRIVE plane 10,9
00  // 87 x47y43 SB_BIG plane 10
00  // 88 x47y43 SB_BIG plane 10
00  // 89 x47y43 SB_BIG plane 11
00  // 90 x47y43 SB_BIG plane 11
00  // 91 x47y43 SB_DRIVE plane 12,11
00  // 92 x47y43 SB_BIG plane 12
00  // 93 x47y43 SB_BIG plane 12
A8  // 94 x48y44 SB_SML plane 1
82  // 95 x48y44 SB_SML plane 2,1
2A  // 96 x48y44 SB_SML plane 2
00  // 97 x48y44 SB_SML plane 3
00  // 98 x48y44 SB_SML plane 4,3
00  // 99 x48y44 SB_SML plane 4
39  // 100 x48y44 SB_SML plane 5
82  // 101 x48y44 SB_SML plane 6,5
2A  // 102 x48y44 SB_SML plane 6
00  // 103 x48y44 SB_SML plane 7
00  // 104 x48y44 SB_SML plane 8,7
00  // 105 x48y44 SB_SML plane 8
40  // 106 x48y44 SB_SML plane 9
BD // -- CRC low byte
0D // -- CRC high byte


// Config Latches on x49y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6F34     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
16 // y_sel: 43
E0 // -- CRC low byte
CB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6F3C
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y43 CPE[0]
00  //  1 x49y43 CPE[1]
00  //  2 x49y43 CPE[2]
00  //  3 x49y43 CPE[3]
00  //  4 x49y43 CPE[4]
00  //  5 x49y43 CPE[5]
00  //  6 x49y43 CPE[6]
00  //  7 x49y43 CPE[7]
00  //  8 x49y43 CPE[8]
00  //  9 x49y43 CPE[9]
00  // 10 x49y44 CPE[0]
00  // 11 x49y44 CPE[1]
00  // 12 x49y44 CPE[2]
00  // 13 x49y44 CPE[3]
00  // 14 x49y44 CPE[4]
00  // 15 x49y44 CPE[5]
00  // 16 x49y44 CPE[6]
00  // 17 x49y44 CPE[7]
00  // 18 x49y44 CPE[8]
00  // 19 x49y44 CPE[9]
00  // 20 x50y43 CPE[0]
00  // 21 x50y43 CPE[1]
00  // 22 x50y43 CPE[2]
00  // 23 x50y43 CPE[3]
00  // 24 x50y43 CPE[4]
00  // 25 x50y43 CPE[5]
00  // 26 x50y43 CPE[6]
00  // 27 x50y43 CPE[7]
00  // 28 x50y43 CPE[8]
00  // 29 x50y43 CPE[9]
00  // 30 x50y44 CPE[0]  _a507  C_////Bridge
00  // 31 x50y44 CPE[1]
00  // 32 x50y44 CPE[2]
00  // 33 x50y44 CPE[3]
00  // 34 x50y44 CPE[4]
00  // 35 x50y44 CPE[5]
00  // 36 x50y44 CPE[6]
00  // 37 x50y44 CPE[7]
00  // 38 x50y44 CPE[8]
00  // 39 x50y44 CPE[9]
00  // 40 x49y43 INMUX plane 2,1
00  // 41 x49y43 INMUX plane 4,3
00  // 42 x49y43 INMUX plane 6,5
08  // 43 x49y43 INMUX plane 8,7
00  // 44 x49y43 INMUX plane 10,9
00  // 45 x49y43 INMUX plane 12,11
00  // 46 x49y44 INMUX plane 2,1
00  // 47 x49y44 INMUX plane 4,3
01  // 48 x49y44 INMUX plane 6,5
00  // 49 x49y44 INMUX plane 8,7
00  // 50 x49y44 INMUX plane 10,9
00  // 51 x49y44 INMUX plane 12,11
00  // 52 x50y43 INMUX plane 2,1
00  // 53 x50y43 INMUX plane 4,3
00  // 54 x50y43 INMUX plane 6,5
00  // 55 x50y43 INMUX plane 8,7
00  // 56 x50y43 INMUX plane 10,9
00  // 57 x50y43 INMUX plane 12,11
00  // 58 x50y44 INMUX plane 2,1
00  // 59 x50y44 INMUX plane 4,3
00  // 60 x50y44 INMUX plane 6,5
00  // 61 x50y44 INMUX plane 8,7
00  // 62 x50y44 INMUX plane 10,9
00  // 63 x50y44 INMUX plane 12,11
00  // 64 x50y44 SB_BIG plane 1
00  // 65 x50y44 SB_BIG plane 1
00  // 66 x50y44 SB_DRIVE plane 2,1
00  // 67 x50y44 SB_BIG plane 2
00  // 68 x50y44 SB_BIG plane 2
00  // 69 x50y44 SB_BIG plane 3
00  // 70 x50y44 SB_BIG plane 3
00  // 71 x50y44 SB_DRIVE plane 4,3
48  // 72 x50y44 SB_BIG plane 4
12  // 73 x50y44 SB_BIG plane 4
00  // 74 x50y44 SB_BIG plane 5
00  // 75 x50y44 SB_BIG plane 5
00  // 76 x50y44 SB_DRIVE plane 6,5
00  // 77 x50y44 SB_BIG plane 6
00  // 78 x50y44 SB_BIG plane 6
00  // 79 x50y44 SB_BIG plane 7
00  // 80 x50y44 SB_BIG plane 7
00  // 81 x50y44 SB_DRIVE plane 8,7
48  // 82 x50y44 SB_BIG plane 8
12  // 83 x50y44 SB_BIG plane 8
00  // 84 x50y44 SB_BIG plane 9
00  // 85 x50y44 SB_BIG plane 9
00  // 86 x50y44 SB_DRIVE plane 10,9
00  // 87 x50y44 SB_BIG plane 10
00  // 88 x50y44 SB_BIG plane 10
00  // 89 x50y44 SB_BIG plane 11
00  // 90 x50y44 SB_BIG plane 11
00  // 91 x50y44 SB_DRIVE plane 12,11
00  // 92 x50y44 SB_BIG plane 12
00  // 93 x50y44 SB_BIG plane 12
00  // 94 x49y43 SB_SML plane 1
00  // 95 x49y43 SB_SML plane 2,1
00  // 96 x49y43 SB_SML plane 2
00  // 97 x49y43 SB_SML plane 3
80  // 98 x49y43 SB_SML plane 4,3
2A  // 99 x49y43 SB_SML plane 4
00  // 100 x49y43 SB_SML plane 5
00  // 101 x49y43 SB_SML plane 6,5
00  // 102 x49y43 SB_SML plane 6
00  // 103 x49y43 SB_SML plane 7
80  // 104 x49y43 SB_SML plane 8,7
28  // 105 x49y43 SB_SML plane 8
05 // -- CRC low byte
64 // -- CRC high byte


// Config Latches on x161y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6FAC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
16 // y_sel: 43
46 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6FB4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y43
00  // 14 right_edge_EN1 at x163y43
00  // 15 right_edge_EN2 at x163y43
00  // 16 right_edge_EN0 at x163y44
00  // 17 right_edge_EN1 at x163y44
00  // 18 right_edge_EN2 at x163y44
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y44 SB_BIG plane 1
12  // 65 x162y44 SB_BIG plane 1
00  // 66 x162y44 SB_DRIVE plane 2,1
48  // 67 x162y44 SB_BIG plane 2
12  // 68 x162y44 SB_BIG plane 2
48  // 69 x162y44 SB_BIG plane 3
12  // 70 x162y44 SB_BIG plane 3
00  // 71 x162y44 SB_DRIVE plane 4,3
48  // 72 x162y44 SB_BIG plane 4
12  // 73 x162y44 SB_BIG plane 4
48  // 74 x162y44 SB_BIG plane 5
12  // 75 x162y44 SB_BIG plane 5
00  // 76 x162y44 SB_DRIVE plane 6,5
48  // 77 x162y44 SB_BIG plane 6
12  // 78 x162y44 SB_BIG plane 6
48  // 79 x162y44 SB_BIG plane 7
12  // 80 x162y44 SB_BIG plane 7
00  // 81 x162y44 SB_DRIVE plane 8,7
48  // 82 x162y44 SB_BIG plane 8
12  // 83 x162y44 SB_BIG plane 8
48  // 84 x162y44 SB_BIG plane 9
12  // 85 x162y44 SB_BIG plane 9
00  // 86 x162y44 SB_DRIVE plane 10,9
48  // 87 x162y44 SB_BIG plane 10
12  // 88 x162y44 SB_BIG plane 10
48  // 89 x162y44 SB_BIG plane 11
12  // 90 x162y44 SB_BIG plane 11
00  // 91 x162y44 SB_DRIVE plane 12,11
48  // 92 x162y44 SB_BIG plane 12
12  // 93 x162y44 SB_BIG plane 12
A8  // 94 x161y43 SB_SML plane 1
82  // 95 x161y43 SB_SML plane 2,1
2A  // 96 x161y43 SB_SML plane 2
A8  // 97 x161y43 SB_SML plane 3
82  // 98 x161y43 SB_SML plane 4,3
2A  // 99 x161y43 SB_SML plane 4
A8  // 100 x161y43 SB_SML plane 5
82  // 101 x161y43 SB_SML plane 6,5
2A  // 102 x161y43 SB_SML plane 6
A8  // 103 x161y43 SB_SML plane 7
82  // 104 x161y43 SB_SML plane 8,7
2A  // 105 x161y43 SB_SML plane 8
A8  // 106 x161y43 SB_SML plane 9
82  // 107 x161y43 SB_SML plane 10,9
2A  // 108 x161y43 SB_SML plane 10
A8  // 109 x161y43 SB_SML plane 11
82  // 110 x161y43 SB_SML plane 12,11
2A  // 111 x161y43 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 702A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
17 // y_sel: 45
E0 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7032
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y45
00  // 14 left_edge_EN1 at x-2y45
00  // 15 left_edge_EN2 at x-2y45
00  // 16 left_edge_EN0 at x-2y46
00  // 17 left_edge_EN1 at x-2y46
00  // 18 left_edge_EN2 at x-2y46
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y46 SB_BIG plane 1
12  // 65 x0y46 SB_BIG plane 1
00  // 66 x0y46 SB_DRIVE plane 2,1
48  // 67 x0y46 SB_BIG plane 2
12  // 68 x0y46 SB_BIG plane 2
48  // 69 x0y46 SB_BIG plane 3
12  // 70 x0y46 SB_BIG plane 3
00  // 71 x0y46 SB_DRIVE plane 4,3
48  // 72 x0y46 SB_BIG plane 4
12  // 73 x0y46 SB_BIG plane 4
48  // 74 x0y46 SB_BIG plane 5
12  // 75 x0y46 SB_BIG plane 5
00  // 76 x0y46 SB_DRIVE plane 6,5
48  // 77 x0y46 SB_BIG plane 6
12  // 78 x0y46 SB_BIG plane 6
48  // 79 x0y46 SB_BIG plane 7
12  // 80 x0y46 SB_BIG plane 7
00  // 81 x0y46 SB_DRIVE plane 8,7
48  // 82 x0y46 SB_BIG plane 8
12  // 83 x0y46 SB_BIG plane 8
48  // 84 x0y46 SB_BIG plane 9
12  // 85 x0y46 SB_BIG plane 9
00  // 86 x0y46 SB_DRIVE plane 10,9
48  // 87 x0y46 SB_BIG plane 10
12  // 88 x0y46 SB_BIG plane 10
48  // 89 x0y46 SB_BIG plane 11
12  // 90 x0y46 SB_BIG plane 11
00  // 91 x0y46 SB_DRIVE plane 12,11
48  // 92 x0y46 SB_BIG plane 12
12  // 93 x0y46 SB_BIG plane 12
A8  // 94 x-1y45 SB_SML plane 1
82  // 95 x-1y45 SB_SML plane 2,1
2A  // 96 x-1y45 SB_SML plane 2
A8  // 97 x-1y45 SB_SML plane 3
82  // 98 x-1y45 SB_SML plane 4,3
2A  // 99 x-1y45 SB_SML plane 4
A8  // 100 x-1y45 SB_SML plane 5
82  // 101 x-1y45 SB_SML plane 6,5
2A  // 102 x-1y45 SB_SML plane 6
A8  // 103 x-1y45 SB_SML plane 7
82  // 104 x-1y45 SB_SML plane 8,7
2A  // 105 x-1y45 SB_SML plane 8
A8  // 106 x-1y45 SB_SML plane 9
82  // 107 x-1y45 SB_SML plane 10,9
2A  // 108 x-1y45 SB_SML plane 10
A8  // 109 x-1y45 SB_SML plane 11
82  // 110 x-1y45 SB_SML plane 12,11
2A  // 111 x-1y45 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 70A8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
17 // y_sel: 45
40 // -- CRC low byte
31 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 70B0
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x23y45 CPE[0]
00  //  1 x23y45 CPE[1]
00  //  2 x23y45 CPE[2]
00  //  3 x23y45 CPE[3]
00  //  4 x23y45 CPE[4]
00  //  5 x23y45 CPE[5]
00  //  6 x23y45 CPE[6]
00  //  7 x23y45 CPE[7]
00  //  8 x23y45 CPE[8]
00  //  9 x23y45 CPE[9]
00  // 10 x23y46 CPE[0]
00  // 11 x23y46 CPE[1]
00  // 12 x23y46 CPE[2]
00  // 13 x23y46 CPE[3]
00  // 14 x23y46 CPE[4]
00  // 15 x23y46 CPE[5]
00  // 16 x23y46 CPE[6]
00  // 17 x23y46 CPE[7]
00  // 18 x23y46 CPE[8]
00  // 19 x23y46 CPE[9]
00  // 20 x24y45 CPE[0]
00  // 21 x24y45 CPE[1]
00  // 22 x24y45 CPE[2]
00  // 23 x24y45 CPE[3]
00  // 24 x24y45 CPE[4]
00  // 25 x24y45 CPE[5]
00  // 26 x24y45 CPE[6]
00  // 27 x24y45 CPE[7]
00  // 28 x24y45 CPE[8]
00  // 29 x24y45 CPE[9]
00  // 30 x24y46 CPE[0]
00  // 31 x24y46 CPE[1]
00  // 32 x24y46 CPE[2]
00  // 33 x24y46 CPE[3]
00  // 34 x24y46 CPE[4]
00  // 35 x24y46 CPE[5]
00  // 36 x24y46 CPE[6]
00  // 37 x24y46 CPE[7]
00  // 38 x24y46 CPE[8]
00  // 39 x24y46 CPE[9]
00  // 40 x23y45 INMUX plane 2,1
00  // 41 x23y45 INMUX plane 4,3
00  // 42 x23y45 INMUX plane 6,5
00  // 43 x23y45 INMUX plane 8,7
00  // 44 x23y45 INMUX plane 10,9
00  // 45 x23y45 INMUX plane 12,11
00  // 46 x23y46 INMUX plane 2,1
00  // 47 x23y46 INMUX plane 4,3
00  // 48 x23y46 INMUX plane 6,5
00  // 49 x23y46 INMUX plane 8,7
00  // 50 x23y46 INMUX plane 10,9
00  // 51 x23y46 INMUX plane 12,11
00  // 52 x24y45 INMUX plane 2,1
00  // 53 x24y45 INMUX plane 4,3
00  // 54 x24y45 INMUX plane 6,5
00  // 55 x24y45 INMUX plane 8,7
00  // 56 x24y45 INMUX plane 10,9
00  // 57 x24y45 INMUX plane 12,11
00  // 58 x24y46 INMUX plane 2,1
00  // 59 x24y46 INMUX plane 4,3
00  // 60 x24y46 INMUX plane 6,5
00  // 61 x24y46 INMUX plane 8,7
00  // 62 x24y46 INMUX plane 10,9
00  // 63 x24y46 INMUX plane 12,11
00  // 64 x24y46 SB_BIG plane 1
00  // 65 x24y46 SB_BIG plane 1
00  // 66 x24y46 SB_DRIVE plane 2,1
00  // 67 x24y46 SB_BIG plane 2
00  // 68 x24y46 SB_BIG plane 2
00  // 69 x24y46 SB_BIG plane 3
00  // 70 x24y46 SB_BIG plane 3
00  // 71 x24y46 SB_DRIVE plane 4,3
00  // 72 x24y46 SB_BIG plane 4
00  // 73 x24y46 SB_BIG plane 4
00  // 74 x24y46 SB_BIG plane 5
00  // 75 x24y46 SB_BIG plane 5
00  // 76 x24y46 SB_DRIVE plane 6,5
00  // 77 x24y46 SB_BIG plane 6
00  // 78 x24y46 SB_BIG plane 6
00  // 79 x24y46 SB_BIG plane 7
00  // 80 x24y46 SB_BIG plane 7
00  // 81 x24y46 SB_DRIVE plane 8,7
00  // 82 x24y46 SB_BIG plane 8
00  // 83 x24y46 SB_BIG plane 8
0C  // 84 x24y46 SB_BIG plane 9
00  // 85 x24y46 SB_BIG plane 9
01  // 86 x24y46 SB_DRIVE plane 10,9
9C // -- CRC low byte
26 // -- CRC high byte


// Config Latches on x25y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 710D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
17 // y_sel: 45
98 // -- CRC low byte
28 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7115
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x25y45 CPE[0]
00  //  1 x25y45 CPE[1]
00  //  2 x25y45 CPE[2]
00  //  3 x25y45 CPE[3]
00  //  4 x25y45 CPE[4]
00  //  5 x25y45 CPE[5]
00  //  6 x25y45 CPE[6]
00  //  7 x25y45 CPE[7]
00  //  8 x25y45 CPE[8]
00  //  9 x25y45 CPE[9]
00  // 10 x25y46 CPE[0]
00  // 11 x25y46 CPE[1]
00  // 12 x25y46 CPE[2]
00  // 13 x25y46 CPE[3]
00  // 14 x25y46 CPE[4]
00  // 15 x25y46 CPE[5]
00  // 16 x25y46 CPE[6]
00  // 17 x25y46 CPE[7]
00  // 18 x25y46 CPE[8]
00  // 19 x25y46 CPE[9]
00  // 20 x26y45 CPE[0]
00  // 21 x26y45 CPE[1]
00  // 22 x26y45 CPE[2]
00  // 23 x26y45 CPE[3]
00  // 24 x26y45 CPE[4]
00  // 25 x26y45 CPE[5]
00  // 26 x26y45 CPE[6]
00  // 27 x26y45 CPE[7]
00  // 28 x26y45 CPE[8]
00  // 29 x26y45 CPE[9]
00  // 30 x26y46 CPE[0]
00  // 31 x26y46 CPE[1]
00  // 32 x26y46 CPE[2]
00  // 33 x26y46 CPE[3]
00  // 34 x26y46 CPE[4]
00  // 35 x26y46 CPE[5]
00  // 36 x26y46 CPE[6]
00  // 37 x26y46 CPE[7]
00  // 38 x26y46 CPE[8]
00  // 39 x26y46 CPE[9]
00  // 40 x25y45 INMUX plane 2,1
00  // 41 x25y45 INMUX plane 4,3
00  // 42 x25y45 INMUX plane 6,5
00  // 43 x25y45 INMUX plane 8,7
00  // 44 x25y45 INMUX plane 10,9
00  // 45 x25y45 INMUX plane 12,11
00  // 46 x25y46 INMUX plane 2,1
00  // 47 x25y46 INMUX plane 4,3
00  // 48 x25y46 INMUX plane 6,5
00  // 49 x25y46 INMUX plane 8,7
02  // 50 x25y46 INMUX plane 10,9
00  // 51 x25y46 INMUX plane 12,11
00  // 52 x26y45 INMUX plane 2,1
00  // 53 x26y45 INMUX plane 4,3
00  // 54 x26y45 INMUX plane 6,5
00  // 55 x26y45 INMUX plane 8,7
01  // 56 x26y45 INMUX plane 10,9
00  // 57 x26y45 INMUX plane 12,11
02  // 58 x26y46 INMUX plane 2,1
00  // 59 x26y46 INMUX plane 4,3
00  // 60 x26y46 INMUX plane 6,5
00  // 61 x26y46 INMUX plane 8,7
01  // 62 x26y46 INMUX plane 10,9
00  // 63 x26y46 INMUX plane 12,11
00  // 64 x25y45 SB_BIG plane 1
00  // 65 x25y45 SB_BIG plane 1
00  // 66 x25y45 SB_DRIVE plane 2,1
00  // 67 x25y45 SB_BIG plane 2
00  // 68 x25y45 SB_BIG plane 2
00  // 69 x25y45 SB_BIG plane 3
00  // 70 x25y45 SB_BIG plane 3
00  // 71 x25y45 SB_DRIVE plane 4,3
00  // 72 x25y45 SB_BIG plane 4
00  // 73 x25y45 SB_BIG plane 4
00  // 74 x25y45 SB_BIG plane 5
00  // 75 x25y45 SB_BIG plane 5
00  // 76 x25y45 SB_DRIVE plane 6,5
00  // 77 x25y45 SB_BIG plane 6
00  // 78 x25y45 SB_BIG plane 6
00  // 79 x25y45 SB_BIG plane 7
00  // 80 x25y45 SB_BIG plane 7
00  // 81 x25y45 SB_DRIVE plane 8,7
00  // 82 x25y45 SB_BIG plane 8
00  // 83 x25y45 SB_BIG plane 8
49  // 84 x25y45 SB_BIG plane 9
01  // 85 x25y45 SB_BIG plane 9
93 // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x27y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7171     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
17 // y_sel: 45
F0 // -- CRC low byte
02 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7179
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x27y45 CPE[0]
00  //  1 x27y45 CPE[1]
00  //  2 x27y45 CPE[2]
00  //  3 x27y45 CPE[3]
00  //  4 x27y45 CPE[4]
00  //  5 x27y45 CPE[5]
00  //  6 x27y45 CPE[6]
00  //  7 x27y45 CPE[7]
00  //  8 x27y45 CPE[8]
00  //  9 x27y45 CPE[9]
00  // 10 x27y46 CPE[0]
00  // 11 x27y46 CPE[1]
00  // 12 x27y46 CPE[2]
00  // 13 x27y46 CPE[3]
00  // 14 x27y46 CPE[4]
00  // 15 x27y46 CPE[5]
00  // 16 x27y46 CPE[6]
00  // 17 x27y46 CPE[7]
00  // 18 x27y46 CPE[8]
00  // 19 x27y46 CPE[9]
00  // 20 x28y45 CPE[0]  _a391  C_AND////    _a390  C_///AND/
00  // 21 x28y45 CPE[1]
00  // 22 x28y45 CPE[2]
00  // 23 x28y45 CPE[3]
00  // 24 x28y45 CPE[4]
00  // 25 x28y45 CPE[5]
00  // 26 x28y45 CPE[6]
00  // 27 x28y45 CPE[7]
00  // 28 x28y45 CPE[8]
00  // 29 x28y45 CPE[9]
00  // 30 x28y46 CPE[0]  _a388  C_AND////    _a386  C_///AND/
00  // 31 x28y46 CPE[1]
00  // 32 x28y46 CPE[2]
00  // 33 x28y46 CPE[3]
00  // 34 x28y46 CPE[4]
00  // 35 x28y46 CPE[5]
00  // 36 x28y46 CPE[6]
00  // 37 x28y46 CPE[7]
00  // 38 x28y46 CPE[8]
00  // 39 x28y46 CPE[9]
00  // 40 x27y45 INMUX plane 2,1
00  // 41 x27y45 INMUX plane 4,3
08  // 42 x27y45 INMUX plane 6,5
20  // 43 x27y45 INMUX plane 8,7
01  // 44 x27y45 INMUX plane 10,9
00  // 45 x27y45 INMUX plane 12,11
00  // 46 x27y46 INMUX plane 2,1
00  // 47 x27y46 INMUX plane 4,3
10  // 48 x27y46 INMUX plane 6,5
00  // 49 x27y46 INMUX plane 8,7
00  // 50 x27y46 INMUX plane 10,9
00  // 51 x27y46 INMUX plane 12,11
00  // 52 x28y45 INMUX plane 2,1
38  // 53 x28y45 INMUX plane 4,3
00  // 54 x28y45 INMUX plane 6,5
10  // 55 x28y45 INMUX plane 8,7
01  // 56 x28y45 INMUX plane 10,9
20  // 57 x28y45 INMUX plane 12,11
30  // 58 x28y46 INMUX plane 2,1
00  // 59 x28y46 INMUX plane 4,3
20  // 60 x28y46 INMUX plane 6,5
20  // 61 x28y46 INMUX plane 8,7
00  // 62 x28y46 INMUX plane 10,9
00  // 63 x28y46 INMUX plane 12,11
00  // 64 x28y46 SB_BIG plane 1
0A  // 65 x28y46 SB_BIG plane 1
00  // 66 x28y46 SB_DRIVE plane 2,1
00  // 67 x28y46 SB_BIG plane 2
00  // 68 x28y46 SB_BIG plane 2
48  // 69 x28y46 SB_BIG plane 3
12  // 70 x28y46 SB_BIG plane 3
00  // 71 x28y46 SB_DRIVE plane 4,3
48  // 72 x28y46 SB_BIG plane 4
12  // 73 x28y46 SB_BIG plane 4
00  // 74 x28y46 SB_BIG plane 5
00  // 75 x28y46 SB_BIG plane 5
00  // 76 x28y46 SB_DRIVE plane 6,5
00  // 77 x28y46 SB_BIG plane 6
0A  // 78 x28y46 SB_BIG plane 6
48  // 79 x28y46 SB_BIG plane 7
12  // 80 x28y46 SB_BIG plane 7
00  // 81 x28y46 SB_DRIVE plane 8,7
48  // 82 x28y46 SB_BIG plane 8
12  // 83 x28y46 SB_BIG plane 8
00  // 84 x28y46 SB_BIG plane 9
00  // 85 x28y46 SB_BIG plane 9
00  // 86 x28y46 SB_DRIVE plane 10,9
00  // 87 x28y46 SB_BIG plane 10
00  // 88 x28y46 SB_BIG plane 10
00  // 89 x28y46 SB_BIG plane 11
00  // 90 x28y46 SB_BIG plane 11
00  // 91 x28y46 SB_DRIVE plane 12,11
00  // 92 x28y46 SB_BIG plane 12
00  // 93 x28y46 SB_BIG plane 12
00  // 94 x27y45 SB_SML plane 1
00  // 95 x27y45 SB_SML plane 2,1
00  // 96 x27y45 SB_SML plane 2
A8  // 97 x27y45 SB_SML plane 3
82  // 98 x27y45 SB_SML plane 4,3
2A  // 99 x27y45 SB_SML plane 4
00  // 100 x27y45 SB_SML plane 5
00  // 101 x27y45 SB_SML plane 6,5
00  // 102 x27y45 SB_SML plane 6
A8  // 103 x27y45 SB_SML plane 7
82  // 104 x27y45 SB_SML plane 8,7
2A  // 105 x27y45 SB_SML plane 8
11  // 106 x27y45 SB_SML plane 9
F6 // -- CRC low byte
0A // -- CRC high byte


// Config Latches on x29y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 71EA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
17 // y_sel: 45
28 // -- CRC low byte
1B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 71F2
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x29y45 CPE[0]
00  //  1 x29y45 CPE[1]
00  //  2 x29y45 CPE[2]
00  //  3 x29y45 CPE[3]
00  //  4 x29y45 CPE[4]
00  //  5 x29y45 CPE[5]
00  //  6 x29y45 CPE[6]
00  //  7 x29y45 CPE[7]
00  //  8 x29y45 CPE[8]
00  //  9 x29y45 CPE[9]
00  // 10 x29y46 CPE[0]
00  // 11 x29y46 CPE[1]
00  // 12 x29y46 CPE[2]
00  // 13 x29y46 CPE[3]
00  // 14 x29y46 CPE[4]
00  // 15 x29y46 CPE[5]
00  // 16 x29y46 CPE[6]
00  // 17 x29y46 CPE[7]
00  // 18 x29y46 CPE[8]
00  // 19 x29y46 CPE[9]
00  // 20 x30y45 CPE[0]
00  // 21 x30y45 CPE[1]
00  // 22 x30y45 CPE[2]
00  // 23 x30y45 CPE[3]
00  // 24 x30y45 CPE[4]
00  // 25 x30y45 CPE[5]
00  // 26 x30y45 CPE[6]
00  // 27 x30y45 CPE[7]
00  // 28 x30y45 CPE[8]
00  // 29 x30y45 CPE[9]
00  // 30 x30y46 CPE[0]
00  // 31 x30y46 CPE[1]
00  // 32 x30y46 CPE[2]
00  // 33 x30y46 CPE[3]
00  // 34 x30y46 CPE[4]
00  // 35 x30y46 CPE[5]
00  // 36 x30y46 CPE[6]
00  // 37 x30y46 CPE[7]
00  // 38 x30y46 CPE[8]
00  // 39 x30y46 CPE[9]
00  // 40 x29y45 INMUX plane 2,1
00  // 41 x29y45 INMUX plane 4,3
00  // 42 x29y45 INMUX plane 6,5
00  // 43 x29y45 INMUX plane 8,7
01  // 44 x29y45 INMUX plane 10,9
00  // 45 x29y45 INMUX plane 12,11
00  // 46 x29y46 INMUX plane 2,1
00  // 47 x29y46 INMUX plane 4,3
00  // 48 x29y46 INMUX plane 6,5
00  // 49 x29y46 INMUX plane 8,7
00  // 50 x29y46 INMUX plane 10,9
00  // 51 x29y46 INMUX plane 12,11
00  // 52 x30y45 INMUX plane 2,1
00  // 53 x30y45 INMUX plane 4,3
00  // 54 x30y45 INMUX plane 6,5
00  // 55 x30y45 INMUX plane 8,7
00  // 56 x30y45 INMUX plane 10,9
00  // 57 x30y45 INMUX plane 12,11
00  // 58 x30y46 INMUX plane 2,1
00  // 59 x30y46 INMUX plane 4,3
00  // 60 x30y46 INMUX plane 6,5
00  // 61 x30y46 INMUX plane 8,7
00  // 62 x30y46 INMUX plane 10,9
00  // 63 x30y46 INMUX plane 12,11
00  // 64 x29y45 SB_BIG plane 1
00  // 65 x29y45 SB_BIG plane 1
00  // 66 x29y45 SB_DRIVE plane 2,1
00  // 67 x29y45 SB_BIG plane 2
00  // 68 x29y45 SB_BIG plane 2
00  // 69 x29y45 SB_BIG plane 3
00  // 70 x29y45 SB_BIG plane 3
00  // 71 x29y45 SB_DRIVE plane 4,3
00  // 72 x29y45 SB_BIG plane 4
00  // 73 x29y45 SB_BIG plane 4
00  // 74 x29y45 SB_BIG plane 5
00  // 75 x29y45 SB_BIG plane 5
00  // 76 x29y45 SB_DRIVE plane 6,5
00  // 77 x29y45 SB_BIG plane 6
00  // 78 x29y45 SB_BIG plane 6
00  // 79 x29y45 SB_BIG plane 7
00  // 80 x29y45 SB_BIG plane 7
00  // 81 x29y45 SB_DRIVE plane 8,7
00  // 82 x29y45 SB_BIG plane 8
0A  // 83 x29y45 SB_BIG plane 8
00  // 84 x29y45 SB_BIG plane 9
00  // 85 x29y45 SB_BIG plane 9
04  // 86 x29y45 SB_DRIVE plane 10,9
F8 // -- CRC low byte
67 // -- CRC high byte


// Config Latches on x31y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 724F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
17 // y_sel: 45
71 // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7257
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y45 CPE[0]  _a470  C_AND////    _a469  C_///AND/
00  //  1 x31y45 CPE[1]
00  //  2 x31y45 CPE[2]
00  //  3 x31y45 CPE[3]
00  //  4 x31y45 CPE[4]
00  //  5 x31y45 CPE[5]
00  //  6 x31y45 CPE[6]
00  //  7 x31y45 CPE[7]
00  //  8 x31y45 CPE[8]
00  //  9 x31y45 CPE[9]
00  // 10 x31y46 CPE[0]  _a468  C_AND////    _a467  C_///AND/
00  // 11 x31y46 CPE[1]
00  // 12 x31y46 CPE[2]
00  // 13 x31y46 CPE[3]
00  // 14 x31y46 CPE[4]
00  // 15 x31y46 CPE[5]
00  // 16 x31y46 CPE[6]
00  // 17 x31y46 CPE[7]
00  // 18 x31y46 CPE[8]
00  // 19 x31y46 CPE[9]
00  // 20 x32y45 CPE[0]  _a450  C_AND////    _a449  C_///AND/
00  // 21 x32y45 CPE[1]
00  // 22 x32y45 CPE[2]
00  // 23 x32y45 CPE[3]
00  // 24 x32y45 CPE[4]
00  // 25 x32y45 CPE[5]
00  // 26 x32y45 CPE[6]
00  // 27 x32y45 CPE[7]
00  // 28 x32y45 CPE[8]
00  // 29 x32y45 CPE[9]
00  // 30 x32y46 CPE[0]  _a448  C_AND////    _a447  C_///AND/
00  // 31 x32y46 CPE[1]
00  // 32 x32y46 CPE[2]
00  // 33 x32y46 CPE[3]
00  // 34 x32y46 CPE[4]
00  // 35 x32y46 CPE[5]
00  // 36 x32y46 CPE[6]
00  // 37 x32y46 CPE[7]
00  // 38 x32y46 CPE[8]
00  // 39 x32y46 CPE[9]
00  // 40 x31y45 INMUX plane 2,1
00  // 41 x31y45 INMUX plane 4,3
00  // 42 x31y45 INMUX plane 6,5
00  // 43 x31y45 INMUX plane 8,7
00  // 44 x31y45 INMUX plane 10,9
00  // 45 x31y45 INMUX plane 12,11
00  // 46 x31y46 INMUX plane 2,1
00  // 47 x31y46 INMUX plane 4,3
00  // 48 x31y46 INMUX plane 6,5
00  // 49 x31y46 INMUX plane 8,7
00  // 50 x31y46 INMUX plane 10,9
00  // 51 x31y46 INMUX plane 12,11
04  // 52 x32y45 INMUX plane 2,1
00  // 53 x32y45 INMUX plane 4,3
00  // 54 x32y45 INMUX plane 6,5
18  // 55 x32y45 INMUX plane 8,7
01  // 56 x32y45 INMUX plane 10,9
00  // 57 x32y45 INMUX plane 12,11
03  // 58 x32y46 INMUX plane 2,1
00  // 59 x32y46 INMUX plane 4,3
00  // 60 x32y46 INMUX plane 6,5
00  // 61 x32y46 INMUX plane 8,7
00  // 62 x32y46 INMUX plane 10,9
00  // 63 x32y46 INMUX plane 12,11
48  // 64 x32y46 SB_BIG plane 1
12  // 65 x32y46 SB_BIG plane 1
00  // 66 x32y46 SB_DRIVE plane 2,1
48  // 67 x32y46 SB_BIG plane 2
12  // 68 x32y46 SB_BIG plane 2
48  // 69 x32y46 SB_BIG plane 3
12  // 70 x32y46 SB_BIG plane 3
00  // 71 x32y46 SB_DRIVE plane 4,3
48  // 72 x32y46 SB_BIG plane 4
12  // 73 x32y46 SB_BIG plane 4
48  // 74 x32y46 SB_BIG plane 5
12  // 75 x32y46 SB_BIG plane 5
00  // 76 x32y46 SB_DRIVE plane 6,5
48  // 77 x32y46 SB_BIG plane 6
12  // 78 x32y46 SB_BIG plane 6
48  // 79 x32y46 SB_BIG plane 7
12  // 80 x32y46 SB_BIG plane 7
00  // 81 x32y46 SB_DRIVE plane 8,7
48  // 82 x32y46 SB_BIG plane 8
32  // 83 x32y46 SB_BIG plane 8
61  // 84 x32y46 SB_BIG plane 9
12  // 85 x32y46 SB_BIG plane 9
00  // 86 x32y46 SB_DRIVE plane 10,9
48  // 87 x32y46 SB_BIG plane 10
12  // 88 x32y46 SB_BIG plane 10
48  // 89 x32y46 SB_BIG plane 11
12  // 90 x32y46 SB_BIG plane 11
00  // 91 x32y46 SB_DRIVE plane 12,11
48  // 92 x32y46 SB_BIG plane 12
12  // 93 x32y46 SB_BIG plane 12
A8  // 94 x31y45 SB_SML plane 1
82  // 95 x31y45 SB_SML plane 2,1
2A  // 96 x31y45 SB_SML plane 2
A8  // 97 x31y45 SB_SML plane 3
82  // 98 x31y45 SB_SML plane 4,3
2A  // 99 x31y45 SB_SML plane 4
A8  // 100 x31y45 SB_SML plane 5
82  // 101 x31y45 SB_SML plane 6,5
2A  // 102 x31y45 SB_SML plane 6
A8  // 103 x31y45 SB_SML plane 7
92  // 104 x31y45 SB_SML plane 8,7
54  // 105 x31y45 SB_SML plane 8
B9  // 106 x31y45 SB_SML plane 9
82  // 107 x31y45 SB_SML plane 10,9
2A  // 108 x31y45 SB_SML plane 10
A8  // 109 x31y45 SB_SML plane 11
82  // 110 x31y45 SB_SML plane 12,11
2A  // 111 x31y45 SB_SML plane 12
49 // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x33y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 72CD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
17 // y_sel: 45
A9 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 72D5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y45 CPE[0]  _a4  C_AND/D///    
00  //  1 x33y45 CPE[1]
00  //  2 x33y45 CPE[2]
00  //  3 x33y45 CPE[3]
00  //  4 x33y45 CPE[4]
00  //  5 x33y45 CPE[5]
00  //  6 x33y45 CPE[6]
00  //  7 x33y45 CPE[7]
00  //  8 x33y45 CPE[8]
00  //  9 x33y45 CPE[9]
00  // 10 x33y46 CPE[0]  _a376  C_///XOR/
00  // 11 x33y46 CPE[1]
00  // 12 x33y46 CPE[2]
00  // 13 x33y46 CPE[3]
00  // 14 x33y46 CPE[4]
00  // 15 x33y46 CPE[5]
00  // 16 x33y46 CPE[6]
00  // 17 x33y46 CPE[7]
00  // 18 x33y46 CPE[8]
00  // 19 x33y46 CPE[9]
00  // 20 x34y45 CPE[0]  _a45  C_AND/D///    
00  // 21 x34y45 CPE[1]
00  // 22 x34y45 CPE[2]
00  // 23 x34y45 CPE[3]
00  // 24 x34y45 CPE[4]
00  // 25 x34y45 CPE[5]
00  // 26 x34y45 CPE[6]
00  // 27 x34y45 CPE[7]
00  // 28 x34y45 CPE[8]
00  // 29 x34y45 CPE[9]
00  // 30 x34y46 CPE[0]  _a105  C_AND/D///    _a234  C_///AND/D
00  // 31 x34y46 CPE[1]
00  // 32 x34y46 CPE[2]
00  // 33 x34y46 CPE[3]
00  // 34 x34y46 CPE[4]
00  // 35 x34y46 CPE[5]
00  // 36 x34y46 CPE[6]
00  // 37 x34y46 CPE[7]
00  // 38 x34y46 CPE[8]
00  // 39 x34y46 CPE[9]
22  // 40 x33y45 INMUX plane 2,1
2F  // 41 x33y45 INMUX plane 4,3
31  // 42 x33y45 INMUX plane 6,5
04  // 43 x33y45 INMUX plane 8,7
00  // 44 x33y45 INMUX plane 10,9
04  // 45 x33y45 INMUX plane 12,11
3C  // 46 x33y46 INMUX plane 2,1
00  // 47 x33y46 INMUX plane 4,3
00  // 48 x33y46 INMUX plane 6,5
20  // 49 x33y46 INMUX plane 8,7
09  // 50 x33y46 INMUX plane 10,9
00  // 51 x33y46 INMUX plane 12,11
14  // 52 x34y45 INMUX plane 2,1
05  // 53 x34y45 INMUX plane 4,3
06  // 54 x34y45 INMUX plane 6,5
4E  // 55 x34y45 INMUX plane 8,7
88  // 56 x34y45 INMUX plane 10,9
42  // 57 x34y45 INMUX plane 12,11
01  // 58 x34y46 INMUX plane 2,1
2D  // 59 x34y46 INMUX plane 4,3
00  // 60 x34y46 INMUX plane 6,5
67  // 61 x34y46 INMUX plane 8,7
00  // 62 x34y46 INMUX plane 10,9
41  // 63 x34y46 INMUX plane 12,11
8E  // 64 x33y45 SB_BIG plane 1
2A  // 65 x33y45 SB_BIG plane 1
00  // 66 x33y45 SB_DRIVE plane 2,1
48  // 67 x33y45 SB_BIG plane 2
12  // 68 x33y45 SB_BIG plane 2
48  // 69 x33y45 SB_BIG plane 3
12  // 70 x33y45 SB_BIG plane 3
00  // 71 x33y45 SB_DRIVE plane 4,3
48  // 72 x33y45 SB_BIG plane 4
12  // 73 x33y45 SB_BIG plane 4
48  // 74 x33y45 SB_BIG plane 5
02  // 75 x33y45 SB_BIG plane 5
00  // 76 x33y45 SB_DRIVE plane 6,5
48  // 77 x33y45 SB_BIG plane 6
12  // 78 x33y45 SB_BIG plane 6
08  // 79 x33y45 SB_BIG plane 7
12  // 80 x33y45 SB_BIG plane 7
00  // 81 x33y45 SB_DRIVE plane 8,7
41  // 82 x33y45 SB_BIG plane 8
12  // 83 x33y45 SB_BIG plane 8
61  // 84 x33y45 SB_BIG plane 9
12  // 85 x33y45 SB_BIG plane 9
00  // 86 x33y45 SB_DRIVE plane 10,9
88  // 87 x33y45 SB_BIG plane 10
12  // 88 x33y45 SB_BIG plane 10
41  // 89 x33y45 SB_BIG plane 11
12  // 90 x33y45 SB_BIG plane 11
00  // 91 x33y45 SB_DRIVE plane 12,11
48  // 92 x33y45 SB_BIG plane 12
12  // 93 x33y45 SB_BIG plane 12
A8  // 94 x34y46 SB_SML plane 1
84  // 95 x34y46 SB_SML plane 2,1
0A  // 96 x34y46 SB_SML plane 2
A8  // 97 x34y46 SB_SML plane 3
82  // 98 x34y46 SB_SML plane 4,3
2A  // 99 x34y46 SB_SML plane 4
A8  // 100 x34y46 SB_SML plane 5
82  // 101 x34y46 SB_SML plane 6,5
2A  // 102 x34y46 SB_SML plane 6
A8  // 103 x34y46 SB_SML plane 7
82  // 104 x34y46 SB_SML plane 8,7
08  // 105 x34y46 SB_SML plane 8
A8  // 106 x34y46 SB_SML plane 9
82  // 107 x34y46 SB_SML plane 10,9
2A  // 108 x34y46 SB_SML plane 10
A8  // 109 x34y46 SB_SML plane 11
82  // 110 x34y46 SB_SML plane 12,11
2A  // 111 x34y46 SB_SML plane 12
B7 // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x35y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 734B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
17 // y_sel: 45
C1 // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7353
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x35y45 CPE[0]
00  //  1 x35y45 CPE[1]
00  //  2 x35y45 CPE[2]
00  //  3 x35y45 CPE[3]
00  //  4 x35y45 CPE[4]
00  //  5 x35y45 CPE[5]
00  //  6 x35y45 CPE[6]
00  //  7 x35y45 CPE[7]
00  //  8 x35y45 CPE[8]
00  //  9 x35y45 CPE[9]
00  // 10 x35y46 CPE[0]  _a374  C_MX2b////    
00  // 11 x35y46 CPE[1]
00  // 12 x35y46 CPE[2]
00  // 13 x35y46 CPE[3]
00  // 14 x35y46 CPE[4]
00  // 15 x35y46 CPE[5]
00  // 16 x35y46 CPE[6]
00  // 17 x35y46 CPE[7]
00  // 18 x35y46 CPE[8]
00  // 19 x35y46 CPE[9]
00  // 20 x36y45 CPE[0]  net1 = net2: _a162  C_ADDF2///ADDF2/
00  // 21 x36y45 CPE[1]
00  // 22 x36y45 CPE[2]
00  // 23 x36y45 CPE[3]
00  // 24 x36y45 CPE[4]
00  // 25 x36y45 CPE[5]
00  // 26 x36y45 CPE[6]
00  // 27 x36y45 CPE[7]
00  // 28 x36y45 CPE[8]
00  // 29 x36y45 CPE[9]
00  // 30 x36y46 CPE[0]  net1 = net2: _a164  C_ADDF2///ADDF2/
00  // 31 x36y46 CPE[1]
00  // 32 x36y46 CPE[2]
00  // 33 x36y46 CPE[3]
00  // 34 x36y46 CPE[4]
00  // 35 x36y46 CPE[5]
00  // 36 x36y46 CPE[6]
00  // 37 x36y46 CPE[7]
00  // 38 x36y46 CPE[8]
00  // 39 x36y46 CPE[9]
04  // 40 x35y45 INMUX plane 2,1
03  // 41 x35y45 INMUX plane 4,3
00  // 42 x35y45 INMUX plane 6,5
10  // 43 x35y45 INMUX plane 8,7
01  // 44 x35y45 INMUX plane 10,9
01  // 45 x35y45 INMUX plane 12,11
01  // 46 x35y46 INMUX plane 2,1
03  // 47 x35y46 INMUX plane 4,3
3D  // 48 x35y46 INMUX plane 6,5
00  // 49 x35y46 INMUX plane 8,7
20  // 50 x35y46 INMUX plane 10,9
00  // 51 x35y46 INMUX plane 12,11
05  // 52 x36y45 INMUX plane 2,1
00  // 53 x36y45 INMUX plane 4,3
0F  // 54 x36y45 INMUX plane 6,5
00  // 55 x36y45 INMUX plane 8,7
05  // 56 x36y45 INMUX plane 10,9
01  // 57 x36y45 INMUX plane 12,11
04  // 58 x36y46 INMUX plane 2,1
00  // 59 x36y46 INMUX plane 4,3
05  // 60 x36y46 INMUX plane 6,5
00  // 61 x36y46 INMUX plane 8,7
00  // 62 x36y46 INMUX plane 10,9
C0  // 63 x36y46 INMUX plane 12,11
00  // 64 x36y46 SB_BIG plane 1
00  // 65 x36y46 SB_BIG plane 1
01  // 66 x36y46 SB_DRIVE plane 2,1
48  // 67 x36y46 SB_BIG plane 2
12  // 68 x36y46 SB_BIG plane 2
12  // 69 x36y46 SB_BIG plane 3
18  // 70 x36y46 SB_BIG plane 3
00  // 71 x36y46 SB_DRIVE plane 4,3
48  // 72 x36y46 SB_BIG plane 4
12  // 73 x36y46 SB_BIG plane 4
00  // 74 x36y46 SB_BIG plane 5
00  // 75 x36y46 SB_BIG plane 5
10  // 76 x36y46 SB_DRIVE plane 6,5
48  // 77 x36y46 SB_BIG plane 6
12  // 78 x36y46 SB_BIG plane 6
80  // 79 x36y46 SB_BIG plane 7
54  // 80 x36y46 SB_BIG plane 7
00  // 81 x36y46 SB_DRIVE plane 8,7
56  // 82 x36y46 SB_BIG plane 8
24  // 83 x36y46 SB_BIG plane 8
29  // 84 x36y46 SB_BIG plane 9
00  // 85 x36y46 SB_BIG plane 9
00  // 86 x36y46 SB_DRIVE plane 10,9
00  // 87 x36y46 SB_BIG plane 10
00  // 88 x36y46 SB_BIG plane 10
00  // 89 x36y46 SB_BIG plane 11
00  // 90 x36y46 SB_BIG plane 11
00  // 91 x36y46 SB_DRIVE plane 12,11
00  // 92 x36y46 SB_BIG plane 12
00  // 93 x36y46 SB_BIG plane 12
C0  // 94 x35y45 SB_SML plane 1
81  // 95 x35y45 SB_SML plane 2,1
22  // 96 x35y45 SB_SML plane 2
A8  // 97 x35y45 SB_SML plane 3
82  // 98 x35y45 SB_SML plane 4,3
2C  // 99 x35y45 SB_SML plane 4
00  // 100 x35y45 SB_SML plane 5
80  // 101 x35y45 SB_SML plane 6,5
6A  // 102 x35y45 SB_SML plane 6
A8  // 103 x35y45 SB_SML plane 7
22  // 104 x35y45 SB_SML plane 8,7
45  // 105 x35y45 SB_SML plane 8
00  // 106 x35y45 SB_SML plane 9
00  // 107 x35y45 SB_SML plane 10,9
60  // 108 x35y45 SB_SML plane 10
30  // 109 x35y45 SB_SML plane 11
2C // -- CRC low byte
84 // -- CRC high byte


// Config Latches on x37y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 73C7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
17 // y_sel: 45
19 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 73CF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y45 CPE[0]  _a430  C_AND////    _a429  C_///AND/
00  //  1 x37y45 CPE[1]
00  //  2 x37y45 CPE[2]
00  //  3 x37y45 CPE[3]
00  //  4 x37y45 CPE[4]
00  //  5 x37y45 CPE[5]
00  //  6 x37y45 CPE[6]
00  //  7 x37y45 CPE[7]
00  //  8 x37y45 CPE[8]
00  //  9 x37y45 CPE[9]
00  // 10 x37y46 CPE[0]  _a428  C_AND////    _a427  C_///AND/
00  // 11 x37y46 CPE[1]
00  // 12 x37y46 CPE[2]
00  // 13 x37y46 CPE[3]
00  // 14 x37y46 CPE[4]
00  // 15 x37y46 CPE[5]
00  // 16 x37y46 CPE[6]
00  // 17 x37y46 CPE[7]
00  // 18 x37y46 CPE[8]
00  // 19 x37y46 CPE[9]
00  // 20 x38y45 CPE[0]  _a110  C_AND/D///    
00  // 21 x38y45 CPE[1]
00  // 22 x38y45 CPE[2]
00  // 23 x38y45 CPE[3]
00  // 24 x38y45 CPE[4]
00  // 25 x38y45 CPE[5]
00  // 26 x38y45 CPE[6]
00  // 27 x38y45 CPE[7]
00  // 28 x38y45 CPE[8]
00  // 29 x38y45 CPE[9]
00  // 30 x38y46 CPE[0]  _a15  C_AND/D///    
00  // 31 x38y46 CPE[1]
00  // 32 x38y46 CPE[2]
00  // 33 x38y46 CPE[3]
00  // 34 x38y46 CPE[4]
00  // 35 x38y46 CPE[5]
00  // 36 x38y46 CPE[6]
00  // 37 x38y46 CPE[7]
00  // 38 x38y46 CPE[8]
00  // 39 x38y46 CPE[9]
11  // 40 x37y45 INMUX plane 2,1
0C  // 41 x37y45 INMUX plane 4,3
31  // 42 x37y45 INMUX plane 6,5
08  // 43 x37y45 INMUX plane 8,7
00  // 44 x37y45 INMUX plane 10,9
01  // 45 x37y45 INMUX plane 12,11
3D  // 46 x37y46 INMUX plane 2,1
00  // 47 x37y46 INMUX plane 4,3
12  // 48 x37y46 INMUX plane 6,5
21  // 49 x37y46 INMUX plane 8,7
2B  // 50 x37y46 INMUX plane 10,9
00  // 51 x37y46 INMUX plane 12,11
02  // 52 x38y45 INMUX plane 2,1
01  // 53 x38y45 INMUX plane 4,3
B4  // 54 x38y45 INMUX plane 6,5
05  // 55 x38y45 INMUX plane 8,7
80  // 56 x38y45 INMUX plane 10,9
00  // 57 x38y45 INMUX plane 12,11
2C  // 58 x38y46 INMUX plane 2,1
21  // 59 x38y46 INMUX plane 4,3
B4  // 60 x38y46 INMUX plane 6,5
05  // 61 x38y46 INMUX plane 8,7
80  // 62 x38y46 INMUX plane 10,9
C0  // 63 x38y46 INMUX plane 12,11
DE  // 64 x37y45 SB_BIG plane 1
18  // 65 x37y45 SB_BIG plane 1
10  // 66 x37y45 SB_DRIVE plane 2,1
8E  // 67 x37y45 SB_BIG plane 2
66  // 68 x37y45 SB_BIG plane 2
48  // 69 x37y45 SB_BIG plane 3
12  // 70 x37y45 SB_BIG plane 3
00  // 71 x37y45 SB_DRIVE plane 4,3
89  // 72 x37y45 SB_BIG plane 4
24  // 73 x37y45 SB_BIG plane 4
48  // 74 x37y45 SB_BIG plane 5
12  // 75 x37y45 SB_BIG plane 5
00  // 76 x37y45 SB_DRIVE plane 6,5
48  // 77 x37y45 SB_BIG plane 6
12  // 78 x37y45 SB_BIG plane 6
48  // 79 x37y45 SB_BIG plane 7
12  // 80 x37y45 SB_BIG plane 7
00  // 81 x37y45 SB_DRIVE plane 8,7
48  // 82 x37y45 SB_BIG plane 8
12  // 83 x37y45 SB_BIG plane 8
69  // 84 x37y45 SB_BIG plane 9
12  // 85 x37y45 SB_BIG plane 9
00  // 86 x37y45 SB_DRIVE plane 10,9
48  // 87 x37y45 SB_BIG plane 10
12  // 88 x37y45 SB_BIG plane 10
48  // 89 x37y45 SB_BIG plane 11
12  // 90 x37y45 SB_BIG plane 11
00  // 91 x37y45 SB_DRIVE plane 12,11
48  // 92 x37y45 SB_BIG plane 12
12  // 93 x37y45 SB_BIG plane 12
A8  // 94 x38y46 SB_SML plane 1
86  // 95 x38y46 SB_SML plane 2,1
2E  // 96 x38y46 SB_SML plane 2
88  // 97 x38y46 SB_SML plane 3
84  // 98 x38y46 SB_SML plane 4,3
2A  // 99 x38y46 SB_SML plane 4
A8  // 100 x38y46 SB_SML plane 5
83  // 101 x38y46 SB_SML plane 6,5
3A  // 102 x38y46 SB_SML plane 6
A8  // 103 x38y46 SB_SML plane 7
82  // 104 x38y46 SB_SML plane 8,7
2A  // 105 x38y46 SB_SML plane 8
B1  // 106 x38y46 SB_SML plane 9
82  // 107 x38y46 SB_SML plane 10,9
2A  // 108 x38y46 SB_SML plane 10
A8  // 109 x38y46 SB_SML plane 11
12  // 110 x38y46 SB_SML plane 12,11
2A  // 111 x38y46 SB_SML plane 12
4A // -- CRC low byte
D7 // -- CRC high byte


// Config Latches on x39y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7445     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
17 // y_sel: 45
11 // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 744D
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x39y45 CPE[0]  _a46  C_AND////    _a49  C_///AND/D
00  //  1 x39y45 CPE[1]
00  //  2 x39y45 CPE[2]
00  //  3 x39y45 CPE[3]
00  //  4 x39y45 CPE[4]
00  //  5 x39y45 CPE[5]
00  //  6 x39y45 CPE[6]
00  //  7 x39y45 CPE[7]
00  //  8 x39y45 CPE[8]
00  //  9 x39y45 CPE[9]
00  // 10 x39y46 CPE[0]  _a93  C_MX2b/D///    _a519  C_////Bridge
00  // 11 x39y46 CPE[1]
00  // 12 x39y46 CPE[2]
00  // 13 x39y46 CPE[3]
00  // 14 x39y46 CPE[4]
00  // 15 x39y46 CPE[5]
00  // 16 x39y46 CPE[6]
00  // 17 x39y46 CPE[7]
00  // 18 x39y46 CPE[8]
00  // 19 x39y46 CPE[9]
00  // 20 x40y45 CPE[0]  net1 = net2: _a43  C_ICOMP/D//AND/D
00  // 21 x40y45 CPE[1]
00  // 22 x40y45 CPE[2]
00  // 23 x40y45 CPE[3]
00  // 24 x40y45 CPE[4]
00  // 25 x40y45 CPE[5]
00  // 26 x40y45 CPE[6]
00  // 27 x40y45 CPE[7]
00  // 28 x40y45 CPE[8]
00  // 29 x40y45 CPE[9]
00  // 30 x40y46 CPE[0]
00  // 31 x40y46 CPE[1]
00  // 32 x40y46 CPE[2]
00  // 33 x40y46 CPE[3]
00  // 34 x40y46 CPE[4]
00  // 35 x40y46 CPE[5]
00  // 36 x40y46 CPE[6]
00  // 37 x40y46 CPE[7]
00  // 38 x40y46 CPE[8]
00  // 39 x40y46 CPE[9]
28  // 40 x39y45 INMUX plane 2,1
25  // 41 x39y45 INMUX plane 4,3
3E  // 42 x39y45 INMUX plane 6,5
31  // 43 x39y45 INMUX plane 8,7
23  // 44 x39y45 INMUX plane 10,9
00  // 45 x39y45 INMUX plane 12,11
25  // 46 x39y46 INMUX plane 2,1
00  // 47 x39y46 INMUX plane 4,3
0E  // 48 x39y46 INMUX plane 6,5
39  // 49 x39y46 INMUX plane 8,7
28  // 50 x39y46 INMUX plane 10,9
18  // 51 x39y46 INMUX plane 12,11
24  // 52 x40y45 INMUX plane 2,1
3A  // 53 x40y45 INMUX plane 4,3
F0  // 54 x40y45 INMUX plane 6,5
6F  // 55 x40y45 INMUX plane 8,7
C9  // 56 x40y45 INMUX plane 10,9
E3  // 57 x40y45 INMUX plane 12,11
10  // 58 x40y46 INMUX plane 2,1
03  // 59 x40y46 INMUX plane 4,3
C0  // 60 x40y46 INMUX plane 6,5
C2  // 61 x40y46 INMUX plane 8,7
82  // 62 x40y46 INMUX plane 10,9
C8  // 63 x40y46 INMUX plane 12,11
CE  // 64 x40y46 SB_BIG plane 1
02  // 65 x40y46 SB_BIG plane 1
00  // 66 x40y46 SB_DRIVE plane 2,1
56  // 67 x40y46 SB_BIG plane 2
26  // 68 x40y46 SB_BIG plane 2
0E  // 69 x40y46 SB_BIG plane 3
44  // 70 x40y46 SB_BIG plane 3
00  // 71 x40y46 SB_DRIVE plane 4,3
00  // 72 x40y46 SB_BIG plane 4
00  // 73 x40y46 SB_BIG plane 4
48  // 74 x40y46 SB_BIG plane 5
12  // 75 x40y46 SB_BIG plane 5
00  // 76 x40y46 SB_DRIVE plane 6,5
81  // 77 x40y46 SB_BIG plane 6
22  // 78 x40y46 SB_BIG plane 6
48  // 79 x40y46 SB_BIG plane 7
22  // 80 x40y46 SB_BIG plane 7
00  // 81 x40y46 SB_DRIVE plane 8,7
C1  // 82 x40y46 SB_BIG plane 8
10  // 83 x40y46 SB_BIG plane 8
00  // 84 x40y46 SB_BIG plane 9
00  // 85 x40y46 SB_BIG plane 9
00  // 86 x40y46 SB_DRIVE plane 10,9
00  // 87 x40y46 SB_BIG plane 10
00  // 88 x40y46 SB_BIG plane 10
00  // 89 x40y46 SB_BIG plane 11
00  // 90 x40y46 SB_BIG plane 11
00  // 91 x40y46 SB_DRIVE plane 12,11
00  // 92 x40y46 SB_BIG plane 12
00  // 93 x40y46 SB_BIG plane 12
19  // 94 x39y45 SB_SML plane 1
E7  // 95 x39y45 SB_SML plane 2,1
3D  // 96 x39y45 SB_SML plane 2
91  // 97 x39y45 SB_SML plane 3
05  // 98 x39y45 SB_SML plane 4,3
00  // 99 x39y45 SB_SML plane 4
A8  // 100 x39y45 SB_SML plane 5
22  // 101 x39y45 SB_SML plane 6,5
13  // 102 x39y45 SB_SML plane 6
C8  // 103 x39y45 SB_SML plane 7
C2  // 104 x39y45 SB_SML plane 8,7
00  // 105 x39y45 SB_SML plane 8
00  // 106 x39y45 SB_SML plane 9
10  // 107 x39y45 SB_SML plane 10,9
D0 // -- CRC low byte
38 // -- CRC high byte


// Config Latches on x41y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 74BF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
17 // y_sel: 45
C9 // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 74C7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y45 CPE[0]  net1 = net2: _a188  C_ADDF2///ADDF2/
00  //  1 x41y45 CPE[1]
00  //  2 x41y45 CPE[2]
00  //  3 x41y45 CPE[3]
00  //  4 x41y45 CPE[4]
00  //  5 x41y45 CPE[5]
00  //  6 x41y45 CPE[6]
00  //  7 x41y45 CPE[7]
00  //  8 x41y45 CPE[8]
00  //  9 x41y45 CPE[9]
00  // 10 x41y46 CPE[0]  _a179  C_ADDF////    _a516  C_////Bridge
00  // 11 x41y46 CPE[1]
00  // 12 x41y46 CPE[2]
00  // 13 x41y46 CPE[3]
00  // 14 x41y46 CPE[4]
00  // 15 x41y46 CPE[5]
00  // 16 x41y46 CPE[6]
00  // 17 x41y46 CPE[7]
00  // 18 x41y46 CPE[8]
00  // 19 x41y46 CPE[9]
00  // 20 x42y45 CPE[0]  net1 = net2: _a170  C_ADDF2///ADDF2/
00  // 21 x42y45 CPE[1]
00  // 22 x42y45 CPE[2]
00  // 23 x42y45 CPE[3]
00  // 24 x42y45 CPE[4]
00  // 25 x42y45 CPE[5]
00  // 26 x42y45 CPE[6]
00  // 27 x42y45 CPE[7]
00  // 28 x42y45 CPE[8]
00  // 29 x42y45 CPE[9]
00  // 30 x42y46 CPE[0]  net1 = net2: _a172  C_ADDF2///ADDF2/
00  // 31 x42y46 CPE[1]
00  // 32 x42y46 CPE[2]
00  // 33 x42y46 CPE[3]
00  // 34 x42y46 CPE[4]
00  // 35 x42y46 CPE[5]
00  // 36 x42y46 CPE[6]
00  // 37 x42y46 CPE[7]
00  // 38 x42y46 CPE[8]
00  // 39 x42y46 CPE[9]
00  // 40 x41y45 INMUX plane 2,1
07  // 41 x41y45 INMUX plane 4,3
00  // 42 x41y45 INMUX plane 6,5
2C  // 43 x41y45 INMUX plane 8,7
00  // 44 x41y45 INMUX plane 10,9
05  // 45 x41y45 INMUX plane 12,11
18  // 46 x41y46 INMUX plane 2,1
11  // 47 x41y46 INMUX plane 4,3
18  // 48 x41y46 INMUX plane 6,5
28  // 49 x41y46 INMUX plane 8,7
00  // 50 x41y46 INMUX plane 10,9
00  // 51 x41y46 INMUX plane 12,11
10  // 52 x42y45 INMUX plane 2,1
20  // 53 x42y45 INMUX plane 4,3
00  // 54 x42y45 INMUX plane 6,5
30  // 55 x42y45 INMUX plane 8,7
81  // 56 x42y45 INMUX plane 10,9
19  // 57 x42y45 INMUX plane 12,11
39  // 58 x42y46 INMUX plane 2,1
02  // 59 x42y46 INMUX plane 4,3
10  // 60 x42y46 INMUX plane 6,5
1E  // 61 x42y46 INMUX plane 8,7
A0  // 62 x42y46 INMUX plane 10,9
05  // 63 x42y46 INMUX plane 12,11
D6  // 64 x41y45 SB_BIG plane 1
22  // 65 x41y45 SB_BIG plane 1
00  // 66 x41y45 SB_DRIVE plane 2,1
48  // 67 x41y45 SB_BIG plane 2
12  // 68 x41y45 SB_BIG plane 2
48  // 69 x41y45 SB_BIG plane 3
16  // 70 x41y45 SB_BIG plane 3
00  // 71 x41y45 SB_DRIVE plane 4,3
48  // 72 x41y45 SB_BIG plane 4
12  // 73 x41y45 SB_BIG plane 4
08  // 74 x41y45 SB_BIG plane 5
12  // 75 x41y45 SB_BIG plane 5
00  // 76 x41y45 SB_DRIVE plane 6,5
C9  // 77 x41y45 SB_BIG plane 6
20  // 78 x41y45 SB_BIG plane 6
48  // 79 x41y45 SB_BIG plane 7
12  // 80 x41y45 SB_BIG plane 7
40  // 81 x41y45 SB_DRIVE plane 8,7
96  // 82 x41y45 SB_BIG plane 8
22  // 83 x41y45 SB_BIG plane 8
B0  // 84 x41y45 SB_BIG plane 9
24  // 85 x41y45 SB_BIG plane 9
00  // 86 x41y45 SB_DRIVE plane 10,9
48  // 87 x41y45 SB_BIG plane 10
12  // 88 x41y45 SB_BIG plane 10
41  // 89 x41y45 SB_BIG plane 11
12  // 90 x41y45 SB_BIG plane 11
00  // 91 x41y45 SB_DRIVE plane 12,11
48  // 92 x41y45 SB_BIG plane 12
12  // 93 x41y45 SB_BIG plane 12
A8  // 94 x42y46 SB_SML plane 1
82  // 95 x42y46 SB_SML plane 2,1
3A  // 96 x42y46 SB_SML plane 2
B1  // 97 x42y46 SB_SML plane 3
82  // 98 x42y46 SB_SML plane 4,3
22  // 99 x42y46 SB_SML plane 4
28  // 100 x42y46 SB_SML plane 5
02  // 101 x42y46 SB_SML plane 6,5
09  // 102 x42y46 SB_SML plane 6
D3  // 103 x42y46 SB_SML plane 7
14  // 104 x42y46 SB_SML plane 8,7
2A  // 105 x42y46 SB_SML plane 8
2E  // 106 x42y46 SB_SML plane 9
85  // 107 x42y46 SB_SML plane 10,9
2A  // 108 x42y46 SB_SML plane 10
A1  // 109 x42y46 SB_SML plane 11
82  // 110 x42y46 SB_SML plane 12,11
35  // 111 x42y46 SB_SML plane 12
6D // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x43y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 753D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
17 // y_sel: 45
A1 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7545
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x43y45 CPE[0]
00  //  1 x43y45 CPE[1]
00  //  2 x43y45 CPE[2]
00  //  3 x43y45 CPE[3]
00  //  4 x43y45 CPE[4]
00  //  5 x43y45 CPE[5]
00  //  6 x43y45 CPE[6]
00  //  7 x43y45 CPE[7]
00  //  8 x43y45 CPE[8]
00  //  9 x43y45 CPE[9]
00  // 10 x43y46 CPE[0]  _a91  C_MX2b/D///    
00  // 11 x43y46 CPE[1]
00  // 12 x43y46 CPE[2]
00  // 13 x43y46 CPE[3]
00  // 14 x43y46 CPE[4]
00  // 15 x43y46 CPE[5]
00  // 16 x43y46 CPE[6]
00  // 17 x43y46 CPE[7]
00  // 18 x43y46 CPE[8]
00  // 19 x43y46 CPE[9]
00  // 20 x44y45 CPE[0]
00  // 21 x44y45 CPE[1]
00  // 22 x44y45 CPE[2]
00  // 23 x44y45 CPE[3]
00  // 24 x44y45 CPE[4]
00  // 25 x44y45 CPE[5]
00  // 26 x44y45 CPE[6]
00  // 27 x44y45 CPE[7]
00  // 28 x44y45 CPE[8]
00  // 29 x44y45 CPE[9]
00  // 30 x44y46 CPE[0]  _a126  C_AND/D///    _a120  C_///AND/D
00  // 31 x44y46 CPE[1]
00  // 32 x44y46 CPE[2]
00  // 33 x44y46 CPE[3]
00  // 34 x44y46 CPE[4]
00  // 35 x44y46 CPE[5]
00  // 36 x44y46 CPE[6]
00  // 37 x44y46 CPE[7]
00  // 38 x44y46 CPE[8]
00  // 39 x44y46 CPE[9]
00  // 40 x43y45 INMUX plane 2,1
00  // 41 x43y45 INMUX plane 4,3
08  // 42 x43y45 INMUX plane 6,5
01  // 43 x43y45 INMUX plane 8,7
01  // 44 x43y45 INMUX plane 10,9
01  // 45 x43y45 INMUX plane 12,11
28  // 46 x43y46 INMUX plane 2,1
01  // 47 x43y46 INMUX plane 4,3
22  // 48 x43y46 INMUX plane 6,5
08  // 49 x43y46 INMUX plane 8,7
08  // 50 x43y46 INMUX plane 10,9
11  // 51 x43y46 INMUX plane 12,11
00  // 52 x44y45 INMUX plane 2,1
00  // 53 x44y45 INMUX plane 4,3
00  // 54 x44y45 INMUX plane 6,5
00  // 55 x44y45 INMUX plane 8,7
00  // 56 x44y45 INMUX plane 10,9
C1  // 57 x44y45 INMUX plane 12,11
10  // 58 x44y46 INMUX plane 2,1
29  // 59 x44y46 INMUX plane 4,3
30  // 60 x44y46 INMUX plane 6,5
14  // 61 x44y46 INMUX plane 8,7
01  // 62 x44y46 INMUX plane 10,9
C9  // 63 x44y46 INMUX plane 12,11
00  // 64 x44y46 SB_BIG plane 1
00  // 65 x44y46 SB_BIG plane 1
00  // 66 x44y46 SB_DRIVE plane 2,1
48  // 67 x44y46 SB_BIG plane 2
12  // 68 x44y46 SB_BIG plane 2
19  // 69 x44y46 SB_BIG plane 3
04  // 70 x44y46 SB_BIG plane 3
04  // 71 x44y46 SB_DRIVE plane 4,3
48  // 72 x44y46 SB_BIG plane 4
12  // 73 x44y46 SB_BIG plane 4
00  // 74 x44y46 SB_BIG plane 5
04  // 75 x44y46 SB_BIG plane 5
00  // 76 x44y46 SB_DRIVE plane 6,5
48  // 77 x44y46 SB_BIG plane 6
12  // 78 x44y46 SB_BIG plane 6
00  // 79 x44y46 SB_BIG plane 7
00  // 80 x44y46 SB_BIG plane 7
00  // 81 x44y46 SB_DRIVE plane 8,7
48  // 82 x44y46 SB_BIG plane 8
12  // 83 x44y46 SB_BIG plane 8
00  // 84 x44y46 SB_BIG plane 9
00  // 85 x44y46 SB_BIG plane 9
00  // 86 x44y46 SB_DRIVE plane 10,9
00  // 87 x44y46 SB_BIG plane 10
00  // 88 x44y46 SB_BIG plane 10
11  // 89 x44y46 SB_BIG plane 11
00  // 90 x44y46 SB_BIG plane 11
00  // 91 x44y46 SB_DRIVE plane 12,11
00  // 92 x44y46 SB_BIG plane 12
00  // 93 x44y46 SB_BIG plane 12
00  // 94 x43y45 SB_SML plane 1
80  // 95 x43y45 SB_SML plane 2,1
22  // 96 x43y45 SB_SML plane 2
00  // 97 x43y45 SB_SML plane 3
B0  // 98 x43y45 SB_SML plane 4,3
74  // 99 x43y45 SB_SML plane 4
00  // 100 x43y45 SB_SML plane 5
80  // 101 x43y45 SB_SML plane 6,5
2A  // 102 x43y45 SB_SML plane 6
06  // 103 x43y45 SB_SML plane 7
82  // 104 x43y45 SB_SML plane 8,7
2A  // 105 x43y45 SB_SML plane 8
00  // 106 x43y45 SB_SML plane 9
00  // 107 x43y45 SB_SML plane 10,9
04  // 108 x43y45 SB_SML plane 10
11  // 109 x43y45 SB_SML plane 11
20  // 110 x43y45 SB_SML plane 12,11
7F // -- CRC low byte
34 // -- CRC high byte


// Config Latches on x45y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 75BA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
17 // y_sel: 45
79 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 75C2
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x45y45 CPE[0]  _a514  C_////Bridge
00  //  1 x45y45 CPE[1]
00  //  2 x45y45 CPE[2]
00  //  3 x45y45 CPE[3]
00  //  4 x45y45 CPE[4]
00  //  5 x45y45 CPE[5]
00  //  6 x45y45 CPE[6]
00  //  7 x45y45 CPE[7]
00  //  8 x45y45 CPE[8]
00  //  9 x45y45 CPE[9]
00  // 10 x45y46 CPE[0]  _a404  C_MX2b////    
00  // 11 x45y46 CPE[1]
00  // 12 x45y46 CPE[2]
00  // 13 x45y46 CPE[3]
00  // 14 x45y46 CPE[4]
00  // 15 x45y46 CPE[5]
00  // 16 x45y46 CPE[6]
00  // 17 x45y46 CPE[7]
00  // 18 x45y46 CPE[8]
00  // 19 x45y46 CPE[9]
00  // 20 x46y45 CPE[0]  _a92  C_MX2b/D///    
00  // 21 x46y45 CPE[1]
00  // 22 x46y45 CPE[2]
00  // 23 x46y45 CPE[3]
00  // 24 x46y45 CPE[4]
00  // 25 x46y45 CPE[5]
00  // 26 x46y45 CPE[6]
00  // 27 x46y45 CPE[7]
00  // 28 x46y45 CPE[8]
00  // 29 x46y45 CPE[9]
00  // 30 x46y46 CPE[0]
00  // 31 x46y46 CPE[1]
00  // 32 x46y46 CPE[2]
00  // 33 x46y46 CPE[3]
00  // 34 x46y46 CPE[4]
00  // 35 x46y46 CPE[5]
00  // 36 x46y46 CPE[6]
00  // 37 x46y46 CPE[7]
00  // 38 x46y46 CPE[8]
00  // 39 x46y46 CPE[9]
00  // 40 x45y45 INMUX plane 2,1
08  // 41 x45y45 INMUX plane 4,3
00  // 42 x45y45 INMUX plane 6,5
07  // 43 x45y45 INMUX plane 8,7
00  // 44 x45y45 INMUX plane 10,9
15  // 45 x45y45 INMUX plane 12,11
00  // 46 x45y46 INMUX plane 2,1
20  // 47 x45y46 INMUX plane 4,3
18  // 48 x45y46 INMUX plane 6,5
30  // 49 x45y46 INMUX plane 8,7
00  // 50 x45y46 INMUX plane 10,9
22  // 51 x45y46 INMUX plane 12,11
00  // 52 x46y45 INMUX plane 2,1
00  // 53 x46y45 INMUX plane 4,3
54  // 54 x46y45 INMUX plane 6,5
00  // 55 x46y45 INMUX plane 8,7
60  // 56 x46y45 INMUX plane 10,9
00  // 57 x46y45 INMUX plane 12,11
00  // 58 x46y46 INMUX plane 2,1
00  // 59 x46y46 INMUX plane 4,3
40  // 60 x46y46 INMUX plane 6,5
00  // 61 x46y46 INMUX plane 8,7
40  // 62 x46y46 INMUX plane 10,9
00  // 63 x46y46 INMUX plane 12,11
48  // 64 x45y45 SB_BIG plane 1
12  // 65 x45y45 SB_BIG plane 1
00  // 66 x45y45 SB_DRIVE plane 2,1
E2  // 67 x45y45 SB_BIG plane 2
12  // 68 x45y45 SB_BIG plane 2
48  // 69 x45y45 SB_BIG plane 3
14  // 70 x45y45 SB_BIG plane 3
00  // 71 x45y45 SB_DRIVE plane 4,3
00  // 72 x45y45 SB_BIG plane 4
00  // 73 x45y45 SB_BIG plane 4
48  // 74 x45y45 SB_BIG plane 5
12  // 75 x45y45 SB_BIG plane 5
00  // 76 x45y45 SB_DRIVE plane 6,5
48  // 77 x45y45 SB_BIG plane 6
12  // 78 x45y45 SB_BIG plane 6
48  // 79 x45y45 SB_BIG plane 7
12  // 80 x45y45 SB_BIG plane 7
00  // 81 x45y45 SB_DRIVE plane 8,7
46  // 82 x45y45 SB_BIG plane 8
00  // 83 x45y45 SB_BIG plane 8
38  // 84 x45y45 SB_BIG plane 9
10  // 85 x45y45 SB_BIG plane 9
00  // 86 x45y45 SB_DRIVE plane 10,9
00  // 87 x45y45 SB_BIG plane 10
00  // 88 x45y45 SB_BIG plane 10
C0  // 89 x45y45 SB_BIG plane 11
00  // 90 x45y45 SB_BIG plane 11
00  // 91 x45y45 SB_DRIVE plane 12,11
00  // 92 x45y45 SB_BIG plane 12
00  // 93 x45y45 SB_BIG plane 12
A8  // 94 x46y46 SB_SML plane 1
12  // 95 x46y46 SB_SML plane 2,1
4D  // 96 x46y46 SB_SML plane 2
39  // 97 x46y46 SB_SML plane 3
02  // 98 x46y46 SB_SML plane 4,3
00  // 99 x46y46 SB_SML plane 4
28  // 100 x46y46 SB_SML plane 5
82  // 101 x46y46 SB_SML plane 6,5
28  // 102 x46y46 SB_SML plane 6
A8  // 103 x46y46 SB_SML plane 7
92  // 104 x46y46 SB_SML plane 8,7
01  // 105 x46y46 SB_SML plane 8
C7 // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x47y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7632     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
17 // y_sel: 45
B1 // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 763A
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x47y45 CPE[0]
00  //  1 x47y45 CPE[1]
00  //  2 x47y45 CPE[2]
00  //  3 x47y45 CPE[3]
00  //  4 x47y45 CPE[4]
00  //  5 x47y45 CPE[5]
00  //  6 x47y45 CPE[6]
00  //  7 x47y45 CPE[7]
00  //  8 x47y45 CPE[8]
00  //  9 x47y45 CPE[9]
00  // 10 x47y46 CPE[0]  _a515  C_////Bridge
00  // 11 x47y46 CPE[1]
00  // 12 x47y46 CPE[2]
00  // 13 x47y46 CPE[3]
00  // 14 x47y46 CPE[4]
00  // 15 x47y46 CPE[5]
00  // 16 x47y46 CPE[6]
00  // 17 x47y46 CPE[7]
00  // 18 x47y46 CPE[8]
00  // 19 x47y46 CPE[9]
00  // 20 x48y45 CPE[0]  net1 = net2: _a81  C_AND/D//ORAND/D
00  // 21 x48y45 CPE[1]
00  // 22 x48y45 CPE[2]
00  // 23 x48y45 CPE[3]
00  // 24 x48y45 CPE[4]
00  // 25 x48y45 CPE[5]
00  // 26 x48y45 CPE[6]
00  // 27 x48y45 CPE[7]
00  // 28 x48y45 CPE[8]
00  // 29 x48y45 CPE[9]
00  // 30 x48y46 CPE[0]  _a410  C_MX2b////    
00  // 31 x48y46 CPE[1]
00  // 32 x48y46 CPE[2]
00  // 33 x48y46 CPE[3]
00  // 34 x48y46 CPE[4]
00  // 35 x48y46 CPE[5]
00  // 36 x48y46 CPE[6]
00  // 37 x48y46 CPE[7]
00  // 38 x48y46 CPE[8]
00  // 39 x48y46 CPE[9]
00  // 40 x47y45 INMUX plane 2,1
00  // 41 x47y45 INMUX plane 4,3
00  // 42 x47y45 INMUX plane 6,5
00  // 43 x47y45 INMUX plane 8,7
00  // 44 x47y45 INMUX plane 10,9
00  // 45 x47y45 INMUX plane 12,11
00  // 46 x47y46 INMUX plane 2,1
00  // 47 x47y46 INMUX plane 4,3
00  // 48 x47y46 INMUX plane 6,5
00  // 49 x47y46 INMUX plane 8,7
00  // 50 x47y46 INMUX plane 10,9
00  // 51 x47y46 INMUX plane 12,11
20  // 52 x48y45 INMUX plane 2,1
28  // 53 x48y45 INMUX plane 4,3
34  // 54 x48y45 INMUX plane 6,5
38  // 55 x48y45 INMUX plane 8,7
01  // 56 x48y45 INMUX plane 10,9
21  // 57 x48y45 INMUX plane 12,11
00  // 58 x48y46 INMUX plane 2,1
00  // 59 x48y46 INMUX plane 4,3
28  // 60 x48y46 INMUX plane 6,5
28  // 61 x48y46 INMUX plane 8,7
00  // 62 x48y46 INMUX plane 10,9
C0  // 63 x48y46 INMUX plane 12,11
00  // 64 x48y46 SB_BIG plane 1
00  // 65 x48y46 SB_BIG plane 1
00  // 66 x48y46 SB_DRIVE plane 2,1
48  // 67 x48y46 SB_BIG plane 2
12  // 68 x48y46 SB_BIG plane 2
41  // 69 x48y46 SB_BIG plane 3
12  // 70 x48y46 SB_BIG plane 3
00  // 71 x48y46 SB_DRIVE plane 4,3
48  // 72 x48y46 SB_BIG plane 4
12  // 73 x48y46 SB_BIG plane 4
00  // 74 x48y46 SB_BIG plane 5
00  // 75 x48y46 SB_BIG plane 5
00  // 76 x48y46 SB_DRIVE plane 6,5
48  // 77 x48y46 SB_BIG plane 6
12  // 78 x48y46 SB_BIG plane 6
48  // 79 x48y46 SB_BIG plane 7
12  // 80 x48y46 SB_BIG plane 7
00  // 81 x48y46 SB_DRIVE plane 8,7
48  // 82 x48y46 SB_BIG plane 8
12  // 83 x48y46 SB_BIG plane 8
00  // 84 x48y46 SB_BIG plane 9
00  // 85 x48y46 SB_BIG plane 9
00  // 86 x48y46 SB_DRIVE plane 10,9
00  // 87 x48y46 SB_BIG plane 10
00  // 88 x48y46 SB_BIG plane 10
00  // 89 x48y46 SB_BIG plane 11
00  // 90 x48y46 SB_BIG plane 11
20  // 91 x48y46 SB_DRIVE plane 12,11
00  // 92 x48y46 SB_BIG plane 12
00  // 93 x48y46 SB_BIG plane 12
00  // 94 x47y45 SB_SML plane 1
80  // 95 x47y45 SB_SML plane 2,1
2A  // 96 x47y45 SB_SML plane 2
21  // 97 x47y45 SB_SML plane 3
82  // 98 x47y45 SB_SML plane 4,3
2A  // 99 x47y45 SB_SML plane 4
00  // 100 x47y45 SB_SML plane 5
80  // 101 x47y45 SB_SML plane 6,5
22  // 102 x47y45 SB_SML plane 6
A8  // 103 x47y45 SB_SML plane 7
82  // 104 x47y45 SB_SML plane 8,7
2A  // 105 x47y45 SB_SML plane 8
00  // 106 x47y45 SB_SML plane 9
00  // 107 x47y45 SB_SML plane 10,9
00  // 108 x47y45 SB_SML plane 10
19  // 109 x47y45 SB_SML plane 11
58 // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x49y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 76AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
17 // y_sel: 45
69 // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 76B6
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y45 CPE[0]
00  //  1 x49y45 CPE[1]
00  //  2 x49y45 CPE[2]
00  //  3 x49y45 CPE[3]
00  //  4 x49y45 CPE[4]
00  //  5 x49y45 CPE[5]
00  //  6 x49y45 CPE[6]
00  //  7 x49y45 CPE[7]
00  //  8 x49y45 CPE[8]
00  //  9 x49y45 CPE[9]
00  // 10 x49y46 CPE[0]
00  // 11 x49y46 CPE[1]
00  // 12 x49y46 CPE[2]
00  // 13 x49y46 CPE[3]
00  // 14 x49y46 CPE[4]
00  // 15 x49y46 CPE[5]
00  // 16 x49y46 CPE[6]
00  // 17 x49y46 CPE[7]
00  // 18 x49y46 CPE[8]
00  // 19 x49y46 CPE[9]
00  // 20 x50y45 CPE[0]
00  // 21 x50y45 CPE[1]
00  // 22 x50y45 CPE[2]
00  // 23 x50y45 CPE[3]
00  // 24 x50y45 CPE[4]
00  // 25 x50y45 CPE[5]
00  // 26 x50y45 CPE[6]
00  // 27 x50y45 CPE[7]
00  // 28 x50y45 CPE[8]
00  // 29 x50y45 CPE[9]
00  // 30 x50y46 CPE[0]  _a499  C_////Bridge
00  // 31 x50y46 CPE[1]
00  // 32 x50y46 CPE[2]
00  // 33 x50y46 CPE[3]
00  // 34 x50y46 CPE[4]
00  // 35 x50y46 CPE[5]
00  // 36 x50y46 CPE[6]
00  // 37 x50y46 CPE[7]
00  // 38 x50y46 CPE[8]
00  // 39 x50y46 CPE[9]
00  // 40 x49y45 INMUX plane 2,1
01  // 41 x49y45 INMUX plane 4,3
00  // 42 x49y45 INMUX plane 6,5
00  // 43 x49y45 INMUX plane 8,7
00  // 44 x49y45 INMUX plane 10,9
00  // 45 x49y45 INMUX plane 12,11
00  // 46 x49y46 INMUX plane 2,1
11  // 47 x49y46 INMUX plane 4,3
00  // 48 x49y46 INMUX plane 6,5
00  // 49 x49y46 INMUX plane 8,7
00  // 50 x49y46 INMUX plane 10,9
00  // 51 x49y46 INMUX plane 12,11
00  // 52 x50y45 INMUX plane 2,1
00  // 53 x50y45 INMUX plane 4,3
00  // 54 x50y45 INMUX plane 6,5
00  // 55 x50y45 INMUX plane 8,7
00  // 56 x50y45 INMUX plane 10,9
00  // 57 x50y45 INMUX plane 12,11
00  // 58 x50y46 INMUX plane 2,1
00  // 59 x50y46 INMUX plane 4,3
00  // 60 x50y46 INMUX plane 6,5
00  // 61 x50y46 INMUX plane 8,7
00  // 62 x50y46 INMUX plane 10,9
00  // 63 x50y46 INMUX plane 12,11
00  // 64 x49y45 SB_BIG plane 1
00  // 65 x49y45 SB_BIG plane 1
00  // 66 x49y45 SB_DRIVE plane 2,1
00  // 67 x49y45 SB_BIG plane 2
00  // 68 x49y45 SB_BIG plane 2
00  // 69 x49y45 SB_BIG plane 3
00  // 70 x49y45 SB_BIG plane 3
00  // 71 x49y45 SB_DRIVE plane 4,3
48  // 72 x49y45 SB_BIG plane 4
12  // 73 x49y45 SB_BIG plane 4
00  // 74 x49y45 SB_BIG plane 5
00  // 75 x49y45 SB_BIG plane 5
00  // 76 x49y45 SB_DRIVE plane 6,5
00  // 77 x49y45 SB_BIG plane 6
00  // 78 x49y45 SB_BIG plane 6
00  // 79 x49y45 SB_BIG plane 7
00  // 80 x49y45 SB_BIG plane 7
00  // 81 x49y45 SB_DRIVE plane 8,7
88  // 82 x49y45 SB_BIG plane 8
12  // 83 x49y45 SB_BIG plane 8
00  // 84 x49y45 SB_BIG plane 9
00  // 85 x49y45 SB_BIG plane 9
00  // 86 x49y45 SB_DRIVE plane 10,9
00  // 87 x49y45 SB_BIG plane 10
00  // 88 x49y45 SB_BIG plane 10
00  // 89 x49y45 SB_BIG plane 11
00  // 90 x49y45 SB_BIG plane 11
00  // 91 x49y45 SB_DRIVE plane 12,11
00  // 92 x49y45 SB_BIG plane 12
00  // 93 x49y45 SB_BIG plane 12
00  // 94 x50y46 SB_SML plane 1
00  // 95 x50y46 SB_SML plane 2,1
00  // 96 x50y46 SB_SML plane 2
00  // 97 x50y46 SB_SML plane 3
80  // 98 x50y46 SB_SML plane 4,3
22  // 99 x50y46 SB_SML plane 4
00  // 100 x50y46 SB_SML plane 5
00  // 101 x50y46 SB_SML plane 6,5
00  // 102 x50y46 SB_SML plane 6
00  // 103 x50y46 SB_SML plane 7
80  // 104 x50y46 SB_SML plane 8,7
2A  // 105 x50y46 SB_SML plane 8
5F // -- CRC low byte
F6 // -- CRC high byte


// Config Latches on x161y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7726     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
17 // y_sel: 45
CF // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 772E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y45
00  // 14 right_edge_EN1 at x163y45
00  // 15 right_edge_EN2 at x163y45
00  // 16 right_edge_EN0 at x163y46
00  // 17 right_edge_EN1 at x163y46
00  // 18 right_edge_EN2 at x163y46
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y45 SB_BIG plane 1
12  // 65 x161y45 SB_BIG plane 1
00  // 66 x161y45 SB_DRIVE plane 2,1
48  // 67 x161y45 SB_BIG plane 2
12  // 68 x161y45 SB_BIG plane 2
48  // 69 x161y45 SB_BIG plane 3
12  // 70 x161y45 SB_BIG plane 3
00  // 71 x161y45 SB_DRIVE plane 4,3
48  // 72 x161y45 SB_BIG plane 4
12  // 73 x161y45 SB_BIG plane 4
48  // 74 x161y45 SB_BIG plane 5
12  // 75 x161y45 SB_BIG plane 5
00  // 76 x161y45 SB_DRIVE plane 6,5
48  // 77 x161y45 SB_BIG plane 6
12  // 78 x161y45 SB_BIG plane 6
48  // 79 x161y45 SB_BIG plane 7
12  // 80 x161y45 SB_BIG plane 7
00  // 81 x161y45 SB_DRIVE plane 8,7
48  // 82 x161y45 SB_BIG plane 8
12  // 83 x161y45 SB_BIG plane 8
48  // 84 x161y45 SB_BIG plane 9
12  // 85 x161y45 SB_BIG plane 9
00  // 86 x161y45 SB_DRIVE plane 10,9
48  // 87 x161y45 SB_BIG plane 10
12  // 88 x161y45 SB_BIG plane 10
48  // 89 x161y45 SB_BIG plane 11
12  // 90 x161y45 SB_BIG plane 11
00  // 91 x161y45 SB_DRIVE plane 12,11
48  // 92 x161y45 SB_BIG plane 12
12  // 93 x161y45 SB_BIG plane 12
A8  // 94 x162y46 SB_SML plane 1
82  // 95 x162y46 SB_SML plane 2,1
2A  // 96 x162y46 SB_SML plane 2
A8  // 97 x162y46 SB_SML plane 3
82  // 98 x162y46 SB_SML plane 4,3
2A  // 99 x162y46 SB_SML plane 4
A8  // 100 x162y46 SB_SML plane 5
82  // 101 x162y46 SB_SML plane 6,5
2A  // 102 x162y46 SB_SML plane 6
A8  // 103 x162y46 SB_SML plane 7
82  // 104 x162y46 SB_SML plane 8,7
2A  // 105 x162y46 SB_SML plane 8
A8  // 106 x162y46 SB_SML plane 9
82  // 107 x162y46 SB_SML plane 10,9
2A  // 108 x162y46 SB_SML plane 10
A8  // 109 x162y46 SB_SML plane 11
82  // 110 x162y46 SB_SML plane 12,11
2A  // 111 x162y46 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 77A4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
18 // y_sel: 47
17 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 77AC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y47
00  // 14 left_edge_EN1 at x-2y47
00  // 15 left_edge_EN2 at x-2y47
00  // 16 left_edge_EN0 at x-2y48
00  // 17 left_edge_EN1 at x-2y48
00  // 18 left_edge_EN2 at x-2y48
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y47 SB_BIG plane 1
12  // 65 x-1y47 SB_BIG plane 1
00  // 66 x-1y47 SB_DRIVE plane 2,1
48  // 67 x-1y47 SB_BIG plane 2
12  // 68 x-1y47 SB_BIG plane 2
48  // 69 x-1y47 SB_BIG plane 3
12  // 70 x-1y47 SB_BIG plane 3
00  // 71 x-1y47 SB_DRIVE plane 4,3
48  // 72 x-1y47 SB_BIG plane 4
12  // 73 x-1y47 SB_BIG plane 4
48  // 74 x-1y47 SB_BIG plane 5
12  // 75 x-1y47 SB_BIG plane 5
00  // 76 x-1y47 SB_DRIVE plane 6,5
48  // 77 x-1y47 SB_BIG plane 6
12  // 78 x-1y47 SB_BIG plane 6
48  // 79 x-1y47 SB_BIG plane 7
12  // 80 x-1y47 SB_BIG plane 7
00  // 81 x-1y47 SB_DRIVE plane 8,7
48  // 82 x-1y47 SB_BIG plane 8
12  // 83 x-1y47 SB_BIG plane 8
79  // 84 x-1y47 SB_BIG plane 9
12  // 85 x-1y47 SB_BIG plane 9
01  // 86 x-1y47 SB_DRIVE plane 10,9
48  // 87 x-1y47 SB_BIG plane 10
12  // 88 x-1y47 SB_BIG plane 10
48  // 89 x-1y47 SB_BIG plane 11
12  // 90 x-1y47 SB_BIG plane 11
00  // 91 x-1y47 SB_DRIVE plane 12,11
48  // 92 x-1y47 SB_BIG plane 12
12  // 93 x-1y47 SB_BIG plane 12
A8  // 94 x0y48 SB_SML plane 1
82  // 95 x0y48 SB_SML plane 2,1
2A  // 96 x0y48 SB_SML plane 2
A8  // 97 x0y48 SB_SML plane 3
82  // 98 x0y48 SB_SML plane 4,3
2A  // 99 x0y48 SB_SML plane 4
A8  // 100 x0y48 SB_SML plane 5
82  // 101 x0y48 SB_SML plane 6,5
2A  // 102 x0y48 SB_SML plane 6
A8  // 103 x0y48 SB_SML plane 7
82  // 104 x0y48 SB_SML plane 8,7
2A  // 105 x0y48 SB_SML plane 8
A8  // 106 x0y48 SB_SML plane 9
82  // 107 x0y48 SB_SML plane 10,9
2A  // 108 x0y48 SB_SML plane 10
A8  // 109 x0y48 SB_SML plane 11
82  // 110 x0y48 SB_SML plane 12,11
2A  // 111 x0y48 SB_SML plane 12
31 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x1y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7822     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
18 // y_sel: 47
CF // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 782A
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y47 CPE[0]
00  //  1 x1y47 CPE[1]
00  //  2 x1y47 CPE[2]
00  //  3 x1y47 CPE[3]
00  //  4 x1y47 CPE[4]
00  //  5 x1y47 CPE[5]
00  //  6 x1y47 CPE[6]
00  //  7 x1y47 CPE[7]
00  //  8 x1y47 CPE[8]
00  //  9 x1y47 CPE[9]
00  // 10 x1y48 CPE[0]
00  // 11 x1y48 CPE[1]
00  // 12 x1y48 CPE[2]
00  // 13 x1y48 CPE[3]
00  // 14 x1y48 CPE[4]
00  // 15 x1y48 CPE[5]
00  // 16 x1y48 CPE[6]
00  // 17 x1y48 CPE[7]
00  // 18 x1y48 CPE[8]
00  // 19 x1y48 CPE[9]
00  // 20 x2y47 CPE[0]
00  // 21 x2y47 CPE[1]
00  // 22 x2y47 CPE[2]
00  // 23 x2y47 CPE[3]
00  // 24 x2y47 CPE[4]
00  // 25 x2y47 CPE[5]
00  // 26 x2y47 CPE[6]
00  // 27 x2y47 CPE[7]
00  // 28 x2y47 CPE[8]
00  // 29 x2y47 CPE[9]
00  // 30 x2y48 CPE[0]
00  // 31 x2y48 CPE[1]
00  // 32 x2y48 CPE[2]
00  // 33 x2y48 CPE[3]
00  // 34 x2y48 CPE[4]
00  // 35 x2y48 CPE[5]
00  // 36 x2y48 CPE[6]
00  // 37 x2y48 CPE[7]
00  // 38 x2y48 CPE[8]
00  // 39 x2y48 CPE[9]
00  // 40 x1y47 INMUX plane 2,1
00  // 41 x1y47 INMUX plane 4,3
00  // 42 x1y47 INMUX plane 6,5
00  // 43 x1y47 INMUX plane 8,7
01  // 44 x1y47 INMUX plane 10,9
00  // 45 x1y47 INMUX plane 12,11
00  // 46 x1y48 INMUX plane 2,1
00  // 47 x1y48 INMUX plane 4,3
00  // 48 x1y48 INMUX plane 6,5
00  // 49 x1y48 INMUX plane 8,7
00  // 50 x1y48 INMUX plane 10,9
00  // 51 x1y48 INMUX plane 12,11
00  // 52 x2y47 INMUX plane 2,1
00  // 53 x2y47 INMUX plane 4,3
00  // 54 x2y47 INMUX plane 6,5
00  // 55 x2y47 INMUX plane 8,7
00  // 56 x2y47 INMUX plane 10,9
00  // 57 x2y47 INMUX plane 12,11
00  // 58 x2y48 INMUX plane 2,1
00  // 59 x2y48 INMUX plane 4,3
00  // 60 x2y48 INMUX plane 6,5
00  // 61 x2y48 INMUX plane 8,7
00  // 62 x2y48 INMUX plane 10,9
00  // 63 x2y48 INMUX plane 12,11
00  // 64 x2y48 SB_BIG plane 1
00  // 65 x2y48 SB_BIG plane 1
00  // 66 x2y48 SB_DRIVE plane 2,1
00  // 67 x2y48 SB_BIG plane 2
00  // 68 x2y48 SB_BIG plane 2
00  // 69 x2y48 SB_BIG plane 3
00  // 70 x2y48 SB_BIG plane 3
00  // 71 x2y48 SB_DRIVE plane 4,3
00  // 72 x2y48 SB_BIG plane 4
00  // 73 x2y48 SB_BIG plane 4
00  // 74 x2y48 SB_BIG plane 5
00  // 75 x2y48 SB_BIG plane 5
00  // 76 x2y48 SB_DRIVE plane 6,5
00  // 77 x2y48 SB_BIG plane 6
00  // 78 x2y48 SB_BIG plane 6
00  // 79 x2y48 SB_BIG plane 7
00  // 80 x2y48 SB_BIG plane 7
00  // 81 x2y48 SB_DRIVE plane 8,7
00  // 82 x2y48 SB_BIG plane 8
00  // 83 x2y48 SB_BIG plane 8
39  // 84 x2y48 SB_BIG plane 9
B4 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x3y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7885     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
18 // y_sel: 47
A7 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 788D
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x3y47 CPE[0]
00  //  1 x3y47 CPE[1]
00  //  2 x3y47 CPE[2]
00  //  3 x3y47 CPE[3]
00  //  4 x3y47 CPE[4]
00  //  5 x3y47 CPE[5]
00  //  6 x3y47 CPE[6]
00  //  7 x3y47 CPE[7]
00  //  8 x3y47 CPE[8]
00  //  9 x3y47 CPE[9]
00  // 10 x3y48 CPE[0]
00  // 11 x3y48 CPE[1]
00  // 12 x3y48 CPE[2]
00  // 13 x3y48 CPE[3]
00  // 14 x3y48 CPE[4]
00  // 15 x3y48 CPE[5]
00  // 16 x3y48 CPE[6]
00  // 17 x3y48 CPE[7]
00  // 18 x3y48 CPE[8]
00  // 19 x3y48 CPE[9]
00  // 20 x4y47 CPE[0]
00  // 21 x4y47 CPE[1]
00  // 22 x4y47 CPE[2]
00  // 23 x4y47 CPE[3]
00  // 24 x4y47 CPE[4]
00  // 25 x4y47 CPE[5]
00  // 26 x4y47 CPE[6]
00  // 27 x4y47 CPE[7]
00  // 28 x4y47 CPE[8]
00  // 29 x4y47 CPE[9]
00  // 30 x4y48 CPE[0]
00  // 31 x4y48 CPE[1]
00  // 32 x4y48 CPE[2]
00  // 33 x4y48 CPE[3]
00  // 34 x4y48 CPE[4]
00  // 35 x4y48 CPE[5]
00  // 36 x4y48 CPE[6]
00  // 37 x4y48 CPE[7]
00  // 38 x4y48 CPE[8]
00  // 39 x4y48 CPE[9]
00  // 40 x3y47 INMUX plane 2,1
00  // 41 x3y47 INMUX plane 4,3
00  // 42 x3y47 INMUX plane 6,5
00  // 43 x3y47 INMUX plane 8,7
00  // 44 x3y47 INMUX plane 10,9
00  // 45 x3y47 INMUX plane 12,11
00  // 46 x3y48 INMUX plane 2,1
00  // 47 x3y48 INMUX plane 4,3
00  // 48 x3y48 INMUX plane 6,5
00  // 49 x3y48 INMUX plane 8,7
01  // 50 x3y48 INMUX plane 10,9
00  // 51 x3y48 INMUX plane 12,11
00  // 52 x4y47 INMUX plane 2,1
00  // 53 x4y47 INMUX plane 4,3
00  // 54 x4y47 INMUX plane 6,5
00  // 55 x4y47 INMUX plane 8,7
00  // 56 x4y47 INMUX plane 10,9
00  // 57 x4y47 INMUX plane 12,11
00  // 58 x4y48 INMUX plane 2,1
00  // 59 x4y48 INMUX plane 4,3
00  // 60 x4y48 INMUX plane 6,5
00  // 61 x4y48 INMUX plane 8,7
01  // 62 x4y48 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x5y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 78D2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
18 // y_sel: 47
7F // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 78DA
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y47 CPE[0]
00  //  1 x5y47 CPE[1]
00  //  2 x5y47 CPE[2]
00  //  3 x5y47 CPE[3]
00  //  4 x5y47 CPE[4]
00  //  5 x5y47 CPE[5]
00  //  6 x5y47 CPE[6]
00  //  7 x5y47 CPE[7]
00  //  8 x5y47 CPE[8]
00  //  9 x5y47 CPE[9]
00  // 10 x5y48 CPE[0]
00  // 11 x5y48 CPE[1]
00  // 12 x5y48 CPE[2]
00  // 13 x5y48 CPE[3]
00  // 14 x5y48 CPE[4]
00  // 15 x5y48 CPE[5]
00  // 16 x5y48 CPE[6]
00  // 17 x5y48 CPE[7]
00  // 18 x5y48 CPE[8]
00  // 19 x5y48 CPE[9]
00  // 20 x6y47 CPE[0]
00  // 21 x6y47 CPE[1]
00  // 22 x6y47 CPE[2]
00  // 23 x6y47 CPE[3]
00  // 24 x6y47 CPE[4]
00  // 25 x6y47 CPE[5]
00  // 26 x6y47 CPE[6]
00  // 27 x6y47 CPE[7]
00  // 28 x6y47 CPE[8]
00  // 29 x6y47 CPE[9]
00  // 30 x6y48 CPE[0]
00  // 31 x6y48 CPE[1]
00  // 32 x6y48 CPE[2]
00  // 33 x6y48 CPE[3]
00  // 34 x6y48 CPE[4]
00  // 35 x6y48 CPE[5]
00  // 36 x6y48 CPE[6]
00  // 37 x6y48 CPE[7]
00  // 38 x6y48 CPE[8]
00  // 39 x6y48 CPE[9]
00  // 40 x5y47 INMUX plane 2,1
00  // 41 x5y47 INMUX plane 4,3
00  // 42 x5y47 INMUX plane 6,5
00  // 43 x5y47 INMUX plane 8,7
00  // 44 x5y47 INMUX plane 10,9
00  // 45 x5y47 INMUX plane 12,11
00  // 46 x5y48 INMUX plane 2,1
00  // 47 x5y48 INMUX plane 4,3
00  // 48 x5y48 INMUX plane 6,5
00  // 49 x5y48 INMUX plane 8,7
00  // 50 x5y48 INMUX plane 10,9
00  // 51 x5y48 INMUX plane 12,11
00  // 52 x6y47 INMUX plane 2,1
00  // 53 x6y47 INMUX plane 4,3
00  // 54 x6y47 INMUX plane 6,5
00  // 55 x6y47 INMUX plane 8,7
00  // 56 x6y47 INMUX plane 10,9
00  // 57 x6y47 INMUX plane 12,11
00  // 58 x6y48 INMUX plane 2,1
00  // 59 x6y48 INMUX plane 4,3
00  // 60 x6y48 INMUX plane 6,5
00  // 61 x6y48 INMUX plane 8,7
00  // 62 x6y48 INMUX plane 10,9
00  // 63 x6y48 INMUX plane 12,11
00  // 64 x6y48 SB_BIG plane 1
00  // 65 x6y48 SB_BIG plane 1
00  // 66 x6y48 SB_DRIVE plane 2,1
00  // 67 x6y48 SB_BIG plane 2
00  // 68 x6y48 SB_BIG plane 2
00  // 69 x6y48 SB_BIG plane 3
00  // 70 x6y48 SB_BIG plane 3
00  // 71 x6y48 SB_DRIVE plane 4,3
00  // 72 x6y48 SB_BIG plane 4
00  // 73 x6y48 SB_BIG plane 4
00  // 74 x6y48 SB_BIG plane 5
00  // 75 x6y48 SB_BIG plane 5
00  // 76 x6y48 SB_DRIVE plane 6,5
00  // 77 x6y48 SB_BIG plane 6
00  // 78 x6y48 SB_BIG plane 6
00  // 79 x6y48 SB_BIG plane 7
00  // 80 x6y48 SB_BIG plane 7
00  // 81 x6y48 SB_DRIVE plane 8,7
00  // 82 x6y48 SB_BIG plane 8
00  // 83 x6y48 SB_BIG plane 8
00  // 84 x6y48 SB_BIG plane 9
00  // 85 x6y48 SB_BIG plane 9
04  // 86 x6y48 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x19y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7937     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
18 // y_sel: 47
67 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 793F
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x19y47 CPE[0]
00  //  1 x19y47 CPE[1]
00  //  2 x19y47 CPE[2]
00  //  3 x19y47 CPE[3]
00  //  4 x19y47 CPE[4]
00  //  5 x19y47 CPE[5]
00  //  6 x19y47 CPE[6]
00  //  7 x19y47 CPE[7]
00  //  8 x19y47 CPE[8]
00  //  9 x19y47 CPE[9]
00  // 10 x19y48 CPE[0]
00  // 11 x19y48 CPE[1]
00  // 12 x19y48 CPE[2]
00  // 13 x19y48 CPE[3]
00  // 14 x19y48 CPE[4]
00  // 15 x19y48 CPE[5]
00  // 16 x19y48 CPE[6]
00  // 17 x19y48 CPE[7]
00  // 18 x19y48 CPE[8]
00  // 19 x19y48 CPE[9]
00  // 20 x20y47 CPE[0]
00  // 21 x20y47 CPE[1]
00  // 22 x20y47 CPE[2]
00  // 23 x20y47 CPE[3]
00  // 24 x20y47 CPE[4]
00  // 25 x20y47 CPE[5]
00  // 26 x20y47 CPE[6]
00  // 27 x20y47 CPE[7]
00  // 28 x20y47 CPE[8]
00  // 29 x20y47 CPE[9]
00  // 30 x20y48 CPE[0]
00  // 31 x20y48 CPE[1]
00  // 32 x20y48 CPE[2]
00  // 33 x20y48 CPE[3]
00  // 34 x20y48 CPE[4]
00  // 35 x20y48 CPE[5]
00  // 36 x20y48 CPE[6]
00  // 37 x20y48 CPE[7]
00  // 38 x20y48 CPE[8]
00  // 39 x20y48 CPE[9]
00  // 40 x19y47 INMUX plane 2,1
00  // 41 x19y47 INMUX plane 4,3
00  // 42 x19y47 INMUX plane 6,5
00  // 43 x19y47 INMUX plane 8,7
00  // 44 x19y47 INMUX plane 10,9
00  // 45 x19y47 INMUX plane 12,11
00  // 46 x19y48 INMUX plane 2,1
00  // 47 x19y48 INMUX plane 4,3
00  // 48 x19y48 INMUX plane 6,5
00  // 49 x19y48 INMUX plane 8,7
00  // 50 x19y48 INMUX plane 10,9
00  // 51 x19y48 INMUX plane 12,11
00  // 52 x20y47 INMUX plane 2,1
00  // 53 x20y47 INMUX plane 4,3
00  // 54 x20y47 INMUX plane 6,5
00  // 55 x20y47 INMUX plane 8,7
01  // 56 x20y47 INMUX plane 10,9
00  // 57 x20y47 INMUX plane 12,11
00  // 58 x20y48 INMUX plane 2,1
00  // 59 x20y48 INMUX plane 4,3
00  // 60 x20y48 INMUX plane 6,5
00  // 61 x20y48 INMUX plane 8,7
00  // 62 x20y48 INMUX plane 10,9
00  // 63 x20y48 INMUX plane 12,11
00  // 64 x19y47 SB_BIG plane 1
00  // 65 x19y47 SB_BIG plane 1
00  // 66 x19y47 SB_DRIVE plane 2,1
00  // 67 x19y47 SB_BIG plane 2
00  // 68 x19y47 SB_BIG plane 2
00  // 69 x19y47 SB_BIG plane 3
00  // 70 x19y47 SB_BIG plane 3
00  // 71 x19y47 SB_DRIVE plane 4,3
00  // 72 x19y47 SB_BIG plane 4
00  // 73 x19y47 SB_BIG plane 4
00  // 74 x19y47 SB_BIG plane 5
00  // 75 x19y47 SB_BIG plane 5
00  // 76 x19y47 SB_DRIVE plane 6,5
00  // 77 x19y47 SB_BIG plane 6
00  // 78 x19y47 SB_BIG plane 6
00  // 79 x19y47 SB_BIG plane 7
00  // 80 x19y47 SB_BIG plane 7
00  // 81 x19y47 SB_DRIVE plane 8,7
00  // 82 x19y47 SB_BIG plane 8
00  // 83 x19y47 SB_BIG plane 8
39  // 84 x19y47 SB_BIG plane 9
52 // -- CRC low byte
D7 // -- CRC high byte


// Config Latches on x21y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 799A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
18 // y_sel: 47
BF // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 79A2
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x21y47 CPE[0]
00  //  1 x21y47 CPE[1]
00  //  2 x21y47 CPE[2]
00  //  3 x21y47 CPE[3]
00  //  4 x21y47 CPE[4]
00  //  5 x21y47 CPE[5]
00  //  6 x21y47 CPE[6]
00  //  7 x21y47 CPE[7]
00  //  8 x21y47 CPE[8]
00  //  9 x21y47 CPE[9]
00  // 10 x21y48 CPE[0]
00  // 11 x21y48 CPE[1]
00  // 12 x21y48 CPE[2]
00  // 13 x21y48 CPE[3]
00  // 14 x21y48 CPE[4]
00  // 15 x21y48 CPE[5]
00  // 16 x21y48 CPE[6]
00  // 17 x21y48 CPE[7]
00  // 18 x21y48 CPE[8]
00  // 19 x21y48 CPE[9]
00  // 20 x22y47 CPE[0]
00  // 21 x22y47 CPE[1]
00  // 22 x22y47 CPE[2]
00  // 23 x22y47 CPE[3]
00  // 24 x22y47 CPE[4]
00  // 25 x22y47 CPE[5]
00  // 26 x22y47 CPE[6]
00  // 27 x22y47 CPE[7]
00  // 28 x22y47 CPE[8]
00  // 29 x22y47 CPE[9]
00  // 30 x22y48 CPE[0]
00  // 31 x22y48 CPE[1]
00  // 32 x22y48 CPE[2]
00  // 33 x22y48 CPE[3]
00  // 34 x22y48 CPE[4]
00  // 35 x22y48 CPE[5]
00  // 36 x22y48 CPE[6]
00  // 37 x22y48 CPE[7]
00  // 38 x22y48 CPE[8]
00  // 39 x22y48 CPE[9]
00  // 40 x21y47 INMUX plane 2,1
00  // 41 x21y47 INMUX plane 4,3
00  // 42 x21y47 INMUX plane 6,5
00  // 43 x21y47 INMUX plane 8,7
01  // 44 x21y47 INMUX plane 10,9
00  // 45 x21y47 INMUX plane 12,11
00  // 46 x21y48 INMUX plane 2,1
00  // 47 x21y48 INMUX plane 4,3
00  // 48 x21y48 INMUX plane 6,5
00  // 49 x21y48 INMUX plane 8,7
00  // 50 x21y48 INMUX plane 10,9
00  // 51 x21y48 INMUX plane 12,11
00  // 52 x22y47 INMUX plane 2,1
00  // 53 x22y47 INMUX plane 4,3
00  // 54 x22y47 INMUX plane 6,5
00  // 55 x22y47 INMUX plane 8,7
00  // 56 x22y47 INMUX plane 10,9
00  // 57 x22y47 INMUX plane 12,11
00  // 58 x22y48 INMUX plane 2,1
00  // 59 x22y48 INMUX plane 4,3
00  // 60 x22y48 INMUX plane 6,5
00  // 61 x22y48 INMUX plane 8,7
00  // 62 x22y48 INMUX plane 10,9
00  // 63 x22y48 INMUX plane 12,11
00  // 64 x22y48 SB_BIG plane 1
00  // 65 x22y48 SB_BIG plane 1
00  // 66 x22y48 SB_DRIVE plane 2,1
00  // 67 x22y48 SB_BIG plane 2
00  // 68 x22y48 SB_BIG plane 2
00  // 69 x22y48 SB_BIG plane 3
00  // 70 x22y48 SB_BIG plane 3
00  // 71 x22y48 SB_DRIVE plane 4,3
00  // 72 x22y48 SB_BIG plane 4
00  // 73 x22y48 SB_BIG plane 4
00  // 74 x22y48 SB_BIG plane 5
00  // 75 x22y48 SB_BIG plane 5
00  // 76 x22y48 SB_DRIVE plane 6,5
00  // 77 x22y48 SB_BIG plane 6
00  // 78 x22y48 SB_BIG plane 6
00  // 79 x22y48 SB_BIG plane 7
00  // 80 x22y48 SB_BIG plane 7
00  // 81 x22y48 SB_DRIVE plane 8,7
00  // 82 x22y48 SB_BIG plane 8
00  // 83 x22y48 SB_BIG plane 8
39  // 84 x22y48 SB_BIG plane 9
00  // 85 x22y48 SB_BIG plane 9
01  // 86 x22y48 SB_DRIVE plane 10,9
4B // -- CRC low byte
F6 // -- CRC high byte


// Config Latches on x23y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 79FF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
18 // y_sel: 47
B7 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7A07
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x23y47 CPE[0]
00  //  1 x23y47 CPE[1]
00  //  2 x23y47 CPE[2]
00  //  3 x23y47 CPE[3]
00  //  4 x23y47 CPE[4]
00  //  5 x23y47 CPE[5]
00  //  6 x23y47 CPE[6]
00  //  7 x23y47 CPE[7]
00  //  8 x23y47 CPE[8]
00  //  9 x23y47 CPE[9]
00  // 10 x23y48 CPE[0]
00  // 11 x23y48 CPE[1]
00  // 12 x23y48 CPE[2]
00  // 13 x23y48 CPE[3]
00  // 14 x23y48 CPE[4]
00  // 15 x23y48 CPE[5]
00  // 16 x23y48 CPE[6]
00  // 17 x23y48 CPE[7]
00  // 18 x23y48 CPE[8]
00  // 19 x23y48 CPE[9]
00  // 20 x24y47 CPE[0]
00  // 21 x24y47 CPE[1]
00  // 22 x24y47 CPE[2]
00  // 23 x24y47 CPE[3]
00  // 24 x24y47 CPE[4]
00  // 25 x24y47 CPE[5]
00  // 26 x24y47 CPE[6]
00  // 27 x24y47 CPE[7]
00  // 28 x24y47 CPE[8]
00  // 29 x24y47 CPE[9]
00  // 30 x24y48 CPE[0]
00  // 31 x24y48 CPE[1]
00  // 32 x24y48 CPE[2]
00  // 33 x24y48 CPE[3]
00  // 34 x24y48 CPE[4]
00  // 35 x24y48 CPE[5]
00  // 36 x24y48 CPE[6]
00  // 37 x24y48 CPE[7]
00  // 38 x24y48 CPE[8]
00  // 39 x24y48 CPE[9]
00  // 40 x23y47 INMUX plane 2,1
00  // 41 x23y47 INMUX plane 4,3
00  // 42 x23y47 INMUX plane 6,5
00  // 43 x23y47 INMUX plane 8,7
00  // 44 x23y47 INMUX plane 10,9
00  // 45 x23y47 INMUX plane 12,11
00  // 46 x23y48 INMUX plane 2,1
00  // 47 x23y48 INMUX plane 4,3
00  // 48 x23y48 INMUX plane 6,5
00  // 49 x23y48 INMUX plane 8,7
01  // 50 x23y48 INMUX plane 10,9
00  // 51 x23y48 INMUX plane 12,11
00  // 52 x24y47 INMUX plane 2,1
00  // 53 x24y47 INMUX plane 4,3
00  // 54 x24y47 INMUX plane 6,5
00  // 55 x24y47 INMUX plane 8,7
00  // 56 x24y47 INMUX plane 10,9
00  // 57 x24y47 INMUX plane 12,11
00  // 58 x24y48 INMUX plane 2,1
00  // 59 x24y48 INMUX plane 4,3
00  // 60 x24y48 INMUX plane 6,5
00  // 61 x24y48 INMUX plane 8,7
01  // 62 x24y48 INMUX plane 10,9
00  // 63 x24y48 INMUX plane 12,11
00  // 64 x23y47 SB_BIG plane 1
00  // 65 x23y47 SB_BIG plane 1
00  // 66 x23y47 SB_DRIVE plane 2,1
00  // 67 x23y47 SB_BIG plane 2
00  // 68 x23y47 SB_BIG plane 2
00  // 69 x23y47 SB_BIG plane 3
00  // 70 x23y47 SB_BIG plane 3
00  // 71 x23y47 SB_DRIVE plane 4,3
00  // 72 x23y47 SB_BIG plane 4
00  // 73 x23y47 SB_BIG plane 4
00  // 74 x23y47 SB_BIG plane 5
00  // 75 x23y47 SB_BIG plane 5
00  // 76 x23y47 SB_DRIVE plane 6,5
00  // 77 x23y47 SB_BIG plane 6
00  // 78 x23y47 SB_BIG plane 6
00  // 79 x23y47 SB_BIG plane 7
00  // 80 x23y47 SB_BIG plane 7
00  // 81 x23y47 SB_DRIVE plane 8,7
00  // 82 x23y47 SB_BIG plane 8
00  // 83 x23y47 SB_BIG plane 8
00  // 84 x23y47 SB_BIG plane 9
00  // 85 x23y47 SB_BIG plane 9
04  // 86 x23y47 SB_DRIVE plane 10,9
B6 // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x25y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7A64     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
18 // y_sel: 47
6F // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7A6C
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x25y47 CPE[0]
00  //  1 x25y47 CPE[1]
00  //  2 x25y47 CPE[2]
00  //  3 x25y47 CPE[3]
00  //  4 x25y47 CPE[4]
00  //  5 x25y47 CPE[5]
00  //  6 x25y47 CPE[6]
00  //  7 x25y47 CPE[7]
00  //  8 x25y47 CPE[8]
00  //  9 x25y47 CPE[9]
00  // 10 x25y48 CPE[0]
00  // 11 x25y48 CPE[1]
00  // 12 x25y48 CPE[2]
00  // 13 x25y48 CPE[3]
00  // 14 x25y48 CPE[4]
00  // 15 x25y48 CPE[5]
00  // 16 x25y48 CPE[6]
00  // 17 x25y48 CPE[7]
00  // 18 x25y48 CPE[8]
00  // 19 x25y48 CPE[9]
00  // 20 x26y47 CPE[0]
00  // 21 x26y47 CPE[1]
00  // 22 x26y47 CPE[2]
00  // 23 x26y47 CPE[3]
00  // 24 x26y47 CPE[4]
00  // 25 x26y47 CPE[5]
00  // 26 x26y47 CPE[6]
00  // 27 x26y47 CPE[7]
00  // 28 x26y47 CPE[8]
00  // 29 x26y47 CPE[9]
00  // 30 x26y48 CPE[0]
00  // 31 x26y48 CPE[1]
00  // 32 x26y48 CPE[2]
00  // 33 x26y48 CPE[3]
00  // 34 x26y48 CPE[4]
00  // 35 x26y48 CPE[5]
00  // 36 x26y48 CPE[6]
00  // 37 x26y48 CPE[7]
00  // 38 x26y48 CPE[8]
00  // 39 x26y48 CPE[9]
00  // 40 x25y47 INMUX plane 2,1
00  // 41 x25y47 INMUX plane 4,3
00  // 42 x25y47 INMUX plane 6,5
00  // 43 x25y47 INMUX plane 8,7
00  // 44 x25y47 INMUX plane 10,9
00  // 45 x25y47 INMUX plane 12,11
00  // 46 x25y48 INMUX plane 2,1
00  // 47 x25y48 INMUX plane 4,3
00  // 48 x25y48 INMUX plane 6,5
00  // 49 x25y48 INMUX plane 8,7
00  // 50 x25y48 INMUX plane 10,9
00  // 51 x25y48 INMUX plane 12,11
00  // 52 x26y47 INMUX plane 2,1
00  // 53 x26y47 INMUX plane 4,3
00  // 54 x26y47 INMUX plane 6,5
00  // 55 x26y47 INMUX plane 8,7
01  // 56 x26y47 INMUX plane 10,9
00  // 57 x26y47 INMUX plane 12,11
00  // 58 x26y48 INMUX plane 2,1
00  // 59 x26y48 INMUX plane 4,3
00  // 60 x26y48 INMUX plane 6,5
00  // 61 x26y48 INMUX plane 8,7
00  // 62 x26y48 INMUX plane 10,9
00  // 63 x26y48 INMUX plane 12,11
00  // 64 x26y48 SB_BIG plane 1
00  // 65 x26y48 SB_BIG plane 1
00  // 66 x26y48 SB_DRIVE plane 2,1
00  // 67 x26y48 SB_BIG plane 2
00  // 68 x26y48 SB_BIG plane 2
00  // 69 x26y48 SB_BIG plane 3
00  // 70 x26y48 SB_BIG plane 3
00  // 71 x26y48 SB_DRIVE plane 4,3
00  // 72 x26y48 SB_BIG plane 4
00  // 73 x26y48 SB_BIG plane 4
00  // 74 x26y48 SB_BIG plane 5
00  // 75 x26y48 SB_BIG plane 5
00  // 76 x26y48 SB_DRIVE plane 6,5
00  // 77 x26y48 SB_BIG plane 6
00  // 78 x26y48 SB_BIG plane 6
00  // 79 x26y48 SB_BIG plane 7
00  // 80 x26y48 SB_BIG plane 7
00  // 81 x26y48 SB_DRIVE plane 8,7
00  // 82 x26y48 SB_BIG plane 8
00  // 83 x26y48 SB_BIG plane 8
0E  // 84 x26y48 SB_BIG plane 9
00  // 85 x26y48 SB_BIG plane 9
00  // 86 x26y48 SB_DRIVE plane 10,9
00  // 87 x26y48 SB_BIG plane 10
00  // 88 x26y48 SB_BIG plane 10
00  // 89 x26y48 SB_BIG plane 11
00  // 90 x26y48 SB_BIG plane 11
00  // 91 x26y48 SB_DRIVE plane 12,11
00  // 92 x26y48 SB_BIG plane 12
00  // 93 x26y48 SB_BIG plane 12
00  // 94 x25y47 SB_SML plane 1
00  // 95 x25y47 SB_SML plane 2,1
00  // 96 x25y47 SB_SML plane 2
00  // 97 x25y47 SB_SML plane 3
00  // 98 x25y47 SB_SML plane 4,3
00  // 99 x25y47 SB_SML plane 4
00  // 100 x25y47 SB_SML plane 5
00  // 101 x25y47 SB_SML plane 6,5
00  // 102 x25y47 SB_SML plane 6
00  // 103 x25y47 SB_SML plane 7
00  // 104 x25y47 SB_SML plane 8,7
00  // 105 x25y47 SB_SML plane 8
49  // 106 x25y47 SB_SML plane 9
3D // -- CRC low byte
60 // -- CRC high byte


// Config Latches on x27y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7ADD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
18 // y_sel: 47
07 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7AE5
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x27y47 CPE[0]
00  //  1 x27y47 CPE[1]
00  //  2 x27y47 CPE[2]
00  //  3 x27y47 CPE[3]
00  //  4 x27y47 CPE[4]
00  //  5 x27y47 CPE[5]
00  //  6 x27y47 CPE[6]
00  //  7 x27y47 CPE[7]
00  //  8 x27y47 CPE[8]
00  //  9 x27y47 CPE[9]
00  // 10 x27y48 CPE[0]
00  // 11 x27y48 CPE[1]
00  // 12 x27y48 CPE[2]
00  // 13 x27y48 CPE[3]
00  // 14 x27y48 CPE[4]
00  // 15 x27y48 CPE[5]
00  // 16 x27y48 CPE[6]
00  // 17 x27y48 CPE[7]
00  // 18 x27y48 CPE[8]
00  // 19 x27y48 CPE[9]
00  // 20 x28y47 CPE[0]  _a385  C_AND////    _a383  C_///AND/
00  // 21 x28y47 CPE[1]
00  // 22 x28y47 CPE[2]
00  // 23 x28y47 CPE[3]
00  // 24 x28y47 CPE[4]
00  // 25 x28y47 CPE[5]
00  // 26 x28y47 CPE[6]
00  // 27 x28y47 CPE[7]
00  // 28 x28y47 CPE[8]
00  // 29 x28y47 CPE[9]
00  // 30 x28y48 CPE[0]  _a382  C_AND////    _a377  C_///AND/
00  // 31 x28y48 CPE[1]
00  // 32 x28y48 CPE[2]
00  // 33 x28y48 CPE[3]
00  // 34 x28y48 CPE[4]
00  // 35 x28y48 CPE[5]
00  // 36 x28y48 CPE[6]
00  // 37 x28y48 CPE[7]
00  // 38 x28y48 CPE[8]
00  // 39 x28y48 CPE[9]
04  // 40 x27y47 INMUX plane 2,1
00  // 41 x27y47 INMUX plane 4,3
00  // 42 x27y47 INMUX plane 6,5
02  // 43 x27y47 INMUX plane 8,7
01  // 44 x27y47 INMUX plane 10,9
00  // 45 x27y47 INMUX plane 12,11
00  // 46 x27y48 INMUX plane 2,1
00  // 47 x27y48 INMUX plane 4,3
00  // 48 x27y48 INMUX plane 6,5
00  // 49 x27y48 INMUX plane 8,7
01  // 50 x27y48 INMUX plane 10,9
00  // 51 x27y48 INMUX plane 12,11
00  // 52 x28y47 INMUX plane 2,1
06  // 53 x28y47 INMUX plane 4,3
20  // 54 x28y47 INMUX plane 6,5
05  // 55 x28y47 INMUX plane 8,7
00  // 56 x28y47 INMUX plane 10,9
00  // 57 x28y47 INMUX plane 12,11
04  // 58 x28y48 INMUX plane 2,1
00  // 59 x28y48 INMUX plane 4,3
00  // 60 x28y48 INMUX plane 6,5
04  // 61 x28y48 INMUX plane 8,7
01  // 62 x28y48 INMUX plane 10,9
00  // 63 x28y48 INMUX plane 12,11
00  // 64 x27y47 SB_BIG plane 1
00  // 65 x27y47 SB_BIG plane 1
00  // 66 x27y47 SB_DRIVE plane 2,1
00  // 67 x27y47 SB_BIG plane 2
00  // 68 x27y47 SB_BIG plane 2
48  // 69 x27y47 SB_BIG plane 3
12  // 70 x27y47 SB_BIG plane 3
00  // 71 x27y47 SB_DRIVE plane 4,3
48  // 72 x27y47 SB_BIG plane 4
12  // 73 x27y47 SB_BIG plane 4
00  // 74 x27y47 SB_BIG plane 5
00  // 75 x27y47 SB_BIG plane 5
00  // 76 x27y47 SB_DRIVE plane 6,5
00  // 77 x27y47 SB_BIG plane 6
00  // 78 x27y47 SB_BIG plane 6
48  // 79 x27y47 SB_BIG plane 7
12  // 80 x27y47 SB_BIG plane 7
00  // 81 x27y47 SB_DRIVE plane 8,7
48  // 82 x27y47 SB_BIG plane 8
12  // 83 x27y47 SB_BIG plane 8
00  // 84 x27y47 SB_BIG plane 9
00  // 85 x27y47 SB_BIG plane 9
00  // 86 x27y47 SB_DRIVE plane 10,9
00  // 87 x27y47 SB_BIG plane 10
00  // 88 x27y47 SB_BIG plane 10
00  // 89 x27y47 SB_BIG plane 11
00  // 90 x27y47 SB_BIG plane 11
00  // 91 x27y47 SB_DRIVE plane 12,11
00  // 92 x27y47 SB_BIG plane 12
00  // 93 x27y47 SB_BIG plane 12
00  // 94 x28y48 SB_SML plane 1
00  // 95 x28y48 SB_SML plane 2,1
00  // 96 x28y48 SB_SML plane 2
A8  // 97 x28y48 SB_SML plane 3
82  // 98 x28y48 SB_SML plane 4,3
2A  // 99 x28y48 SB_SML plane 4
00  // 100 x28y48 SB_SML plane 5
00  // 101 x28y48 SB_SML plane 6,5
00  // 102 x28y48 SB_SML plane 6
A8  // 103 x28y48 SB_SML plane 7
82  // 104 x28y48 SB_SML plane 8,7
2A  // 105 x28y48 SB_SML plane 8
6C // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x29y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7B55     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
18 // y_sel: 47
DF // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7B5D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y47 CPE[0]  _a462  C_AND////    _a461  C_///AND/
00  //  1 x29y47 CPE[1]
00  //  2 x29y47 CPE[2]
00  //  3 x29y47 CPE[3]
00  //  4 x29y47 CPE[4]
00  //  5 x29y47 CPE[5]
00  //  6 x29y47 CPE[6]
00  //  7 x29y47 CPE[7]
00  //  8 x29y47 CPE[8]
00  //  9 x29y47 CPE[9]
00  // 10 x29y48 CPE[0]  _a460  C_AND////    _a459  C_///AND/
00  // 11 x29y48 CPE[1]
00  // 12 x29y48 CPE[2]
00  // 13 x29y48 CPE[3]
00  // 14 x29y48 CPE[4]
00  // 15 x29y48 CPE[5]
00  // 16 x29y48 CPE[6]
00  // 17 x29y48 CPE[7]
00  // 18 x29y48 CPE[8]
00  // 19 x29y48 CPE[9]
00  // 20 x30y47 CPE[0]  _a442  C_AND////    _a441  C_///AND/
00  // 21 x30y47 CPE[1]
00  // 22 x30y47 CPE[2]
00  // 23 x30y47 CPE[3]
00  // 24 x30y47 CPE[4]
00  // 25 x30y47 CPE[5]
00  // 26 x30y47 CPE[6]
00  // 27 x30y47 CPE[7]
00  // 28 x30y47 CPE[8]
00  // 29 x30y47 CPE[9]
00  // 30 x30y48 CPE[0]  _a440  C_AND////    _a439  C_///AND/
00  // 31 x30y48 CPE[1]
00  // 32 x30y48 CPE[2]
00  // 33 x30y48 CPE[3]
00  // 34 x30y48 CPE[4]
00  // 35 x30y48 CPE[5]
00  // 36 x30y48 CPE[6]
00  // 37 x30y48 CPE[7]
00  // 38 x30y48 CPE[8]
00  // 39 x30y48 CPE[9]
00  // 40 x29y47 INMUX plane 2,1
00  // 41 x29y47 INMUX plane 4,3
00  // 42 x29y47 INMUX plane 6,5
00  // 43 x29y47 INMUX plane 8,7
00  // 44 x29y47 INMUX plane 10,9
00  // 45 x29y47 INMUX plane 12,11
00  // 46 x29y48 INMUX plane 2,1
00  // 47 x29y48 INMUX plane 4,3
00  // 48 x29y48 INMUX plane 6,5
02  // 49 x29y48 INMUX plane 8,7
00  // 50 x29y48 INMUX plane 10,9
00  // 51 x29y48 INMUX plane 12,11
00  // 52 x30y47 INMUX plane 2,1
00  // 53 x30y47 INMUX plane 4,3
00  // 54 x30y47 INMUX plane 6,5
00  // 55 x30y47 INMUX plane 8,7
01  // 56 x30y47 INMUX plane 10,9
00  // 57 x30y47 INMUX plane 12,11
00  // 58 x30y48 INMUX plane 2,1
02  // 59 x30y48 INMUX plane 4,3
00  // 60 x30y48 INMUX plane 6,5
00  // 61 x30y48 INMUX plane 8,7
00  // 62 x30y48 INMUX plane 10,9
00  // 63 x30y48 INMUX plane 12,11
48  // 64 x30y48 SB_BIG plane 1
12  // 65 x30y48 SB_BIG plane 1
00  // 66 x30y48 SB_DRIVE plane 2,1
48  // 67 x30y48 SB_BIG plane 2
12  // 68 x30y48 SB_BIG plane 2
48  // 69 x30y48 SB_BIG plane 3
12  // 70 x30y48 SB_BIG plane 3
00  // 71 x30y48 SB_DRIVE plane 4,3
48  // 72 x30y48 SB_BIG plane 4
12  // 73 x30y48 SB_BIG plane 4
48  // 74 x30y48 SB_BIG plane 5
12  // 75 x30y48 SB_BIG plane 5
00  // 76 x30y48 SB_DRIVE plane 6,5
48  // 77 x30y48 SB_BIG plane 6
12  // 78 x30y48 SB_BIG plane 6
48  // 79 x30y48 SB_BIG plane 7
18  // 80 x30y48 SB_BIG plane 7
00  // 81 x30y48 SB_DRIVE plane 8,7
48  // 82 x30y48 SB_BIG plane 8
12  // 83 x30y48 SB_BIG plane 8
48  // 84 x30y48 SB_BIG plane 9
12  // 85 x30y48 SB_BIG plane 9
04  // 86 x30y48 SB_DRIVE plane 10,9
48  // 87 x30y48 SB_BIG plane 10
12  // 88 x30y48 SB_BIG plane 10
48  // 89 x30y48 SB_BIG plane 11
12  // 90 x30y48 SB_BIG plane 11
00  // 91 x30y48 SB_DRIVE plane 12,11
48  // 92 x30y48 SB_BIG plane 12
12  // 93 x30y48 SB_BIG plane 12
A8  // 94 x29y47 SB_SML plane 1
82  // 95 x29y47 SB_SML plane 2,1
2A  // 96 x29y47 SB_SML plane 2
A8  // 97 x29y47 SB_SML plane 3
82  // 98 x29y47 SB_SML plane 4,3
2A  // 99 x29y47 SB_SML plane 4
A8  // 100 x29y47 SB_SML plane 5
82  // 101 x29y47 SB_SML plane 6,5
2A  // 102 x29y47 SB_SML plane 6
28  // 103 x29y47 SB_SML plane 7
83  // 104 x29y47 SB_SML plane 8,7
2A  // 105 x29y47 SB_SML plane 8
B9  // 106 x29y47 SB_SML plane 9
82  // 107 x29y47 SB_SML plane 10,9
2A  // 108 x29y47 SB_SML plane 10
A8  // 109 x29y47 SB_SML plane 11
82  // 110 x29y47 SB_SML plane 12,11
2A  // 111 x29y47 SB_SML plane 12
B4 // -- CRC low byte
5F // -- CRC high byte


// Config Latches on x31y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7BD3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
18 // y_sel: 47
86 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7BDB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y47 CPE[0]  _a466  C_AND////    _a465  C_///AND/
00  //  1 x31y47 CPE[1]
00  //  2 x31y47 CPE[2]
00  //  3 x31y47 CPE[3]
00  //  4 x31y47 CPE[4]
00  //  5 x31y47 CPE[5]
00  //  6 x31y47 CPE[6]
00  //  7 x31y47 CPE[7]
00  //  8 x31y47 CPE[8]
00  //  9 x31y47 CPE[9]
00  // 10 x31y48 CPE[0]  _a464  C_AND////    _a463  C_///AND/
00  // 11 x31y48 CPE[1]
00  // 12 x31y48 CPE[2]
00  // 13 x31y48 CPE[3]
00  // 14 x31y48 CPE[4]
00  // 15 x31y48 CPE[5]
00  // 16 x31y48 CPE[6]
00  // 17 x31y48 CPE[7]
00  // 18 x31y48 CPE[8]
00  // 19 x31y48 CPE[9]
00  // 20 x32y47 CPE[0]  _a446  C_AND////    _a445  C_///AND/
00  // 21 x32y47 CPE[1]
00  // 22 x32y47 CPE[2]
00  // 23 x32y47 CPE[3]
00  // 24 x32y47 CPE[4]
00  // 25 x32y47 CPE[5]
00  // 26 x32y47 CPE[6]
00  // 27 x32y47 CPE[7]
00  // 28 x32y47 CPE[8]
00  // 29 x32y47 CPE[9]
00  // 30 x32y48 CPE[0]  _a444  C_AND////    _a443  C_///AND/
00  // 31 x32y48 CPE[1]
00  // 32 x32y48 CPE[2]
00  // 33 x32y48 CPE[3]
00  // 34 x32y48 CPE[4]
00  // 35 x32y48 CPE[5]
00  // 36 x32y48 CPE[6]
00  // 37 x32y48 CPE[7]
00  // 38 x32y48 CPE[8]
00  // 39 x32y48 CPE[9]
00  // 40 x31y47 INMUX plane 2,1
00  // 41 x31y47 INMUX plane 4,3
00  // 42 x31y47 INMUX plane 6,5
00  // 43 x31y47 INMUX plane 8,7
01  // 44 x31y47 INMUX plane 10,9
00  // 45 x31y47 INMUX plane 12,11
10  // 46 x31y48 INMUX plane 2,1
02  // 47 x31y48 INMUX plane 4,3
00  // 48 x31y48 INMUX plane 6,5
00  // 49 x31y48 INMUX plane 8,7
00  // 50 x31y48 INMUX plane 10,9
03  // 51 x31y48 INMUX plane 12,11
00  // 52 x32y47 INMUX plane 2,1
03  // 53 x32y47 INMUX plane 4,3
00  // 54 x32y47 INMUX plane 6,5
00  // 55 x32y47 INMUX plane 8,7
00  // 56 x32y47 INMUX plane 10,9
00  // 57 x32y47 INMUX plane 12,11
00  // 58 x32y48 INMUX plane 2,1
00  // 59 x32y48 INMUX plane 4,3
00  // 60 x32y48 INMUX plane 6,5
00  // 61 x32y48 INMUX plane 8,7
00  // 62 x32y48 INMUX plane 10,9
00  // 63 x32y48 INMUX plane 12,11
48  // 64 x31y47 SB_BIG plane 1
12  // 65 x31y47 SB_BIG plane 1
00  // 66 x31y47 SB_DRIVE plane 2,1
48  // 67 x31y47 SB_BIG plane 2
12  // 68 x31y47 SB_BIG plane 2
48  // 69 x31y47 SB_BIG plane 3
12  // 70 x31y47 SB_BIG plane 3
00  // 71 x31y47 SB_DRIVE plane 4,3
48  // 72 x31y47 SB_BIG plane 4
12  // 73 x31y47 SB_BIG plane 4
48  // 74 x31y47 SB_BIG plane 5
12  // 75 x31y47 SB_BIG plane 5
00  // 76 x31y47 SB_DRIVE plane 6,5
48  // 77 x31y47 SB_BIG plane 6
12  // 78 x31y47 SB_BIG plane 6
48  // 79 x31y47 SB_BIG plane 7
18  // 80 x31y47 SB_BIG plane 7
00  // 81 x31y47 SB_DRIVE plane 8,7
48  // 82 x31y47 SB_BIG plane 8
12  // 83 x31y47 SB_BIG plane 8
48  // 84 x31y47 SB_BIG plane 9
12  // 85 x31y47 SB_BIG plane 9
00  // 86 x31y47 SB_DRIVE plane 10,9
48  // 87 x31y47 SB_BIG plane 10
12  // 88 x31y47 SB_BIG plane 10
48  // 89 x31y47 SB_BIG plane 11
12  // 90 x31y47 SB_BIG plane 11
00  // 91 x31y47 SB_DRIVE plane 12,11
48  // 92 x31y47 SB_BIG plane 12
12  // 93 x31y47 SB_BIG plane 12
A8  // 94 x32y48 SB_SML plane 1
86  // 95 x32y48 SB_SML plane 2,1
3A  // 96 x32y48 SB_SML plane 2
28  // 97 x32y48 SB_SML plane 3
87  // 98 x32y48 SB_SML plane 4,3
2A  // 99 x32y48 SB_SML plane 4
A8  // 100 x32y48 SB_SML plane 5
82  // 101 x32y48 SB_SML plane 6,5
2A  // 102 x32y48 SB_SML plane 6
A8  // 103 x32y48 SB_SML plane 7
82  // 104 x32y48 SB_SML plane 8,7
2A  // 105 x32y48 SB_SML plane 8
A8  // 106 x32y48 SB_SML plane 9
82  // 107 x32y48 SB_SML plane 10,9
2A  // 108 x32y48 SB_SML plane 10
A8  // 109 x32y48 SB_SML plane 11
82  // 110 x32y48 SB_SML plane 12,11
2A  // 111 x32y48 SB_SML plane 12
83 // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x33y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7C51     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
18 // y_sel: 47
5E // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7C59
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x33y47 CPE[0]
00  //  1 x33y47 CPE[1]
00  //  2 x33y47 CPE[2]
00  //  3 x33y47 CPE[3]
00  //  4 x33y47 CPE[4]
00  //  5 x33y47 CPE[5]
00  //  6 x33y47 CPE[6]
00  //  7 x33y47 CPE[7]
00  //  8 x33y47 CPE[8]
00  //  9 x33y47 CPE[9]
00  // 10 x33y48 CPE[0]  _a370  C_MX2b////    
00  // 11 x33y48 CPE[1]
00  // 12 x33y48 CPE[2]
00  // 13 x33y48 CPE[3]
00  // 14 x33y48 CPE[4]
00  // 15 x33y48 CPE[5]
00  // 16 x33y48 CPE[6]
00  // 17 x33y48 CPE[7]
00  // 18 x33y48 CPE[8]
00  // 19 x33y48 CPE[9]
00  // 20 x34y47 CPE[0]  _a53  C_AND/D///    
00  // 21 x34y47 CPE[1]
00  // 22 x34y47 CPE[2]
00  // 23 x34y47 CPE[3]
00  // 24 x34y47 CPE[4]
00  // 25 x34y47 CPE[5]
00  // 26 x34y47 CPE[6]
00  // 27 x34y47 CPE[7]
00  // 28 x34y47 CPE[8]
00  // 29 x34y47 CPE[9]
00  // 30 x34y48 CPE[0]  _a138  C_MX2a////    
00  // 31 x34y48 CPE[1]
00  // 32 x34y48 CPE[2]
00  // 33 x34y48 CPE[3]
00  // 34 x34y48 CPE[4]
00  // 35 x34y48 CPE[5]
00  // 36 x34y48 CPE[6]
00  // 37 x34y48 CPE[7]
00  // 38 x34y48 CPE[8]
00  // 39 x34y48 CPE[9]
1C  // 40 x33y47 INMUX plane 2,1
00  // 41 x33y47 INMUX plane 4,3
00  // 42 x33y47 INMUX plane 6,5
01  // 43 x33y47 INMUX plane 8,7
00  // 44 x33y47 INMUX plane 10,9
00  // 45 x33y47 INMUX plane 12,11
15  // 46 x33y48 INMUX plane 2,1
04  // 47 x33y48 INMUX plane 4,3
31  // 48 x33y48 INMUX plane 6,5
00  // 49 x33y48 INMUX plane 8,7
18  // 50 x33y48 INMUX plane 10,9
00  // 51 x33y48 INMUX plane 12,11
00  // 52 x34y47 INMUX plane 2,1
05  // 53 x34y47 INMUX plane 4,3
00  // 54 x34y47 INMUX plane 6,5
26  // 55 x34y47 INMUX plane 8,7
00  // 56 x34y47 INMUX plane 10,9
00  // 57 x34y47 INMUX plane 12,11
24  // 58 x34y48 INMUX plane 2,1
05  // 59 x34y48 INMUX plane 4,3
03  // 60 x34y48 INMUX plane 6,5
0C  // 61 x34y48 INMUX plane 8,7
00  // 62 x34y48 INMUX plane 10,9
00  // 63 x34y48 INMUX plane 12,11
02  // 64 x34y48 SB_BIG plane 1
34  // 65 x34y48 SB_BIG plane 1
00  // 66 x34y48 SB_DRIVE plane 2,1
48  // 67 x34y48 SB_BIG plane 2
14  // 68 x34y48 SB_BIG plane 2
48  // 69 x34y48 SB_BIG plane 3
10  // 70 x34y48 SB_BIG plane 3
00  // 71 x34y48 SB_DRIVE plane 4,3
08  // 72 x34y48 SB_BIG plane 4
13  // 73 x34y48 SB_BIG plane 4
00  // 74 x34y48 SB_BIG plane 5
00  // 75 x34y48 SB_BIG plane 5
00  // 76 x34y48 SB_DRIVE plane 6,5
48  // 77 x34y48 SB_BIG plane 6
12  // 78 x34y48 SB_BIG plane 6
48  // 79 x34y48 SB_BIG plane 7
12  // 80 x34y48 SB_BIG plane 7
01  // 81 x34y48 SB_DRIVE plane 8,7
41  // 82 x34y48 SB_BIG plane 8
12  // 83 x34y48 SB_BIG plane 8
21  // 84 x34y48 SB_BIG plane 9
00  // 85 x34y48 SB_BIG plane 9
00  // 86 x34y48 SB_DRIVE plane 10,9
C0  // 87 x34y48 SB_BIG plane 10
00  // 88 x34y48 SB_BIG plane 10
00  // 89 x34y48 SB_BIG plane 11
00  // 90 x34y48 SB_BIG plane 11
00  // 91 x34y48 SB_DRIVE plane 12,11
00  // 92 x34y48 SB_BIG plane 12
00  // 93 x34y48 SB_BIG plane 12
04  // 94 x33y47 SB_SML plane 1
12  // 95 x33y47 SB_SML plane 2,1
2A  // 96 x33y47 SB_SML plane 2
A8  // 97 x33y47 SB_SML plane 3
82  // 98 x33y47 SB_SML plane 4,3
2A  // 99 x33y47 SB_SML plane 4
60  // 100 x33y47 SB_SML plane 5
80  // 101 x33y47 SB_SML plane 6,5
2A  // 102 x33y47 SB_SML plane 6
A8  // 103 x33y47 SB_SML plane 7
82  // 104 x33y47 SB_SML plane 8,7
2A  // 105 x33y47 SB_SML plane 8
19  // 106 x33y47 SB_SML plane 9
36 // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x35y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7CCA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
18 // y_sel: 47
36 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7CD2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y47 CPE[0]  _a366  C_MX2b////    
00  //  1 x35y47 CPE[1]
00  //  2 x35y47 CPE[2]
00  //  3 x35y47 CPE[3]
00  //  4 x35y47 CPE[4]
00  //  5 x35y47 CPE[5]
00  //  6 x35y47 CPE[6]
00  //  7 x35y47 CPE[7]
00  //  8 x35y47 CPE[8]
00  //  9 x35y47 CPE[9]
00  // 10 x35y48 CPE[0]  _a50  C_///AND/D
00  // 11 x35y48 CPE[1]
00  // 12 x35y48 CPE[2]
00  // 13 x35y48 CPE[3]
00  // 14 x35y48 CPE[4]
00  // 15 x35y48 CPE[5]
00  // 16 x35y48 CPE[6]
00  // 17 x35y48 CPE[7]
00  // 18 x35y48 CPE[8]
00  // 19 x35y48 CPE[9]
00  // 20 x36y47 CPE[0]  net1 = net2: _a142  C_ADDF2///ADDF2/
00  // 21 x36y47 CPE[1]
00  // 22 x36y47 CPE[2]
00  // 23 x36y47 CPE[3]
00  // 24 x36y47 CPE[4]
00  // 25 x36y47 CPE[5]
00  // 26 x36y47 CPE[6]
00  // 27 x36y47 CPE[7]
00  // 28 x36y47 CPE[8]
00  // 29 x36y47 CPE[9]
00  // 30 x36y48 CPE[0]  net1 = net2: _a144  C_ADDF2///ADDF2/
00  // 31 x36y48 CPE[1]
00  // 32 x36y48 CPE[2]
00  // 33 x36y48 CPE[3]
00  // 34 x36y48 CPE[4]
00  // 35 x36y48 CPE[5]
00  // 36 x36y48 CPE[6]
00  // 37 x36y48 CPE[7]
00  // 38 x36y48 CPE[8]
00  // 39 x36y48 CPE[9]
1C  // 40 x35y47 INMUX plane 2,1
2D  // 41 x35y47 INMUX plane 4,3
00  // 42 x35y47 INMUX plane 6,5
37  // 43 x35y47 INMUX plane 8,7
01  // 44 x35y47 INMUX plane 10,9
01  // 45 x35y47 INMUX plane 12,11
20  // 46 x35y48 INMUX plane 2,1
02  // 47 x35y48 INMUX plane 4,3
00  // 48 x35y48 INMUX plane 6,5
10  // 49 x35y48 INMUX plane 8,7
00  // 50 x35y48 INMUX plane 10,9
00  // 51 x35y48 INMUX plane 12,11
38  // 52 x36y47 INMUX plane 2,1
00  // 53 x36y47 INMUX plane 4,3
1D  // 54 x36y47 INMUX plane 6,5
40  // 55 x36y47 INMUX plane 8,7
A9  // 56 x36y47 INMUX plane 10,9
40  // 57 x36y47 INMUX plane 12,11
20  // 58 x36y48 INMUX plane 2,1
2A  // 59 x36y48 INMUX plane 4,3
38  // 60 x36y48 INMUX plane 6,5
50  // 61 x36y48 INMUX plane 8,7
29  // 62 x36y48 INMUX plane 10,9
40  // 63 x36y48 INMUX plane 12,11
48  // 64 x35y47 SB_BIG plane 1
12  // 65 x35y47 SB_BIG plane 1
08  // 66 x35y47 SB_DRIVE plane 2,1
8C  // 67 x35y47 SB_BIG plane 2
46  // 68 x35y47 SB_BIG plane 2
94  // 69 x35y47 SB_BIG plane 3
16  // 70 x35y47 SB_BIG plane 3
08  // 71 x35y47 SB_DRIVE plane 4,3
08  // 72 x35y47 SB_BIG plane 4
12  // 73 x35y47 SB_BIG plane 4
48  // 74 x35y47 SB_BIG plane 5
12  // 75 x35y47 SB_BIG plane 5
00  // 76 x35y47 SB_DRIVE plane 6,5
48  // 77 x35y47 SB_BIG plane 6
12  // 78 x35y47 SB_BIG plane 6
48  // 79 x35y47 SB_BIG plane 7
12  // 80 x35y47 SB_BIG plane 7
09  // 81 x35y47 SB_DRIVE plane 8,7
08  // 82 x35y47 SB_BIG plane 8
12  // 83 x35y47 SB_BIG plane 8
71  // 84 x35y47 SB_BIG plane 9
22  // 85 x35y47 SB_BIG plane 9
00  // 86 x35y47 SB_DRIVE plane 10,9
48  // 87 x35y47 SB_BIG plane 10
12  // 88 x35y47 SB_BIG plane 10
08  // 89 x35y47 SB_BIG plane 11
12  // 90 x35y47 SB_BIG plane 11
00  // 91 x35y47 SB_DRIVE plane 12,11
C8  // 92 x35y47 SB_BIG plane 12
12  // 93 x35y47 SB_BIG plane 12
28  // 94 x36y48 SB_SML plane 1
94  // 95 x36y48 SB_SML plane 2,1
66  // 96 x36y48 SB_SML plane 2
72  // 97 x36y48 SB_SML plane 3
87  // 98 x36y48 SB_SML plane 4,3
2A  // 99 x36y48 SB_SML plane 4
A8  // 100 x36y48 SB_SML plane 5
82  // 101 x36y48 SB_SML plane 6,5
6A  // 102 x36y48 SB_SML plane 6
40  // 103 x36y48 SB_SML plane 7
26  // 104 x36y48 SB_SML plane 8,7
2D  // 105 x36y48 SB_SML plane 8
A8  // 106 x36y48 SB_SML plane 9
82  // 107 x36y48 SB_SML plane 10,9
2A  // 108 x36y48 SB_SML plane 10
A8  // 109 x36y48 SB_SML plane 11
82  // 110 x36y48 SB_SML plane 12,11
2C  // 111 x36y48 SB_SML plane 12
F3 // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x37y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7D48     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
18 // y_sel: 47
EE // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7D50
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y47 CPE[0]  _a426  C_AND////    _a425  C_///AND/
00  //  1 x37y47 CPE[1]
00  //  2 x37y47 CPE[2]
00  //  3 x37y47 CPE[3]
00  //  4 x37y47 CPE[4]
00  //  5 x37y47 CPE[5]
00  //  6 x37y47 CPE[6]
00  //  7 x37y47 CPE[7]
00  //  8 x37y47 CPE[8]
00  //  9 x37y47 CPE[9]
00  // 10 x37y48 CPE[0]  _a424  C_AND////    _a423  C_///AND/
00  // 11 x37y48 CPE[1]
00  // 12 x37y48 CPE[2]
00  // 13 x37y48 CPE[3]
00  // 14 x37y48 CPE[4]
00  // 15 x37y48 CPE[5]
00  // 16 x37y48 CPE[6]
00  // 17 x37y48 CPE[7]
00  // 18 x37y48 CPE[8]
00  // 19 x37y48 CPE[9]
00  // 20 x38y47 CPE[0]  _a60  C_ORAND/D///    
00  // 21 x38y47 CPE[1]
00  // 22 x38y47 CPE[2]
00  // 23 x38y47 CPE[3]
00  // 24 x38y47 CPE[4]
00  // 25 x38y47 CPE[5]
00  // 26 x38y47 CPE[6]
00  // 27 x38y47 CPE[7]
00  // 28 x38y47 CPE[8]
00  // 29 x38y47 CPE[9]
00  // 30 x38y48 CPE[0]  _a371  C_MX2b////    _a488  C_////Bridge
00  // 31 x38y48 CPE[1]
00  // 32 x38y48 CPE[2]
00  // 33 x38y48 CPE[3]
00  // 34 x38y48 CPE[4]
00  // 35 x38y48 CPE[5]
00  // 36 x38y48 CPE[6]
00  // 37 x38y48 CPE[7]
00  // 38 x38y48 CPE[8]
00  // 39 x38y48 CPE[9]
1D  // 40 x37y47 INMUX plane 2,1
00  // 41 x37y47 INMUX plane 4,3
35  // 42 x37y47 INMUX plane 6,5
00  // 43 x37y47 INMUX plane 8,7
01  // 44 x37y47 INMUX plane 10,9
00  // 45 x37y47 INMUX plane 12,11
08  // 46 x37y48 INMUX plane 2,1
00  // 47 x37y48 INMUX plane 4,3
11  // 48 x37y48 INMUX plane 6,5
03  // 49 x37y48 INMUX plane 8,7
18  // 50 x37y48 INMUX plane 10,9
00  // 51 x37y48 INMUX plane 12,11
1A  // 52 x38y47 INMUX plane 2,1
01  // 53 x38y47 INMUX plane 4,3
94  // 54 x38y47 INMUX plane 6,5
20  // 55 x38y47 INMUX plane 8,7
90  // 56 x38y47 INMUX plane 10,9
00  // 57 x38y47 INMUX plane 12,11
0A  // 58 x38y48 INMUX plane 2,1
05  // 59 x38y48 INMUX plane 4,3
83  // 60 x38y48 INMUX plane 6,5
15  // 61 x38y48 INMUX plane 8,7
80  // 62 x38y48 INMUX plane 10,9
C0  // 63 x38y48 INMUX plane 12,11
48  // 64 x38y48 SB_BIG plane 1
12  // 65 x38y48 SB_BIG plane 1
00  // 66 x38y48 SB_DRIVE plane 2,1
51  // 67 x38y48 SB_BIG plane 2
62  // 68 x38y48 SB_BIG plane 2
12  // 69 x38y48 SB_BIG plane 3
01  // 70 x38y48 SB_BIG plane 3
00  // 71 x38y48 SB_DRIVE plane 4,3
48  // 72 x38y48 SB_BIG plane 4
12  // 73 x38y48 SB_BIG plane 4
48  // 74 x38y48 SB_BIG plane 5
12  // 75 x38y48 SB_BIG plane 5
00  // 76 x38y48 SB_DRIVE plane 6,5
48  // 77 x38y48 SB_BIG plane 6
14  // 78 x38y48 SB_BIG plane 6
48  // 79 x38y48 SB_BIG plane 7
14  // 80 x38y48 SB_BIG plane 7
00  // 81 x38y48 SB_DRIVE plane 8,7
48  // 82 x38y48 SB_BIG plane 8
12  // 83 x38y48 SB_BIG plane 8
69  // 84 x38y48 SB_BIG plane 9
12  // 85 x38y48 SB_BIG plane 9
00  // 86 x38y48 SB_DRIVE plane 10,9
48  // 87 x38y48 SB_BIG plane 10
12  // 88 x38y48 SB_BIG plane 10
48  // 89 x38y48 SB_BIG plane 11
12  // 90 x38y48 SB_BIG plane 11
00  // 91 x38y48 SB_DRIVE plane 12,11
41  // 92 x38y48 SB_BIG plane 12
12  // 93 x38y48 SB_BIG plane 12
A8  // 94 x37y47 SB_SML plane 1
22  // 95 x37y47 SB_SML plane 2,1
7B  // 96 x37y47 SB_SML plane 2
54  // 97 x37y47 SB_SML plane 3
83  // 98 x37y47 SB_SML plane 4,3
2E  // 99 x37y47 SB_SML plane 4
E8  // 100 x37y47 SB_SML plane 5
82  // 101 x37y47 SB_SML plane 6,5
2A  // 102 x37y47 SB_SML plane 6
A6  // 103 x37y47 SB_SML plane 7
15  // 104 x37y47 SB_SML plane 8,7
2A  // 105 x37y47 SB_SML plane 8
B1  // 106 x37y47 SB_SML plane 9
86  // 107 x37y47 SB_SML plane 10,9
2A  // 108 x37y47 SB_SML plane 10
A8  // 109 x37y47 SB_SML plane 11
82  // 110 x37y47 SB_SML plane 12,11
2A  // 111 x37y47 SB_SML plane 12
5C // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x39y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7DC6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
18 // y_sel: 47
E6 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7DCE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y47 CPE[0]  _a96  C_MX2b/D///    
00  //  1 x39y47 CPE[1]
00  //  2 x39y47 CPE[2]
00  //  3 x39y47 CPE[3]
00  //  4 x39y47 CPE[4]
00  //  5 x39y47 CPE[5]
00  //  6 x39y47 CPE[6]
00  //  7 x39y47 CPE[7]
00  //  8 x39y47 CPE[8]
00  //  9 x39y47 CPE[9]
00  // 10 x39y48 CPE[0]  _a97  C_MX2b/D///    
00  // 11 x39y48 CPE[1]
00  // 12 x39y48 CPE[2]
00  // 13 x39y48 CPE[3]
00  // 14 x39y48 CPE[4]
00  // 15 x39y48 CPE[5]
00  // 16 x39y48 CPE[6]
00  // 17 x39y48 CPE[7]
00  // 18 x39y48 CPE[8]
00  // 19 x39y48 CPE[9]
00  // 20 x40y47 CPE[0]  net1 = net2: _a52  C_AND/D//AND/D
00  // 21 x40y47 CPE[1]
00  // 22 x40y47 CPE[2]
00  // 23 x40y47 CPE[3]
00  // 24 x40y47 CPE[4]
00  // 25 x40y47 CPE[5]
00  // 26 x40y47 CPE[6]
00  // 27 x40y47 CPE[7]
00  // 28 x40y47 CPE[8]
00  // 29 x40y47 CPE[9]
00  // 30 x40y48 CPE[0]  _a373  C_MX2b////    
00  // 31 x40y48 CPE[1]
00  // 32 x40y48 CPE[2]
00  // 33 x40y48 CPE[3]
00  // 34 x40y48 CPE[4]
00  // 35 x40y48 CPE[5]
00  // 36 x40y48 CPE[6]
00  // 37 x40y48 CPE[7]
00  // 38 x40y48 CPE[8]
00  // 39 x40y48 CPE[9]
00  // 40 x39y47 INMUX plane 2,1
00  // 41 x39y47 INMUX plane 4,3
1D  // 42 x39y47 INMUX plane 6,5
11  // 43 x39y47 INMUX plane 8,7
2D  // 44 x39y47 INMUX plane 10,9
00  // 45 x39y47 INMUX plane 12,11
01  // 46 x39y48 INMUX plane 2,1
00  // 47 x39y48 INMUX plane 4,3
24  // 48 x39y48 INMUX plane 6,5
00  // 49 x39y48 INMUX plane 8,7
28  // 50 x39y48 INMUX plane 10,9
08  // 51 x39y48 INMUX plane 12,11
0D  // 52 x40y47 INMUX plane 2,1
00  // 53 x40y47 INMUX plane 4,3
30  // 54 x40y47 INMUX plane 6,5
38  // 55 x40y47 INMUX plane 8,7
A8  // 56 x40y47 INMUX plane 10,9
29  // 57 x40y47 INMUX plane 12,11
28  // 58 x40y48 INMUX plane 2,1
00  // 59 x40y48 INMUX plane 4,3
05  // 60 x40y48 INMUX plane 6,5
27  // 61 x40y48 INMUX plane 8,7
A8  // 62 x40y48 INMUX plane 10,9
0D  // 63 x40y48 INMUX plane 12,11
94  // 64 x39y47 SB_BIG plane 1
22  // 65 x39y47 SB_BIG plane 1
40  // 66 x39y47 SB_DRIVE plane 2,1
41  // 67 x39y47 SB_BIG plane 2
12  // 68 x39y47 SB_BIG plane 2
48  // 69 x39y47 SB_BIG plane 3
12  // 70 x39y47 SB_BIG plane 3
00  // 71 x39y47 SB_DRIVE plane 4,3
41  // 72 x39y47 SB_BIG plane 4
12  // 73 x39y47 SB_BIG plane 4
48  // 74 x39y47 SB_BIG plane 5
12  // 75 x39y47 SB_BIG plane 5
00  // 76 x39y47 SB_DRIVE plane 6,5
C8  // 77 x39y47 SB_BIG plane 6
14  // 78 x39y47 SB_BIG plane 6
08  // 79 x39y47 SB_BIG plane 7
10  // 80 x39y47 SB_BIG plane 7
00  // 81 x39y47 SB_DRIVE plane 8,7
48  // 82 x39y47 SB_BIG plane 8
12  // 83 x39y47 SB_BIG plane 8
B8  // 84 x39y47 SB_BIG plane 9
14  // 85 x39y47 SB_BIG plane 9
04  // 86 x39y47 SB_DRIVE plane 10,9
48  // 87 x39y47 SB_BIG plane 10
16  // 88 x39y47 SB_BIG plane 10
41  // 89 x39y47 SB_BIG plane 11
12  // 90 x39y47 SB_BIG plane 11
00  // 91 x39y47 SB_DRIVE plane 12,11
94  // 92 x39y47 SB_BIG plane 12
14  // 93 x39y47 SB_BIG plane 12
43  // 94 x40y48 SB_SML plane 1
A6  // 95 x40y48 SB_SML plane 2,1
2F  // 96 x40y48 SB_SML plane 2
49  // 97 x40y48 SB_SML plane 3
85  // 98 x40y48 SB_SML plane 4,3
2A  // 99 x40y48 SB_SML plane 4
A8  // 100 x40y48 SB_SML plane 5
82  // 101 x40y48 SB_SML plane 6,5
22  // 102 x40y48 SB_SML plane 6
28  // 103 x40y48 SB_SML plane 7
80  // 104 x40y48 SB_SML plane 8,7
3A  // 105 x40y48 SB_SML plane 8
B1  // 106 x40y48 SB_SML plane 9
82  // 107 x40y48 SB_SML plane 10,9
2A  // 108 x40y48 SB_SML plane 10
A1  // 109 x40y48 SB_SML plane 11
22  // 110 x40y48 SB_SML plane 12,11
55  // 111 x40y48 SB_SML plane 12
82 // -- CRC low byte
32 // -- CRC high byte


// Config Latches on x41y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7E44     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
18 // y_sel: 47
3E // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7E4C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y47 CPE[0]  _a518  C_////Bridge
00  //  1 x41y47 CPE[1]
00  //  2 x41y47 CPE[2]
00  //  3 x41y47 CPE[3]
00  //  4 x41y47 CPE[4]
00  //  5 x41y47 CPE[5]
00  //  6 x41y47 CPE[6]
00  //  7 x41y47 CPE[7]
00  //  8 x41y47 CPE[8]
00  //  9 x41y47 CPE[9]
00  // 10 x41y48 CPE[0]  _a98  C_MX2b/D///    _a520  C_////Bridge
00  // 11 x41y48 CPE[1]
00  // 12 x41y48 CPE[2]
00  // 13 x41y48 CPE[3]
00  // 14 x41y48 CPE[4]
00  // 15 x41y48 CPE[5]
00  // 16 x41y48 CPE[6]
00  // 17 x41y48 CPE[7]
00  // 18 x41y48 CPE[8]
00  // 19 x41y48 CPE[9]
00  // 20 x42y47 CPE[0]  net1 = net2: _a174  C_ADDF2///ADDF2/
00  // 21 x42y47 CPE[1]
00  // 22 x42y47 CPE[2]
00  // 23 x42y47 CPE[3]
00  // 24 x42y47 CPE[4]
00  // 25 x42y47 CPE[5]
00  // 26 x42y47 CPE[6]
00  // 27 x42y47 CPE[7]
00  // 28 x42y47 CPE[8]
00  // 29 x42y47 CPE[9]
00  // 30 x42y48 CPE[0]  net1 = net2: _a176  C_ADDF2///ADDF2/
00  // 31 x42y48 CPE[1]
00  // 32 x42y48 CPE[2]
00  // 33 x42y48 CPE[3]
00  // 34 x42y48 CPE[4]
00  // 35 x42y48 CPE[5]
00  // 36 x42y48 CPE[6]
00  // 37 x42y48 CPE[7]
00  // 38 x42y48 CPE[8]
00  // 39 x42y48 CPE[9]
00  // 40 x41y47 INMUX plane 2,1
08  // 41 x41y47 INMUX plane 4,3
00  // 42 x41y47 INMUX plane 6,5
04  // 43 x41y47 INMUX plane 8,7
01  // 44 x41y47 INMUX plane 10,9
01  // 45 x41y47 INMUX plane 12,11
01  // 46 x41y48 INMUX plane 2,1
11  // 47 x41y48 INMUX plane 4,3
2A  // 48 x41y48 INMUX plane 6,5
00  // 49 x41y48 INMUX plane 8,7
28  // 50 x41y48 INMUX plane 10,9
01  // 51 x41y48 INMUX plane 12,11
21  // 52 x42y47 INMUX plane 2,1
00  // 53 x42y47 INMUX plane 4,3
38  // 54 x42y47 INMUX plane 6,5
01  // 55 x42y47 INMUX plane 8,7
11  // 56 x42y47 INMUX plane 10,9
11  // 57 x42y47 INMUX plane 12,11
20  // 58 x42y48 INMUX plane 2,1
01  // 59 x42y48 INMUX plane 4,3
06  // 60 x42y48 INMUX plane 6,5
00  // 61 x42y48 INMUX plane 8,7
02  // 62 x42y48 INMUX plane 10,9
CB  // 63 x42y48 INMUX plane 12,11
48  // 64 x42y48 SB_BIG plane 1
12  // 65 x42y48 SB_BIG plane 1
00  // 66 x42y48 SB_DRIVE plane 2,1
1A  // 67 x42y48 SB_BIG plane 2
13  // 68 x42y48 SB_BIG plane 2
48  // 69 x42y48 SB_BIG plane 3
12  // 70 x42y48 SB_BIG plane 3
00  // 71 x42y48 SB_DRIVE plane 4,3
48  // 72 x42y48 SB_BIG plane 4
10  // 73 x42y48 SB_BIG plane 4
48  // 74 x42y48 SB_BIG plane 5
14  // 75 x42y48 SB_BIG plane 5
00  // 76 x42y48 SB_DRIVE plane 6,5
C9  // 77 x42y48 SB_BIG plane 6
34  // 78 x42y48 SB_BIG plane 6
48  // 79 x42y48 SB_BIG plane 7
02  // 80 x42y48 SB_BIG plane 7
00  // 81 x42y48 SB_DRIVE plane 8,7
92  // 82 x42y48 SB_BIG plane 8
16  // 83 x42y48 SB_BIG plane 8
79  // 84 x42y48 SB_BIG plane 9
12  // 85 x42y48 SB_BIG plane 9
00  // 86 x42y48 SB_DRIVE plane 10,9
48  // 87 x42y48 SB_BIG plane 10
12  // 88 x42y48 SB_BIG plane 10
50  // 89 x42y48 SB_BIG plane 11
34  // 90 x42y48 SB_BIG plane 11
00  // 91 x42y48 SB_DRIVE plane 12,11
48  // 92 x42y48 SB_BIG plane 12
10  // 93 x42y48 SB_BIG plane 12
E2  // 94 x41y47 SB_SML plane 1
82  // 95 x41y47 SB_SML plane 2,1
40  // 96 x41y47 SB_SML plane 2
A8  // 97 x41y47 SB_SML plane 3
82  // 98 x41y47 SB_SML plane 4,3
2A  // 99 x41y47 SB_SML plane 4
C8  // 100 x41y47 SB_SML plane 5
82  // 101 x41y47 SB_SML plane 6,5
26  // 102 x41y47 SB_SML plane 6
A1  // 103 x41y47 SB_SML plane 7
92  // 104 x41y47 SB_SML plane 8,7
33  // 105 x41y47 SB_SML plane 8
A8  // 106 x41y47 SB_SML plane 9
82  // 107 x41y47 SB_SML plane 10,9
2A  // 108 x41y47 SB_SML plane 10
B1  // 109 x41y47 SB_SML plane 11
82  // 110 x41y47 SB_SML plane 12,11
2A  // 111 x41y47 SB_SML plane 12
CD // -- CRC low byte
22 // -- CRC high byte


// Config Latches on x43y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7EC2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
18 // y_sel: 47
56 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7ECA
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x43y47 CPE[0]  _a510  C_////Bridge
00  //  1 x43y47 CPE[1]
00  //  2 x43y47 CPE[2]
00  //  3 x43y47 CPE[3]
00  //  4 x43y47 CPE[4]
00  //  5 x43y47 CPE[5]
00  //  6 x43y47 CPE[6]
00  //  7 x43y47 CPE[7]
00  //  8 x43y47 CPE[8]
00  //  9 x43y47 CPE[9]
00  // 10 x43y48 CPE[0]  _a94  C_MX2b/D///    
00  // 11 x43y48 CPE[1]
00  // 12 x43y48 CPE[2]
00  // 13 x43y48 CPE[3]
00  // 14 x43y48 CPE[4]
00  // 15 x43y48 CPE[5]
00  // 16 x43y48 CPE[6]
00  // 17 x43y48 CPE[7]
00  // 18 x43y48 CPE[8]
00  // 19 x43y48 CPE[9]
00  // 20 x44y47 CPE[0]
00  // 21 x44y47 CPE[1]
00  // 22 x44y47 CPE[2]
00  // 23 x44y47 CPE[3]
00  // 24 x44y47 CPE[4]
00  // 25 x44y47 CPE[5]
00  // 26 x44y47 CPE[6]
00  // 27 x44y47 CPE[7]
00  // 28 x44y47 CPE[8]
00  // 29 x44y47 CPE[9]
00  // 30 x44y48 CPE[0]  _a285  C_///AND/D
00  // 31 x44y48 CPE[1]
00  // 32 x44y48 CPE[2]
00  // 33 x44y48 CPE[3]
00  // 34 x44y48 CPE[4]
00  // 35 x44y48 CPE[5]
00  // 36 x44y48 CPE[6]
00  // 37 x44y48 CPE[7]
00  // 38 x44y48 CPE[8]
00  // 39 x44y48 CPE[9]
01  // 40 x43y47 INMUX plane 2,1
03  // 41 x43y47 INMUX plane 4,3
00  // 42 x43y47 INMUX plane 6,5
0B  // 43 x43y47 INMUX plane 8,7
00  // 44 x43y47 INMUX plane 10,9
00  // 45 x43y47 INMUX plane 12,11
00  // 46 x43y48 INMUX plane 2,1
18  // 47 x43y48 INMUX plane 4,3
05  // 48 x43y48 INMUX plane 6,5
00  // 49 x43y48 INMUX plane 8,7
0C  // 50 x43y48 INMUX plane 10,9
22  // 51 x43y48 INMUX plane 12,11
03  // 52 x44y47 INMUX plane 2,1
00  // 53 x44y47 INMUX plane 4,3
43  // 54 x44y47 INMUX plane 6,5
41  // 55 x44y47 INMUX plane 8,7
49  // 56 x44y47 INMUX plane 10,9
C0  // 57 x44y47 INMUX plane 12,11
08  // 58 x44y48 INMUX plane 2,1
04  // 59 x44y48 INMUX plane 4,3
48  // 60 x44y48 INMUX plane 6,5
00  // 61 x44y48 INMUX plane 8,7
40  // 62 x44y48 INMUX plane 10,9
01  // 63 x44y48 INMUX plane 12,11
50  // 64 x43y47 SB_BIG plane 1
24  // 65 x43y47 SB_BIG plane 1
00  // 66 x43y47 SB_DRIVE plane 2,1
61  // 67 x43y47 SB_BIG plane 2
12  // 68 x43y47 SB_BIG plane 2
00  // 69 x43y47 SB_BIG plane 3
00  // 70 x43y47 SB_BIG plane 3
00  // 71 x43y47 SB_DRIVE plane 4,3
48  // 72 x43y47 SB_BIG plane 4
12  // 73 x43y47 SB_BIG plane 4
48  // 74 x43y47 SB_BIG plane 5
12  // 75 x43y47 SB_BIG plane 5
00  // 76 x43y47 SB_DRIVE plane 6,5
48  // 77 x43y47 SB_BIG plane 6
12  // 78 x43y47 SB_BIG plane 6
11  // 79 x43y47 SB_BIG plane 7
00  // 80 x43y47 SB_BIG plane 7
00  // 81 x43y47 SB_DRIVE plane 8,7
19  // 82 x43y47 SB_BIG plane 8
33  // 83 x43y47 SB_BIG plane 8
21  // 84 x43y47 SB_BIG plane 9
00  // 85 x43y47 SB_BIG plane 9
80  // 86 x43y47 SB_DRIVE plane 10,9
CB  // 87 x43y47 SB_BIG plane 10
30  // 88 x43y47 SB_BIG plane 10
42  // 89 x43y47 SB_BIG plane 11
06  // 90 x43y47 SB_BIG plane 11
00  // 91 x43y47 SB_DRIVE plane 12,11
80  // 92 x43y47 SB_BIG plane 12
00  // 93 x43y47 SB_BIG plane 12
4B  // 94 x44y48 SB_SML plane 1
87  // 95 x44y48 SB_SML plane 2,1
2A  // 96 x44y48 SB_SML plane 2
19  // 97 x44y48 SB_SML plane 3
80  // 98 x44y48 SB_SML plane 4,3
2A  // 99 x44y48 SB_SML plane 4
28  // 100 x44y48 SB_SML plane 5
86  // 101 x44y48 SB_SML plane 6,5
2A  // 102 x44y48 SB_SML plane 6
00  // 103 x44y48 SB_SML plane 7
10  // 104 x44y48 SB_SML plane 8,7
6F  // 105 x44y48 SB_SML plane 8
30  // 106 x44y48 SB_SML plane 9
BB // -- CRC low byte
0F // -- CRC high byte


// Config Latches on x45y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7F3B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
18 // y_sel: 47
8E // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7F43
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y47 CPE[0]  _a381  C_/C_0_1///    _a517  C_////Bridge
00  //  1 x45y47 CPE[1]
00  //  2 x45y47 CPE[2]
00  //  3 x45y47 CPE[3]
00  //  4 x45y47 CPE[4]
00  //  5 x45y47 CPE[5]
00  //  6 x45y47 CPE[6]
00  //  7 x45y47 CPE[7]
00  //  8 x45y47 CPE[8]
00  //  9 x45y47 CPE[9]
00  // 10 x45y48 CPE[0]  net1 = net2: _a204  C_ADDF2///ADDF2/
00  // 11 x45y48 CPE[1]
00  // 12 x45y48 CPE[2]
00  // 13 x45y48 CPE[3]
00  // 14 x45y48 CPE[4]
00  // 15 x45y48 CPE[5]
00  // 16 x45y48 CPE[6]
00  // 17 x45y48 CPE[7]
00  // 18 x45y48 CPE[8]
00  // 19 x45y48 CPE[9]
00  // 20 x46y47 CPE[0]  _a116  C_OR/D///    _a505  C_////Bridge
00  // 21 x46y47 CPE[1]
00  // 22 x46y47 CPE[2]
00  // 23 x46y47 CPE[3]
00  // 24 x46y47 CPE[4]
00  // 25 x46y47 CPE[5]
00  // 26 x46y47 CPE[6]
00  // 27 x46y47 CPE[7]
00  // 28 x46y47 CPE[8]
00  // 29 x46y47 CPE[9]
00  // 30 x46y48 CPE[0]  _a393  C_MX2b////    
00  // 31 x46y48 CPE[1]
00  // 32 x46y48 CPE[2]
00  // 33 x46y48 CPE[3]
00  // 34 x46y48 CPE[4]
00  // 35 x46y48 CPE[5]
00  // 36 x46y48 CPE[6]
00  // 37 x46y48 CPE[7]
00  // 38 x46y48 CPE[8]
00  // 39 x46y48 CPE[9]
09  // 40 x45y47 INMUX plane 2,1
18  // 41 x45y47 INMUX plane 4,3
00  // 42 x45y47 INMUX plane 6,5
08  // 43 x45y47 INMUX plane 8,7
09  // 44 x45y47 INMUX plane 10,9
01  // 45 x45y47 INMUX plane 12,11
04  // 46 x45y48 INMUX plane 2,1
00  // 47 x45y48 INMUX plane 4,3
04  // 48 x45y48 INMUX plane 6,5
06  // 49 x45y48 INMUX plane 8,7
01  // 50 x45y48 INMUX plane 10,9
00  // 51 x45y48 INMUX plane 12,11
08  // 52 x46y47 INMUX plane 2,1
00  // 53 x46y47 INMUX plane 4,3
FD  // 54 x46y47 INMUX plane 6,5
38  // 55 x46y47 INMUX plane 8,7
80  // 56 x46y47 INMUX plane 10,9
20  // 57 x46y47 INMUX plane 12,11
21  // 58 x46y48 INMUX plane 2,1
01  // 59 x46y48 INMUX plane 4,3
C0  // 60 x46y48 INMUX plane 6,5
27  // 61 x46y48 INMUX plane 8,7
C1  // 62 x46y48 INMUX plane 10,9
04  // 63 x46y48 INMUX plane 12,11
48  // 64 x46y48 SB_BIG plane 1
12  // 65 x46y48 SB_BIG plane 1
80  // 66 x46y48 SB_DRIVE plane 2,1
48  // 67 x46y48 SB_BIG plane 2
12  // 68 x46y48 SB_BIG plane 2
08  // 69 x46y48 SB_BIG plane 3
12  // 70 x46y48 SB_BIG plane 3
00  // 71 x46y48 SB_DRIVE plane 4,3
48  // 72 x46y48 SB_BIG plane 4
12  // 73 x46y48 SB_BIG plane 4
11  // 74 x46y48 SB_BIG plane 5
24  // 75 x46y48 SB_BIG plane 5
00  // 76 x46y48 SB_DRIVE plane 6,5
41  // 77 x46y48 SB_BIG plane 6
12  // 78 x46y48 SB_BIG plane 6
08  // 79 x46y48 SB_BIG plane 7
12  // 80 x46y48 SB_BIG plane 7
00  // 81 x46y48 SB_DRIVE plane 8,7
48  // 82 x46y48 SB_BIG plane 8
10  // 83 x46y48 SB_BIG plane 8
48  // 84 x46y48 SB_BIG plane 9
12  // 85 x46y48 SB_BIG plane 9
00  // 86 x46y48 SB_DRIVE plane 10,9
48  // 87 x46y48 SB_BIG plane 10
12  // 88 x46y48 SB_BIG plane 10
48  // 89 x46y48 SB_BIG plane 11
12  // 90 x46y48 SB_BIG plane 11
00  // 91 x46y48 SB_DRIVE plane 12,11
48  // 92 x46y48 SB_BIG plane 12
12  // 93 x46y48 SB_BIG plane 12
A8  // 94 x45y47 SB_SML plane 1
82  // 95 x45y47 SB_SML plane 2,1
2A  // 96 x45y47 SB_SML plane 2
A8  // 97 x45y47 SB_SML plane 3
82  // 98 x45y47 SB_SML plane 4,3
2A  // 99 x45y47 SB_SML plane 4
A8  // 100 x45y47 SB_SML plane 5
12  // 101 x45y47 SB_SML plane 6,5
4A  // 102 x45y47 SB_SML plane 6
A8  // 103 x45y47 SB_SML plane 7
82  // 104 x45y47 SB_SML plane 8,7
2A  // 105 x45y47 SB_SML plane 8
B1  // 106 x45y47 SB_SML plane 9
12  // 107 x45y47 SB_SML plane 10,9
2B  // 108 x45y47 SB_SML plane 10
88  // 109 x45y47 SB_SML plane 11
82  // 110 x45y47 SB_SML plane 12,11
2A  // 111 x45y47 SB_SML plane 12
7E // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x47y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7FB9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
18 // y_sel: 47
46 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7FC1
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x47y47 CPE[0]
00  //  1 x47y47 CPE[1]
00  //  2 x47y47 CPE[2]
00  //  3 x47y47 CPE[3]
00  //  4 x47y47 CPE[4]
00  //  5 x47y47 CPE[5]
00  //  6 x47y47 CPE[6]
00  //  7 x47y47 CPE[7]
00  //  8 x47y47 CPE[8]
00  //  9 x47y47 CPE[9]
00  // 10 x47y48 CPE[0]
00  // 11 x47y48 CPE[1]
00  // 12 x47y48 CPE[2]
00  // 13 x47y48 CPE[3]
00  // 14 x47y48 CPE[4]
00  // 15 x47y48 CPE[5]
00  // 16 x47y48 CPE[6]
00  // 17 x47y48 CPE[7]
00  // 18 x47y48 CPE[8]
00  // 19 x47y48 CPE[9]
00  // 20 x48y47 CPE[0]  _a408  C_MX2b////    
00  // 21 x48y47 CPE[1]
00  // 22 x48y47 CPE[2]
00  // 23 x48y47 CPE[3]
00  // 24 x48y47 CPE[4]
00  // 25 x48y47 CPE[5]
00  // 26 x48y47 CPE[6]
00  // 27 x48y47 CPE[7]
00  // 28 x48y47 CPE[8]
00  // 29 x48y47 CPE[9]
00  // 30 x48y48 CPE[0]  _a407  C_MX2b////    
00  // 31 x48y48 CPE[1]
00  // 32 x48y48 CPE[2]
00  // 33 x48y48 CPE[3]
00  // 34 x48y48 CPE[4]
00  // 35 x48y48 CPE[5]
00  // 36 x48y48 CPE[6]
00  // 37 x48y48 CPE[7]
00  // 38 x48y48 CPE[8]
00  // 39 x48y48 CPE[9]
00  // 40 x47y47 INMUX plane 2,1
04  // 41 x47y47 INMUX plane 4,3
08  // 42 x47y47 INMUX plane 6,5
00  // 43 x47y47 INMUX plane 8,7
09  // 44 x47y47 INMUX plane 10,9
00  // 45 x47y47 INMUX plane 12,11
20  // 46 x47y48 INMUX plane 2,1
08  // 47 x47y48 INMUX plane 4,3
0D  // 48 x47y48 INMUX plane 6,5
00  // 49 x47y48 INMUX plane 8,7
00  // 50 x47y48 INMUX plane 10,9
00  // 51 x47y48 INMUX plane 12,11
00  // 52 x48y47 INMUX plane 2,1
04  // 53 x48y47 INMUX plane 4,3
00  // 54 x48y47 INMUX plane 6,5
10  // 55 x48y47 INMUX plane 8,7
80  // 56 x48y47 INMUX plane 10,9
00  // 57 x48y47 INMUX plane 12,11
00  // 58 x48y48 INMUX plane 2,1
04  // 59 x48y48 INMUX plane 4,3
0D  // 60 x48y48 INMUX plane 6,5
03  // 61 x48y48 INMUX plane 8,7
00  // 62 x48y48 INMUX plane 10,9
00  // 63 x48y48 INMUX plane 12,11
00  // 64 x47y47 SB_BIG plane 1
00  // 65 x47y47 SB_BIG plane 1
00  // 66 x47y47 SB_DRIVE plane 2,1
00  // 67 x47y47 SB_BIG plane 2
00  // 68 x47y47 SB_BIG plane 2
48  // 69 x47y47 SB_BIG plane 3
12  // 70 x47y47 SB_BIG plane 3
00  // 71 x47y47 SB_DRIVE plane 4,3
08  // 72 x47y47 SB_BIG plane 4
12  // 73 x47y47 SB_BIG plane 4
00  // 74 x47y47 SB_BIG plane 5
00  // 75 x47y47 SB_BIG plane 5
00  // 76 x47y47 SB_DRIVE plane 6,5
11  // 77 x47y47 SB_BIG plane 6
00  // 78 x47y47 SB_BIG plane 6
48  // 79 x47y47 SB_BIG plane 7
12  // 80 x47y47 SB_BIG plane 7
00  // 81 x47y47 SB_DRIVE plane 8,7
48  // 82 x47y47 SB_BIG plane 8
12  // 83 x47y47 SB_BIG plane 8
00  // 84 x47y47 SB_BIG plane 9
00  // 85 x47y47 SB_BIG plane 9
00  // 86 x47y47 SB_DRIVE plane 10,9
00  // 87 x47y47 SB_BIG plane 10
00  // 88 x47y47 SB_BIG plane 10
00  // 89 x47y47 SB_BIG plane 11
00  // 90 x47y47 SB_BIG plane 11
00  // 91 x47y47 SB_DRIVE plane 12,11
00  // 92 x47y47 SB_BIG plane 12
00  // 93 x47y47 SB_BIG plane 12
19  // 94 x48y48 SB_SML plane 1
00  // 95 x48y48 SB_SML plane 2,1
00  // 96 x48y48 SB_SML plane 2
A8  // 97 x48y48 SB_SML plane 3
82  // 98 x48y48 SB_SML plane 4,3
2A  // 99 x48y48 SB_SML plane 4
00  // 100 x48y48 SB_SML plane 5
10  // 101 x48y48 SB_SML plane 6,5
01  // 102 x48y48 SB_SML plane 6
A8  // 103 x48y48 SB_SML plane 7
82  // 104 x48y48 SB_SML plane 8,7
2A  // 105 x48y48 SB_SML plane 8
17 // -- CRC low byte
E4 // -- CRC high byte


// Config Latches on x49y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8031     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
18 // y_sel: 47
9E // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8039
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y47 CPE[0]
00  //  1 x49y47 CPE[1]
00  //  2 x49y47 CPE[2]
00  //  3 x49y47 CPE[3]
00  //  4 x49y47 CPE[4]
00  //  5 x49y47 CPE[5]
00  //  6 x49y47 CPE[6]
00  //  7 x49y47 CPE[7]
00  //  8 x49y47 CPE[8]
00  //  9 x49y47 CPE[9]
00  // 10 x49y48 CPE[0]
00  // 11 x49y48 CPE[1]
00  // 12 x49y48 CPE[2]
00  // 13 x49y48 CPE[3]
00  // 14 x49y48 CPE[4]
00  // 15 x49y48 CPE[5]
00  // 16 x49y48 CPE[6]
00  // 17 x49y48 CPE[7]
00  // 18 x49y48 CPE[8]
00  // 19 x49y48 CPE[9]
00  // 20 x50y47 CPE[0]
00  // 21 x50y47 CPE[1]
00  // 22 x50y47 CPE[2]
00  // 23 x50y47 CPE[3]
00  // 24 x50y47 CPE[4]
00  // 25 x50y47 CPE[5]
00  // 26 x50y47 CPE[6]
00  // 27 x50y47 CPE[7]
00  // 28 x50y47 CPE[8]
00  // 29 x50y47 CPE[9]
00  // 30 x50y48 CPE[0]  _a506  C_////Bridge
00  // 31 x50y48 CPE[1]
00  // 32 x50y48 CPE[2]
00  // 33 x50y48 CPE[3]
00  // 34 x50y48 CPE[4]
00  // 35 x50y48 CPE[5]
00  // 36 x50y48 CPE[6]
00  // 37 x50y48 CPE[7]
00  // 38 x50y48 CPE[8]
00  // 39 x50y48 CPE[9]
00  // 40 x49y47 INMUX plane 2,1
00  // 41 x49y47 INMUX plane 4,3
28  // 42 x49y47 INMUX plane 6,5
08  // 43 x49y47 INMUX plane 8,7
00  // 44 x49y47 INMUX plane 10,9
00  // 45 x49y47 INMUX plane 12,11
01  // 46 x49y48 INMUX plane 2,1
00  // 47 x49y48 INMUX plane 4,3
08  // 48 x49y48 INMUX plane 6,5
00  // 49 x49y48 INMUX plane 8,7
00  // 50 x49y48 INMUX plane 10,9
00  // 51 x49y48 INMUX plane 12,11
00  // 52 x50y47 INMUX plane 2,1
00  // 53 x50y47 INMUX plane 4,3
00  // 54 x50y47 INMUX plane 6,5
00  // 55 x50y47 INMUX plane 8,7
00  // 56 x50y47 INMUX plane 10,9
00  // 57 x50y47 INMUX plane 12,11
00  // 58 x50y48 INMUX plane 2,1
00  // 59 x50y48 INMUX plane 4,3
06  // 60 x50y48 INMUX plane 6,5
00  // 61 x50y48 INMUX plane 8,7
00  // 62 x50y48 INMUX plane 10,9
00  // 63 x50y48 INMUX plane 12,11
00  // 64 x50y48 SB_BIG plane 1
00  // 65 x50y48 SB_BIG plane 1
00  // 66 x50y48 SB_DRIVE plane 2,1
00  // 67 x50y48 SB_BIG plane 2
00  // 68 x50y48 SB_BIG plane 2
00  // 69 x50y48 SB_BIG plane 3
00  // 70 x50y48 SB_BIG plane 3
00  // 71 x50y48 SB_DRIVE plane 4,3
48  // 72 x50y48 SB_BIG plane 4
12  // 73 x50y48 SB_BIG plane 4
00  // 74 x50y48 SB_BIG plane 5
00  // 75 x50y48 SB_BIG plane 5
00  // 76 x50y48 SB_DRIVE plane 6,5
00  // 77 x50y48 SB_BIG plane 6
00  // 78 x50y48 SB_BIG plane 6
00  // 79 x50y48 SB_BIG plane 7
00  // 80 x50y48 SB_BIG plane 7
00  // 81 x50y48 SB_DRIVE plane 8,7
48  // 82 x50y48 SB_BIG plane 8
12  // 83 x50y48 SB_BIG plane 8
00  // 84 x50y48 SB_BIG plane 9
00  // 85 x50y48 SB_BIG plane 9
00  // 86 x50y48 SB_DRIVE plane 10,9
00  // 87 x50y48 SB_BIG plane 10
00  // 88 x50y48 SB_BIG plane 10
00  // 89 x50y48 SB_BIG plane 11
00  // 90 x50y48 SB_BIG plane 11
00  // 91 x50y48 SB_DRIVE plane 12,11
00  // 92 x50y48 SB_BIG plane 12
00  // 93 x50y48 SB_BIG plane 12
00  // 94 x49y47 SB_SML plane 1
00  // 95 x49y47 SB_SML plane 2,1
00  // 96 x49y47 SB_SML plane 2
00  // 97 x49y47 SB_SML plane 3
80  // 98 x49y47 SB_SML plane 4,3
2A  // 99 x49y47 SB_SML plane 4
00  // 100 x49y47 SB_SML plane 5
00  // 101 x49y47 SB_SML plane 6,5
00  // 102 x49y47 SB_SML plane 6
00  // 103 x49y47 SB_SML plane 7
80  // 104 x49y47 SB_SML plane 8,7
22  // 105 x49y47 SB_SML plane 8
DF // -- CRC low byte
E9 // -- CRC high byte


// Config Latches on x161y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 80A9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
18 // y_sel: 47
38 // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 80B1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y47
00  // 14 right_edge_EN1 at x163y47
00  // 15 right_edge_EN2 at x163y47
00  // 16 right_edge_EN0 at x163y48
00  // 17 right_edge_EN1 at x163y48
00  // 18 right_edge_EN2 at x163y48
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y48 SB_BIG plane 1
12  // 65 x162y48 SB_BIG plane 1
00  // 66 x162y48 SB_DRIVE plane 2,1
48  // 67 x162y48 SB_BIG plane 2
12  // 68 x162y48 SB_BIG plane 2
48  // 69 x162y48 SB_BIG plane 3
12  // 70 x162y48 SB_BIG plane 3
00  // 71 x162y48 SB_DRIVE plane 4,3
48  // 72 x162y48 SB_BIG plane 4
12  // 73 x162y48 SB_BIG plane 4
48  // 74 x162y48 SB_BIG plane 5
12  // 75 x162y48 SB_BIG plane 5
00  // 76 x162y48 SB_DRIVE plane 6,5
48  // 77 x162y48 SB_BIG plane 6
12  // 78 x162y48 SB_BIG plane 6
48  // 79 x162y48 SB_BIG plane 7
12  // 80 x162y48 SB_BIG plane 7
00  // 81 x162y48 SB_DRIVE plane 8,7
48  // 82 x162y48 SB_BIG plane 8
12  // 83 x162y48 SB_BIG plane 8
48  // 84 x162y48 SB_BIG plane 9
12  // 85 x162y48 SB_BIG plane 9
00  // 86 x162y48 SB_DRIVE plane 10,9
48  // 87 x162y48 SB_BIG plane 10
12  // 88 x162y48 SB_BIG plane 10
48  // 89 x162y48 SB_BIG plane 11
12  // 90 x162y48 SB_BIG plane 11
00  // 91 x162y48 SB_DRIVE plane 12,11
48  // 92 x162y48 SB_BIG plane 12
12  // 93 x162y48 SB_BIG plane 12
A8  // 94 x161y47 SB_SML plane 1
82  // 95 x161y47 SB_SML plane 2,1
2A  // 96 x161y47 SB_SML plane 2
A8  // 97 x161y47 SB_SML plane 3
82  // 98 x161y47 SB_SML plane 4,3
2A  // 99 x161y47 SB_SML plane 4
A8  // 100 x161y47 SB_SML plane 5
82  // 101 x161y47 SB_SML plane 6,5
2A  // 102 x161y47 SB_SML plane 6
A8  // 103 x161y47 SB_SML plane 7
82  // 104 x161y47 SB_SML plane 8,7
2A  // 105 x161y47 SB_SML plane 8
A8  // 106 x161y47 SB_SML plane 9
82  // 107 x161y47 SB_SML plane 10,9
2A  // 108 x161y47 SB_SML plane 10
A8  // 109 x161y47 SB_SML plane 11
82  // 110 x161y47 SB_SML plane 12,11
2A  // 111 x161y47 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8127     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
19 // y_sel: 49
9E // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 812F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y49
00  // 14 left_edge_EN1 at x-2y49
00  // 15 left_edge_EN2 at x-2y49
00  // 16 left_edge_EN0 at x-2y50
00  // 17 left_edge_EN1 at x-2y50
00  // 18 left_edge_EN2 at x-2y50
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y50 SB_BIG plane 1
12  // 65 x0y50 SB_BIG plane 1
00  // 66 x0y50 SB_DRIVE plane 2,1
48  // 67 x0y50 SB_BIG plane 2
12  // 68 x0y50 SB_BIG plane 2
48  // 69 x0y50 SB_BIG plane 3
12  // 70 x0y50 SB_BIG plane 3
00  // 71 x0y50 SB_DRIVE plane 4,3
48  // 72 x0y50 SB_BIG plane 4
12  // 73 x0y50 SB_BIG plane 4
48  // 74 x0y50 SB_BIG plane 5
12  // 75 x0y50 SB_BIG plane 5
00  // 76 x0y50 SB_DRIVE plane 6,5
48  // 77 x0y50 SB_BIG plane 6
12  // 78 x0y50 SB_BIG plane 6
48  // 79 x0y50 SB_BIG plane 7
12  // 80 x0y50 SB_BIG plane 7
00  // 81 x0y50 SB_DRIVE plane 8,7
48  // 82 x0y50 SB_BIG plane 8
12  // 83 x0y50 SB_BIG plane 8
8F  // 84 x0y50 SB_BIG plane 9
24  // 85 x0y50 SB_BIG plane 9
01  // 86 x0y50 SB_DRIVE plane 10,9
B8  // 87 x0y50 SB_BIG plane 10
24  // 88 x0y50 SB_BIG plane 10
48  // 89 x0y50 SB_BIG plane 11
12  // 90 x0y50 SB_BIG plane 11
00  // 91 x0y50 SB_DRIVE plane 12,11
48  // 92 x0y50 SB_BIG plane 12
12  // 93 x0y50 SB_BIG plane 12
A8  // 94 x-1y49 SB_SML plane 1
82  // 95 x-1y49 SB_SML plane 2,1
2A  // 96 x-1y49 SB_SML plane 2
A8  // 97 x-1y49 SB_SML plane 3
82  // 98 x-1y49 SB_SML plane 4,3
2A  // 99 x-1y49 SB_SML plane 4
A8  // 100 x-1y49 SB_SML plane 5
82  // 101 x-1y49 SB_SML plane 6,5
2A  // 102 x-1y49 SB_SML plane 6
A8  // 103 x-1y49 SB_SML plane 7
82  // 104 x-1y49 SB_SML plane 8,7
2A  // 105 x-1y49 SB_SML plane 8
A8  // 106 x-1y49 SB_SML plane 9
82  // 107 x-1y49 SB_SML plane 10,9
2A  // 108 x-1y49 SB_SML plane 10
A8  // 109 x-1y49 SB_SML plane 11
82  // 110 x-1y49 SB_SML plane 12,11
2A  // 111 x-1y49 SB_SML plane 12
5E // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x1y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 81A5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
19 // y_sel: 49
46 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 81AD
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y49 CPE[0]
00  //  1 x1y49 CPE[1]
00  //  2 x1y49 CPE[2]
00  //  3 x1y49 CPE[3]
00  //  4 x1y49 CPE[4]
00  //  5 x1y49 CPE[5]
00  //  6 x1y49 CPE[6]
00  //  7 x1y49 CPE[7]
00  //  8 x1y49 CPE[8]
00  //  9 x1y49 CPE[9]
00  // 10 x1y50 CPE[0]
00  // 11 x1y50 CPE[1]
00  // 12 x1y50 CPE[2]
00  // 13 x1y50 CPE[3]
00  // 14 x1y50 CPE[4]
00  // 15 x1y50 CPE[5]
00  // 16 x1y50 CPE[6]
00  // 17 x1y50 CPE[7]
00  // 18 x1y50 CPE[8]
00  // 19 x1y50 CPE[9]
00  // 20 x2y49 CPE[0]
00  // 21 x2y49 CPE[1]
00  // 22 x2y49 CPE[2]
00  // 23 x2y49 CPE[3]
00  // 24 x2y49 CPE[4]
00  // 25 x2y49 CPE[5]
00  // 26 x2y49 CPE[6]
00  // 27 x2y49 CPE[7]
00  // 28 x2y49 CPE[8]
00  // 29 x2y49 CPE[9]
00  // 30 x2y50 CPE[0]
00  // 31 x2y50 CPE[1]
00  // 32 x2y50 CPE[2]
00  // 33 x2y50 CPE[3]
00  // 34 x2y50 CPE[4]
00  // 35 x2y50 CPE[5]
00  // 36 x2y50 CPE[6]
00  // 37 x2y50 CPE[7]
00  // 38 x2y50 CPE[8]
00  // 39 x2y50 CPE[9]
00  // 40 x1y49 INMUX plane 2,1
00  // 41 x1y49 INMUX plane 4,3
00  // 42 x1y49 INMUX plane 6,5
00  // 43 x1y49 INMUX plane 8,7
00  // 44 x1y49 INMUX plane 10,9
00  // 45 x1y49 INMUX plane 12,11
00  // 46 x1y50 INMUX plane 2,1
00  // 47 x1y50 INMUX plane 4,3
00  // 48 x1y50 INMUX plane 6,5
00  // 49 x1y50 INMUX plane 8,7
09  // 50 x1y50 INMUX plane 10,9
00  // 51 x1y50 INMUX plane 12,11
00  // 52 x2y49 INMUX plane 2,1
00  // 53 x2y49 INMUX plane 4,3
00  // 54 x2y49 INMUX plane 6,5
00  // 55 x2y49 INMUX plane 8,7
01  // 56 x2y49 INMUX plane 10,9
00  // 57 x2y49 INMUX plane 12,11
00  // 58 x2y50 INMUX plane 2,1
00  // 59 x2y50 INMUX plane 4,3
00  // 60 x2y50 INMUX plane 6,5
00  // 61 x2y50 INMUX plane 8,7
09  // 62 x2y50 INMUX plane 10,9
00  // 63 x2y50 INMUX plane 12,11
00  // 64 x1y49 SB_BIG plane 1
00  // 65 x1y49 SB_BIG plane 1
00  // 66 x1y49 SB_DRIVE plane 2,1
00  // 67 x1y49 SB_BIG plane 2
00  // 68 x1y49 SB_BIG plane 2
00  // 69 x1y49 SB_BIG plane 3
00  // 70 x1y49 SB_BIG plane 3
00  // 71 x1y49 SB_DRIVE plane 4,3
00  // 72 x1y49 SB_BIG plane 4
00  // 73 x1y49 SB_BIG plane 4
00  // 74 x1y49 SB_BIG plane 5
00  // 75 x1y49 SB_BIG plane 5
00  // 76 x1y49 SB_DRIVE plane 6,5
00  // 77 x1y49 SB_BIG plane 6
00  // 78 x1y49 SB_BIG plane 6
00  // 79 x1y49 SB_BIG plane 7
00  // 80 x1y49 SB_BIG plane 7
00  // 81 x1y49 SB_DRIVE plane 8,7
00  // 82 x1y49 SB_BIG plane 8
00  // 83 x1y49 SB_BIG plane 8
39  // 84 x1y49 SB_BIG plane 9
66 // -- CRC low byte
54 // -- CRC high byte


// Config Latches on x3y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8208     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
19 // y_sel: 49
2E // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8210
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x3y49 CPE[0]
00  //  1 x3y49 CPE[1]
00  //  2 x3y49 CPE[2]
00  //  3 x3y49 CPE[3]
00  //  4 x3y49 CPE[4]
00  //  5 x3y49 CPE[5]
00  //  6 x3y49 CPE[6]
00  //  7 x3y49 CPE[7]
00  //  8 x3y49 CPE[8]
00  //  9 x3y49 CPE[9]
00  // 10 x3y50 CPE[0]
00  // 11 x3y50 CPE[1]
00  // 12 x3y50 CPE[2]
00  // 13 x3y50 CPE[3]
00  // 14 x3y50 CPE[4]
00  // 15 x3y50 CPE[5]
00  // 16 x3y50 CPE[6]
00  // 17 x3y50 CPE[7]
00  // 18 x3y50 CPE[8]
00  // 19 x3y50 CPE[9]
00  // 20 x4y49 CPE[0]
00  // 21 x4y49 CPE[1]
00  // 22 x4y49 CPE[2]
00  // 23 x4y49 CPE[3]
00  // 24 x4y49 CPE[4]
00  // 25 x4y49 CPE[5]
00  // 26 x4y49 CPE[6]
00  // 27 x4y49 CPE[7]
00  // 28 x4y49 CPE[8]
00  // 29 x4y49 CPE[9]
00  // 30 x4y50 CPE[0]
00  // 31 x4y50 CPE[1]
00  // 32 x4y50 CPE[2]
00  // 33 x4y50 CPE[3]
00  // 34 x4y50 CPE[4]
00  // 35 x4y50 CPE[5]
00  // 36 x4y50 CPE[6]
00  // 37 x4y50 CPE[7]
00  // 38 x4y50 CPE[8]
00  // 39 x4y50 CPE[9]
00  // 40 x3y49 INMUX plane 2,1
00  // 41 x3y49 INMUX plane 4,3
00  // 42 x3y49 INMUX plane 6,5
00  // 43 x3y49 INMUX plane 8,7
01  // 44 x3y49 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x5y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8243     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
19 // y_sel: 49
F6 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 824B
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y49 CPE[0]
00  //  1 x5y49 CPE[1]
00  //  2 x5y49 CPE[2]
00  //  3 x5y49 CPE[3]
00  //  4 x5y49 CPE[4]
00  //  5 x5y49 CPE[5]
00  //  6 x5y49 CPE[6]
00  //  7 x5y49 CPE[7]
00  //  8 x5y49 CPE[8]
00  //  9 x5y49 CPE[9]
00  // 10 x5y50 CPE[0]
00  // 11 x5y50 CPE[1]
00  // 12 x5y50 CPE[2]
00  // 13 x5y50 CPE[3]
00  // 14 x5y50 CPE[4]
00  // 15 x5y50 CPE[5]
00  // 16 x5y50 CPE[6]
00  // 17 x5y50 CPE[7]
00  // 18 x5y50 CPE[8]
00  // 19 x5y50 CPE[9]
00  // 20 x6y49 CPE[0]
00  // 21 x6y49 CPE[1]
00  // 22 x6y49 CPE[2]
00  // 23 x6y49 CPE[3]
00  // 24 x6y49 CPE[4]
00  // 25 x6y49 CPE[5]
00  // 26 x6y49 CPE[6]
00  // 27 x6y49 CPE[7]
00  // 28 x6y49 CPE[8]
00  // 29 x6y49 CPE[9]
00  // 30 x6y50 CPE[0]
00  // 31 x6y50 CPE[1]
00  // 32 x6y50 CPE[2]
00  // 33 x6y50 CPE[3]
00  // 34 x6y50 CPE[4]
00  // 35 x6y50 CPE[5]
00  // 36 x6y50 CPE[6]
00  // 37 x6y50 CPE[7]
00  // 38 x6y50 CPE[8]
00  // 39 x6y50 CPE[9]
00  // 40 x5y49 INMUX plane 2,1
00  // 41 x5y49 INMUX plane 4,3
00  // 42 x5y49 INMUX plane 6,5
00  // 43 x5y49 INMUX plane 8,7
00  // 44 x5y49 INMUX plane 10,9
00  // 45 x5y49 INMUX plane 12,11
00  // 46 x5y50 INMUX plane 2,1
00  // 47 x5y50 INMUX plane 4,3
00  // 48 x5y50 INMUX plane 6,5
00  // 49 x5y50 INMUX plane 8,7
00  // 50 x5y50 INMUX plane 10,9
00  // 51 x5y50 INMUX plane 12,11
00  // 52 x6y49 INMUX plane 2,1
00  // 53 x6y49 INMUX plane 4,3
00  // 54 x6y49 INMUX plane 6,5
00  // 55 x6y49 INMUX plane 8,7
00  // 56 x6y49 INMUX plane 10,9
00  // 57 x6y49 INMUX plane 12,11
00  // 58 x6y50 INMUX plane 2,1
00  // 59 x6y50 INMUX plane 4,3
00  // 60 x6y50 INMUX plane 6,5
00  // 61 x6y50 INMUX plane 8,7
00  // 62 x6y50 INMUX plane 10,9
00  // 63 x6y50 INMUX plane 12,11
00  // 64 x5y49 SB_BIG plane 1
00  // 65 x5y49 SB_BIG plane 1
00  // 66 x5y49 SB_DRIVE plane 2,1
00  // 67 x5y49 SB_BIG plane 2
00  // 68 x5y49 SB_BIG plane 2
00  // 69 x5y49 SB_BIG plane 3
00  // 70 x5y49 SB_BIG plane 3
00  // 71 x5y49 SB_DRIVE plane 4,3
00  // 72 x5y49 SB_BIG plane 4
00  // 73 x5y49 SB_BIG plane 4
00  // 74 x5y49 SB_BIG plane 5
00  // 75 x5y49 SB_BIG plane 5
00  // 76 x5y49 SB_DRIVE plane 6,5
00  // 77 x5y49 SB_BIG plane 6
00  // 78 x5y49 SB_BIG plane 6
00  // 79 x5y49 SB_BIG plane 7
00  // 80 x5y49 SB_BIG plane 7
00  // 81 x5y49 SB_DRIVE plane 8,7
00  // 82 x5y49 SB_BIG plane 8
00  // 83 x5y49 SB_BIG plane 8
00  // 84 x5y49 SB_BIG plane 9
00  // 85 x5y49 SB_BIG plane 9
04  // 86 x5y49 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x15y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 82A8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
19 // y_sel: 49
5E // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 82B0
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x15y49 CPE[0]
00  //  1 x15y49 CPE[1]
00  //  2 x15y49 CPE[2]
00  //  3 x15y49 CPE[3]
00  //  4 x15y49 CPE[4]
00  //  5 x15y49 CPE[5]
00  //  6 x15y49 CPE[6]
00  //  7 x15y49 CPE[7]
00  //  8 x15y49 CPE[8]
00  //  9 x15y49 CPE[9]
00  // 10 x15y50 CPE[0]
00  // 11 x15y50 CPE[1]
00  // 12 x15y50 CPE[2]
00  // 13 x15y50 CPE[3]
00  // 14 x15y50 CPE[4]
00  // 15 x15y50 CPE[5]
00  // 16 x15y50 CPE[6]
00  // 17 x15y50 CPE[7]
00  // 18 x15y50 CPE[8]
00  // 19 x15y50 CPE[9]
00  // 20 x16y49 CPE[0]
00  // 21 x16y49 CPE[1]
00  // 22 x16y49 CPE[2]
00  // 23 x16y49 CPE[3]
00  // 24 x16y49 CPE[4]
00  // 25 x16y49 CPE[5]
00  // 26 x16y49 CPE[6]
00  // 27 x16y49 CPE[7]
00  // 28 x16y49 CPE[8]
00  // 29 x16y49 CPE[9]
00  // 30 x16y50 CPE[0]
00  // 31 x16y50 CPE[1]
00  // 32 x16y50 CPE[2]
00  // 33 x16y50 CPE[3]
00  // 34 x16y50 CPE[4]
00  // 35 x16y50 CPE[5]
00  // 36 x16y50 CPE[6]
00  // 37 x16y50 CPE[7]
00  // 38 x16y50 CPE[8]
00  // 39 x16y50 CPE[9]
00  // 40 x15y49 INMUX plane 2,1
00  // 41 x15y49 INMUX plane 4,3
00  // 42 x15y49 INMUX plane 6,5
00  // 43 x15y49 INMUX plane 8,7
00  // 44 x15y49 INMUX plane 10,9
00  // 45 x15y49 INMUX plane 12,11
00  // 46 x15y50 INMUX plane 2,1
00  // 47 x15y50 INMUX plane 4,3
00  // 48 x15y50 INMUX plane 6,5
00  // 49 x15y50 INMUX plane 8,7
00  // 50 x15y50 INMUX plane 10,9
00  // 51 x15y50 INMUX plane 12,11
00  // 52 x16y49 INMUX plane 2,1
00  // 53 x16y49 INMUX plane 4,3
00  // 54 x16y49 INMUX plane 6,5
00  // 55 x16y49 INMUX plane 8,7
00  // 56 x16y49 INMUX plane 10,9
00  // 57 x16y49 INMUX plane 12,11
00  // 58 x16y50 INMUX plane 2,1
00  // 59 x16y50 INMUX plane 4,3
00  // 60 x16y50 INMUX plane 6,5
00  // 61 x16y50 INMUX plane 8,7
00  // 62 x16y50 INMUX plane 10,9
00  // 63 x16y50 INMUX plane 12,11
00  // 64 x16y50 SB_BIG plane 1
00  // 65 x16y50 SB_BIG plane 1
00  // 66 x16y50 SB_DRIVE plane 2,1
00  // 67 x16y50 SB_BIG plane 2
00  // 68 x16y50 SB_BIG plane 2
00  // 69 x16y50 SB_BIG plane 3
00  // 70 x16y50 SB_BIG plane 3
00  // 71 x16y50 SB_DRIVE plane 4,3
00  // 72 x16y50 SB_BIG plane 4
00  // 73 x16y50 SB_BIG plane 4
00  // 74 x16y50 SB_BIG plane 5
00  // 75 x16y50 SB_BIG plane 5
00  // 76 x16y50 SB_DRIVE plane 6,5
00  // 77 x16y50 SB_BIG plane 6
00  // 78 x16y50 SB_BIG plane 6
00  // 79 x16y50 SB_BIG plane 7
00  // 80 x16y50 SB_BIG plane 7
00  // 81 x16y50 SB_DRIVE plane 8,7
00  // 82 x16y50 SB_BIG plane 8
00  // 83 x16y50 SB_BIG plane 8
31  // 84 x16y50 SB_BIG plane 9
00  // 85 x16y50 SB_BIG plane 9
01  // 86 x16y50 SB_DRIVE plane 10,9
4D // -- CRC low byte
5F // -- CRC high byte


// Config Latches on x17y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 830D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
19 // y_sel: 49
86 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8315
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x17y49 CPE[0]
00  //  1 x17y49 CPE[1]
00  //  2 x17y49 CPE[2]
00  //  3 x17y49 CPE[3]
00  //  4 x17y49 CPE[4]
00  //  5 x17y49 CPE[5]
00  //  6 x17y49 CPE[6]
00  //  7 x17y49 CPE[7]
00  //  8 x17y49 CPE[8]
00  //  9 x17y49 CPE[9]
00  // 10 x17y50 CPE[0]
00  // 11 x17y50 CPE[1]
00  // 12 x17y50 CPE[2]
00  // 13 x17y50 CPE[3]
00  // 14 x17y50 CPE[4]
00  // 15 x17y50 CPE[5]
00  // 16 x17y50 CPE[6]
00  // 17 x17y50 CPE[7]
00  // 18 x17y50 CPE[8]
00  // 19 x17y50 CPE[9]
00  // 20 x18y49 CPE[0]
00  // 21 x18y49 CPE[1]
00  // 22 x18y49 CPE[2]
00  // 23 x18y49 CPE[3]
00  // 24 x18y49 CPE[4]
00  // 25 x18y49 CPE[5]
00  // 26 x18y49 CPE[6]
00  // 27 x18y49 CPE[7]
00  // 28 x18y49 CPE[8]
00  // 29 x18y49 CPE[9]
00  // 30 x18y50 CPE[0]
00  // 31 x18y50 CPE[1]
00  // 32 x18y50 CPE[2]
00  // 33 x18y50 CPE[3]
00  // 34 x18y50 CPE[4]
00  // 35 x18y50 CPE[5]
00  // 36 x18y50 CPE[6]
00  // 37 x18y50 CPE[7]
00  // 38 x18y50 CPE[8]
00  // 39 x18y50 CPE[9]
00  // 40 x17y49 INMUX plane 2,1
00  // 41 x17y49 INMUX plane 4,3
00  // 42 x17y49 INMUX plane 6,5
00  // 43 x17y49 INMUX plane 8,7
00  // 44 x17y49 INMUX plane 10,9
00  // 45 x17y49 INMUX plane 12,11
00  // 46 x17y50 INMUX plane 2,1
00  // 47 x17y50 INMUX plane 4,3
00  // 48 x17y50 INMUX plane 6,5
00  // 49 x17y50 INMUX plane 8,7
01  // 50 x17y50 INMUX plane 10,9
00  // 51 x17y50 INMUX plane 12,11
00  // 52 x18y49 INMUX plane 2,1
00  // 53 x18y49 INMUX plane 4,3
00  // 54 x18y49 INMUX plane 6,5
00  // 55 x18y49 INMUX plane 8,7
01  // 56 x18y49 INMUX plane 10,9
00  // 57 x18y49 INMUX plane 12,11
00  // 58 x18y50 INMUX plane 2,1
00  // 59 x18y50 INMUX plane 4,3
00  // 60 x18y50 INMUX plane 6,5
00  // 61 x18y50 INMUX plane 8,7
01  // 62 x18y50 INMUX plane 10,9
00  // 63 x18y50 INMUX plane 12,11
00  // 64 x17y49 SB_BIG plane 1
00  // 65 x17y49 SB_BIG plane 1
00  // 66 x17y49 SB_DRIVE plane 2,1
00  // 67 x17y49 SB_BIG plane 2
00  // 68 x17y49 SB_BIG plane 2
00  // 69 x17y49 SB_BIG plane 3
00  // 70 x17y49 SB_BIG plane 3
00  // 71 x17y49 SB_DRIVE plane 4,3
00  // 72 x17y49 SB_BIG plane 4
00  // 73 x17y49 SB_BIG plane 4
00  // 74 x17y49 SB_BIG plane 5
00  // 75 x17y49 SB_BIG plane 5
00  // 76 x17y49 SB_DRIVE plane 6,5
00  // 77 x17y49 SB_BIG plane 6
00  // 78 x17y49 SB_BIG plane 6
00  // 79 x17y49 SB_BIG plane 7
00  // 80 x17y49 SB_BIG plane 7
00  // 81 x17y49 SB_DRIVE plane 8,7
00  // 82 x17y49 SB_BIG plane 8
00  // 83 x17y49 SB_BIG plane 8
31  // 84 x17y49 SB_BIG plane 9
EA // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x19y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8370     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
19 // y_sel: 49
EE // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8378
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x19y49 CPE[0]
00  //  1 x19y49 CPE[1]
00  //  2 x19y49 CPE[2]
00  //  3 x19y49 CPE[3]
00  //  4 x19y49 CPE[4]
00  //  5 x19y49 CPE[5]
00  //  6 x19y49 CPE[6]
00  //  7 x19y49 CPE[7]
00  //  8 x19y49 CPE[8]
00  //  9 x19y49 CPE[9]
00  // 10 x19y50 CPE[0]
00  // 11 x19y50 CPE[1]
00  // 12 x19y50 CPE[2]
00  // 13 x19y50 CPE[3]
00  // 14 x19y50 CPE[4]
00  // 15 x19y50 CPE[5]
00  // 16 x19y50 CPE[6]
00  // 17 x19y50 CPE[7]
00  // 18 x19y50 CPE[8]
00  // 19 x19y50 CPE[9]
00  // 20 x20y49 CPE[0]
00  // 21 x20y49 CPE[1]
00  // 22 x20y49 CPE[2]
00  // 23 x20y49 CPE[3]
00  // 24 x20y49 CPE[4]
00  // 25 x20y49 CPE[5]
00  // 26 x20y49 CPE[6]
00  // 27 x20y49 CPE[7]
00  // 28 x20y49 CPE[8]
00  // 29 x20y49 CPE[9]
00  // 30 x20y50 CPE[0]
00  // 31 x20y50 CPE[1]
00  // 32 x20y50 CPE[2]
00  // 33 x20y50 CPE[3]
00  // 34 x20y50 CPE[4]
00  // 35 x20y50 CPE[5]
00  // 36 x20y50 CPE[6]
00  // 37 x20y50 CPE[7]
00  // 38 x20y50 CPE[8]
00  // 39 x20y50 CPE[9]
00  // 40 x19y49 INMUX plane 2,1
00  // 41 x19y49 INMUX plane 4,3
00  // 42 x19y49 INMUX plane 6,5
00  // 43 x19y49 INMUX plane 8,7
01  // 44 x19y49 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x21y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 83AB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
19 // y_sel: 49
36 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 83B3
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x21y49 CPE[0]
00  //  1 x21y49 CPE[1]
00  //  2 x21y49 CPE[2]
00  //  3 x21y49 CPE[3]
00  //  4 x21y49 CPE[4]
00  //  5 x21y49 CPE[5]
00  //  6 x21y49 CPE[6]
00  //  7 x21y49 CPE[7]
00  //  8 x21y49 CPE[8]
00  //  9 x21y49 CPE[9]
00  // 10 x21y50 CPE[0]
00  // 11 x21y50 CPE[1]
00  // 12 x21y50 CPE[2]
00  // 13 x21y50 CPE[3]
00  // 14 x21y50 CPE[4]
00  // 15 x21y50 CPE[5]
00  // 16 x21y50 CPE[6]
00  // 17 x21y50 CPE[7]
00  // 18 x21y50 CPE[8]
00  // 19 x21y50 CPE[9]
00  // 20 x22y49 CPE[0]
00  // 21 x22y49 CPE[1]
00  // 22 x22y49 CPE[2]
00  // 23 x22y49 CPE[3]
00  // 24 x22y49 CPE[4]
00  // 25 x22y49 CPE[5]
00  // 26 x22y49 CPE[6]
00  // 27 x22y49 CPE[7]
00  // 28 x22y49 CPE[8]
00  // 29 x22y49 CPE[9]
00  // 30 x22y50 CPE[0]
00  // 31 x22y50 CPE[1]
00  // 32 x22y50 CPE[2]
00  // 33 x22y50 CPE[3]
00  // 34 x22y50 CPE[4]
00  // 35 x22y50 CPE[5]
00  // 36 x22y50 CPE[6]
00  // 37 x22y50 CPE[7]
00  // 38 x22y50 CPE[8]
00  // 39 x22y50 CPE[9]
00  // 40 x21y49 INMUX plane 2,1
00  // 41 x21y49 INMUX plane 4,3
00  // 42 x21y49 INMUX plane 6,5
00  // 43 x21y49 INMUX plane 8,7
00  // 44 x21y49 INMUX plane 10,9
00  // 45 x21y49 INMUX plane 12,11
00  // 46 x21y50 INMUX plane 2,1
00  // 47 x21y50 INMUX plane 4,3
00  // 48 x21y50 INMUX plane 6,5
00  // 49 x21y50 INMUX plane 8,7
00  // 50 x21y50 INMUX plane 10,9
00  // 51 x21y50 INMUX plane 12,11
00  // 52 x22y49 INMUX plane 2,1
00  // 53 x22y49 INMUX plane 4,3
00  // 54 x22y49 INMUX plane 6,5
00  // 55 x22y49 INMUX plane 8,7
00  // 56 x22y49 INMUX plane 10,9
00  // 57 x22y49 INMUX plane 12,11
00  // 58 x22y50 INMUX plane 2,1
00  // 59 x22y50 INMUX plane 4,3
00  // 60 x22y50 INMUX plane 6,5
00  // 61 x22y50 INMUX plane 8,7
00  // 62 x22y50 INMUX plane 10,9
00  // 63 x22y50 INMUX plane 12,11
00  // 64 x21y49 SB_BIG plane 1
00  // 65 x21y49 SB_BIG plane 1
00  // 66 x21y49 SB_DRIVE plane 2,1
00  // 67 x21y49 SB_BIG plane 2
00  // 68 x21y49 SB_BIG plane 2
00  // 69 x21y49 SB_BIG plane 3
00  // 70 x21y49 SB_BIG plane 3
00  // 71 x21y49 SB_DRIVE plane 4,3
00  // 72 x21y49 SB_BIG plane 4
00  // 73 x21y49 SB_BIG plane 4
00  // 74 x21y49 SB_BIG plane 5
00  // 75 x21y49 SB_BIG plane 5
00  // 76 x21y49 SB_DRIVE plane 6,5
00  // 77 x21y49 SB_BIG plane 6
00  // 78 x21y49 SB_BIG plane 6
00  // 79 x21y49 SB_BIG plane 7
00  // 80 x21y49 SB_BIG plane 7
00  // 81 x21y49 SB_DRIVE plane 8,7
00  // 82 x21y49 SB_BIG plane 8
00  // 83 x21y49 SB_BIG plane 8
00  // 84 x21y49 SB_BIG plane 9
00  // 85 x21y49 SB_BIG plane 9
04  // 86 x21y49 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x25y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8410     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
19 // y_sel: 49
E6 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8418
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x25y49 CPE[0]
00  //  1 x25y49 CPE[1]
00  //  2 x25y49 CPE[2]
00  //  3 x25y49 CPE[3]
00  //  4 x25y49 CPE[4]
00  //  5 x25y49 CPE[5]
00  //  6 x25y49 CPE[6]
00  //  7 x25y49 CPE[7]
00  //  8 x25y49 CPE[8]
00  //  9 x25y49 CPE[9]
00  // 10 x25y50 CPE[0]
00  // 11 x25y50 CPE[1]
00  // 12 x25y50 CPE[2]
00  // 13 x25y50 CPE[3]
00  // 14 x25y50 CPE[4]
00  // 15 x25y50 CPE[5]
00  // 16 x25y50 CPE[6]
00  // 17 x25y50 CPE[7]
00  // 18 x25y50 CPE[8]
00  // 19 x25y50 CPE[9]
00  // 20 x26y49 CPE[0]
00  // 21 x26y49 CPE[1]
00  // 22 x26y49 CPE[2]
00  // 23 x26y49 CPE[3]
00  // 24 x26y49 CPE[4]
00  // 25 x26y49 CPE[5]
00  // 26 x26y49 CPE[6]
00  // 27 x26y49 CPE[7]
00  // 28 x26y49 CPE[8]
00  // 29 x26y49 CPE[9]
00  // 30 x26y50 CPE[0]
00  // 31 x26y50 CPE[1]
00  // 32 x26y50 CPE[2]
00  // 33 x26y50 CPE[3]
00  // 34 x26y50 CPE[4]
00  // 35 x26y50 CPE[5]
00  // 36 x26y50 CPE[6]
00  // 37 x26y50 CPE[7]
00  // 38 x26y50 CPE[8]
00  // 39 x26y50 CPE[9]
00  // 40 x25y49 INMUX plane 2,1
00  // 41 x25y49 INMUX plane 4,3
00  // 42 x25y49 INMUX plane 6,5
00  // 43 x25y49 INMUX plane 8,7
00  // 44 x25y49 INMUX plane 10,9
00  // 45 x25y49 INMUX plane 12,11
00  // 46 x25y50 INMUX plane 2,1
00  // 47 x25y50 INMUX plane 4,3
00  // 48 x25y50 INMUX plane 6,5
00  // 49 x25y50 INMUX plane 8,7
00  // 50 x25y50 INMUX plane 10,9
00  // 51 x25y50 INMUX plane 12,11
00  // 52 x26y49 INMUX plane 2,1
00  // 53 x26y49 INMUX plane 4,3
00  // 54 x26y49 INMUX plane 6,5
00  // 55 x26y49 INMUX plane 8,7
00  // 56 x26y49 INMUX plane 10,9
00  // 57 x26y49 INMUX plane 12,11
00  // 58 x26y50 INMUX plane 2,1
00  // 59 x26y50 INMUX plane 4,3
00  // 60 x26y50 INMUX plane 6,5
00  // 61 x26y50 INMUX plane 8,7
00  // 62 x26y50 INMUX plane 10,9
00  // 63 x26y50 INMUX plane 12,11
00  // 64 x25y49 SB_BIG plane 1
00  // 65 x25y49 SB_BIG plane 1
00  // 66 x25y49 SB_DRIVE plane 2,1
00  // 67 x25y49 SB_BIG plane 2
00  // 68 x25y49 SB_BIG plane 2
00  // 69 x25y49 SB_BIG plane 3
00  // 70 x25y49 SB_BIG plane 3
00  // 71 x25y49 SB_DRIVE plane 4,3
00  // 72 x25y49 SB_BIG plane 4
00  // 73 x25y49 SB_BIG plane 4
00  // 74 x25y49 SB_BIG plane 5
00  // 75 x25y49 SB_BIG plane 5
00  // 76 x25y49 SB_DRIVE plane 6,5
00  // 77 x25y49 SB_BIG plane 6
00  // 78 x25y49 SB_BIG plane 6
00  // 79 x25y49 SB_BIG plane 7
00  // 80 x25y49 SB_BIG plane 7
00  // 81 x25y49 SB_DRIVE plane 8,7
00  // 82 x25y49 SB_BIG plane 8
00  // 83 x25y49 SB_BIG plane 8
81  // 84 x25y49 SB_BIG plane 9
01  // 85 x25y49 SB_BIG plane 9
00  // 86 x25y49 SB_DRIVE plane 10,9
00  // 87 x25y49 SB_BIG plane 10
00  // 88 x25y49 SB_BIG plane 10
00  // 89 x25y49 SB_BIG plane 11
00  // 90 x25y49 SB_BIG plane 11
00  // 91 x25y49 SB_DRIVE plane 12,11
00  // 92 x25y49 SB_BIG plane 12
00  // 93 x25y49 SB_BIG plane 12
00  // 94 x26y50 SB_SML plane 1
00  // 95 x26y50 SB_SML plane 2,1
00  // 96 x26y50 SB_SML plane 2
00  // 97 x26y50 SB_SML plane 3
00  // 98 x26y50 SB_SML plane 4,3
00  // 99 x26y50 SB_SML plane 4
00  // 100 x26y50 SB_SML plane 5
00  // 101 x26y50 SB_SML plane 6,5
00  // 102 x26y50 SB_SML plane 6
00  // 103 x26y50 SB_SML plane 7
00  // 104 x26y50 SB_SML plane 8,7
00  // 105 x26y50 SB_SML plane 8
0E  // 106 x26y50 SB_SML plane 9
81 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x27y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8489     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
19 // y_sel: 49
8E // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8491
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x27y49 CPE[0]
00  //  1 x27y49 CPE[1]
00  //  2 x27y49 CPE[2]
00  //  3 x27y49 CPE[3]
00  //  4 x27y49 CPE[4]
00  //  5 x27y49 CPE[5]
00  //  6 x27y49 CPE[6]
00  //  7 x27y49 CPE[7]
00  //  8 x27y49 CPE[8]
00  //  9 x27y49 CPE[9]
00  // 10 x27y50 CPE[0]
00  // 11 x27y50 CPE[1]
00  // 12 x27y50 CPE[2]
00  // 13 x27y50 CPE[3]
00  // 14 x27y50 CPE[4]
00  // 15 x27y50 CPE[5]
00  // 16 x27y50 CPE[6]
00  // 17 x27y50 CPE[7]
00  // 18 x27y50 CPE[8]
00  // 19 x27y50 CPE[9]
00  // 20 x28y49 CPE[0]
00  // 21 x28y49 CPE[1]
00  // 22 x28y49 CPE[2]
00  // 23 x28y49 CPE[3]
00  // 24 x28y49 CPE[4]
00  // 25 x28y49 CPE[5]
00  // 26 x28y49 CPE[6]
00  // 27 x28y49 CPE[7]
00  // 28 x28y49 CPE[8]
00  // 29 x28y49 CPE[9]
00  // 30 x28y50 CPE[0]
00  // 31 x28y50 CPE[1]
00  // 32 x28y50 CPE[2]
00  // 33 x28y50 CPE[3]
00  // 34 x28y50 CPE[4]
00  // 35 x28y50 CPE[5]
00  // 36 x28y50 CPE[6]
00  // 37 x28y50 CPE[7]
00  // 38 x28y50 CPE[8]
00  // 39 x28y50 CPE[9]
00  // 40 x27y49 INMUX plane 2,1
00  // 41 x27y49 INMUX plane 4,3
00  // 42 x27y49 INMUX plane 6,5
00  // 43 x27y49 INMUX plane 8,7
00  // 44 x27y49 INMUX plane 10,9
00  // 45 x27y49 INMUX plane 12,11
00  // 46 x27y50 INMUX plane 2,1
00  // 47 x27y50 INMUX plane 4,3
00  // 48 x27y50 INMUX plane 6,5
00  // 49 x27y50 INMUX plane 8,7
01  // 50 x27y50 INMUX plane 10,9
00  // 51 x27y50 INMUX plane 12,11
00  // 52 x28y49 INMUX plane 2,1
00  // 53 x28y49 INMUX plane 4,3
00  // 54 x28y49 INMUX plane 6,5
00  // 55 x28y49 INMUX plane 8,7
00  // 56 x28y49 INMUX plane 10,9
00  // 57 x28y49 INMUX plane 12,11
00  // 58 x28y50 INMUX plane 2,1
00  // 59 x28y50 INMUX plane 4,3
00  // 60 x28y50 INMUX plane 6,5
00  // 61 x28y50 INMUX plane 8,7
01  // 62 x28y50 INMUX plane 10,9
00  // 63 x28y50 INMUX plane 12,11
00  // 64 x28y50 SB_BIG plane 1
00  // 65 x28y50 SB_BIG plane 1
00  // 66 x28y50 SB_DRIVE plane 2,1
00  // 67 x28y50 SB_BIG plane 2
00  // 68 x28y50 SB_BIG plane 2
00  // 69 x28y50 SB_BIG plane 3
00  // 70 x28y50 SB_BIG plane 3
00  // 71 x28y50 SB_DRIVE plane 4,3
00  // 72 x28y50 SB_BIG plane 4
00  // 73 x28y50 SB_BIG plane 4
00  // 74 x28y50 SB_BIG plane 5
00  // 75 x28y50 SB_BIG plane 5
00  // 76 x28y50 SB_DRIVE plane 6,5
00  // 77 x28y50 SB_BIG plane 6
00  // 78 x28y50 SB_BIG plane 6
00  // 79 x28y50 SB_BIG plane 7
00  // 80 x28y50 SB_BIG plane 7
00  // 81 x28y50 SB_DRIVE plane 8,7
00  // 82 x28y50 SB_BIG plane 8
00  // 83 x28y50 SB_BIG plane 8
11  // 84 x28y50 SB_BIG plane 9
D9 // -- CRC low byte
07 // -- CRC high byte


// Config Latches on x29y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 84EC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
19 // y_sel: 49
56 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 84F4
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x29y49 CPE[0]
00  //  1 x29y49 CPE[1]
00  //  2 x29y49 CPE[2]
00  //  3 x29y49 CPE[3]
00  //  4 x29y49 CPE[4]
00  //  5 x29y49 CPE[5]
00  //  6 x29y49 CPE[6]
00  //  7 x29y49 CPE[7]
00  //  8 x29y49 CPE[8]
00  //  9 x29y49 CPE[9]
00  // 10 x29y50 CPE[0]
00  // 11 x29y50 CPE[1]
00  // 12 x29y50 CPE[2]
00  // 13 x29y50 CPE[3]
00  // 14 x29y50 CPE[4]
00  // 15 x29y50 CPE[5]
00  // 16 x29y50 CPE[6]
00  // 17 x29y50 CPE[7]
00  // 18 x29y50 CPE[8]
00  // 19 x29y50 CPE[9]
00  // 20 x30y49 CPE[0]
00  // 21 x30y49 CPE[1]
00  // 22 x30y49 CPE[2]
00  // 23 x30y49 CPE[3]
00  // 24 x30y49 CPE[4]
00  // 25 x30y49 CPE[5]
00  // 26 x30y49 CPE[6]
00  // 27 x30y49 CPE[7]
00  // 28 x30y49 CPE[8]
00  // 29 x30y49 CPE[9]
00  // 30 x30y50 CPE[0]
00  // 31 x30y50 CPE[1]
00  // 32 x30y50 CPE[2]
00  // 33 x30y50 CPE[3]
00  // 34 x30y50 CPE[4]
00  // 35 x30y50 CPE[5]
00  // 36 x30y50 CPE[6]
00  // 37 x30y50 CPE[7]
00  // 38 x30y50 CPE[8]
00  // 39 x30y50 CPE[9]
00  // 40 x29y49 INMUX plane 2,1
00  // 41 x29y49 INMUX plane 4,3
00  // 42 x29y49 INMUX plane 6,5
00  // 43 x29y49 INMUX plane 8,7
00  // 44 x29y49 INMUX plane 10,9
00  // 45 x29y49 INMUX plane 12,11
00  // 46 x29y50 INMUX plane 2,1
00  // 47 x29y50 INMUX plane 4,3
00  // 48 x29y50 INMUX plane 6,5
00  // 49 x29y50 INMUX plane 8,7
01  // 50 x29y50 INMUX plane 10,9
00  // 51 x29y50 INMUX plane 12,11
00  // 52 x30y49 INMUX plane 2,1
00  // 53 x30y49 INMUX plane 4,3
00  // 54 x30y49 INMUX plane 6,5
00  // 55 x30y49 INMUX plane 8,7
00  // 56 x30y49 INMUX plane 10,9
00  // 57 x30y49 INMUX plane 12,11
00  // 58 x30y50 INMUX plane 2,1
00  // 59 x30y50 INMUX plane 4,3
00  // 60 x30y50 INMUX plane 6,5
00  // 61 x30y50 INMUX plane 8,7
01  // 62 x30y50 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x31y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8539     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
19 // y_sel: 49
0F // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8541
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x31y49 CPE[0]
00  //  1 x31y49 CPE[1]
00  //  2 x31y49 CPE[2]
00  //  3 x31y49 CPE[3]
00  //  4 x31y49 CPE[4]
00  //  5 x31y49 CPE[5]
00  //  6 x31y49 CPE[6]
00  //  7 x31y49 CPE[7]
00  //  8 x31y49 CPE[8]
00  //  9 x31y49 CPE[9]
00  // 10 x31y50 CPE[0]
00  // 11 x31y50 CPE[1]
00  // 12 x31y50 CPE[2]
00  // 13 x31y50 CPE[3]
00  // 14 x31y50 CPE[4]
00  // 15 x31y50 CPE[5]
00  // 16 x31y50 CPE[6]
00  // 17 x31y50 CPE[7]
00  // 18 x31y50 CPE[8]
00  // 19 x31y50 CPE[9]
00  // 20 x32y49 CPE[0]  _a342  C_MX4b////    
00  // 21 x32y49 CPE[1]
00  // 22 x32y49 CPE[2]
00  // 23 x32y49 CPE[3]
00  // 24 x32y49 CPE[4]
00  // 25 x32y49 CPE[5]
00  // 26 x32y49 CPE[6]
00  // 27 x32y49 CPE[7]
00  // 28 x32y49 CPE[8]
00  // 29 x32y49 CPE[9]
00  // 30 x32y50 CPE[0]  _a372  C_MX2b////    
00  // 31 x32y50 CPE[1]
00  // 32 x32y50 CPE[2]
00  // 33 x32y50 CPE[3]
00  // 34 x32y50 CPE[4]
00  // 35 x32y50 CPE[5]
00  // 36 x32y50 CPE[6]
00  // 37 x32y50 CPE[7]
00  // 38 x32y50 CPE[8]
00  // 39 x32y50 CPE[9]
00  // 40 x31y49 INMUX plane 2,1
04  // 41 x31y49 INMUX plane 4,3
00  // 42 x31y49 INMUX plane 6,5
00  // 43 x31y49 INMUX plane 8,7
00  // 44 x31y49 INMUX plane 10,9
00  // 45 x31y49 INMUX plane 12,11
00  // 46 x31y50 INMUX plane 2,1
00  // 47 x31y50 INMUX plane 4,3
00  // 48 x31y50 INMUX plane 6,5
00  // 49 x31y50 INMUX plane 8,7
00  // 50 x31y50 INMUX plane 10,9
00  // 51 x31y50 INMUX plane 12,11
20  // 52 x32y49 INMUX plane 2,1
04  // 53 x32y49 INMUX plane 4,3
2D  // 54 x32y49 INMUX plane 6,5
05  // 55 x32y49 INMUX plane 8,7
00  // 56 x32y49 INMUX plane 10,9
04  // 57 x32y49 INMUX plane 12,11
02  // 58 x32y50 INMUX plane 2,1
2C  // 59 x32y50 INMUX plane 4,3
00  // 60 x32y50 INMUX plane 6,5
36  // 61 x32y50 INMUX plane 8,7
18  // 62 x32y50 INMUX plane 10,9
00  // 63 x32y50 INMUX plane 12,11
00  // 64 x32y50 SB_BIG plane 1
00  // 65 x32y50 SB_BIG plane 1
00  // 66 x32y50 SB_DRIVE plane 2,1
00  // 67 x32y50 SB_BIG plane 2
00  // 68 x32y50 SB_BIG plane 2
83  // 69 x32y50 SB_BIG plane 3
34  // 70 x32y50 SB_BIG plane 3
02  // 71 x32y50 SB_DRIVE plane 4,3
48  // 72 x32y50 SB_BIG plane 4
12  // 73 x32y50 SB_BIG plane 4
00  // 74 x32y50 SB_BIG plane 5
00  // 75 x32y50 SB_BIG plane 5
00  // 76 x32y50 SB_DRIVE plane 6,5
00  // 77 x32y50 SB_BIG plane 6
00  // 78 x32y50 SB_BIG plane 6
48  // 79 x32y50 SB_BIG plane 7
12  // 80 x32y50 SB_BIG plane 7
00  // 81 x32y50 SB_DRIVE plane 8,7
48  // 82 x32y50 SB_BIG plane 8
02  // 83 x32y50 SB_BIG plane 8
31  // 84 x32y50 SB_BIG plane 9
00  // 85 x32y50 SB_BIG plane 9
04  // 86 x32y50 SB_DRIVE plane 10,9
00  // 87 x32y50 SB_BIG plane 10
00  // 88 x32y50 SB_BIG plane 10
00  // 89 x32y50 SB_BIG plane 11
00  // 90 x32y50 SB_BIG plane 11
00  // 91 x32y50 SB_DRIVE plane 12,11
00  // 92 x32y50 SB_BIG plane 12
00  // 93 x32y50 SB_BIG plane 12
00  // 94 x31y49 SB_SML plane 1
00  // 95 x31y49 SB_SML plane 2,1
00  // 96 x31y49 SB_SML plane 2
4C  // 97 x31y49 SB_SML plane 3
85  // 98 x31y49 SB_SML plane 4,3
2A  // 99 x31y49 SB_SML plane 4
00  // 100 x31y49 SB_SML plane 5
00  // 101 x31y49 SB_SML plane 6,5
00  // 102 x31y49 SB_SML plane 6
A8  // 103 x31y49 SB_SML plane 7
82  // 104 x31y49 SB_SML plane 8,7
2A  // 105 x31y49 SB_SML plane 8
00  // 106 x31y49 SB_SML plane 9
00  // 107 x31y49 SB_SML plane 10,9
00  // 108 x31y49 SB_SML plane 10
00  // 109 x31y49 SB_SML plane 11
06  // 110 x31y49 SB_SML plane 12,11
FA // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x33y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 85B6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
19 // y_sel: 49
D7 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 85BE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y49 CPE[0]  _a102  C_///AND/D
00  //  1 x33y49 CPE[1]
00  //  2 x33y49 CPE[2]
00  //  3 x33y49 CPE[3]
00  //  4 x33y49 CPE[4]
00  //  5 x33y49 CPE[5]
00  //  6 x33y49 CPE[6]
00  //  7 x33y49 CPE[7]
00  //  8 x33y49 CPE[8]
00  //  9 x33y49 CPE[9]
00  // 10 x33y50 CPE[0]  _a503  C_////Bridge
00  // 11 x33y50 CPE[1]
00  // 12 x33y50 CPE[2]
00  // 13 x33y50 CPE[3]
00  // 14 x33y50 CPE[4]
00  // 15 x33y50 CPE[5]
00  // 16 x33y50 CPE[6]
00  // 17 x33y50 CPE[7]
00  // 18 x33y50 CPE[8]
00  // 19 x33y50 CPE[9]
00  // 20 x34y49 CPE[0]  _a127  C_///AND/D
00  // 21 x34y49 CPE[1]
00  // 22 x34y49 CPE[2]
00  // 23 x34y49 CPE[3]
00  // 24 x34y49 CPE[4]
00  // 25 x34y49 CPE[5]
00  // 26 x34y49 CPE[6]
00  // 27 x34y49 CPE[7]
00  // 28 x34y49 CPE[8]
00  // 29 x34y49 CPE[9]
00  // 30 x34y50 CPE[0]  _a58  C_///AND/D
00  // 31 x34y50 CPE[1]
00  // 32 x34y50 CPE[2]
00  // 33 x34y50 CPE[3]
00  // 34 x34y50 CPE[4]
00  // 35 x34y50 CPE[5]
00  // 36 x34y50 CPE[6]
00  // 37 x34y50 CPE[7]
00  // 38 x34y50 CPE[8]
00  // 39 x34y50 CPE[9]
38  // 40 x33y49 INMUX plane 2,1
05  // 41 x33y49 INMUX plane 4,3
00  // 42 x33y49 INMUX plane 6,5
00  // 43 x33y49 INMUX plane 8,7
2B  // 44 x33y49 INMUX plane 10,9
00  // 45 x33y49 INMUX plane 12,11
00  // 46 x33y50 INMUX plane 2,1
07  // 47 x33y50 INMUX plane 4,3
1B  // 48 x33y50 INMUX plane 6,5
02  // 49 x33y50 INMUX plane 8,7
00  // 50 x33y50 INMUX plane 10,9
04  // 51 x33y50 INMUX plane 12,11
3B  // 52 x34y49 INMUX plane 2,1
04  // 53 x34y49 INMUX plane 4,3
00  // 54 x34y49 INMUX plane 6,5
00  // 55 x34y49 INMUX plane 8,7
20  // 56 x34y49 INMUX plane 10,9
00  // 57 x34y49 INMUX plane 12,11
18  // 58 x34y50 INMUX plane 2,1
08  // 59 x34y50 INMUX plane 4,3
03  // 60 x34y50 INMUX plane 6,5
00  // 61 x34y50 INMUX plane 8,7
08  // 62 x34y50 INMUX plane 10,9
00  // 63 x34y50 INMUX plane 12,11
08  // 64 x33y49 SB_BIG plane 1
12  // 65 x33y49 SB_BIG plane 1
00  // 66 x33y49 SB_DRIVE plane 2,1
93  // 67 x33y49 SB_BIG plane 2
64  // 68 x33y49 SB_BIG plane 2
41  // 69 x33y49 SB_BIG plane 3
12  // 70 x33y49 SB_BIG plane 3
00  // 71 x33y49 SB_DRIVE plane 4,3
48  // 72 x33y49 SB_BIG plane 4
12  // 73 x33y49 SB_BIG plane 4
48  // 74 x33y49 SB_BIG plane 5
12  // 75 x33y49 SB_BIG plane 5
00  // 76 x33y49 SB_DRIVE plane 6,5
48  // 77 x33y49 SB_BIG plane 6
12  // 78 x33y49 SB_BIG plane 6
48  // 79 x33y49 SB_BIG plane 7
12  // 80 x33y49 SB_BIG plane 7
80  // 81 x33y49 SB_DRIVE plane 8,7
48  // 82 x33y49 SB_BIG plane 8
02  // 83 x33y49 SB_BIG plane 8
71  // 84 x33y49 SB_BIG plane 9
12  // 85 x33y49 SB_BIG plane 9
00  // 86 x33y49 SB_DRIVE plane 10,9
48  // 87 x33y49 SB_BIG plane 10
22  // 88 x33y49 SB_BIG plane 10
52  // 89 x33y49 SB_BIG plane 11
24  // 90 x33y49 SB_BIG plane 11
00  // 91 x33y49 SB_DRIVE plane 12,11
48  // 92 x33y49 SB_BIG plane 12
12  // 93 x33y49 SB_BIG plane 12
D4  // 94 x34y50 SB_SML plane 1
E2  // 95 x34y50 SB_SML plane 2,1
78  // 96 x34y50 SB_SML plane 2
A8  // 97 x34y50 SB_SML plane 3
82  // 98 x34y50 SB_SML plane 4,3
2A  // 99 x34y50 SB_SML plane 4
52  // 100 x34y50 SB_SML plane 5
B3  // 101 x34y50 SB_SML plane 6,5
54  // 102 x34y50 SB_SML plane 6
28  // 103 x34y50 SB_SML plane 7
43  // 104 x34y50 SB_SML plane 8,7
5B  // 105 x34y50 SB_SML plane 8
B1  // 106 x34y50 SB_SML plane 9
82  // 107 x34y50 SB_SML plane 10,9
2A  // 108 x34y50 SB_SML plane 10
A8  // 109 x34y50 SB_SML plane 11
82  // 110 x34y50 SB_SML plane 12,11
2A  // 111 x34y50 SB_SML plane 12
FE // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x35y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8634     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
19 // y_sel: 49
BF // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 863C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y49 CPE[0]  net1 = net2: _a35  C_AND/D//AND/D
00  //  1 x35y49 CPE[1]
00  //  2 x35y49 CPE[2]
00  //  3 x35y49 CPE[3]
00  //  4 x35y49 CPE[4]
00  //  5 x35y49 CPE[5]
00  //  6 x35y49 CPE[6]
00  //  7 x35y49 CPE[7]
00  //  8 x35y49 CPE[8]
00  //  9 x35y49 CPE[9]
00  // 10 x35y50 CPE[0]  net1 = net2: _a17  C_AND/D//AND/D
00  // 11 x35y50 CPE[1]
00  // 12 x35y50 CPE[2]
00  // 13 x35y50 CPE[3]
00  // 14 x35y50 CPE[4]
00  // 15 x35y50 CPE[5]
00  // 16 x35y50 CPE[6]
00  // 17 x35y50 CPE[7]
00  // 18 x35y50 CPE[8]
00  // 19 x35y50 CPE[9]
00  // 20 x36y49 CPE[0]  net1 = net2: _a146  C_ADDF2///ADDF2/
00  // 21 x36y49 CPE[1]
00  // 22 x36y49 CPE[2]
00  // 23 x36y49 CPE[3]
00  // 24 x36y49 CPE[4]
00  // 25 x36y49 CPE[5]
00  // 26 x36y49 CPE[6]
00  // 27 x36y49 CPE[7]
00  // 28 x36y49 CPE[8]
00  // 29 x36y49 CPE[9]
00  // 30 x36y50 CPE[0]  net1 = net2: _a148  C_ADDF2///ADDF2/
00  // 31 x36y50 CPE[1]
00  // 32 x36y50 CPE[2]
00  // 33 x36y50 CPE[3]
00  // 34 x36y50 CPE[4]
00  // 35 x36y50 CPE[5]
00  // 36 x36y50 CPE[6]
00  // 37 x36y50 CPE[7]
00  // 38 x36y50 CPE[8]
00  // 39 x36y50 CPE[9]
26  // 40 x35y49 INMUX plane 2,1
00  // 41 x35y49 INMUX plane 4,3
34  // 42 x35y49 INMUX plane 6,5
38  // 43 x35y49 INMUX plane 8,7
05  // 44 x35y49 INMUX plane 10,9
08  // 45 x35y49 INMUX plane 12,11
00  // 46 x35y50 INMUX plane 2,1
08  // 47 x35y50 INMUX plane 4,3
30  // 48 x35y50 INMUX plane 6,5
08  // 49 x35y50 INMUX plane 8,7
18  // 50 x35y50 INMUX plane 10,9
00  // 51 x35y50 INMUX plane 12,11
05  // 52 x36y49 INMUX plane 2,1
01  // 53 x36y49 INMUX plane 4,3
03  // 54 x36y49 INMUX plane 6,5
50  // 55 x36y49 INMUX plane 8,7
81  // 56 x36y49 INMUX plane 10,9
00  // 57 x36y49 INMUX plane 12,11
38  // 58 x36y50 INMUX plane 2,1
00  // 59 x36y50 INMUX plane 4,3
00  // 60 x36y50 INMUX plane 6,5
08  // 61 x36y50 INMUX plane 8,7
18  // 62 x36y50 INMUX plane 10,9
C8  // 63 x36y50 INMUX plane 12,11
48  // 64 x36y50 SB_BIG plane 1
02  // 65 x36y50 SB_BIG plane 1
00  // 66 x36y50 SB_DRIVE plane 2,1
89  // 67 x36y50 SB_BIG plane 2
24  // 68 x36y50 SB_BIG plane 2
C9  // 69 x36y50 SB_BIG plane 3
24  // 70 x36y50 SB_BIG plane 3
00  // 71 x36y50 SB_DRIVE plane 4,3
48  // 72 x36y50 SB_BIG plane 4
12  // 73 x36y50 SB_BIG plane 4
48  // 74 x36y50 SB_BIG plane 5
30  // 75 x36y50 SB_BIG plane 5
00  // 76 x36y50 SB_DRIVE plane 6,5
48  // 77 x36y50 SB_BIG plane 6
12  // 78 x36y50 SB_BIG plane 6
41  // 79 x36y50 SB_BIG plane 7
23  // 80 x36y50 SB_BIG plane 7
00  // 81 x36y50 SB_DRIVE plane 8,7
56  // 82 x36y50 SB_BIG plane 8
24  // 83 x36y50 SB_BIG plane 8
48  // 84 x36y50 SB_BIG plane 9
12  // 85 x36y50 SB_BIG plane 9
00  // 86 x36y50 SB_DRIVE plane 10,9
48  // 87 x36y50 SB_BIG plane 10
12  // 88 x36y50 SB_BIG plane 10
48  // 89 x36y50 SB_BIG plane 11
12  // 90 x36y50 SB_BIG plane 11
00  // 91 x36y50 SB_DRIVE plane 12,11
08  // 92 x36y50 SB_BIG plane 12
12  // 93 x36y50 SB_BIG plane 12
A8  // 94 x35y49 SB_SML plane 1
82  // 95 x35y49 SB_SML plane 2,1
4A  // 96 x35y49 SB_SML plane 2
B9  // 97 x35y49 SB_SML plane 3
82  // 98 x35y49 SB_SML plane 4,3
2E  // 99 x35y49 SB_SML plane 4
A8  // 100 x35y49 SB_SML plane 5
82  // 101 x35y49 SB_SML plane 6,5
0A  // 102 x35y49 SB_SML plane 6
A8  // 103 x35y49 SB_SML plane 7
02  // 104 x35y49 SB_SML plane 8,7
76  // 105 x35y49 SB_SML plane 8
B1  // 106 x35y49 SB_SML plane 9
80  // 107 x35y49 SB_SML plane 10,9
0A  // 108 x35y49 SB_SML plane 10
28  // 109 x35y49 SB_SML plane 11
82  // 110 x35y49 SB_SML plane 12,11
2A  // 111 x35y49 SB_SML plane 12
C7 // -- CRC low byte
EE // -- CRC high byte


// Config Latches on x37y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 86B2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
19 // y_sel: 49
67 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 86BA
68 // Length: 104
D3 // -- CRC low byte
D7 // -- CRC high byte
00  //  0 x37y49 CPE[0]  _a139  C_///ORAND/D
00  //  1 x37y49 CPE[1]
00  //  2 x37y49 CPE[2]
00  //  3 x37y49 CPE[3]
00  //  4 x37y49 CPE[4]
00  //  5 x37y49 CPE[5]
00  //  6 x37y49 CPE[6]
00  //  7 x37y49 CPE[7]
00  //  8 x37y49 CPE[8]
00  //  9 x37y49 CPE[9]
00  // 10 x37y50 CPE[0]
00  // 11 x37y50 CPE[1]
00  // 12 x37y50 CPE[2]
00  // 13 x37y50 CPE[3]
00  // 14 x37y50 CPE[4]
00  // 15 x37y50 CPE[5]
00  // 16 x37y50 CPE[6]
00  // 17 x37y50 CPE[7]
00  // 18 x37y50 CPE[8]
00  // 19 x37y50 CPE[9]
00  // 20 x38y49 CPE[0]
00  // 21 x38y49 CPE[1]
00  // 22 x38y49 CPE[2]
00  // 23 x38y49 CPE[3]
00  // 24 x38y49 CPE[4]
00  // 25 x38y49 CPE[5]
00  // 26 x38y49 CPE[6]
00  // 27 x38y49 CPE[7]
00  // 28 x38y49 CPE[8]
00  // 29 x38y49 CPE[9]
00  // 30 x38y50 CPE[0]
00  // 31 x38y50 CPE[1]
00  // 32 x38y50 CPE[2]
00  // 33 x38y50 CPE[3]
00  // 34 x38y50 CPE[4]
00  // 35 x38y50 CPE[5]
00  // 36 x38y50 CPE[6]
00  // 37 x38y50 CPE[7]
00  // 38 x38y50 CPE[8]
00  // 39 x38y50 CPE[9]
15  // 40 x37y49 INMUX plane 2,1
08  // 41 x37y49 INMUX plane 4,3
00  // 42 x37y49 INMUX plane 6,5
09  // 43 x37y49 INMUX plane 8,7
28  // 44 x37y49 INMUX plane 10,9
00  // 45 x37y49 INMUX plane 12,11
0B  // 46 x37y50 INMUX plane 2,1
01  // 47 x37y50 INMUX plane 4,3
00  // 48 x37y50 INMUX plane 6,5
02  // 49 x37y50 INMUX plane 8,7
00  // 50 x37y50 INMUX plane 10,9
00  // 51 x37y50 INMUX plane 12,11
01  // 52 x38y49 INMUX plane 2,1
00  // 53 x38y49 INMUX plane 4,3
40  // 54 x38y49 INMUX plane 6,5
20  // 55 x38y49 INMUX plane 8,7
40  // 56 x38y49 INMUX plane 10,9
00  // 57 x38y49 INMUX plane 12,11
1D  // 58 x38y50 INMUX plane 2,1
00  // 59 x38y50 INMUX plane 4,3
40  // 60 x38y50 INMUX plane 6,5
04  // 61 x38y50 INMUX plane 8,7
58  // 62 x38y50 INMUX plane 10,9
00  // 63 x38y50 INMUX plane 12,11
80  // 64 x37y49 SB_BIG plane 1
34  // 65 x37y49 SB_BIG plane 1
00  // 66 x37y49 SB_DRIVE plane 2,1
02  // 67 x37y49 SB_BIG plane 2
16  // 68 x37y49 SB_BIG plane 2
00  // 69 x37y49 SB_BIG plane 3
00  // 70 x37y49 SB_BIG plane 3
00  // 71 x37y49 SB_DRIVE plane 4,3
00  // 72 x37y49 SB_BIG plane 4
00  // 73 x37y49 SB_BIG plane 4
48  // 74 x37y49 SB_BIG plane 5
12  // 75 x37y49 SB_BIG plane 5
00  // 76 x37y49 SB_DRIVE plane 6,5
00  // 77 x37y49 SB_BIG plane 6
00  // 78 x37y49 SB_BIG plane 6
46  // 79 x37y49 SB_BIG plane 7
00  // 80 x37y49 SB_BIG plane 7
00  // 81 x37y49 SB_DRIVE plane 8,7
00  // 82 x37y49 SB_BIG plane 8
00  // 83 x37y49 SB_BIG plane 8
00  // 84 x37y49 SB_BIG plane 9
00  // 85 x37y49 SB_BIG plane 9
04  // 86 x37y49 SB_DRIVE plane 10,9
00  // 87 x37y49 SB_BIG plane 10
30  // 88 x37y49 SB_BIG plane 10
00  // 89 x37y49 SB_BIG plane 11
00  // 90 x37y49 SB_BIG plane 11
00  // 91 x37y49 SB_DRIVE plane 12,11
00  // 92 x37y49 SB_BIG plane 12
00  // 93 x37y49 SB_BIG plane 12
56  // 94 x38y50 SB_SML plane 1
03  // 95 x38y50 SB_SML plane 2,1
00  // 96 x38y50 SB_SML plane 2
61  // 97 x38y50 SB_SML plane 3
00  // 98 x38y50 SB_SML plane 4,3
00  // 99 x38y50 SB_SML plane 4
A8  // 100 x38y50 SB_SML plane 5
04  // 101 x38y50 SB_SML plane 6,5
00  // 102 x38y50 SB_SML plane 6
30  // 103 x38y50 SB_SML plane 7
06 // -- CRC low byte
19 // -- CRC high byte


// Config Latches on x39y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8728     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
19 // y_sel: 49
6F // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8730
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x39y49 CPE[0]
00  //  1 x39y49 CPE[1]
00  //  2 x39y49 CPE[2]
00  //  3 x39y49 CPE[3]
00  //  4 x39y49 CPE[4]
00  //  5 x39y49 CPE[5]
00  //  6 x39y49 CPE[6]
00  //  7 x39y49 CPE[7]
00  //  8 x39y49 CPE[8]
00  //  9 x39y49 CPE[9]
00  // 10 x39y50 CPE[0]  _a415  C_AND////    
00  // 11 x39y50 CPE[1]
00  // 12 x39y50 CPE[2]
00  // 13 x39y50 CPE[3]
00  // 14 x39y50 CPE[4]
00  // 15 x39y50 CPE[5]
00  // 16 x39y50 CPE[6]
00  // 17 x39y50 CPE[7]
00  // 18 x39y50 CPE[8]
00  // 19 x39y50 CPE[9]
00  // 20 x40y49 CPE[0]  _a369  C_MX2b////    
00  // 21 x40y49 CPE[1]
00  // 22 x40y49 CPE[2]
00  // 23 x40y49 CPE[3]
00  // 24 x40y49 CPE[4]
00  // 25 x40y49 CPE[5]
00  // 26 x40y49 CPE[6]
00  // 27 x40y49 CPE[7]
00  // 28 x40y49 CPE[8]
00  // 29 x40y49 CPE[9]
00  // 30 x40y50 CPE[0]
00  // 31 x40y50 CPE[1]
00  // 32 x40y50 CPE[2]
00  // 33 x40y50 CPE[3]
00  // 34 x40y50 CPE[4]
00  // 35 x40y50 CPE[5]
00  // 36 x40y50 CPE[6]
00  // 37 x40y50 CPE[7]
00  // 38 x40y50 CPE[8]
00  // 39 x40y50 CPE[9]
02  // 40 x39y49 INMUX plane 2,1
05  // 41 x39y49 INMUX plane 4,3
00  // 42 x39y49 INMUX plane 6,5
01  // 43 x39y49 INMUX plane 8,7
00  // 44 x39y49 INMUX plane 10,9
00  // 45 x39y49 INMUX plane 12,11
28  // 46 x39y50 INMUX plane 2,1
00  // 47 x39y50 INMUX plane 4,3
30  // 48 x39y50 INMUX plane 6,5
21  // 49 x39y50 INMUX plane 8,7
00  // 50 x39y50 INMUX plane 10,9
00  // 51 x39y50 INMUX plane 12,11
0C  // 52 x40y49 INMUX plane 2,1
00  // 53 x40y49 INMUX plane 4,3
16  // 54 x40y49 INMUX plane 6,5
00  // 55 x40y49 INMUX plane 8,7
28  // 56 x40y49 INMUX plane 10,9
00  // 57 x40y49 INMUX plane 12,11
00  // 58 x40y50 INMUX plane 2,1
01  // 59 x40y50 INMUX plane 4,3
00  // 60 x40y50 INMUX plane 6,5
01  // 61 x40y50 INMUX plane 8,7
00  // 62 x40y50 INMUX plane 10,9
00  // 63 x40y50 INMUX plane 12,11
00  // 64 x40y50 SB_BIG plane 1
00  // 65 x40y50 SB_BIG plane 1
00  // 66 x40y50 SB_DRIVE plane 2,1
59  // 67 x40y50 SB_BIG plane 2
12  // 68 x40y50 SB_BIG plane 2
8E  // 69 x40y50 SB_BIG plane 3
05  // 70 x40y50 SB_BIG plane 3
00  // 71 x40y50 SB_DRIVE plane 4,3
00  // 72 x40y50 SB_BIG plane 4
00  // 73 x40y50 SB_BIG plane 4
00  // 74 x40y50 SB_BIG plane 5
00  // 75 x40y50 SB_BIG plane 5
00  // 76 x40y50 SB_DRIVE plane 6,5
48  // 77 x40y50 SB_BIG plane 6
12  // 78 x40y50 SB_BIG plane 6
48  // 79 x40y50 SB_BIG plane 7
12  // 80 x40y50 SB_BIG plane 7
00  // 81 x40y50 SB_DRIVE plane 8,7
00  // 82 x40y50 SB_BIG plane 8
00  // 83 x40y50 SB_BIG plane 8
29  // 84 x40y50 SB_BIG plane 9
00  // 85 x40y50 SB_BIG plane 9
00  // 86 x40y50 SB_DRIVE plane 10,9
00  // 87 x40y50 SB_BIG plane 10
00  // 88 x40y50 SB_BIG plane 10
00  // 89 x40y50 SB_BIG plane 11
00  // 90 x40y50 SB_BIG plane 11
00  // 91 x40y50 SB_DRIVE plane 12,11
00  // 92 x40y50 SB_BIG plane 12
00  // 93 x40y50 SB_BIG plane 12
30  // 94 x39y49 SB_SML plane 1
80  // 95 x39y49 SB_SML plane 2,1
22  // 96 x39y49 SB_SML plane 2
71  // 97 x39y49 SB_SML plane 3
05  // 98 x39y49 SB_SML plane 4,3
00  // 99 x39y49 SB_SML plane 4
00  // 100 x39y49 SB_SML plane 5
10  // 101 x39y49 SB_SML plane 6,5
25  // 102 x39y49 SB_SML plane 6
A8  // 103 x39y49 SB_SML plane 7
02  // 104 x39y49 SB_SML plane 8,7
0E // -- CRC low byte
D8 // -- CRC high byte


// Config Latches on x41y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 879F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
19 // y_sel: 49
B7 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 87A7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y49 CPE[0]  _a405  C_MX2b////    
00  //  1 x41y49 CPE[1]
00  //  2 x41y49 CPE[2]
00  //  3 x41y49 CPE[3]
00  //  4 x41y49 CPE[4]
00  //  5 x41y49 CPE[5]
00  //  6 x41y49 CPE[6]
00  //  7 x41y49 CPE[7]
00  //  8 x41y49 CPE[8]
00  //  9 x41y49 CPE[9]
00  // 10 x41y50 CPE[0]  _a95  C_MX2b/D///    _a508  C_////Bridge
00  // 11 x41y50 CPE[1]
00  // 12 x41y50 CPE[2]
00  // 13 x41y50 CPE[3]
00  // 14 x41y50 CPE[4]
00  // 15 x41y50 CPE[5]
00  // 16 x41y50 CPE[6]
00  // 17 x41y50 CPE[7]
00  // 18 x41y50 CPE[8]
00  // 19 x41y50 CPE[9]
00  // 20 x42y49 CPE[0]  _a167  C_ADDF////    
00  // 21 x42y49 CPE[1]
00  // 22 x42y49 CPE[2]
00  // 23 x42y49 CPE[3]
00  // 24 x42y49 CPE[4]
00  // 25 x42y49 CPE[5]
00  // 26 x42y49 CPE[6]
00  // 27 x42y49 CPE[7]
00  // 28 x42y49 CPE[8]
00  // 29 x42y49 CPE[9]
00  // 30 x42y50 CPE[0]  _a398  C_MX2b////    
00  // 31 x42y50 CPE[1]
00  // 32 x42y50 CPE[2]
00  // 33 x42y50 CPE[3]
00  // 34 x42y50 CPE[4]
00  // 35 x42y50 CPE[5]
00  // 36 x42y50 CPE[6]
00  // 37 x42y50 CPE[7]
00  // 38 x42y50 CPE[8]
00  // 39 x42y50 CPE[9]
2A  // 40 x41y49 INMUX plane 2,1
05  // 41 x41y49 INMUX plane 4,3
11  // 42 x41y49 INMUX plane 6,5
10  // 43 x41y49 INMUX plane 8,7
10  // 44 x41y49 INMUX plane 10,9
05  // 45 x41y49 INMUX plane 12,11
05  // 46 x41y50 INMUX plane 2,1
38  // 47 x41y50 INMUX plane 4,3
0E  // 48 x41y50 INMUX plane 6,5
00  // 49 x41y50 INMUX plane 8,7
28  // 50 x41y50 INMUX plane 10,9
10  // 51 x41y50 INMUX plane 12,11
00  // 52 x42y49 INMUX plane 2,1
08  // 53 x42y49 INMUX plane 4,3
28  // 54 x42y49 INMUX plane 6,5
01  // 55 x42y49 INMUX plane 8,7
28  // 56 x42y49 INMUX plane 10,9
00  // 57 x42y49 INMUX plane 12,11
08  // 58 x42y50 INMUX plane 2,1
00  // 59 x42y50 INMUX plane 4,3
38  // 60 x42y50 INMUX plane 6,5
28  // 61 x42y50 INMUX plane 8,7
29  // 62 x42y50 INMUX plane 10,9
01  // 63 x42y50 INMUX plane 12,11
48  // 64 x41y49 SB_BIG plane 1
12  // 65 x41y49 SB_BIG plane 1
00  // 66 x41y49 SB_DRIVE plane 2,1
89  // 67 x41y49 SB_BIG plane 2
00  // 68 x41y49 SB_BIG plane 2
48  // 69 x41y49 SB_BIG plane 3
12  // 70 x41y49 SB_BIG plane 3
00  // 71 x41y49 SB_DRIVE plane 4,3
41  // 72 x41y49 SB_BIG plane 4
12  // 73 x41y49 SB_BIG plane 4
48  // 74 x41y49 SB_BIG plane 5
12  // 75 x41y49 SB_BIG plane 5
00  // 76 x41y49 SB_DRIVE plane 6,5
88  // 77 x41y49 SB_BIG plane 6
10  // 78 x41y49 SB_BIG plane 6
41  // 79 x41y49 SB_BIG plane 7
12  // 80 x41y49 SB_BIG plane 7
00  // 81 x41y49 SB_DRIVE plane 8,7
48  // 82 x41y49 SB_BIG plane 8
12  // 83 x41y49 SB_BIG plane 8
48  // 84 x41y49 SB_BIG plane 9
12  // 85 x41y49 SB_BIG plane 9
00  // 86 x41y49 SB_DRIVE plane 10,9
48  // 87 x41y49 SB_BIG plane 10
12  // 88 x41y49 SB_BIG plane 10
48  // 89 x41y49 SB_BIG plane 11
12  // 90 x41y49 SB_BIG plane 11
00  // 91 x41y49 SB_DRIVE plane 12,11
48  // 92 x41y49 SB_BIG plane 12
12  // 93 x41y49 SB_BIG plane 12
88  // 94 x42y50 SB_SML plane 1
82  // 95 x42y50 SB_SML plane 2,1
2A  // 96 x42y50 SB_SML plane 2
B1  // 97 x42y50 SB_SML plane 3
82  // 98 x42y50 SB_SML plane 4,3
2A  // 99 x42y50 SB_SML plane 4
A8  // 100 x42y50 SB_SML plane 5
92  // 101 x42y50 SB_SML plane 6,5
56  // 102 x42y50 SB_SML plane 6
A8  // 103 x42y50 SB_SML plane 7
82  // 104 x42y50 SB_SML plane 8,7
2A  // 105 x42y50 SB_SML plane 8
A8  // 106 x42y50 SB_SML plane 9
82  // 107 x42y50 SB_SML plane 10,9
2A  // 108 x42y50 SB_SML plane 10
72  // 109 x42y50 SB_SML plane 11
83  // 110 x42y50 SB_SML plane 12,11
32  // 111 x42y50 SB_SML plane 12
99 // -- CRC low byte
F6 // -- CRC high byte


// Config Latches on x43y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 881D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
19 // y_sel: 49
DF // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8825
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x43y49 CPE[0]  _a396  C_MX2b////    
00  //  1 x43y49 CPE[1]
00  //  2 x43y49 CPE[2]
00  //  3 x43y49 CPE[3]
00  //  4 x43y49 CPE[4]
00  //  5 x43y49 CPE[5]
00  //  6 x43y49 CPE[6]
00  //  7 x43y49 CPE[7]
00  //  8 x43y49 CPE[8]
00  //  9 x43y49 CPE[9]
00  // 10 x43y50 CPE[0]
00  // 11 x43y50 CPE[1]
00  // 12 x43y50 CPE[2]
00  // 13 x43y50 CPE[3]
00  // 14 x43y50 CPE[4]
00  // 15 x43y50 CPE[5]
00  // 16 x43y50 CPE[6]
00  // 17 x43y50 CPE[7]
00  // 18 x43y50 CPE[8]
00  // 19 x43y50 CPE[9]
00  // 20 x44y49 CPE[0]  net1 = net2: _a82  C_AND/D//AND/D
00  // 21 x44y49 CPE[1]
00  // 22 x44y49 CPE[2]
00  // 23 x44y49 CPE[3]
00  // 24 x44y49 CPE[4]
00  // 25 x44y49 CPE[5]
00  // 26 x44y49 CPE[6]
00  // 27 x44y49 CPE[7]
00  // 28 x44y49 CPE[8]
00  // 29 x44y49 CPE[9]
00  // 30 x44y50 CPE[0]  net1 = net2: _a114  C_AND/D//AND/D
00  // 31 x44y50 CPE[1]
00  // 32 x44y50 CPE[2]
00  // 33 x44y50 CPE[3]
00  // 34 x44y50 CPE[4]
00  // 35 x44y50 CPE[5]
00  // 36 x44y50 CPE[6]
00  // 37 x44y50 CPE[7]
00  // 38 x44y50 CPE[8]
00  // 39 x44y50 CPE[9]
08  // 40 x43y49 INMUX plane 2,1
05  // 41 x43y49 INMUX plane 4,3
05  // 42 x43y49 INMUX plane 6,5
07  // 43 x43y49 INMUX plane 8,7
00  // 44 x43y49 INMUX plane 10,9
0C  // 45 x43y49 INMUX plane 12,11
00  // 46 x43y50 INMUX plane 2,1
0A  // 47 x43y50 INMUX plane 4,3
00  // 48 x43y50 INMUX plane 6,5
08  // 49 x43y50 INMUX plane 8,7
08  // 50 x43y50 INMUX plane 10,9
00  // 51 x43y50 INMUX plane 12,11
2B  // 52 x44y49 INMUX plane 2,1
20  // 53 x44y49 INMUX plane 4,3
32  // 54 x44y49 INMUX plane 6,5
7E  // 55 x44y49 INMUX plane 8,7
01  // 56 x44y49 INMUX plane 10,9
60  // 57 x44y49 INMUX plane 12,11
28  // 58 x44y50 INMUX plane 2,1
20  // 59 x44y50 INMUX plane 4,3
35  // 60 x44y50 INMUX plane 6,5
45  // 61 x44y50 INMUX plane 8,7
81  // 62 x44y50 INMUX plane 10,9
60  // 63 x44y50 INMUX plane 12,11
48  // 64 x44y50 SB_BIG plane 1
02  // 65 x44y50 SB_BIG plane 1
00  // 66 x44y50 SB_DRIVE plane 2,1
00  // 67 x44y50 SB_BIG plane 2
00  // 68 x44y50 SB_BIG plane 2
59  // 69 x44y50 SB_BIG plane 3
02  // 70 x44y50 SB_BIG plane 3
08  // 71 x44y50 SB_DRIVE plane 4,3
48  // 72 x44y50 SB_BIG plane 4
12  // 73 x44y50 SB_BIG plane 4
52  // 74 x44y50 SB_BIG plane 5
36  // 75 x44y50 SB_BIG plane 5
00  // 76 x44y50 SB_DRIVE plane 6,5
00  // 77 x44y50 SB_BIG plane 6
00  // 78 x44y50 SB_BIG plane 6
48  // 79 x44y50 SB_BIG plane 7
12  // 80 x44y50 SB_BIG plane 7
00  // 81 x44y50 SB_DRIVE plane 8,7
CE  // 82 x44y50 SB_BIG plane 8
24  // 83 x44y50 SB_BIG plane 8
00  // 84 x44y50 SB_BIG plane 9
00  // 85 x44y50 SB_BIG plane 9
00  // 86 x44y50 SB_DRIVE plane 10,9
00  // 87 x44y50 SB_BIG plane 10
00  // 88 x44y50 SB_BIG plane 10
00  // 89 x44y50 SB_BIG plane 11
00  // 90 x44y50 SB_BIG plane 11
00  // 91 x44y50 SB_DRIVE plane 12,11
C1  // 92 x44y50 SB_BIG plane 12
02  // 93 x44y50 SB_BIG plane 12
A8  // 94 x43y49 SB_SML plane 1
02  // 95 x43y49 SB_SML plane 2,1
00  // 96 x43y49 SB_SML plane 2
82  // 97 x43y49 SB_SML plane 3
20  // 98 x43y49 SB_SML plane 4,3
68  // 99 x43y49 SB_SML plane 4
A8  // 100 x43y49 SB_SML plane 5
02  // 101 x43y49 SB_SML plane 6,5
10  // 102 x43y49 SB_SML plane 6
50  // 103 x43y49 SB_SML plane 7
33  // 104 x43y49 SB_SML plane 8,7
69  // 105 x43y49 SB_SML plane 8
00  // 106 x43y49 SB_SML plane 9
10  // 107 x43y49 SB_SML plane 10,9
0E  // 108 x43y49 SB_SML plane 10
40  // 109 x43y49 SB_SML plane 11
D0 // -- CRC low byte
9B // -- CRC high byte


// Config Latches on x45y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8899     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
19 // y_sel: 49
07 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 88A1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y49 CPE[0]  net1 = net2: _a206  C_ADDF2///ADDF2/
00  //  1 x45y49 CPE[1]
00  //  2 x45y49 CPE[2]
00  //  3 x45y49 CPE[3]
00  //  4 x45y49 CPE[4]
00  //  5 x45y49 CPE[5]
00  //  6 x45y49 CPE[6]
00  //  7 x45y49 CPE[7]
00  //  8 x45y49 CPE[8]
00  //  9 x45y49 CPE[9]
00  // 10 x45y50 CPE[0]  net1 = net2: _a208  C_ADDF2///ADDF2/
00  // 11 x45y50 CPE[1]
00  // 12 x45y50 CPE[2]
00  // 13 x45y50 CPE[3]
00  // 14 x45y50 CPE[4]
00  // 15 x45y50 CPE[5]
00  // 16 x45y50 CPE[6]
00  // 17 x45y50 CPE[7]
00  // 18 x45y50 CPE[8]
00  // 19 x45y50 CPE[9]
00  // 20 x46y49 CPE[0]  _a397  C_MX2b////    
00  // 21 x46y49 CPE[1]
00  // 22 x46y49 CPE[2]
00  // 23 x46y49 CPE[3]
00  // 24 x46y49 CPE[4]
00  // 25 x46y49 CPE[5]
00  // 26 x46y49 CPE[6]
00  // 27 x46y49 CPE[7]
00  // 28 x46y49 CPE[8]
00  // 29 x46y49 CPE[9]
00  // 30 x46y50 CPE[0]  _a403  C_MX2b////    
00  // 31 x46y50 CPE[1]
00  // 32 x46y50 CPE[2]
00  // 33 x46y50 CPE[3]
00  // 34 x46y50 CPE[4]
00  // 35 x46y50 CPE[5]
00  // 36 x46y50 CPE[6]
00  // 37 x46y50 CPE[7]
00  // 38 x46y50 CPE[8]
00  // 39 x46y50 CPE[9]
00  // 40 x45y49 INMUX plane 2,1
0F  // 41 x45y49 INMUX plane 4,3
00  // 42 x45y49 INMUX plane 6,5
02  // 43 x45y49 INMUX plane 8,7
00  // 44 x45y49 INMUX plane 10,9
02  // 45 x45y49 INMUX plane 12,11
28  // 46 x45y50 INMUX plane 2,1
20  // 47 x45y50 INMUX plane 4,3
00  // 48 x45y50 INMUX plane 6,5
00  // 49 x45y50 INMUX plane 8,7
00  // 50 x45y50 INMUX plane 10,9
00  // 51 x45y50 INMUX plane 12,11
00  // 52 x46y49 INMUX plane 2,1
05  // 53 x46y49 INMUX plane 4,3
BB  // 54 x46y49 INMUX plane 6,5
30  // 55 x46y49 INMUX plane 8,7
99  // 56 x46y49 INMUX plane 10,9
00  // 57 x46y49 INMUX plane 12,11
00  // 58 x46y50 INMUX plane 2,1
00  // 59 x46y50 INMUX plane 4,3
85  // 60 x46y50 INMUX plane 6,5
09  // 61 x46y50 INMUX plane 8,7
80  // 62 x46y50 INMUX plane 10,9
00  // 63 x46y50 INMUX plane 12,11
48  // 64 x45y49 SB_BIG plane 1
12  // 65 x45y49 SB_BIG plane 1
00  // 66 x45y49 SB_DRIVE plane 2,1
48  // 67 x45y49 SB_BIG plane 2
12  // 68 x45y49 SB_BIG plane 2
48  // 69 x45y49 SB_BIG plane 3
12  // 70 x45y49 SB_BIG plane 3
00  // 71 x45y49 SB_DRIVE plane 4,3
51  // 72 x45y49 SB_BIG plane 4
02  // 73 x45y49 SB_BIG plane 4
41  // 74 x45y49 SB_BIG plane 5
14  // 75 x45y49 SB_BIG plane 5
00  // 76 x45y49 SB_DRIVE plane 6,5
94  // 77 x45y49 SB_BIG plane 6
02  // 78 x45y49 SB_BIG plane 6
08  // 79 x45y49 SB_BIG plane 7
12  // 80 x45y49 SB_BIG plane 7
00  // 81 x45y49 SB_DRIVE plane 8,7
48  // 82 x45y49 SB_BIG plane 8
12  // 83 x45y49 SB_BIG plane 8
69  // 84 x45y49 SB_BIG plane 9
12  // 85 x45y49 SB_BIG plane 9
00  // 86 x45y49 SB_DRIVE plane 10,9
48  // 87 x45y49 SB_BIG plane 10
12  // 88 x45y49 SB_BIG plane 10
88  // 89 x45y49 SB_BIG plane 11
12  // 90 x45y49 SB_BIG plane 11
00  // 91 x45y49 SB_DRIVE plane 12,11
48  // 92 x45y49 SB_BIG plane 12
12  // 93 x45y49 SB_BIG plane 12
A8  // 94 x46y50 SB_SML plane 1
92  // 95 x46y50 SB_SML plane 2,1
76  // 96 x46y50 SB_SML plane 2
DA  // 97 x46y50 SB_SML plane 3
82  // 98 x46y50 SB_SML plane 4,3
2A  // 99 x46y50 SB_SML plane 4
88  // 100 x46y50 SB_SML plane 5
32  // 101 x46y50 SB_SML plane 6,5
17  // 102 x46y50 SB_SML plane 6
A8  // 103 x46y50 SB_SML plane 7
82  // 104 x46y50 SB_SML plane 8,7
2A  // 105 x46y50 SB_SML plane 8
A8  // 106 x46y50 SB_SML plane 9
82  // 107 x46y50 SB_SML plane 10,9
4A  // 108 x46y50 SB_SML plane 10
A8  // 109 x46y50 SB_SML plane 11
82  // 110 x46y50 SB_SML plane 12,11
2A  // 111 x46y50 SB_SML plane 12
20 // -- CRC low byte
38 // -- CRC high byte


// Config Latches on x47y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8917     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
19 // y_sel: 49
CF // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 891F
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x47y49 CPE[0]  _a500  C_////Bridge
00  //  1 x47y49 CPE[1]
00  //  2 x47y49 CPE[2]
00  //  3 x47y49 CPE[3]
00  //  4 x47y49 CPE[4]
00  //  5 x47y49 CPE[5]
00  //  6 x47y49 CPE[6]
00  //  7 x47y49 CPE[7]
00  //  8 x47y49 CPE[8]
00  //  9 x47y49 CPE[9]
00  // 10 x47y50 CPE[0]
00  // 11 x47y50 CPE[1]
00  // 12 x47y50 CPE[2]
00  // 13 x47y50 CPE[3]
00  // 14 x47y50 CPE[4]
00  // 15 x47y50 CPE[5]
00  // 16 x47y50 CPE[6]
00  // 17 x47y50 CPE[7]
00  // 18 x47y50 CPE[8]
00  // 19 x47y50 CPE[9]
00  // 20 x48y49 CPE[0]  net1 = net2: _a123  C_AND/D//AND/D
00  // 21 x48y49 CPE[1]
00  // 22 x48y49 CPE[2]
00  // 23 x48y49 CPE[3]
00  // 24 x48y49 CPE[4]
00  // 25 x48y49 CPE[5]
00  // 26 x48y49 CPE[6]
00  // 27 x48y49 CPE[7]
00  // 28 x48y49 CPE[8]
00  // 29 x48y49 CPE[9]
00  // 30 x48y50 CPE[0]
00  // 31 x48y50 CPE[1]
00  // 32 x48y50 CPE[2]
00  // 33 x48y50 CPE[3]
00  // 34 x48y50 CPE[4]
00  // 35 x48y50 CPE[5]
00  // 36 x48y50 CPE[6]
00  // 37 x48y50 CPE[7]
00  // 38 x48y50 CPE[8]
00  // 39 x48y50 CPE[9]
28  // 40 x47y49 INMUX plane 2,1
10  // 41 x47y49 INMUX plane 4,3
01  // 42 x47y49 INMUX plane 6,5
00  // 43 x47y49 INMUX plane 8,7
01  // 44 x47y49 INMUX plane 10,9
00  // 45 x47y49 INMUX plane 12,11
08  // 46 x47y50 INMUX plane 2,1
00  // 47 x47y50 INMUX plane 4,3
00  // 48 x47y50 INMUX plane 6,5
00  // 49 x47y50 INMUX plane 8,7
00  // 50 x47y50 INMUX plane 10,9
00  // 51 x47y50 INMUX plane 12,11
20  // 52 x48y49 INMUX plane 2,1
20  // 53 x48y49 INMUX plane 4,3
73  // 54 x48y49 INMUX plane 6,5
05  // 55 x48y49 INMUX plane 8,7
80  // 56 x48y49 INMUX plane 10,9
00  // 57 x48y49 INMUX plane 12,11
00  // 58 x48y50 INMUX plane 2,1
01  // 59 x48y50 INMUX plane 4,3
40  // 60 x48y50 INMUX plane 6,5
00  // 61 x48y50 INMUX plane 8,7
40  // 62 x48y50 INMUX plane 10,9
00  // 63 x48y50 INMUX plane 12,11
48  // 64 x48y50 SB_BIG plane 1
12  // 65 x48y50 SB_BIG plane 1
00  // 66 x48y50 SB_DRIVE plane 2,1
00  // 67 x48y50 SB_BIG plane 2
00  // 68 x48y50 SB_BIG plane 2
48  // 69 x48y50 SB_BIG plane 3
12  // 70 x48y50 SB_BIG plane 3
00  // 71 x48y50 SB_DRIVE plane 4,3
00  // 72 x48y50 SB_BIG plane 4
00  // 73 x48y50 SB_BIG plane 4
48  // 74 x48y50 SB_BIG plane 5
00  // 75 x48y50 SB_BIG plane 5
00  // 76 x48y50 SB_DRIVE plane 6,5
00  // 77 x48y50 SB_BIG plane 6
00  // 78 x48y50 SB_BIG plane 6
93  // 79 x48y50 SB_BIG plane 7
04  // 80 x48y50 SB_BIG plane 7
00  // 81 x48y50 SB_DRIVE plane 8,7
00  // 82 x48y50 SB_BIG plane 8
00  // 83 x48y50 SB_BIG plane 8
00  // 84 x48y50 SB_BIG plane 9
00  // 85 x48y50 SB_BIG plane 9
00  // 86 x48y50 SB_DRIVE plane 10,9
00  // 87 x48y50 SB_BIG plane 10
00  // 88 x48y50 SB_BIG plane 10
00  // 89 x48y50 SB_BIG plane 11
00  // 90 x48y50 SB_BIG plane 11
00  // 91 x48y50 SB_DRIVE plane 12,11
00  // 92 x48y50 SB_BIG plane 12
00  // 93 x48y50 SB_BIG plane 12
A8  // 94 x47y49 SB_SML plane 1
02  // 95 x47y49 SB_SML plane 2,1
00  // 96 x47y49 SB_SML plane 2
A8  // 97 x47y49 SB_SML plane 3
02  // 98 x47y49 SB_SML plane 4,3
00  // 99 x47y49 SB_SML plane 4
D6  // 100 x47y49 SB_SML plane 5
04  // 101 x47y49 SB_SML plane 6,5
00  // 102 x47y49 SB_SML plane 6
D4  // 103 x47y49 SB_SML plane 7
04  // 104 x47y49 SB_SML plane 8,7
00  // 105 x47y49 SB_SML plane 8
11  // 106 x47y49 SB_SML plane 9
19 // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x49y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8990     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
19 // y_sel: 49
17 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8998
32 // Length: 50
0C // -- CRC low byte
2A // -- CRC high byte
00  //  0 x49y49 CPE[0]
00  //  1 x49y49 CPE[1]
00  //  2 x49y49 CPE[2]
00  //  3 x49y49 CPE[3]
00  //  4 x49y49 CPE[4]
00  //  5 x49y49 CPE[5]
00  //  6 x49y49 CPE[6]
00  //  7 x49y49 CPE[7]
00  //  8 x49y49 CPE[8]
00  //  9 x49y49 CPE[9]
00  // 10 x49y50 CPE[0]
00  // 11 x49y50 CPE[1]
00  // 12 x49y50 CPE[2]
00  // 13 x49y50 CPE[3]
00  // 14 x49y50 CPE[4]
00  // 15 x49y50 CPE[5]
00  // 16 x49y50 CPE[6]
00  // 17 x49y50 CPE[7]
00  // 18 x49y50 CPE[8]
00  // 19 x49y50 CPE[9]
00  // 20 x50y49 CPE[0]
00  // 21 x50y49 CPE[1]
00  // 22 x50y49 CPE[2]
00  // 23 x50y49 CPE[3]
00  // 24 x50y49 CPE[4]
00  // 25 x50y49 CPE[5]
00  // 26 x50y49 CPE[6]
00  // 27 x50y49 CPE[7]
00  // 28 x50y49 CPE[8]
00  // 29 x50y49 CPE[9]
00  // 30 x50y50 CPE[0]
00  // 31 x50y50 CPE[1]
00  // 32 x50y50 CPE[2]
00  // 33 x50y50 CPE[3]
00  // 34 x50y50 CPE[4]
00  // 35 x50y50 CPE[5]
00  // 36 x50y50 CPE[6]
00  // 37 x50y50 CPE[7]
00  // 38 x50y50 CPE[8]
00  // 39 x50y50 CPE[9]
00  // 40 x49y49 INMUX plane 2,1
00  // 41 x49y49 INMUX plane 4,3
00  // 42 x49y49 INMUX plane 6,5
00  // 43 x49y49 INMUX plane 8,7
01  // 44 x49y49 INMUX plane 10,9
00  // 45 x49y49 INMUX plane 12,11
00  // 46 x49y50 INMUX plane 2,1
00  // 47 x49y50 INMUX plane 4,3
00  // 48 x49y50 INMUX plane 6,5
05  // 49 x49y50 INMUX plane 8,7
1B // -- CRC low byte
0D // -- CRC high byte


// Config Latches on x161y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 89D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
19 // y_sel: 49
B1 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 89D8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y49
00  // 14 right_edge_EN1 at x163y49
00  // 15 right_edge_EN2 at x163y49
00  // 16 right_edge_EN0 at x163y50
00  // 17 right_edge_EN1 at x163y50
00  // 18 right_edge_EN2 at x163y50
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y49 SB_BIG plane 1
12  // 65 x161y49 SB_BIG plane 1
00  // 66 x161y49 SB_DRIVE plane 2,1
48  // 67 x161y49 SB_BIG plane 2
12  // 68 x161y49 SB_BIG plane 2
48  // 69 x161y49 SB_BIG plane 3
12  // 70 x161y49 SB_BIG plane 3
00  // 71 x161y49 SB_DRIVE plane 4,3
48  // 72 x161y49 SB_BIG plane 4
12  // 73 x161y49 SB_BIG plane 4
48  // 74 x161y49 SB_BIG plane 5
12  // 75 x161y49 SB_BIG plane 5
00  // 76 x161y49 SB_DRIVE plane 6,5
48  // 77 x161y49 SB_BIG plane 6
12  // 78 x161y49 SB_BIG plane 6
48  // 79 x161y49 SB_BIG plane 7
12  // 80 x161y49 SB_BIG plane 7
00  // 81 x161y49 SB_DRIVE plane 8,7
48  // 82 x161y49 SB_BIG plane 8
12  // 83 x161y49 SB_BIG plane 8
48  // 84 x161y49 SB_BIG plane 9
12  // 85 x161y49 SB_BIG plane 9
00  // 86 x161y49 SB_DRIVE plane 10,9
48  // 87 x161y49 SB_BIG plane 10
12  // 88 x161y49 SB_BIG plane 10
48  // 89 x161y49 SB_BIG plane 11
12  // 90 x161y49 SB_BIG plane 11
00  // 91 x161y49 SB_DRIVE plane 12,11
48  // 92 x161y49 SB_BIG plane 12
12  // 93 x161y49 SB_BIG plane 12
A8  // 94 x162y50 SB_SML plane 1
82  // 95 x162y50 SB_SML plane 2,1
2A  // 96 x162y50 SB_SML plane 2
A8  // 97 x162y50 SB_SML plane 3
82  // 98 x162y50 SB_SML plane 4,3
2A  // 99 x162y50 SB_SML plane 4
A8  // 100 x162y50 SB_SML plane 5
82  // 101 x162y50 SB_SML plane 6,5
2A  // 102 x162y50 SB_SML plane 6
A8  // 103 x162y50 SB_SML plane 7
82  // 104 x162y50 SB_SML plane 8,7
2A  // 105 x162y50 SB_SML plane 8
A8  // 106 x162y50 SB_SML plane 9
82  // 107 x162y50 SB_SML plane 10,9
2A  // 108 x162y50 SB_SML plane 10
A8  // 109 x162y50 SB_SML plane 11
82  // 110 x162y50 SB_SML plane 12,11
2A  // 111 x162y50 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8A4E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1A // y_sel: 51
05 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8A56
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y51
00  // 14 left_edge_EN1 at x-2y51
00  // 15 left_edge_EN2 at x-2y51
00  // 16 left_edge_EN0 at x-2y52
00  // 17 left_edge_EN1 at x-2y52
00  // 18 left_edge_EN2 at x-2y52
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y51 SB_BIG plane 1
12  // 65 x-1y51 SB_BIG plane 1
00  // 66 x-1y51 SB_DRIVE plane 2,1
48  // 67 x-1y51 SB_BIG plane 2
12  // 68 x-1y51 SB_BIG plane 2
48  // 69 x-1y51 SB_BIG plane 3
12  // 70 x-1y51 SB_BIG plane 3
00  // 71 x-1y51 SB_DRIVE plane 4,3
48  // 72 x-1y51 SB_BIG plane 4
12  // 73 x-1y51 SB_BIG plane 4
48  // 74 x-1y51 SB_BIG plane 5
12  // 75 x-1y51 SB_BIG plane 5
00  // 76 x-1y51 SB_DRIVE plane 6,5
48  // 77 x-1y51 SB_BIG plane 6
12  // 78 x-1y51 SB_BIG plane 6
48  // 79 x-1y51 SB_BIG plane 7
12  // 80 x-1y51 SB_BIG plane 7
00  // 81 x-1y51 SB_DRIVE plane 8,7
48  // 82 x-1y51 SB_BIG plane 8
12  // 83 x-1y51 SB_BIG plane 8
79  // 84 x-1y51 SB_BIG plane 9
12  // 85 x-1y51 SB_BIG plane 9
01  // 86 x-1y51 SB_DRIVE plane 10,9
B8  // 87 x-1y51 SB_BIG plane 10
24  // 88 x-1y51 SB_BIG plane 10
8D  // 89 x-1y51 SB_BIG plane 11
24  // 90 x-1y51 SB_BIG plane 11
01  // 91 x-1y51 SB_DRIVE plane 12,11
48  // 92 x-1y51 SB_BIG plane 12
12  // 93 x-1y51 SB_BIG plane 12
A8  // 94 x0y52 SB_SML plane 1
82  // 95 x0y52 SB_SML plane 2,1
2A  // 96 x0y52 SB_SML plane 2
A8  // 97 x0y52 SB_SML plane 3
82  // 98 x0y52 SB_SML plane 4,3
2A  // 99 x0y52 SB_SML plane 4
A8  // 100 x0y52 SB_SML plane 5
82  // 101 x0y52 SB_SML plane 6,5
2A  // 102 x0y52 SB_SML plane 6
A8  // 103 x0y52 SB_SML plane 7
82  // 104 x0y52 SB_SML plane 8,7
2A  // 105 x0y52 SB_SML plane 8
A8  // 106 x0y52 SB_SML plane 9
82  // 107 x0y52 SB_SML plane 10,9
2A  // 108 x0y52 SB_SML plane 10
A8  // 109 x0y52 SB_SML plane 11
82  // 110 x0y52 SB_SML plane 12,11
2A  // 111 x0y52 SB_SML plane 12
01 // -- CRC low byte
47 // -- CRC high byte


// Config Latches on x1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8ACC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1A // y_sel: 51
DD // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8AD4
58 // Length: 88
50 // -- CRC low byte
E6 // -- CRC high byte
00  //  0 x1y51 CPE[0]
00  //  1 x1y51 CPE[1]
00  //  2 x1y51 CPE[2]
00  //  3 x1y51 CPE[3]
00  //  4 x1y51 CPE[4]
00  //  5 x1y51 CPE[5]
00  //  6 x1y51 CPE[6]
00  //  7 x1y51 CPE[7]
00  //  8 x1y51 CPE[8]
00  //  9 x1y51 CPE[9]
00  // 10 x1y52 CPE[0]
00  // 11 x1y52 CPE[1]
00  // 12 x1y52 CPE[2]
00  // 13 x1y52 CPE[3]
00  // 14 x1y52 CPE[4]
00  // 15 x1y52 CPE[5]
00  // 16 x1y52 CPE[6]
00  // 17 x1y52 CPE[7]
00  // 18 x1y52 CPE[8]
00  // 19 x1y52 CPE[9]
00  // 20 x2y51 CPE[0]
00  // 21 x2y51 CPE[1]
00  // 22 x2y51 CPE[2]
00  // 23 x2y51 CPE[3]
00  // 24 x2y51 CPE[4]
00  // 25 x2y51 CPE[5]
00  // 26 x2y51 CPE[6]
00  // 27 x2y51 CPE[7]
00  // 28 x2y51 CPE[8]
00  // 29 x2y51 CPE[9]
00  // 30 x2y52 CPE[0]
00  // 31 x2y52 CPE[1]
00  // 32 x2y52 CPE[2]
00  // 33 x2y52 CPE[3]
00  // 34 x2y52 CPE[4]
00  // 35 x2y52 CPE[5]
00  // 36 x2y52 CPE[6]
00  // 37 x2y52 CPE[7]
00  // 38 x2y52 CPE[8]
00  // 39 x2y52 CPE[9]
00  // 40 x1y51 INMUX plane 2,1
00  // 41 x1y51 INMUX plane 4,3
00  // 42 x1y51 INMUX plane 6,5
00  // 43 x1y51 INMUX plane 8,7
09  // 44 x1y51 INMUX plane 10,9
01  // 45 x1y51 INMUX plane 12,11
00  // 46 x1y52 INMUX plane 2,1
00  // 47 x1y52 INMUX plane 4,3
00  // 48 x1y52 INMUX plane 6,5
00  // 49 x1y52 INMUX plane 8,7
00  // 50 x1y52 INMUX plane 10,9
00  // 51 x1y52 INMUX plane 12,11
00  // 52 x2y51 INMUX plane 2,1
00  // 53 x2y51 INMUX plane 4,3
00  // 54 x2y51 INMUX plane 6,5
00  // 55 x2y51 INMUX plane 8,7
00  // 56 x2y51 INMUX plane 10,9
00  // 57 x2y51 INMUX plane 12,11
00  // 58 x2y52 INMUX plane 2,1
00  // 59 x2y52 INMUX plane 4,3
00  // 60 x2y52 INMUX plane 6,5
00  // 61 x2y52 INMUX plane 8,7
00  // 62 x2y52 INMUX plane 10,9
00  // 63 x2y52 INMUX plane 12,11
00  // 64 x2y52 SB_BIG plane 1
00  // 65 x2y52 SB_BIG plane 1
00  // 66 x2y52 SB_DRIVE plane 2,1
00  // 67 x2y52 SB_BIG plane 2
00  // 68 x2y52 SB_BIG plane 2
00  // 69 x2y52 SB_BIG plane 3
00  // 70 x2y52 SB_BIG plane 3
00  // 71 x2y52 SB_DRIVE plane 4,3
00  // 72 x2y52 SB_BIG plane 4
00  // 73 x2y52 SB_BIG plane 4
00  // 74 x2y52 SB_BIG plane 5
00  // 75 x2y52 SB_BIG plane 5
00  // 76 x2y52 SB_DRIVE plane 6,5
00  // 77 x2y52 SB_BIG plane 6
00  // 78 x2y52 SB_BIG plane 6
00  // 79 x2y52 SB_BIG plane 7
00  // 80 x2y52 SB_BIG plane 7
00  // 81 x2y52 SB_DRIVE plane 8,7
00  // 82 x2y52 SB_BIG plane 8
00  // 83 x2y52 SB_BIG plane 8
0F  // 84 x2y52 SB_BIG plane 9
00  // 85 x2y52 SB_BIG plane 9
00  // 86 x2y52 SB_DRIVE plane 10,9
38  // 87 x2y52 SB_BIG plane 10
9A // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x3y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8B32     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1A // y_sel: 51
B5 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8B3A
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x3y51 CPE[0]
00  //  1 x3y51 CPE[1]
00  //  2 x3y51 CPE[2]
00  //  3 x3y51 CPE[3]
00  //  4 x3y51 CPE[4]
00  //  5 x3y51 CPE[5]
00  //  6 x3y51 CPE[6]
00  //  7 x3y51 CPE[7]
00  //  8 x3y51 CPE[8]
00  //  9 x3y51 CPE[9]
00  // 10 x3y52 CPE[0]
00  // 11 x3y52 CPE[1]
00  // 12 x3y52 CPE[2]
00  // 13 x3y52 CPE[3]
00  // 14 x3y52 CPE[4]
00  // 15 x3y52 CPE[5]
00  // 16 x3y52 CPE[6]
00  // 17 x3y52 CPE[7]
00  // 18 x3y52 CPE[8]
00  // 19 x3y52 CPE[9]
00  // 20 x4y51 CPE[0]
00  // 21 x4y51 CPE[1]
00  // 22 x4y51 CPE[2]
00  // 23 x4y51 CPE[3]
00  // 24 x4y51 CPE[4]
00  // 25 x4y51 CPE[5]
00  // 26 x4y51 CPE[6]
00  // 27 x4y51 CPE[7]
00  // 28 x4y51 CPE[8]
00  // 29 x4y51 CPE[9]
00  // 30 x4y52 CPE[0]
00  // 31 x4y52 CPE[1]
00  // 32 x4y52 CPE[2]
00  // 33 x4y52 CPE[3]
00  // 34 x4y52 CPE[4]
00  // 35 x4y52 CPE[5]
00  // 36 x4y52 CPE[6]
00  // 37 x4y52 CPE[7]
00  // 38 x4y52 CPE[8]
00  // 39 x4y52 CPE[9]
00  // 40 x3y51 INMUX plane 2,1
00  // 41 x3y51 INMUX plane 4,3
00  // 42 x3y51 INMUX plane 6,5
00  // 43 x3y51 INMUX plane 8,7
00  // 44 x3y51 INMUX plane 10,9
00  // 45 x3y51 INMUX plane 12,11
00  // 46 x3y52 INMUX plane 2,1
00  // 47 x3y52 INMUX plane 4,3
00  // 48 x3y52 INMUX plane 6,5
00  // 49 x3y52 INMUX plane 8,7
09  // 50 x3y52 INMUX plane 10,9
00  // 51 x3y52 INMUX plane 12,11
00  // 52 x4y51 INMUX plane 2,1
00  // 53 x4y51 INMUX plane 4,3
00  // 54 x4y51 INMUX plane 6,5
00  // 55 x4y51 INMUX plane 8,7
00  // 56 x4y51 INMUX plane 10,9
00  // 57 x4y51 INMUX plane 12,11
00  // 58 x4y52 INMUX plane 2,1
00  // 59 x4y52 INMUX plane 4,3
00  // 60 x4y52 INMUX plane 6,5
00  // 61 x4y52 INMUX plane 8,7
09  // 62 x4y52 INMUX plane 10,9
75 // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x5y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8B7F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1A // y_sel: 51
6D // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8B87
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y51 CPE[0]
00  //  1 x5y51 CPE[1]
00  //  2 x5y51 CPE[2]
00  //  3 x5y51 CPE[3]
00  //  4 x5y51 CPE[4]
00  //  5 x5y51 CPE[5]
00  //  6 x5y51 CPE[6]
00  //  7 x5y51 CPE[7]
00  //  8 x5y51 CPE[8]
00  //  9 x5y51 CPE[9]
00  // 10 x5y52 CPE[0]
00  // 11 x5y52 CPE[1]
00  // 12 x5y52 CPE[2]
00  // 13 x5y52 CPE[3]
00  // 14 x5y52 CPE[4]
00  // 15 x5y52 CPE[5]
00  // 16 x5y52 CPE[6]
00  // 17 x5y52 CPE[7]
00  // 18 x5y52 CPE[8]
00  // 19 x5y52 CPE[9]
00  // 20 x6y51 CPE[0]
00  // 21 x6y51 CPE[1]
00  // 22 x6y51 CPE[2]
00  // 23 x6y51 CPE[3]
00  // 24 x6y51 CPE[4]
00  // 25 x6y51 CPE[5]
00  // 26 x6y51 CPE[6]
00  // 27 x6y51 CPE[7]
00  // 28 x6y51 CPE[8]
00  // 29 x6y51 CPE[9]
00  // 30 x6y52 CPE[0]
00  // 31 x6y52 CPE[1]
00  // 32 x6y52 CPE[2]
00  // 33 x6y52 CPE[3]
00  // 34 x6y52 CPE[4]
00  // 35 x6y52 CPE[5]
00  // 36 x6y52 CPE[6]
00  // 37 x6y52 CPE[7]
00  // 38 x6y52 CPE[8]
00  // 39 x6y52 CPE[9]
00  // 40 x5y51 INMUX plane 2,1
00  // 41 x5y51 INMUX plane 4,3
00  // 42 x5y51 INMUX plane 6,5
00  // 43 x5y51 INMUX plane 8,7
00  // 44 x5y51 INMUX plane 10,9
00  // 45 x5y51 INMUX plane 12,11
00  // 46 x5y52 INMUX plane 2,1
00  // 47 x5y52 INMUX plane 4,3
00  // 48 x5y52 INMUX plane 6,5
00  // 49 x5y52 INMUX plane 8,7
00  // 50 x5y52 INMUX plane 10,9
00  // 51 x5y52 INMUX plane 12,11
00  // 52 x6y51 INMUX plane 2,1
00  // 53 x6y51 INMUX plane 4,3
00  // 54 x6y51 INMUX plane 6,5
00  // 55 x6y51 INMUX plane 8,7
00  // 56 x6y51 INMUX plane 10,9
00  // 57 x6y51 INMUX plane 12,11
00  // 58 x6y52 INMUX plane 2,1
00  // 59 x6y52 INMUX plane 4,3
00  // 60 x6y52 INMUX plane 6,5
00  // 61 x6y52 INMUX plane 8,7
00  // 62 x6y52 INMUX plane 10,9
00  // 63 x6y52 INMUX plane 12,11
00  // 64 x6y52 SB_BIG plane 1
00  // 65 x6y52 SB_BIG plane 1
00  // 66 x6y52 SB_DRIVE plane 2,1
00  // 67 x6y52 SB_BIG plane 2
00  // 68 x6y52 SB_BIG plane 2
00  // 69 x6y52 SB_BIG plane 3
00  // 70 x6y52 SB_BIG plane 3
00  // 71 x6y52 SB_DRIVE plane 4,3
00  // 72 x6y52 SB_BIG plane 4
00  // 73 x6y52 SB_BIG plane 4
00  // 74 x6y52 SB_BIG plane 5
00  // 75 x6y52 SB_BIG plane 5
00  // 76 x6y52 SB_DRIVE plane 6,5
00  // 77 x6y52 SB_BIG plane 6
00  // 78 x6y52 SB_BIG plane 6
00  // 79 x6y52 SB_BIG plane 7
00  // 80 x6y52 SB_BIG plane 7
00  // 81 x6y52 SB_DRIVE plane 8,7
00  // 82 x6y52 SB_BIG plane 8
00  // 83 x6y52 SB_BIG plane 8
00  // 84 x6y52 SB_BIG plane 9
00  // 85 x6y52 SB_BIG plane 9
04  // 86 x6y52 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x15y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8BE4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1A // y_sel: 51
C5 // -- CRC low byte
8D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8BEC
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x15y51 CPE[0]
00  //  1 x15y51 CPE[1]
00  //  2 x15y51 CPE[2]
00  //  3 x15y51 CPE[3]
00  //  4 x15y51 CPE[4]
00  //  5 x15y51 CPE[5]
00  //  6 x15y51 CPE[6]
00  //  7 x15y51 CPE[7]
00  //  8 x15y51 CPE[8]
00  //  9 x15y51 CPE[9]
00  // 10 x15y52 CPE[0]
00  // 11 x15y52 CPE[1]
00  // 12 x15y52 CPE[2]
00  // 13 x15y52 CPE[3]
00  // 14 x15y52 CPE[4]
00  // 15 x15y52 CPE[5]
00  // 16 x15y52 CPE[6]
00  // 17 x15y52 CPE[7]
00  // 18 x15y52 CPE[8]
00  // 19 x15y52 CPE[9]
00  // 20 x16y51 CPE[0]
00  // 21 x16y51 CPE[1]
00  // 22 x16y51 CPE[2]
00  // 23 x16y51 CPE[3]
00  // 24 x16y51 CPE[4]
00  // 25 x16y51 CPE[5]
00  // 26 x16y51 CPE[6]
00  // 27 x16y51 CPE[7]
00  // 28 x16y51 CPE[8]
00  // 29 x16y51 CPE[9]
00  // 30 x16y52 CPE[0]
00  // 31 x16y52 CPE[1]
00  // 32 x16y52 CPE[2]
00  // 33 x16y52 CPE[3]
00  // 34 x16y52 CPE[4]
00  // 35 x16y52 CPE[5]
00  // 36 x16y52 CPE[6]
00  // 37 x16y52 CPE[7]
00  // 38 x16y52 CPE[8]
00  // 39 x16y52 CPE[9]
00  // 40 x15y51 INMUX plane 2,1
00  // 41 x15y51 INMUX plane 4,3
00  // 42 x15y51 INMUX plane 6,5
00  // 43 x15y51 INMUX plane 8,7
00  // 44 x15y51 INMUX plane 10,9
00  // 45 x15y51 INMUX plane 12,11
00  // 46 x15y52 INMUX plane 2,1
00  // 47 x15y52 INMUX plane 4,3
00  // 48 x15y52 INMUX plane 6,5
00  // 49 x15y52 INMUX plane 8,7
00  // 50 x15y52 INMUX plane 10,9
00  // 51 x15y52 INMUX plane 12,11
00  // 52 x16y51 INMUX plane 2,1
00  // 53 x16y51 INMUX plane 4,3
00  // 54 x16y51 INMUX plane 6,5
00  // 55 x16y51 INMUX plane 8,7
01  // 56 x16y51 INMUX plane 10,9
00  // 57 x16y51 INMUX plane 12,11
00  // 58 x16y52 INMUX plane 2,1
00  // 59 x16y52 INMUX plane 4,3
00  // 60 x16y52 INMUX plane 6,5
00  // 61 x16y52 INMUX plane 8,7
00  // 62 x16y52 INMUX plane 10,9
00  // 63 x16y52 INMUX plane 12,11
00  // 64 x15y51 SB_BIG plane 1
00  // 65 x15y51 SB_BIG plane 1
00  // 66 x15y51 SB_DRIVE plane 2,1
00  // 67 x15y51 SB_BIG plane 2
00  // 68 x15y51 SB_BIG plane 2
00  // 69 x15y51 SB_BIG plane 3
00  // 70 x15y51 SB_BIG plane 3
00  // 71 x15y51 SB_DRIVE plane 4,3
00  // 72 x15y51 SB_BIG plane 4
00  // 73 x15y51 SB_BIG plane 4
00  // 74 x15y51 SB_BIG plane 5
00  // 75 x15y51 SB_BIG plane 5
00  // 76 x15y51 SB_DRIVE plane 6,5
00  // 77 x15y51 SB_BIG plane 6
00  // 78 x15y51 SB_BIG plane 6
00  // 79 x15y51 SB_BIG plane 7
00  // 80 x15y51 SB_BIG plane 7
00  // 81 x15y51 SB_DRIVE plane 8,7
00  // 82 x15y51 SB_BIG plane 8
00  // 83 x15y51 SB_BIG plane 8
31  // 84 x15y51 SB_BIG plane 9
00  // 85 x15y51 SB_BIG plane 9
01  // 86 x15y51 SB_DRIVE plane 10,9
79 // -- CRC low byte
9A // -- CRC high byte


// Config Latches on x17y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8C49     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1A // y_sel: 51
1D // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8C51
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x17y51 CPE[0]
00  //  1 x17y51 CPE[1]
00  //  2 x17y51 CPE[2]
00  //  3 x17y51 CPE[3]
00  //  4 x17y51 CPE[4]
00  //  5 x17y51 CPE[5]
00  //  6 x17y51 CPE[6]
00  //  7 x17y51 CPE[7]
00  //  8 x17y51 CPE[8]
00  //  9 x17y51 CPE[9]
00  // 10 x17y52 CPE[0]
00  // 11 x17y52 CPE[1]
00  // 12 x17y52 CPE[2]
00  // 13 x17y52 CPE[3]
00  // 14 x17y52 CPE[4]
00  // 15 x17y52 CPE[5]
00  // 16 x17y52 CPE[6]
00  // 17 x17y52 CPE[7]
00  // 18 x17y52 CPE[8]
00  // 19 x17y52 CPE[9]
00  // 20 x18y51 CPE[0]
00  // 21 x18y51 CPE[1]
00  // 22 x18y51 CPE[2]
00  // 23 x18y51 CPE[3]
00  // 24 x18y51 CPE[4]
00  // 25 x18y51 CPE[5]
00  // 26 x18y51 CPE[6]
00  // 27 x18y51 CPE[7]
00  // 28 x18y51 CPE[8]
00  // 29 x18y51 CPE[9]
00  // 30 x18y52 CPE[0]
00  // 31 x18y52 CPE[1]
00  // 32 x18y52 CPE[2]
00  // 33 x18y52 CPE[3]
00  // 34 x18y52 CPE[4]
00  // 35 x18y52 CPE[5]
00  // 36 x18y52 CPE[6]
00  // 37 x18y52 CPE[7]
00  // 38 x18y52 CPE[8]
00  // 39 x18y52 CPE[9]
00  // 40 x17y51 INMUX plane 2,1
00  // 41 x17y51 INMUX plane 4,3
00  // 42 x17y51 INMUX plane 6,5
00  // 43 x17y51 INMUX plane 8,7
01  // 44 x17y51 INMUX plane 10,9
00  // 45 x17y51 INMUX plane 12,11
00  // 46 x17y52 INMUX plane 2,1
00  // 47 x17y52 INMUX plane 4,3
00  // 48 x17y52 INMUX plane 6,5
00  // 49 x17y52 INMUX plane 8,7
00  // 50 x17y52 INMUX plane 10,9
00  // 51 x17y52 INMUX plane 12,11
00  // 52 x18y51 INMUX plane 2,1
00  // 53 x18y51 INMUX plane 4,3
00  // 54 x18y51 INMUX plane 6,5
00  // 55 x18y51 INMUX plane 8,7
00  // 56 x18y51 INMUX plane 10,9
00  // 57 x18y51 INMUX plane 12,11
00  // 58 x18y52 INMUX plane 2,1
00  // 59 x18y52 INMUX plane 4,3
00  // 60 x18y52 INMUX plane 6,5
00  // 61 x18y52 INMUX plane 8,7
00  // 62 x18y52 INMUX plane 10,9
00  // 63 x18y52 INMUX plane 12,11
00  // 64 x18y52 SB_BIG plane 1
00  // 65 x18y52 SB_BIG plane 1
00  // 66 x18y52 SB_DRIVE plane 2,1
00  // 67 x18y52 SB_BIG plane 2
00  // 68 x18y52 SB_BIG plane 2
00  // 69 x18y52 SB_BIG plane 3
00  // 70 x18y52 SB_BIG plane 3
00  // 71 x18y52 SB_DRIVE plane 4,3
00  // 72 x18y52 SB_BIG plane 4
00  // 73 x18y52 SB_BIG plane 4
00  // 74 x18y52 SB_BIG plane 5
00  // 75 x18y52 SB_BIG plane 5
00  // 76 x18y52 SB_DRIVE plane 6,5
00  // 77 x18y52 SB_BIG plane 6
00  // 78 x18y52 SB_BIG plane 6
00  // 79 x18y52 SB_BIG plane 7
00  // 80 x18y52 SB_BIG plane 7
00  // 81 x18y52 SB_DRIVE plane 8,7
00  // 82 x18y52 SB_BIG plane 8
00  // 83 x18y52 SB_BIG plane 8
31  // 84 x18y52 SB_BIG plane 9
FC // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x19y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8CAC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
1A // y_sel: 51
75 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8CB4
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x19y51 CPE[0]
00  //  1 x19y51 CPE[1]
00  //  2 x19y51 CPE[2]
00  //  3 x19y51 CPE[3]
00  //  4 x19y51 CPE[4]
00  //  5 x19y51 CPE[5]
00  //  6 x19y51 CPE[6]
00  //  7 x19y51 CPE[7]
00  //  8 x19y51 CPE[8]
00  //  9 x19y51 CPE[9]
00  // 10 x19y52 CPE[0]
00  // 11 x19y52 CPE[1]
00  // 12 x19y52 CPE[2]
00  // 13 x19y52 CPE[3]
00  // 14 x19y52 CPE[4]
00  // 15 x19y52 CPE[5]
00  // 16 x19y52 CPE[6]
00  // 17 x19y52 CPE[7]
00  // 18 x19y52 CPE[8]
00  // 19 x19y52 CPE[9]
00  // 20 x20y51 CPE[0]
00  // 21 x20y51 CPE[1]
00  // 22 x20y51 CPE[2]
00  // 23 x20y51 CPE[3]
00  // 24 x20y51 CPE[4]
00  // 25 x20y51 CPE[5]
00  // 26 x20y51 CPE[6]
00  // 27 x20y51 CPE[7]
00  // 28 x20y51 CPE[8]
00  // 29 x20y51 CPE[9]
00  // 30 x20y52 CPE[0]
00  // 31 x20y52 CPE[1]
00  // 32 x20y52 CPE[2]
00  // 33 x20y52 CPE[3]
00  // 34 x20y52 CPE[4]
00  // 35 x20y52 CPE[5]
00  // 36 x20y52 CPE[6]
00  // 37 x20y52 CPE[7]
00  // 38 x20y52 CPE[8]
00  // 39 x20y52 CPE[9]
00  // 40 x19y51 INMUX plane 2,1
00  // 41 x19y51 INMUX plane 4,3
00  // 42 x19y51 INMUX plane 6,5
00  // 43 x19y51 INMUX plane 8,7
00  // 44 x19y51 INMUX plane 10,9
00  // 45 x19y51 INMUX plane 12,11
00  // 46 x19y52 INMUX plane 2,1
00  // 47 x19y52 INMUX plane 4,3
00  // 48 x19y52 INMUX plane 6,5
00  // 49 x19y52 INMUX plane 8,7
01  // 50 x19y52 INMUX plane 10,9
00  // 51 x19y52 INMUX plane 12,11
00  // 52 x20y51 INMUX plane 2,1
00  // 53 x20y51 INMUX plane 4,3
00  // 54 x20y51 INMUX plane 6,5
00  // 55 x20y51 INMUX plane 8,7
01  // 56 x20y51 INMUX plane 10,9
01  // 57 x20y51 INMUX plane 12,11
00  // 58 x20y52 INMUX plane 2,1
00  // 59 x20y52 INMUX plane 4,3
00  // 60 x20y52 INMUX plane 6,5
00  // 61 x20y52 INMUX plane 8,7
01  // 62 x20y52 INMUX plane 10,9
00  // 63 x20y52 INMUX plane 12,11
00  // 64 x19y51 SB_BIG plane 1
00  // 65 x19y51 SB_BIG plane 1
00  // 66 x19y51 SB_DRIVE plane 2,1
00  // 67 x19y51 SB_BIG plane 2
00  // 68 x19y51 SB_BIG plane 2
00  // 69 x19y51 SB_BIG plane 3
00  // 70 x19y51 SB_BIG plane 3
00  // 71 x19y51 SB_DRIVE plane 4,3
00  // 72 x19y51 SB_BIG plane 4
00  // 73 x19y51 SB_BIG plane 4
00  // 74 x19y51 SB_BIG plane 5
00  // 75 x19y51 SB_BIG plane 5
00  // 76 x19y51 SB_DRIVE plane 6,5
00  // 77 x19y51 SB_BIG plane 6
00  // 78 x19y51 SB_BIG plane 6
00  // 79 x19y51 SB_BIG plane 7
00  // 80 x19y51 SB_BIG plane 7
00  // 81 x19y51 SB_DRIVE plane 8,7
00  // 82 x19y51 SB_BIG plane 8
00  // 83 x19y51 SB_BIG plane 8
39  // 84 x19y51 SB_BIG plane 9
00  // 85 x19y51 SB_BIG plane 9
00  // 86 x19y51 SB_DRIVE plane 10,9
00  // 87 x19y51 SB_BIG plane 10
00  // 88 x19y51 SB_BIG plane 10
39  // 89 x19y51 SB_BIG plane 11
C1 // -- CRC low byte
2F // -- CRC high byte


// Config Latches on x21y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8D14     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
1A // y_sel: 51
AD // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8D1C
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x21y51 CPE[0]
00  //  1 x21y51 CPE[1]
00  //  2 x21y51 CPE[2]
00  //  3 x21y51 CPE[3]
00  //  4 x21y51 CPE[4]
00  //  5 x21y51 CPE[5]
00  //  6 x21y51 CPE[6]
00  //  7 x21y51 CPE[7]
00  //  8 x21y51 CPE[8]
00  //  9 x21y51 CPE[9]
00  // 10 x21y52 CPE[0]
00  // 11 x21y52 CPE[1]
00  // 12 x21y52 CPE[2]
00  // 13 x21y52 CPE[3]
00  // 14 x21y52 CPE[4]
00  // 15 x21y52 CPE[5]
00  // 16 x21y52 CPE[6]
00  // 17 x21y52 CPE[7]
00  // 18 x21y52 CPE[8]
00  // 19 x21y52 CPE[9]
00  // 20 x22y51 CPE[0]
00  // 21 x22y51 CPE[1]
00  // 22 x22y51 CPE[2]
00  // 23 x22y51 CPE[3]
00  // 24 x22y51 CPE[4]
00  // 25 x22y51 CPE[5]
00  // 26 x22y51 CPE[6]
00  // 27 x22y51 CPE[7]
00  // 28 x22y51 CPE[8]
00  // 29 x22y51 CPE[9]
00  // 30 x22y52 CPE[0]
00  // 31 x22y52 CPE[1]
00  // 32 x22y52 CPE[2]
00  // 33 x22y52 CPE[3]
00  // 34 x22y52 CPE[4]
00  // 35 x22y52 CPE[5]
00  // 36 x22y52 CPE[6]
00  // 37 x22y52 CPE[7]
00  // 38 x22y52 CPE[8]
00  // 39 x22y52 CPE[9]
00  // 40 x21y51 INMUX plane 2,1
00  // 41 x21y51 INMUX plane 4,3
00  // 42 x21y51 INMUX plane 6,5
00  // 43 x21y51 INMUX plane 8,7
01  // 44 x21y51 INMUX plane 10,9
01  // 45 x21y51 INMUX plane 12,11
00  // 46 x21y52 INMUX plane 2,1
00  // 47 x21y52 INMUX plane 4,3
00  // 48 x21y52 INMUX plane 6,5
00  // 49 x21y52 INMUX plane 8,7
00  // 50 x21y52 INMUX plane 10,9
00  // 51 x21y52 INMUX plane 12,11
00  // 52 x22y51 INMUX plane 2,1
00  // 53 x22y51 INMUX plane 4,3
00  // 54 x22y51 INMUX plane 6,5
00  // 55 x22y51 INMUX plane 8,7
00  // 56 x22y51 INMUX plane 10,9
00  // 57 x22y51 INMUX plane 12,11
00  // 58 x22y52 INMUX plane 2,1
00  // 59 x22y52 INMUX plane 4,3
00  // 60 x22y52 INMUX plane 6,5
00  // 61 x22y52 INMUX plane 8,7
00  // 62 x22y52 INMUX plane 10,9
00  // 63 x22y52 INMUX plane 12,11
00  // 64 x22y52 SB_BIG plane 1
00  // 65 x22y52 SB_BIG plane 1
00  // 66 x22y52 SB_DRIVE plane 2,1
00  // 67 x22y52 SB_BIG plane 2
00  // 68 x22y52 SB_BIG plane 2
00  // 69 x22y52 SB_BIG plane 3
00  // 70 x22y52 SB_BIG plane 3
00  // 71 x22y52 SB_DRIVE plane 4,3
00  // 72 x22y52 SB_BIG plane 4
00  // 73 x22y52 SB_BIG plane 4
00  // 74 x22y52 SB_BIG plane 5
00  // 75 x22y52 SB_BIG plane 5
00  // 76 x22y52 SB_DRIVE plane 6,5
00  // 77 x22y52 SB_BIG plane 6
00  // 78 x22y52 SB_BIG plane 6
00  // 79 x22y52 SB_BIG plane 7
00  // 80 x22y52 SB_BIG plane 7
00  // 81 x22y52 SB_DRIVE plane 8,7
00  // 82 x22y52 SB_BIG plane 8
00  // 83 x22y52 SB_BIG plane 8
00  // 84 x22y52 SB_BIG plane 9
00  // 85 x22y52 SB_BIG plane 9
04  // 86 x22y52 SB_DRIVE plane 10,9
FA // -- CRC low byte
19 // -- CRC high byte


// Config Latches on x23y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8D79     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
1A // y_sel: 51
A5 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8D81
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x23y51 CPE[0]
00  //  1 x23y51 CPE[1]
00  //  2 x23y51 CPE[2]
00  //  3 x23y51 CPE[3]
00  //  4 x23y51 CPE[4]
00  //  5 x23y51 CPE[5]
00  //  6 x23y51 CPE[6]
00  //  7 x23y51 CPE[7]
00  //  8 x23y51 CPE[8]
00  //  9 x23y51 CPE[9]
00  // 10 x23y52 CPE[0]
00  // 11 x23y52 CPE[1]
00  // 12 x23y52 CPE[2]
00  // 13 x23y52 CPE[3]
00  // 14 x23y52 CPE[4]
00  // 15 x23y52 CPE[5]
00  // 16 x23y52 CPE[6]
00  // 17 x23y52 CPE[7]
00  // 18 x23y52 CPE[8]
00  // 19 x23y52 CPE[9]
00  // 20 x24y51 CPE[0]
00  // 21 x24y51 CPE[1]
00  // 22 x24y51 CPE[2]
00  // 23 x24y51 CPE[3]
00  // 24 x24y51 CPE[4]
00  // 25 x24y51 CPE[5]
00  // 26 x24y51 CPE[6]
00  // 27 x24y51 CPE[7]
00  // 28 x24y51 CPE[8]
00  // 29 x24y51 CPE[9]
00  // 30 x24y52 CPE[0]
00  // 31 x24y52 CPE[1]
00  // 32 x24y52 CPE[2]
00  // 33 x24y52 CPE[3]
00  // 34 x24y52 CPE[4]
00  // 35 x24y52 CPE[5]
00  // 36 x24y52 CPE[6]
00  // 37 x24y52 CPE[7]
00  // 38 x24y52 CPE[8]
00  // 39 x24y52 CPE[9]
00  // 40 x23y51 INMUX plane 2,1
00  // 41 x23y51 INMUX plane 4,3
00  // 42 x23y51 INMUX plane 6,5
00  // 43 x23y51 INMUX plane 8,7
00  // 44 x23y51 INMUX plane 10,9
00  // 45 x23y51 INMUX plane 12,11
00  // 46 x23y52 INMUX plane 2,1
00  // 47 x23y52 INMUX plane 4,3
00  // 48 x23y52 INMUX plane 6,5
00  // 49 x23y52 INMUX plane 8,7
00  // 50 x23y52 INMUX plane 10,9
00  // 51 x23y52 INMUX plane 12,11
00  // 52 x24y51 INMUX plane 2,1
00  // 53 x24y51 INMUX plane 4,3
00  // 54 x24y51 INMUX plane 6,5
00  // 55 x24y51 INMUX plane 8,7
00  // 56 x24y51 INMUX plane 10,9
00  // 57 x24y51 INMUX plane 12,11
00  // 58 x24y52 INMUX plane 2,1
00  // 59 x24y52 INMUX plane 4,3
00  // 60 x24y52 INMUX plane 6,5
00  // 61 x24y52 INMUX plane 8,7
00  // 62 x24y52 INMUX plane 10,9
00  // 63 x24y52 INMUX plane 12,11
00  // 64 x23y51 SB_BIG plane 1
00  // 65 x23y51 SB_BIG plane 1
00  // 66 x23y51 SB_DRIVE plane 2,1
00  // 67 x23y51 SB_BIG plane 2
00  // 68 x23y51 SB_BIG plane 2
00  // 69 x23y51 SB_BIG plane 3
00  // 70 x23y51 SB_BIG plane 3
00  // 71 x23y51 SB_DRIVE plane 4,3
00  // 72 x23y51 SB_BIG plane 4
00  // 73 x23y51 SB_BIG plane 4
00  // 74 x23y51 SB_BIG plane 5
00  // 75 x23y51 SB_BIG plane 5
00  // 76 x23y51 SB_DRIVE plane 6,5
00  // 77 x23y51 SB_BIG plane 6
00  // 78 x23y51 SB_BIG plane 6
00  // 79 x23y51 SB_BIG plane 7
00  // 80 x23y51 SB_BIG plane 7
00  // 81 x23y51 SB_DRIVE plane 8,7
00  // 82 x23y51 SB_BIG plane 8
00  // 83 x23y51 SB_BIG plane 8
00  // 84 x23y51 SB_BIG plane 9
00  // 85 x23y51 SB_BIG plane 9
04  // 86 x23y51 SB_DRIVE plane 10,9
00  // 87 x23y51 SB_BIG plane 10
00  // 88 x23y51 SB_BIG plane 10
00  // 89 x23y51 SB_BIG plane 11
00  // 90 x23y51 SB_BIG plane 11
04  // 91 x23y51 SB_DRIVE plane 12,11
5A // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x29y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8DE3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
1A // y_sel: 51
CD // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8DEB
4F // Length: 79
6E // -- CRC low byte
82 // -- CRC high byte
00  //  0 x29y51 CPE[0]
00  //  1 x29y51 CPE[1]
00  //  2 x29y51 CPE[2]
00  //  3 x29y51 CPE[3]
00  //  4 x29y51 CPE[4]
00  //  5 x29y51 CPE[5]
00  //  6 x29y51 CPE[6]
00  //  7 x29y51 CPE[7]
00  //  8 x29y51 CPE[8]
00  //  9 x29y51 CPE[9]
00  // 10 x29y52 CPE[0]
00  // 11 x29y52 CPE[1]
00  // 12 x29y52 CPE[2]
00  // 13 x29y52 CPE[3]
00  // 14 x29y52 CPE[4]
00  // 15 x29y52 CPE[5]
00  // 16 x29y52 CPE[6]
00  // 17 x29y52 CPE[7]
00  // 18 x29y52 CPE[8]
00  // 19 x29y52 CPE[9]
00  // 20 x30y51 CPE[0]
00  // 21 x30y51 CPE[1]
00  // 22 x30y51 CPE[2]
00  // 23 x30y51 CPE[3]
00  // 24 x30y51 CPE[4]
00  // 25 x30y51 CPE[5]
00  // 26 x30y51 CPE[6]
00  // 27 x30y51 CPE[7]
00  // 28 x30y51 CPE[8]
00  // 29 x30y51 CPE[9]
00  // 30 x30y52 CPE[0]
00  // 31 x30y52 CPE[1]
00  // 32 x30y52 CPE[2]
00  // 33 x30y52 CPE[3]
00  // 34 x30y52 CPE[4]
00  // 35 x30y52 CPE[5]
00  // 36 x30y52 CPE[6]
00  // 37 x30y52 CPE[7]
00  // 38 x30y52 CPE[8]
00  // 39 x30y52 CPE[9]
00  // 40 x29y51 INMUX plane 2,1
00  // 41 x29y51 INMUX plane 4,3
00  // 42 x29y51 INMUX plane 6,5
00  // 43 x29y51 INMUX plane 8,7
00  // 44 x29y51 INMUX plane 10,9
00  // 45 x29y51 INMUX plane 12,11
00  // 46 x29y52 INMUX plane 2,1
00  // 47 x29y52 INMUX plane 4,3
00  // 48 x29y52 INMUX plane 6,5
00  // 49 x29y52 INMUX plane 8,7
00  // 50 x29y52 INMUX plane 10,9
00  // 51 x29y52 INMUX plane 12,11
00  // 52 x30y51 INMUX plane 2,1
02  // 53 x30y51 INMUX plane 4,3
00  // 54 x30y51 INMUX plane 6,5
00  // 55 x30y51 INMUX plane 8,7
00  // 56 x30y51 INMUX plane 10,9
00  // 57 x30y51 INMUX plane 12,11
00  // 58 x30y52 INMUX plane 2,1
00  // 59 x30y52 INMUX plane 4,3
00  // 60 x30y52 INMUX plane 6,5
00  // 61 x30y52 INMUX plane 8,7
00  // 62 x30y52 INMUX plane 10,9
00  // 63 x30y52 INMUX plane 12,11
00  // 64 x30y52 SB_BIG plane 1
00  // 65 x30y52 SB_BIG plane 1
00  // 66 x30y52 SB_DRIVE plane 2,1
00  // 67 x30y52 SB_BIG plane 2
00  // 68 x30y52 SB_BIG plane 2
00  // 69 x30y52 SB_BIG plane 3
00  // 70 x30y52 SB_BIG plane 3
00  // 71 x30y52 SB_DRIVE plane 4,3
00  // 72 x30y52 SB_BIG plane 4
00  // 73 x30y52 SB_BIG plane 4
00  // 74 x30y52 SB_BIG plane 5
00  // 75 x30y52 SB_BIG plane 5
20  // 76 x30y52 SB_DRIVE plane 6,5
0B  // 77 x30y52 SB_BIG plane 6
60  // 78 x30y52 SB_BIG plane 6
9B // -- CRC low byte
96 // -- CRC high byte


// Config Latches on x31y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8E40     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
1A // y_sel: 51
94 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8E48
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x31y51 CPE[0]
00  //  1 x31y51 CPE[1]
00  //  2 x31y51 CPE[2]
00  //  3 x31y51 CPE[3]
00  //  4 x31y51 CPE[4]
00  //  5 x31y51 CPE[5]
00  //  6 x31y51 CPE[6]
00  //  7 x31y51 CPE[7]
00  //  8 x31y51 CPE[8]
00  //  9 x31y51 CPE[9]
00  // 10 x31y52 CPE[0]
00  // 11 x31y52 CPE[1]
00  // 12 x31y52 CPE[2]
00  // 13 x31y52 CPE[3]
00  // 14 x31y52 CPE[4]
00  // 15 x31y52 CPE[5]
00  // 16 x31y52 CPE[6]
00  // 17 x31y52 CPE[7]
00  // 18 x31y52 CPE[8]
00  // 19 x31y52 CPE[9]
00  // 20 x32y51 CPE[0]
00  // 21 x32y51 CPE[1]
00  // 22 x32y51 CPE[2]
00  // 23 x32y51 CPE[3]
00  // 24 x32y51 CPE[4]
00  // 25 x32y51 CPE[5]
00  // 26 x32y51 CPE[6]
00  // 27 x32y51 CPE[7]
00  // 28 x32y51 CPE[8]
00  // 29 x32y51 CPE[9]
00  // 30 x32y52 CPE[0]
00  // 31 x32y52 CPE[1]
00  // 32 x32y52 CPE[2]
00  // 33 x32y52 CPE[3]
00  // 34 x32y52 CPE[4]
00  // 35 x32y52 CPE[5]
00  // 36 x32y52 CPE[6]
00  // 37 x32y52 CPE[7]
00  // 38 x32y52 CPE[8]
00  // 39 x32y52 CPE[9]
00  // 40 x31y51 INMUX plane 2,1
00  // 41 x31y51 INMUX plane 4,3
00  // 42 x31y51 INMUX plane 6,5
00  // 43 x31y51 INMUX plane 8,7
00  // 44 x31y51 INMUX plane 10,9
00  // 45 x31y51 INMUX plane 12,11
00  // 46 x31y52 INMUX plane 2,1
04  // 47 x31y52 INMUX plane 4,3
08  // 48 x31y52 INMUX plane 6,5
00  // 49 x31y52 INMUX plane 8,7
00  // 50 x31y52 INMUX plane 10,9
00  // 51 x31y52 INMUX plane 12,11
00  // 52 x32y51 INMUX plane 2,1
03  // 53 x32y51 INMUX plane 4,3
00  // 54 x32y51 INMUX plane 6,5
00  // 55 x32y51 INMUX plane 8,7
01  // 56 x32y51 INMUX plane 10,9
00  // 57 x32y51 INMUX plane 12,11
00  // 58 x32y52 INMUX plane 2,1
00  // 59 x32y52 INMUX plane 4,3
00  // 60 x32y52 INMUX plane 6,5
00  // 61 x32y52 INMUX plane 8,7
00  // 62 x32y52 INMUX plane 10,9
00  // 63 x32y52 INMUX plane 12,11
00  // 64 x31y51 SB_BIG plane 1
00  // 65 x31y51 SB_BIG plane 1
00  // 66 x31y51 SB_DRIVE plane 2,1
00  // 67 x31y51 SB_BIG plane 2
00  // 68 x31y51 SB_BIG plane 2
00  // 69 x31y51 SB_BIG plane 3
08  // 70 x31y51 SB_BIG plane 3
00  // 71 x31y51 SB_DRIVE plane 4,3
00  // 72 x31y51 SB_BIG plane 4
00  // 73 x31y51 SB_BIG plane 4
00  // 74 x31y51 SB_BIG plane 5
00  // 75 x31y51 SB_BIG plane 5
00  // 76 x31y51 SB_DRIVE plane 6,5
00  // 77 x31y51 SB_BIG plane 6
00  // 78 x31y51 SB_BIG plane 6
00  // 79 x31y51 SB_BIG plane 7
00  // 80 x31y51 SB_BIG plane 7
00  // 81 x31y51 SB_DRIVE plane 8,7
00  // 82 x31y51 SB_BIG plane 8
00  // 83 x31y51 SB_BIG plane 8
31  // 84 x31y51 SB_BIG plane 9
00  // 85 x31y51 SB_BIG plane 9
00  // 86 x31y51 SB_DRIVE plane 10,9
00  // 87 x31y51 SB_BIG plane 10
00  // 88 x31y51 SB_BIG plane 10
00  // 89 x31y51 SB_BIG plane 11
00  // 90 x31y51 SB_BIG plane 11
00  // 91 x31y51 SB_DRIVE plane 12,11
00  // 92 x31y51 SB_BIG plane 12
00  // 93 x31y51 SB_BIG plane 12
82  // 94 x32y52 SB_SML plane 1
03  // 95 x32y52 SB_SML plane 2,1
00  // 96 x32y52 SB_SML plane 2
00  // 97 x32y52 SB_SML plane 3
04  // 98 x32y52 SB_SML plane 4,3
00  // 99 x32y52 SB_SML plane 4
00  // 100 x32y52 SB_SML plane 5
00  // 101 x32y52 SB_SML plane 6,5
00  // 102 x32y52 SB_SML plane 6
00  // 103 x32y52 SB_SML plane 7
00  // 104 x32y52 SB_SML plane 8,7
00  // 105 x32y52 SB_SML plane 8
00  // 106 x32y52 SB_SML plane 9
20  // 107 x32y52 SB_SML plane 10,9
30  // 108 x32y52 SB_SML plane 10
95 // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x33y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8EBB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1A // y_sel: 51
4C // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8EC3
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x33y51 CPE[0]  _a80  C_MX2b/D///    
00  //  1 x33y51 CPE[1]
00  //  2 x33y51 CPE[2]
00  //  3 x33y51 CPE[3]
00  //  4 x33y51 CPE[4]
00  //  5 x33y51 CPE[5]
00  //  6 x33y51 CPE[6]
00  //  7 x33y51 CPE[7]
00  //  8 x33y51 CPE[8]
00  //  9 x33y51 CPE[9]
00  // 10 x33y52 CPE[0]  net1 = net2: _a83  C_AND/D//AND/D
00  // 11 x33y52 CPE[1]
00  // 12 x33y52 CPE[2]
00  // 13 x33y52 CPE[3]
00  // 14 x33y52 CPE[4]
00  // 15 x33y52 CPE[5]
00  // 16 x33y52 CPE[6]
00  // 17 x33y52 CPE[7]
00  // 18 x33y52 CPE[8]
00  // 19 x33y52 CPE[9]
00  // 20 x34y51 CPE[0]  net1 = net2: _a59  C_AND/D//AND/D
00  // 21 x34y51 CPE[1]
00  // 22 x34y51 CPE[2]
00  // 23 x34y51 CPE[3]
00  // 24 x34y51 CPE[4]
00  // 25 x34y51 CPE[5]
00  // 26 x34y51 CPE[6]
00  // 27 x34y51 CPE[7]
00  // 28 x34y51 CPE[8]
00  // 29 x34y51 CPE[9]
00  // 30 x34y52 CPE[0]
00  // 31 x34y52 CPE[1]
00  // 32 x34y52 CPE[2]
00  // 33 x34y52 CPE[3]
00  // 34 x34y52 CPE[4]
00  // 35 x34y52 CPE[5]
00  // 36 x34y52 CPE[6]
00  // 37 x34y52 CPE[7]
00  // 38 x34y52 CPE[8]
00  // 39 x34y52 CPE[9]
29  // 40 x33y51 INMUX plane 2,1
10  // 41 x33y51 INMUX plane 4,3
3E  // 42 x33y51 INMUX plane 6,5
00  // 43 x33y51 INMUX plane 8,7
20  // 44 x33y51 INMUX plane 10,9
01  // 45 x33y51 INMUX plane 12,11
01  // 46 x33y52 INMUX plane 2,1
04  // 47 x33y52 INMUX plane 4,3
09  // 48 x33y52 INMUX plane 6,5
06  // 49 x33y52 INMUX plane 8,7
01  // 50 x33y52 INMUX plane 10,9
00  // 51 x33y52 INMUX plane 12,11
18  // 52 x34y51 INMUX plane 2,1
05  // 53 x34y51 INMUX plane 4,3
30  // 54 x34y51 INMUX plane 6,5
45  // 55 x34y51 INMUX plane 8,7
04  // 56 x34y51 INMUX plane 10,9
C0  // 57 x34y51 INMUX plane 12,11
08  // 58 x34y52 INMUX plane 2,1
00  // 59 x34y52 INMUX plane 4,3
00  // 60 x34y52 INMUX plane 6,5
40  // 61 x34y52 INMUX plane 8,7
80  // 62 x34y52 INMUX plane 10,9
C4  // 63 x34y52 INMUX plane 12,11
82  // 64 x34y52 SB_BIG plane 1
16  // 65 x34y52 SB_BIG plane 1
00  // 66 x34y52 SB_DRIVE plane 2,1
48  // 67 x34y52 SB_BIG plane 2
52  // 68 x34y52 SB_BIG plane 2
48  // 69 x34y52 SB_BIG plane 3
02  // 70 x34y52 SB_BIG plane 3
08  // 71 x34y52 SB_DRIVE plane 4,3
00  // 72 x34y52 SB_BIG plane 4
00  // 73 x34y52 SB_BIG plane 4
92  // 74 x34y52 SB_BIG plane 5
14  // 75 x34y52 SB_BIG plane 5
00  // 76 x34y52 SB_DRIVE plane 6,5
94  // 77 x34y52 SB_BIG plane 6
16  // 78 x34y52 SB_BIG plane 6
8B  // 79 x34y52 SB_BIG plane 7
34  // 80 x34y52 SB_BIG plane 7
00  // 81 x34y52 SB_DRIVE plane 8,7
00  // 82 x34y52 SB_BIG plane 8
00  // 83 x34y52 SB_BIG plane 8
31  // 84 x34y52 SB_BIG plane 9
00  // 85 x34y52 SB_BIG plane 9
00  // 86 x34y52 SB_DRIVE plane 10,9
00  // 87 x34y52 SB_BIG plane 10
00  // 88 x34y52 SB_BIG plane 10
00  // 89 x34y52 SB_BIG plane 11
00  // 90 x34y52 SB_BIG plane 11
08  // 91 x34y52 SB_DRIVE plane 12,11
00  // 92 x34y52 SB_BIG plane 12
00  // 93 x34y52 SB_BIG plane 12
C8  // 94 x33y51 SB_SML plane 1
82  // 95 x33y51 SB_SML plane 2,1
2A  // 96 x33y51 SB_SML plane 2
4E  // 97 x33y51 SB_SML plane 3
05  // 98 x33y51 SB_SML plane 4,3
00  // 99 x33y51 SB_SML plane 4
88  // 100 x33y51 SB_SML plane 5
24  // 101 x33y51 SB_SML plane 6,5
48  // 102 x33y51 SB_SML plane 6
A8  // 103 x33y51 SB_SML plane 7
02  // 104 x33y51 SB_SML plane 8,7
00  // 105 x33y51 SB_SML plane 8
30  // 106 x33y51 SB_SML plane 9
06  // 107 x33y51 SB_SML plane 10,9
DA // -- CRC low byte
04 // -- CRC high byte


// Config Latches on x35y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8F35     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1A // y_sel: 51
24 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8F3D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y51 CPE[0]  net1 = net2: _a6  C_AND/D//AND/D
00  //  1 x35y51 CPE[1]
00  //  2 x35y51 CPE[2]
00  //  3 x35y51 CPE[3]
00  //  4 x35y51 CPE[4]
00  //  5 x35y51 CPE[5]
00  //  6 x35y51 CPE[6]
00  //  7 x35y51 CPE[7]
00  //  8 x35y51 CPE[8]
00  //  9 x35y51 CPE[9]
00  // 10 x35y52 CPE[0]  net1 = net2: _a33  C_AND/D//AND/D
00  // 11 x35y52 CPE[1]
00  // 12 x35y52 CPE[2]
00  // 13 x35y52 CPE[3]
00  // 14 x35y52 CPE[4]
00  // 15 x35y52 CPE[5]
00  // 16 x35y52 CPE[6]
00  // 17 x35y52 CPE[7]
00  // 18 x35y52 CPE[8]
00  // 19 x35y52 CPE[9]
00  // 20 x36y51 CPE[0]  net1 = net2: _a150  C_ADDF2///ADDF2/
00  // 21 x36y51 CPE[1]
00  // 22 x36y51 CPE[2]
00  // 23 x36y51 CPE[3]
00  // 24 x36y51 CPE[4]
00  // 25 x36y51 CPE[5]
00  // 26 x36y51 CPE[6]
00  // 27 x36y51 CPE[7]
00  // 28 x36y51 CPE[8]
00  // 29 x36y51 CPE[9]
00  // 30 x36y52 CPE[0]  net1 = net2: _a153  C_ADDF2///ADDF2/
00  // 31 x36y52 CPE[1]
00  // 32 x36y52 CPE[2]
00  // 33 x36y52 CPE[3]
00  // 34 x36y52 CPE[4]
00  // 35 x36y52 CPE[5]
00  // 36 x36y52 CPE[6]
00  // 37 x36y52 CPE[7]
00  // 38 x36y52 CPE[8]
00  // 39 x36y52 CPE[9]
35  // 40 x35y51 INMUX plane 2,1
00  // 41 x35y51 INMUX plane 4,3
04  // 42 x35y51 INMUX plane 6,5
06  // 43 x35y51 INMUX plane 8,7
00  // 44 x35y51 INMUX plane 10,9
00  // 45 x35y51 INMUX plane 12,11
23  // 46 x35y52 INMUX plane 2,1
09  // 47 x35y52 INMUX plane 4,3
30  // 48 x35y52 INMUX plane 6,5
09  // 49 x35y52 INMUX plane 8,7
00  // 50 x35y52 INMUX plane 10,9
01  // 51 x35y52 INMUX plane 12,11
38  // 52 x36y51 INMUX plane 2,1
00  // 53 x36y51 INMUX plane 4,3
00  // 54 x36y51 INMUX plane 6,5
00  // 55 x36y51 INMUX plane 8,7
20  // 56 x36y51 INMUX plane 10,9
01  // 57 x36y51 INMUX plane 12,11
00  // 58 x36y52 INMUX plane 2,1
07  // 59 x36y52 INMUX plane 4,3
00  // 60 x36y52 INMUX plane 6,5
40  // 61 x36y52 INMUX plane 8,7
01  // 62 x36y52 INMUX plane 10,9
C5  // 63 x36y52 INMUX plane 12,11
11  // 64 x35y51 SB_BIG plane 1
25  // 65 x35y51 SB_BIG plane 1
00  // 66 x35y51 SB_DRIVE plane 2,1
48  // 67 x35y51 SB_BIG plane 2
02  // 68 x35y51 SB_BIG plane 2
08  // 69 x35y51 SB_BIG plane 3
13  // 70 x35y51 SB_BIG plane 3
01  // 71 x35y51 SB_DRIVE plane 4,3
C8  // 72 x35y51 SB_BIG plane 4
14  // 73 x35y51 SB_BIG plane 4
48  // 74 x35y51 SB_BIG plane 5
12  // 75 x35y51 SB_BIG plane 5
00  // 76 x35y51 SB_DRIVE plane 6,5
8B  // 77 x35y51 SB_BIG plane 6
34  // 78 x35y51 SB_BIG plane 6
08  // 79 x35y51 SB_BIG plane 7
13  // 80 x35y51 SB_BIG plane 7
00  // 81 x35y51 SB_DRIVE plane 8,7
D2  // 82 x35y51 SB_BIG plane 8
20  // 83 x35y51 SB_BIG plane 8
48  // 84 x35y51 SB_BIG plane 9
12  // 85 x35y51 SB_BIG plane 9
00  // 86 x35y51 SB_DRIVE plane 10,9
48  // 87 x35y51 SB_BIG plane 10
32  // 88 x35y51 SB_BIG plane 10
F2  // 89 x35y51 SB_BIG plane 11
12  // 90 x35y51 SB_BIG plane 11
00  // 91 x35y51 SB_DRIVE plane 12,11
48  // 92 x35y51 SB_BIG plane 12
12  // 93 x35y51 SB_BIG plane 12
28  // 94 x36y52 SB_SML plane 1
82  // 95 x36y52 SB_SML plane 2,1
2A  // 96 x36y52 SB_SML plane 2
88  // 97 x36y52 SB_SML plane 3
82  // 98 x36y52 SB_SML plane 4,3
2A  // 99 x36y52 SB_SML plane 4
28  // 100 x36y52 SB_SML plane 5
42  // 101 x36y52 SB_SML plane 6,5
35  // 102 x36y52 SB_SML plane 6
88  // 103 x36y52 SB_SML plane 7
82  // 104 x36y52 SB_SML plane 8,7
2A  // 105 x36y52 SB_SML plane 8
A8  // 106 x36y52 SB_SML plane 9
42  // 107 x36y52 SB_SML plane 10,9
34  // 108 x36y52 SB_SML plane 10
A8  // 109 x36y52 SB_SML plane 11
82  // 110 x36y52 SB_SML plane 12,11
28  // 111 x36y52 SB_SML plane 12
BF // -- CRC low byte
A9 // -- CRC high byte


// Config Latches on x37y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8FB3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
1A // y_sel: 51
FC // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8FBB
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x37y51 CPE[0]  net1 = net2: _a10  C_AND/D//AND/D
00  //  1 x37y51 CPE[1]
00  //  2 x37y51 CPE[2]
00  //  3 x37y51 CPE[3]
00  //  4 x37y51 CPE[4]
00  //  5 x37y51 CPE[5]
00  //  6 x37y51 CPE[6]
00  //  7 x37y51 CPE[7]
00  //  8 x37y51 CPE[8]
00  //  9 x37y51 CPE[9]
00  // 10 x37y52 CPE[0]
00  // 11 x37y52 CPE[1]
00  // 12 x37y52 CPE[2]
00  // 13 x37y52 CPE[3]
00  // 14 x37y52 CPE[4]
00  // 15 x37y52 CPE[5]
00  // 16 x37y52 CPE[6]
00  // 17 x37y52 CPE[7]
00  // 18 x37y52 CPE[8]
00  // 19 x37y52 CPE[9]
00  // 20 x38y51 CPE[0]
00  // 21 x38y51 CPE[1]
00  // 22 x38y51 CPE[2]
00  // 23 x38y51 CPE[3]
00  // 24 x38y51 CPE[4]
00  // 25 x38y51 CPE[5]
00  // 26 x38y51 CPE[6]
00  // 27 x38y51 CPE[7]
00  // 28 x38y51 CPE[8]
00  // 29 x38y51 CPE[9]
00  // 30 x38y52 CPE[0]
00  // 31 x38y52 CPE[1]
00  // 32 x38y52 CPE[2]
00  // 33 x38y52 CPE[3]
00  // 34 x38y52 CPE[4]
00  // 35 x38y52 CPE[5]
00  // 36 x38y52 CPE[6]
00  // 37 x38y52 CPE[7]
00  // 38 x38y52 CPE[8]
00  // 39 x38y52 CPE[9]
18  // 40 x37y51 INMUX plane 2,1
38  // 41 x37y51 INMUX plane 4,3
30  // 42 x37y51 INMUX plane 6,5
20  // 43 x37y51 INMUX plane 8,7
06  // 44 x37y51 INMUX plane 10,9
20  // 45 x37y51 INMUX plane 12,11
00  // 46 x37y52 INMUX plane 2,1
00  // 47 x37y52 INMUX plane 4,3
00  // 48 x37y52 INMUX plane 6,5
00  // 49 x37y52 INMUX plane 8,7
08  // 50 x37y52 INMUX plane 10,9
00  // 51 x37y52 INMUX plane 12,11
00  // 52 x38y51 INMUX plane 2,1
00  // 53 x38y51 INMUX plane 4,3
40  // 54 x38y51 INMUX plane 6,5
40  // 55 x38y51 INMUX plane 8,7
40  // 56 x38y51 INMUX plane 10,9
41  // 57 x38y51 INMUX plane 12,11
00  // 58 x38y52 INMUX plane 2,1
00  // 59 x38y52 INMUX plane 4,3
40  // 60 x38y52 INMUX plane 6,5
40  // 61 x38y52 INMUX plane 8,7
48  // 62 x38y52 INMUX plane 10,9
40  // 63 x38y52 INMUX plane 12,11
48  // 64 x38y52 SB_BIG plane 1
10  // 65 x38y52 SB_BIG plane 1
00  // 66 x38y52 SB_DRIVE plane 2,1
00  // 67 x38y52 SB_BIG plane 2
50  // 68 x38y52 SB_BIG plane 2
00  // 69 x38y52 SB_BIG plane 3
00  // 70 x38y52 SB_BIG plane 3
00  // 71 x38y52 SB_DRIVE plane 4,3
00  // 72 x38y52 SB_BIG plane 4
00  // 73 x38y52 SB_BIG plane 4
48  // 74 x38y52 SB_BIG plane 5
02  // 75 x38y52 SB_BIG plane 5
00  // 76 x38y52 SB_DRIVE plane 6,5
00  // 77 x38y52 SB_BIG plane 6
00  // 78 x38y52 SB_BIG plane 6
00  // 79 x38y52 SB_BIG plane 7
00  // 80 x38y52 SB_BIG plane 7
00  // 81 x38y52 SB_DRIVE plane 8,7
00  // 82 x38y52 SB_BIG plane 8
00  // 83 x38y52 SB_BIG plane 8
00  // 84 x38y52 SB_BIG plane 9
00  // 85 x38y52 SB_BIG plane 9
00  // 86 x38y52 SB_DRIVE plane 10,9
10  // 87 x38y52 SB_BIG plane 10
10  // 88 x38y52 SB_BIG plane 10
00  // 89 x38y52 SB_BIG plane 11
00  // 90 x38y52 SB_BIG plane 11
00  // 91 x38y52 SB_DRIVE plane 12,11
00  // 92 x38y52 SB_BIG plane 12
00  // 93 x38y52 SB_BIG plane 12
A8  // 94 x37y51 SB_SML plane 1
06  // 95 x37y51 SB_SML plane 2,1
00  // 96 x37y51 SB_SML plane 2
00  // 97 x37y51 SB_SML plane 3
10  // 98 x37y51 SB_SML plane 4,3
0E  // 99 x37y51 SB_SML plane 4
A8  // 100 x37y51 SB_SML plane 5
02  // 101 x37y51 SB_SML plane 6,5
00  // 102 x37y51 SB_SML plane 6
00  // 103 x37y51 SB_SML plane 7
00  // 104 x37y51 SB_SML plane 8,7
00  // 105 x37y51 SB_SML plane 8
02  // 106 x37y51 SB_SML plane 9
03  // 107 x37y51 SB_SML plane 10,9
00  // 108 x37y51 SB_SML plane 10
11  // 109 x37y51 SB_SML plane 11
AB // -- CRC low byte
19 // -- CRC high byte


// Config Latches on x39y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 902F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
1A // y_sel: 51
F4 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9037
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x39y51 CPE[0]  net1 = net2: _a34  C_AND/D//AND/D
00  //  1 x39y51 CPE[1]
00  //  2 x39y51 CPE[2]
00  //  3 x39y51 CPE[3]
00  //  4 x39y51 CPE[4]
00  //  5 x39y51 CPE[5]
00  //  6 x39y51 CPE[6]
00  //  7 x39y51 CPE[7]
00  //  8 x39y51 CPE[8]
00  //  9 x39y51 CPE[9]
00  // 10 x39y52 CPE[0]
00  // 11 x39y52 CPE[1]
00  // 12 x39y52 CPE[2]
00  // 13 x39y52 CPE[3]
00  // 14 x39y52 CPE[4]
00  // 15 x39y52 CPE[5]
00  // 16 x39y52 CPE[6]
00  // 17 x39y52 CPE[7]
00  // 18 x39y52 CPE[8]
00  // 19 x39y52 CPE[9]
00  // 20 x40y51 CPE[0]
00  // 21 x40y51 CPE[1]
00  // 22 x40y51 CPE[2]
00  // 23 x40y51 CPE[3]
00  // 24 x40y51 CPE[4]
00  // 25 x40y51 CPE[5]
00  // 26 x40y51 CPE[6]
00  // 27 x40y51 CPE[7]
00  // 28 x40y51 CPE[8]
00  // 29 x40y51 CPE[9]
00  // 30 x40y52 CPE[0]
00  // 31 x40y52 CPE[1]
00  // 32 x40y52 CPE[2]
00  // 33 x40y52 CPE[3]
00  // 34 x40y52 CPE[4]
00  // 35 x40y52 CPE[5]
00  // 36 x40y52 CPE[6]
00  // 37 x40y52 CPE[7]
00  // 38 x40y52 CPE[8]
00  // 39 x40y52 CPE[9]
21  // 40 x39y51 INMUX plane 2,1
04  // 41 x39y51 INMUX plane 4,3
30  // 42 x39y51 INMUX plane 6,5
04  // 43 x39y51 INMUX plane 8,7
06  // 44 x39y51 INMUX plane 10,9
00  // 45 x39y51 INMUX plane 12,11
00  // 46 x39y52 INMUX plane 2,1
00  // 47 x39y52 INMUX plane 4,3
00  // 48 x39y52 INMUX plane 6,5
00  // 49 x39y52 INMUX plane 8,7
08  // 50 x39y52 INMUX plane 10,9
00  // 51 x39y52 INMUX plane 12,11
28  // 52 x40y51 INMUX plane 2,1
00  // 53 x40y51 INMUX plane 4,3
00  // 54 x40y51 INMUX plane 6,5
40  // 55 x40y51 INMUX plane 8,7
41  // 56 x40y51 INMUX plane 10,9
40  // 57 x40y51 INMUX plane 12,11
00  // 58 x40y52 INMUX plane 2,1
00  // 59 x40y52 INMUX plane 4,3
40  // 60 x40y52 INMUX plane 6,5
40  // 61 x40y52 INMUX plane 8,7
48  // 62 x40y52 INMUX plane 10,9
40  // 63 x40y52 INMUX plane 12,11
48  // 64 x39y51 SB_BIG plane 1
12  // 65 x39y51 SB_BIG plane 1
00  // 66 x39y51 SB_DRIVE plane 2,1
00  // 67 x39y51 SB_BIG plane 2
00  // 68 x39y51 SB_BIG plane 2
06  // 69 x39y51 SB_BIG plane 3
02  // 70 x39y51 SB_BIG plane 3
00  // 71 x39y51 SB_DRIVE plane 4,3
00  // 72 x39y51 SB_BIG plane 4
00  // 73 x39y51 SB_BIG plane 4
48  // 74 x39y51 SB_BIG plane 5
12  // 75 x39y51 SB_BIG plane 5
00  // 76 x39y51 SB_DRIVE plane 6,5
00  // 77 x39y51 SB_BIG plane 6
00  // 78 x39y51 SB_BIG plane 6
00  // 79 x39y51 SB_BIG plane 7
00  // 80 x39y51 SB_BIG plane 7
00  // 81 x39y51 SB_DRIVE plane 8,7
00  // 82 x39y51 SB_BIG plane 8
00  // 83 x39y51 SB_BIG plane 8
39  // 84 x39y51 SB_BIG plane 9
00  // 85 x39y51 SB_BIG plane 9
00  // 86 x39y51 SB_DRIVE plane 10,9
00  // 87 x39y51 SB_BIG plane 10
00  // 88 x39y51 SB_BIG plane 10
00  // 89 x39y51 SB_BIG plane 11
00  // 90 x39y51 SB_BIG plane 11
00  // 91 x39y51 SB_DRIVE plane 12,11
00  // 92 x39y51 SB_BIG plane 12
00  // 93 x39y51 SB_BIG plane 12
A8  // 94 x40y52 SB_SML plane 1
00  // 95 x40y52 SB_SML plane 2,1
00  // 96 x40y52 SB_SML plane 2
00  // 97 x40y52 SB_SML plane 3
00  // 98 x40y52 SB_SML plane 4,3
00  // 99 x40y52 SB_SML plane 4
A8  // 100 x40y52 SB_SML plane 5
02  // 101 x40y52 SB_SML plane 6,5
1C // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x41y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 90A3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
1A // y_sel: 51
2C // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 90AB
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x41y51 CPE[0]
00  //  1 x41y51 CPE[1]
00  //  2 x41y51 CPE[2]
00  //  3 x41y51 CPE[3]
00  //  4 x41y51 CPE[4]
00  //  5 x41y51 CPE[5]
00  //  6 x41y51 CPE[6]
00  //  7 x41y51 CPE[7]
00  //  8 x41y51 CPE[8]
00  //  9 x41y51 CPE[9]
00  // 10 x41y52 CPE[0]
00  // 11 x41y52 CPE[1]
00  // 12 x41y52 CPE[2]
00  // 13 x41y52 CPE[3]
00  // 14 x41y52 CPE[4]
00  // 15 x41y52 CPE[5]
00  // 16 x41y52 CPE[6]
00  // 17 x41y52 CPE[7]
00  // 18 x41y52 CPE[8]
00  // 19 x41y52 CPE[9]
00  // 20 x42y51 CPE[0]
00  // 21 x42y51 CPE[1]
00  // 22 x42y51 CPE[2]
00  // 23 x42y51 CPE[3]
00  // 24 x42y51 CPE[4]
00  // 25 x42y51 CPE[5]
00  // 26 x42y51 CPE[6]
00  // 27 x42y51 CPE[7]
00  // 28 x42y51 CPE[8]
00  // 29 x42y51 CPE[9]
00  // 30 x42y52 CPE[0]
00  // 31 x42y52 CPE[1]
00  // 32 x42y52 CPE[2]
00  // 33 x42y52 CPE[3]
00  // 34 x42y52 CPE[4]
00  // 35 x42y52 CPE[5]
00  // 36 x42y52 CPE[6]
00  // 37 x42y52 CPE[7]
00  // 38 x42y52 CPE[8]
00  // 39 x42y52 CPE[9]
00  // 40 x41y51 INMUX plane 2,1
00  // 41 x41y51 INMUX plane 4,3
00  // 42 x41y51 INMUX plane 6,5
00  // 43 x41y51 INMUX plane 8,7
01  // 44 x41y51 INMUX plane 10,9
00  // 45 x41y51 INMUX plane 12,11
10  // 46 x41y52 INMUX plane 2,1
00  // 47 x41y52 INMUX plane 4,3
00  // 48 x41y52 INMUX plane 6,5
00  // 49 x41y52 INMUX plane 8,7
00  // 50 x41y52 INMUX plane 10,9
00  // 51 x41y52 INMUX plane 12,11
05  // 52 x42y51 INMUX plane 2,1
04  // 53 x42y51 INMUX plane 4,3
00  // 54 x42y51 INMUX plane 6,5
00  // 55 x42y51 INMUX plane 8,7
29  // 56 x42y51 INMUX plane 10,9
00  // 57 x42y51 INMUX plane 12,11
01  // 58 x42y52 INMUX plane 2,1
00  // 59 x42y52 INMUX plane 4,3
00  // 60 x42y52 INMUX plane 6,5
00  // 61 x42y52 INMUX plane 8,7
00  // 62 x42y52 INMUX plane 10,9
00  // 63 x42y52 INMUX plane 12,11
00  // 64 x42y52 SB_BIG plane 1
00  // 65 x42y52 SB_BIG plane 1
00  // 66 x42y52 SB_DRIVE plane 2,1
00  // 67 x42y52 SB_BIG plane 2
06  // 68 x42y52 SB_BIG plane 2
00  // 69 x42y52 SB_BIG plane 3
00  // 70 x42y52 SB_BIG plane 3
00  // 71 x42y52 SB_DRIVE plane 4,3
00  // 72 x42y52 SB_BIG plane 4
00  // 73 x42y52 SB_BIG plane 4
00  // 74 x42y52 SB_BIG plane 5
00  // 75 x42y52 SB_BIG plane 5
00  // 76 x42y52 SB_DRIVE plane 6,5
00  // 77 x42y52 SB_BIG plane 6
00  // 78 x42y52 SB_BIG plane 6
00  // 79 x42y52 SB_BIG plane 7
00  // 80 x42y52 SB_BIG plane 7
00  // 81 x42y52 SB_DRIVE plane 8,7
00  // 82 x42y52 SB_BIG plane 8
00  // 83 x42y52 SB_BIG plane 8
00  // 84 x42y52 SB_BIG plane 9
00  // 85 x42y52 SB_BIG plane 9
00  // 86 x42y52 SB_DRIVE plane 10,9
00  // 87 x42y52 SB_BIG plane 10
00  // 88 x42y52 SB_BIG plane 10
00  // 89 x42y52 SB_BIG plane 11
00  // 90 x42y52 SB_BIG plane 11
00  // 91 x42y52 SB_DRIVE plane 12,11
00  // 92 x42y52 SB_BIG plane 12
00  // 93 x42y52 SB_BIG plane 12
00  // 94 x41y51 SB_SML plane 1
00  // 95 x41y51 SB_SML plane 2,1
00  // 96 x41y51 SB_SML plane 2
00  // 97 x41y51 SB_SML plane 3
00  // 98 x41y51 SB_SML plane 4,3
00  // 99 x41y51 SB_SML plane 4
00  // 100 x41y51 SB_SML plane 5
00  // 101 x41y51 SB_SML plane 6,5
00  // 102 x41y51 SB_SML plane 6
00  // 103 x41y51 SB_SML plane 7
00  // 104 x41y51 SB_SML plane 8,7
00  // 105 x41y51 SB_SML plane 8
11  // 106 x41y51 SB_SML plane 9
BA // -- CRC low byte
7D // -- CRC high byte


// Config Latches on x43y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 911C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1A // y_sel: 51
44 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9124
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x43y51 CPE[0]  net1 = net2: _a125  C_AND/D//AND/D
00  //  1 x43y51 CPE[1]
00  //  2 x43y51 CPE[2]
00  //  3 x43y51 CPE[3]
00  //  4 x43y51 CPE[4]
00  //  5 x43y51 CPE[5]
00  //  6 x43y51 CPE[6]
00  //  7 x43y51 CPE[7]
00  //  8 x43y51 CPE[8]
00  //  9 x43y51 CPE[9]
00  // 10 x43y52 CPE[0]  _a399  C_MX2b////    
00  // 11 x43y52 CPE[1]
00  // 12 x43y52 CPE[2]
00  // 13 x43y52 CPE[3]
00  // 14 x43y52 CPE[4]
00  // 15 x43y52 CPE[5]
00  // 16 x43y52 CPE[6]
00  // 17 x43y52 CPE[7]
00  // 18 x43y52 CPE[8]
00  // 19 x43y52 CPE[9]
00  // 20 x44y51 CPE[0]
00  // 21 x44y51 CPE[1]
00  // 22 x44y51 CPE[2]
00  // 23 x44y51 CPE[3]
00  // 24 x44y51 CPE[4]
00  // 25 x44y51 CPE[5]
00  // 26 x44y51 CPE[6]
00  // 27 x44y51 CPE[7]
00  // 28 x44y51 CPE[8]
00  // 29 x44y51 CPE[9]
00  // 30 x44y52 CPE[0]
00  // 31 x44y52 CPE[1]
00  // 32 x44y52 CPE[2]
00  // 33 x44y52 CPE[3]
00  // 34 x44y52 CPE[4]
00  // 35 x44y52 CPE[5]
00  // 36 x44y52 CPE[6]
00  // 37 x44y52 CPE[7]
00  // 38 x44y52 CPE[8]
00  // 39 x44y52 CPE[9]
28  // 40 x43y51 INMUX plane 2,1
39  // 41 x43y51 INMUX plane 4,3
30  // 42 x43y51 INMUX plane 6,5
0F  // 43 x43y51 INMUX plane 8,7
10  // 44 x43y51 INMUX plane 10,9
29  // 45 x43y51 INMUX plane 12,11
01  // 46 x43y52 INMUX plane 2,1
04  // 47 x43y52 INMUX plane 4,3
02  // 48 x43y52 INMUX plane 6,5
07  // 49 x43y52 INMUX plane 8,7
08  // 50 x43y52 INMUX plane 10,9
05  // 51 x43y52 INMUX plane 12,11
00  // 52 x44y51 INMUX plane 2,1
20  // 53 x44y51 INMUX plane 4,3
40  // 54 x44y51 INMUX plane 6,5
60  // 55 x44y51 INMUX plane 8,7
40  // 56 x44y51 INMUX plane 10,9
80  // 57 x44y51 INMUX plane 12,11
10  // 58 x44y52 INMUX plane 2,1
04  // 59 x44y52 INMUX plane 4,3
40  // 60 x44y52 INMUX plane 6,5
80  // 61 x44y52 INMUX plane 8,7
40  // 62 x44y52 INMUX plane 10,9
A8  // 63 x44y52 INMUX plane 12,11
C8  // 64 x43y51 SB_BIG plane 1
12  // 65 x43y51 SB_BIG plane 1
00  // 66 x43y51 SB_DRIVE plane 2,1
48  // 67 x43y51 SB_BIG plane 2
12  // 68 x43y51 SB_BIG plane 2
00  // 69 x43y51 SB_BIG plane 3
00  // 70 x43y51 SB_BIG plane 3
00  // 71 x43y51 SB_DRIVE plane 4,3
00  // 72 x43y51 SB_BIG plane 4
00  // 73 x43y51 SB_BIG plane 4
48  // 74 x43y51 SB_BIG plane 5
12  // 75 x43y51 SB_BIG plane 5
00  // 76 x43y51 SB_DRIVE plane 6,5
48  // 77 x43y51 SB_BIG plane 6
12  // 78 x43y51 SB_BIG plane 6
00  // 79 x43y51 SB_BIG plane 7
00  // 80 x43y51 SB_BIG plane 7
00  // 81 x43y51 SB_DRIVE plane 8,7
00  // 82 x43y51 SB_BIG plane 8
00  // 83 x43y51 SB_BIG plane 8
00  // 84 x43y51 SB_BIG plane 9
00  // 85 x43y51 SB_BIG plane 9
00  // 86 x43y51 SB_DRIVE plane 10,9
00  // 87 x43y51 SB_BIG plane 10
01  // 88 x43y51 SB_BIG plane 10
00  // 89 x43y51 SB_BIG plane 11
00  // 90 x43y51 SB_BIG plane 11
00  // 91 x43y51 SB_DRIVE plane 12,11
00  // 92 x43y51 SB_BIG plane 12
00  // 93 x43y51 SB_BIG plane 12
A8  // 94 x44y52 SB_SML plane 1
80  // 95 x44y52 SB_SML plane 2,1
2A  // 96 x44y52 SB_SML plane 2
00  // 97 x44y52 SB_SML plane 3
00  // 98 x44y52 SB_SML plane 4,3
00  // 99 x44y52 SB_SML plane 4
48  // 100 x44y52 SB_SML plane 5
81  // 101 x44y52 SB_SML plane 6,5
2A  // 102 x44y52 SB_SML plane 6
4F // -- CRC low byte
F5 // -- CRC high byte


// Config Latches on x45y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9191     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1A // y_sel: 51
9C // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9199
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x45y51 CPE[0]  net1 = net2: _a210  C_ADDF2///ADDF2/
00  //  1 x45y51 CPE[1]
00  //  2 x45y51 CPE[2]
00  //  3 x45y51 CPE[3]
00  //  4 x45y51 CPE[4]
00  //  5 x45y51 CPE[5]
00  //  6 x45y51 CPE[6]
00  //  7 x45y51 CPE[7]
00  //  8 x45y51 CPE[8]
00  //  9 x45y51 CPE[9]
00  // 10 x45y52 CPE[0]  net1 = net2: _a212  C_ADDF2///ADDF2/
00  // 11 x45y52 CPE[1]
00  // 12 x45y52 CPE[2]
00  // 13 x45y52 CPE[3]
00  // 14 x45y52 CPE[4]
00  // 15 x45y52 CPE[5]
00  // 16 x45y52 CPE[6]
00  // 17 x45y52 CPE[7]
00  // 18 x45y52 CPE[8]
00  // 19 x45y52 CPE[9]
00  // 20 x46y51 CPE[0]  _a406  C_MX2b////    
00  // 21 x46y51 CPE[1]
00  // 22 x46y51 CPE[2]
00  // 23 x46y51 CPE[3]
00  // 24 x46y51 CPE[4]
00  // 25 x46y51 CPE[5]
00  // 26 x46y51 CPE[6]
00  // 27 x46y51 CPE[7]
00  // 28 x46y51 CPE[8]
00  // 29 x46y51 CPE[9]
00  // 30 x46y52 CPE[0]
00  // 31 x46y52 CPE[1]
00  // 32 x46y52 CPE[2]
00  // 33 x46y52 CPE[3]
00  // 34 x46y52 CPE[4]
00  // 35 x46y52 CPE[5]
00  // 36 x46y52 CPE[6]
00  // 37 x46y52 CPE[7]
00  // 38 x46y52 CPE[8]
00  // 39 x46y52 CPE[9]
28  // 40 x45y51 INMUX plane 2,1
05  // 41 x45y51 INMUX plane 4,3
03  // 42 x45y51 INMUX plane 6,5
39  // 43 x45y51 INMUX plane 8,7
00  // 44 x45y51 INMUX plane 10,9
20  // 45 x45y51 INMUX plane 12,11
00  // 46 x45y52 INMUX plane 2,1
20  // 47 x45y52 INMUX plane 4,3
00  // 48 x45y52 INMUX plane 6,5
20  // 49 x45y52 INMUX plane 8,7
00  // 50 x45y52 INMUX plane 10,9
00  // 51 x45y52 INMUX plane 12,11
08  // 52 x46y51 INMUX plane 2,1
04  // 53 x46y51 INMUX plane 4,3
81  // 54 x46y51 INMUX plane 6,5
47  // 55 x46y51 INMUX plane 8,7
80  // 56 x46y51 INMUX plane 10,9
C5  // 57 x46y51 INMUX plane 12,11
08  // 58 x46y52 INMUX plane 2,1
01  // 59 x46y52 INMUX plane 4,3
80  // 60 x46y52 INMUX plane 6,5
40  // 61 x46y52 INMUX plane 8,7
80  // 62 x46y52 INMUX plane 10,9
C0  // 63 x46y52 INMUX plane 12,11
48  // 64 x46y52 SB_BIG plane 1
12  // 65 x46y52 SB_BIG plane 1
00  // 66 x46y52 SB_DRIVE plane 2,1
11  // 67 x46y52 SB_BIG plane 2
23  // 68 x46y52 SB_BIG plane 2
48  // 69 x46y52 SB_BIG plane 3
12  // 70 x46y52 SB_BIG plane 3
00  // 71 x46y52 SB_DRIVE plane 4,3
00  // 72 x46y52 SB_BIG plane 4
00  // 73 x46y52 SB_BIG plane 4
48  // 74 x46y52 SB_BIG plane 5
10  // 75 x46y52 SB_BIG plane 5
00  // 76 x46y52 SB_DRIVE plane 6,5
48  // 77 x46y52 SB_BIG plane 6
12  // 78 x46y52 SB_BIG plane 6
48  // 79 x46y52 SB_BIG plane 7
12  // 80 x46y52 SB_BIG plane 7
00  // 81 x46y52 SB_DRIVE plane 8,7
00  // 82 x46y52 SB_BIG plane 8
00  // 83 x46y52 SB_BIG plane 8
00  // 84 x46y52 SB_BIG plane 9
00  // 85 x46y52 SB_BIG plane 9
00  // 86 x46y52 SB_DRIVE plane 10,9
00  // 87 x46y52 SB_BIG plane 10
00  // 88 x46y52 SB_BIG plane 10
00  // 89 x46y52 SB_BIG plane 11
00  // 90 x46y52 SB_BIG plane 11
00  // 91 x46y52 SB_DRIVE plane 12,11
00  // 92 x46y52 SB_BIG plane 12
00  // 93 x46y52 SB_BIG plane 12
A8  // 94 x45y51 SB_SML plane 1
82  // 95 x45y51 SB_SML plane 2,1
2A  // 96 x45y51 SB_SML plane 2
A8  // 97 x45y51 SB_SML plane 3
02  // 98 x45y51 SB_SML plane 4,3
00  // 99 x45y51 SB_SML plane 4
A1  // 100 x45y51 SB_SML plane 5
82  // 101 x45y51 SB_SML plane 6,5
2A  // 102 x45y51 SB_SML plane 6
A1  // 103 x45y51 SB_SML plane 7
02  // 104 x45y51 SB_SML plane 8,7
26 // -- CRC low byte
EE // -- CRC high byte


// Config Latches on x47y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9208     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1A // y_sel: 51
54 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9210
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x47y51 CPE[0]
00  //  1 x47y51 CPE[1]
00  //  2 x47y51 CPE[2]
00  //  3 x47y51 CPE[3]
00  //  4 x47y51 CPE[4]
00  //  5 x47y51 CPE[5]
00  //  6 x47y51 CPE[6]
00  //  7 x47y51 CPE[7]
00  //  8 x47y51 CPE[8]
00  //  9 x47y51 CPE[9]
00  // 10 x47y52 CPE[0]
00  // 11 x47y52 CPE[1]
00  // 12 x47y52 CPE[2]
00  // 13 x47y52 CPE[3]
00  // 14 x47y52 CPE[4]
00  // 15 x47y52 CPE[5]
00  // 16 x47y52 CPE[6]
00  // 17 x47y52 CPE[7]
00  // 18 x47y52 CPE[8]
00  // 19 x47y52 CPE[9]
00  // 20 x48y51 CPE[0]
00  // 21 x48y51 CPE[1]
00  // 22 x48y51 CPE[2]
00  // 23 x48y51 CPE[3]
00  // 24 x48y51 CPE[4]
00  // 25 x48y51 CPE[5]
00  // 26 x48y51 CPE[6]
00  // 27 x48y51 CPE[7]
00  // 28 x48y51 CPE[8]
00  // 29 x48y51 CPE[9]
00  // 30 x48y52 CPE[0]
00  // 31 x48y52 CPE[1]
00  // 32 x48y52 CPE[2]
00  // 33 x48y52 CPE[3]
00  // 34 x48y52 CPE[4]
00  // 35 x48y52 CPE[5]
00  // 36 x48y52 CPE[6]
00  // 37 x48y52 CPE[7]
00  // 38 x48y52 CPE[8]
00  // 39 x48y52 CPE[9]
00  // 40 x47y51 INMUX plane 2,1
00  // 41 x47y51 INMUX plane 4,3
00  // 42 x47y51 INMUX plane 6,5
01  // 43 x47y51 INMUX plane 8,7
00  // 44 x47y51 INMUX plane 10,9
00  // 45 x47y51 INMUX plane 12,11
00  // 46 x47y52 INMUX plane 2,1
00  // 47 x47y52 INMUX plane 4,3
00  // 48 x47y52 INMUX plane 6,5
00  // 49 x47y52 INMUX plane 8,7
00  // 50 x47y52 INMUX plane 10,9
01  // 51 x47y52 INMUX plane 12,11
00  // 52 x48y51 INMUX plane 2,1
00  // 53 x48y51 INMUX plane 4,3
00  // 54 x48y51 INMUX plane 6,5
00  // 55 x48y51 INMUX plane 8,7
00  // 56 x48y51 INMUX plane 10,9
00  // 57 x48y51 INMUX plane 12,11
00  // 58 x48y52 INMUX plane 2,1
00  // 59 x48y52 INMUX plane 4,3
00  // 60 x48y52 INMUX plane 6,5
00  // 61 x48y52 INMUX plane 8,7
00  // 62 x48y52 INMUX plane 10,9
00  // 63 x48y52 INMUX plane 12,11
00  // 64 x47y51 SB_BIG plane 1
00  // 65 x47y51 SB_BIG plane 1
00  // 66 x47y51 SB_DRIVE plane 2,1
00  // 67 x47y51 SB_BIG plane 2
00  // 68 x47y51 SB_BIG plane 2
00  // 69 x47y51 SB_BIG plane 3
00  // 70 x47y51 SB_BIG plane 3
00  // 71 x47y51 SB_DRIVE plane 4,3
00  // 72 x47y51 SB_BIG plane 4
00  // 73 x47y51 SB_BIG plane 4
00  // 74 x47y51 SB_BIG plane 5
00  // 75 x47y51 SB_BIG plane 5
00  // 76 x47y51 SB_DRIVE plane 6,5
00  // 77 x47y51 SB_BIG plane 6
00  // 78 x47y51 SB_BIG plane 6
00  // 79 x47y51 SB_BIG plane 7
00  // 80 x47y51 SB_BIG plane 7
00  // 81 x47y51 SB_DRIVE plane 8,7
00  // 82 x47y51 SB_BIG plane 8
00  // 83 x47y51 SB_BIG plane 8
00  // 84 x47y51 SB_BIG plane 9
00  // 85 x47y51 SB_BIG plane 9
00  // 86 x47y51 SB_DRIVE plane 10,9
00  // 87 x47y51 SB_BIG plane 10
00  // 88 x47y51 SB_BIG plane 10
80  // 89 x47y51 SB_BIG plane 11
E3 // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x49y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9270     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
1A // y_sel: 51
8C // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9278
68 // Length: 104
D3 // -- CRC low byte
D7 // -- CRC high byte
00  //  0 x49y51 CPE[0]
00  //  1 x49y51 CPE[1]
00  //  2 x49y51 CPE[2]
00  //  3 x49y51 CPE[3]
00  //  4 x49y51 CPE[4]
00  //  5 x49y51 CPE[5]
00  //  6 x49y51 CPE[6]
00  //  7 x49y51 CPE[7]
00  //  8 x49y51 CPE[8]
00  //  9 x49y51 CPE[9]
00  // 10 x49y52 CPE[0]
00  // 11 x49y52 CPE[1]
00  // 12 x49y52 CPE[2]
00  // 13 x49y52 CPE[3]
00  // 14 x49y52 CPE[4]
00  // 15 x49y52 CPE[5]
00  // 16 x49y52 CPE[6]
00  // 17 x49y52 CPE[7]
00  // 18 x49y52 CPE[8]
00  // 19 x49y52 CPE[9]
00  // 20 x50y51 CPE[0]
00  // 21 x50y51 CPE[1]
00  // 22 x50y51 CPE[2]
00  // 23 x50y51 CPE[3]
00  // 24 x50y51 CPE[4]
00  // 25 x50y51 CPE[5]
00  // 26 x50y51 CPE[6]
00  // 27 x50y51 CPE[7]
00  // 28 x50y51 CPE[8]
00  // 29 x50y51 CPE[9]
00  // 30 x50y52 CPE[0]
00  // 31 x50y52 CPE[1]
00  // 32 x50y52 CPE[2]
00  // 33 x50y52 CPE[3]
00  // 34 x50y52 CPE[4]
00  // 35 x50y52 CPE[5]
00  // 36 x50y52 CPE[6]
00  // 37 x50y52 CPE[7]
00  // 38 x50y52 CPE[8]
00  // 39 x50y52 CPE[9]
00  // 40 x49y51 INMUX plane 2,1
00  // 41 x49y51 INMUX plane 4,3
00  // 42 x49y51 INMUX plane 6,5
00  // 43 x49y51 INMUX plane 8,7
00  // 44 x49y51 INMUX plane 10,9
00  // 45 x49y51 INMUX plane 12,11
00  // 46 x49y52 INMUX plane 2,1
00  // 47 x49y52 INMUX plane 4,3
00  // 48 x49y52 INMUX plane 6,5
00  // 49 x49y52 INMUX plane 8,7
00  // 50 x49y52 INMUX plane 10,9
00  // 51 x49y52 INMUX plane 12,11
00  // 52 x50y51 INMUX plane 2,1
00  // 53 x50y51 INMUX plane 4,3
00  // 54 x50y51 INMUX plane 6,5
00  // 55 x50y51 INMUX plane 8,7
00  // 56 x50y51 INMUX plane 10,9
00  // 57 x50y51 INMUX plane 12,11
00  // 58 x50y52 INMUX plane 2,1
00  // 59 x50y52 INMUX plane 4,3
00  // 60 x50y52 INMUX plane 6,5
00  // 61 x50y52 INMUX plane 8,7
00  // 62 x50y52 INMUX plane 10,9
00  // 63 x50y52 INMUX plane 12,11
00  // 64 x50y52 SB_BIG plane 1
00  // 65 x50y52 SB_BIG plane 1
00  // 66 x50y52 SB_DRIVE plane 2,1
00  // 67 x50y52 SB_BIG plane 2
00  // 68 x50y52 SB_BIG plane 2
00  // 69 x50y52 SB_BIG plane 3
00  // 70 x50y52 SB_BIG plane 3
00  // 71 x50y52 SB_DRIVE plane 4,3
00  // 72 x50y52 SB_BIG plane 4
00  // 73 x50y52 SB_BIG plane 4
00  // 74 x50y52 SB_BIG plane 5
00  // 75 x50y52 SB_BIG plane 5
00  // 76 x50y52 SB_DRIVE plane 6,5
00  // 77 x50y52 SB_BIG plane 6
00  // 78 x50y52 SB_BIG plane 6
00  // 79 x50y52 SB_BIG plane 7
00  // 80 x50y52 SB_BIG plane 7
00  // 81 x50y52 SB_DRIVE plane 8,7
00  // 82 x50y52 SB_BIG plane 8
00  // 83 x50y52 SB_BIG plane 8
00  // 84 x50y52 SB_BIG plane 9
00  // 85 x50y52 SB_BIG plane 9
00  // 86 x50y52 SB_DRIVE plane 10,9
00  // 87 x50y52 SB_BIG plane 10
00  // 88 x50y52 SB_BIG plane 10
00  // 89 x50y52 SB_BIG plane 11
00  // 90 x50y52 SB_BIG plane 11
00  // 91 x50y52 SB_DRIVE plane 12,11
00  // 92 x50y52 SB_BIG plane 12
00  // 93 x50y52 SB_BIG plane 12
00  // 94 x49y51 SB_SML plane 1
00  // 95 x49y51 SB_SML plane 2,1
00  // 96 x49y51 SB_SML plane 2
00  // 97 x49y51 SB_SML plane 3
00  // 98 x49y51 SB_SML plane 4,3
00  // 99 x49y51 SB_SML plane 4
00  // 100 x49y51 SB_SML plane 5
00  // 101 x49y51 SB_SML plane 6,5
00  // 102 x49y51 SB_SML plane 6
19  // 103 x49y51 SB_SML plane 7
F9 // -- CRC low byte
EA // -- CRC high byte


// Config Latches on x51y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 92E6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
1A // y_sel: 51
E4 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 92EE
2C // Length: 44
F3 // -- CRC low byte
D3 // -- CRC high byte
00  //  0 x51y51 CPE[0]
00  //  1 x51y51 CPE[1]
00  //  2 x51y51 CPE[2]
00  //  3 x51y51 CPE[3]
00  //  4 x51y51 CPE[4]
00  //  5 x51y51 CPE[5]
00  //  6 x51y51 CPE[6]
00  //  7 x51y51 CPE[7]
00  //  8 x51y51 CPE[8]
00  //  9 x51y51 CPE[9]
00  // 10 x51y52 CPE[0]
00  // 11 x51y52 CPE[1]
00  // 12 x51y52 CPE[2]
00  // 13 x51y52 CPE[3]
00  // 14 x51y52 CPE[4]
00  // 15 x51y52 CPE[5]
00  // 16 x51y52 CPE[6]
00  // 17 x51y52 CPE[7]
00  // 18 x51y52 CPE[8]
00  // 19 x51y52 CPE[9]
00  // 20 x52y51 CPE[0]
00  // 21 x52y51 CPE[1]
00  // 22 x52y51 CPE[2]
00  // 23 x52y51 CPE[3]
00  // 24 x52y51 CPE[4]
00  // 25 x52y51 CPE[5]
00  // 26 x52y51 CPE[6]
00  // 27 x52y51 CPE[7]
00  // 28 x52y51 CPE[8]
00  // 29 x52y51 CPE[9]
00  // 30 x52y52 CPE[0]
00  // 31 x52y52 CPE[1]
00  // 32 x52y52 CPE[2]
00  // 33 x52y52 CPE[3]
00  // 34 x52y52 CPE[4]
00  // 35 x52y52 CPE[5]
00  // 36 x52y52 CPE[6]
00  // 37 x52y52 CPE[7]
00  // 38 x52y52 CPE[8]
00  // 39 x52y52 CPE[9]
00  // 40 x51y51 INMUX plane 2,1
00  // 41 x51y51 INMUX plane 4,3
00  // 42 x51y51 INMUX plane 6,5
01  // 43 x51y51 INMUX plane 8,7
66 // -- CRC low byte
13 // -- CRC high byte


// Config Latches on x161y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9320     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1A // y_sel: 51
2A // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9328
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y51
00  // 14 right_edge_EN1 at x163y51
00  // 15 right_edge_EN2 at x163y51
00  // 16 right_edge_EN0 at x163y52
00  // 17 right_edge_EN1 at x163y52
00  // 18 right_edge_EN2 at x163y52
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y52 SB_BIG plane 1
12  // 65 x162y52 SB_BIG plane 1
00  // 66 x162y52 SB_DRIVE plane 2,1
48  // 67 x162y52 SB_BIG plane 2
12  // 68 x162y52 SB_BIG plane 2
48  // 69 x162y52 SB_BIG plane 3
12  // 70 x162y52 SB_BIG plane 3
00  // 71 x162y52 SB_DRIVE plane 4,3
48  // 72 x162y52 SB_BIG plane 4
12  // 73 x162y52 SB_BIG plane 4
48  // 74 x162y52 SB_BIG plane 5
12  // 75 x162y52 SB_BIG plane 5
00  // 76 x162y52 SB_DRIVE plane 6,5
48  // 77 x162y52 SB_BIG plane 6
12  // 78 x162y52 SB_BIG plane 6
48  // 79 x162y52 SB_BIG plane 7
12  // 80 x162y52 SB_BIG plane 7
00  // 81 x162y52 SB_DRIVE plane 8,7
48  // 82 x162y52 SB_BIG plane 8
12  // 83 x162y52 SB_BIG plane 8
48  // 84 x162y52 SB_BIG plane 9
12  // 85 x162y52 SB_BIG plane 9
00  // 86 x162y52 SB_DRIVE plane 10,9
48  // 87 x162y52 SB_BIG plane 10
12  // 88 x162y52 SB_BIG plane 10
48  // 89 x162y52 SB_BIG plane 11
12  // 90 x162y52 SB_BIG plane 11
00  // 91 x162y52 SB_DRIVE plane 12,11
48  // 92 x162y52 SB_BIG plane 12
12  // 93 x162y52 SB_BIG plane 12
A8  // 94 x161y51 SB_SML plane 1
82  // 95 x161y51 SB_SML plane 2,1
2A  // 96 x161y51 SB_SML plane 2
A8  // 97 x161y51 SB_SML plane 3
82  // 98 x161y51 SB_SML plane 4,3
2A  // 99 x161y51 SB_SML plane 4
A8  // 100 x161y51 SB_SML plane 5
82  // 101 x161y51 SB_SML plane 6,5
2A  // 102 x161y51 SB_SML plane 6
A8  // 103 x161y51 SB_SML plane 7
82  // 104 x161y51 SB_SML plane 8,7
2A  // 105 x161y51 SB_SML plane 8
A8  // 106 x161y51 SB_SML plane 9
82  // 107 x161y51 SB_SML plane 10,9
2A  // 108 x161y51 SB_SML plane 10
A8  // 109 x161y51 SB_SML plane 11
82  // 110 x161y51 SB_SML plane 12,11
2A  // 111 x161y51 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 939E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1B // y_sel: 53
8C // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 93A6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y53
00  // 14 left_edge_EN1 at x-2y53
00  // 15 left_edge_EN2 at x-2y53
00  // 16 left_edge_EN0 at x-2y54
00  // 17 left_edge_EN1 at x-2y54
00  // 18 left_edge_EN2 at x-2y54
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y54 SB_BIG plane 1
12  // 65 x0y54 SB_BIG plane 1
00  // 66 x0y54 SB_DRIVE plane 2,1
48  // 67 x0y54 SB_BIG plane 2
12  // 68 x0y54 SB_BIG plane 2
48  // 69 x0y54 SB_BIG plane 3
12  // 70 x0y54 SB_BIG plane 3
00  // 71 x0y54 SB_DRIVE plane 4,3
48  // 72 x0y54 SB_BIG plane 4
12  // 73 x0y54 SB_BIG plane 4
48  // 74 x0y54 SB_BIG plane 5
12  // 75 x0y54 SB_BIG plane 5
00  // 76 x0y54 SB_DRIVE plane 6,5
48  // 77 x0y54 SB_BIG plane 6
12  // 78 x0y54 SB_BIG plane 6
48  // 79 x0y54 SB_BIG plane 7
12  // 80 x0y54 SB_BIG plane 7
00  // 81 x0y54 SB_DRIVE plane 8,7
48  // 82 x0y54 SB_BIG plane 8
12  // 83 x0y54 SB_BIG plane 8
79  // 84 x0y54 SB_BIG plane 9
12  // 85 x0y54 SB_BIG plane 9
01  // 86 x0y54 SB_DRIVE plane 10,9
48  // 87 x0y54 SB_BIG plane 10
12  // 88 x0y54 SB_BIG plane 10
48  // 89 x0y54 SB_BIG plane 11
12  // 90 x0y54 SB_BIG plane 11
00  // 91 x0y54 SB_DRIVE plane 12,11
48  // 92 x0y54 SB_BIG plane 12
12  // 93 x0y54 SB_BIG plane 12
A8  // 94 x-1y53 SB_SML plane 1
82  // 95 x-1y53 SB_SML plane 2,1
2A  // 96 x-1y53 SB_SML plane 2
A8  // 97 x-1y53 SB_SML plane 3
82  // 98 x-1y53 SB_SML plane 4,3
2A  // 99 x-1y53 SB_SML plane 4
A8  // 100 x-1y53 SB_SML plane 5
82  // 101 x-1y53 SB_SML plane 6,5
2A  // 102 x-1y53 SB_SML plane 6
A8  // 103 x-1y53 SB_SML plane 7
82  // 104 x-1y53 SB_SML plane 8,7
2A  // 105 x-1y53 SB_SML plane 8
A8  // 106 x-1y53 SB_SML plane 9
82  // 107 x-1y53 SB_SML plane 10,9
2A  // 108 x-1y53 SB_SML plane 10
A8  // 109 x-1y53 SB_SML plane 11
82  // 110 x-1y53 SB_SML plane 12,11
2A  // 111 x-1y53 SB_SML plane 12
31 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x1y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 941C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1B // y_sel: 53
54 // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9424
58 // Length: 88
50 // -- CRC low byte
E6 // -- CRC high byte
00  //  0 x1y53 CPE[0]
00  //  1 x1y53 CPE[1]
00  //  2 x1y53 CPE[2]
00  //  3 x1y53 CPE[3]
00  //  4 x1y53 CPE[4]
00  //  5 x1y53 CPE[5]
00  //  6 x1y53 CPE[6]
00  //  7 x1y53 CPE[7]
00  //  8 x1y53 CPE[8]
00  //  9 x1y53 CPE[9]
00  // 10 x1y54 CPE[0]
00  // 11 x1y54 CPE[1]
00  // 12 x1y54 CPE[2]
00  // 13 x1y54 CPE[3]
00  // 14 x1y54 CPE[4]
00  // 15 x1y54 CPE[5]
00  // 16 x1y54 CPE[6]
00  // 17 x1y54 CPE[7]
00  // 18 x1y54 CPE[8]
00  // 19 x1y54 CPE[9]
00  // 20 x2y53 CPE[0]
00  // 21 x2y53 CPE[1]
00  // 22 x2y53 CPE[2]
00  // 23 x2y53 CPE[3]
00  // 24 x2y53 CPE[4]
00  // 25 x2y53 CPE[5]
00  // 26 x2y53 CPE[6]
00  // 27 x2y53 CPE[7]
00  // 28 x2y53 CPE[8]
00  // 29 x2y53 CPE[9]
00  // 30 x2y54 CPE[0]
00  // 31 x2y54 CPE[1]
00  // 32 x2y54 CPE[2]
00  // 33 x2y54 CPE[3]
00  // 34 x2y54 CPE[4]
00  // 35 x2y54 CPE[5]
00  // 36 x2y54 CPE[6]
00  // 37 x2y54 CPE[7]
00  // 38 x2y54 CPE[8]
00  // 39 x2y54 CPE[9]
00  // 40 x1y53 INMUX plane 2,1
00  // 41 x1y53 INMUX plane 4,3
00  // 42 x1y53 INMUX plane 6,5
00  // 43 x1y53 INMUX plane 8,7
00  // 44 x1y53 INMUX plane 10,9
00  // 45 x1y53 INMUX plane 12,11
00  // 46 x1y54 INMUX plane 2,1
00  // 47 x1y54 INMUX plane 4,3
00  // 48 x1y54 INMUX plane 6,5
00  // 49 x1y54 INMUX plane 8,7
01  // 50 x1y54 INMUX plane 10,9
00  // 51 x1y54 INMUX plane 12,11
00  // 52 x2y53 INMUX plane 2,1
00  // 53 x2y53 INMUX plane 4,3
00  // 54 x2y53 INMUX plane 6,5
00  // 55 x2y53 INMUX plane 8,7
09  // 56 x2y53 INMUX plane 10,9
00  // 57 x2y53 INMUX plane 12,11
00  // 58 x2y54 INMUX plane 2,1
00  // 59 x2y54 INMUX plane 4,3
00  // 60 x2y54 INMUX plane 6,5
00  // 61 x2y54 INMUX plane 8,7
01  // 62 x2y54 INMUX plane 10,9
00  // 63 x2y54 INMUX plane 12,11
00  // 64 x1y53 SB_BIG plane 1
00  // 65 x1y53 SB_BIG plane 1
00  // 66 x1y53 SB_DRIVE plane 2,1
00  // 67 x1y53 SB_BIG plane 2
00  // 68 x1y53 SB_BIG plane 2
00  // 69 x1y53 SB_BIG plane 3
00  // 70 x1y53 SB_BIG plane 3
00  // 71 x1y53 SB_DRIVE plane 4,3
00  // 72 x1y53 SB_BIG plane 4
00  // 73 x1y53 SB_BIG plane 4
00  // 74 x1y53 SB_BIG plane 5
00  // 75 x1y53 SB_BIG plane 5
00  // 76 x1y53 SB_DRIVE plane 6,5
00  // 77 x1y53 SB_BIG plane 6
00  // 78 x1y53 SB_BIG plane 6
00  // 79 x1y53 SB_BIG plane 7
00  // 80 x1y53 SB_BIG plane 7
00  // 81 x1y53 SB_DRIVE plane 8,7
00  // 82 x1y53 SB_BIG plane 8
00  // 83 x1y53 SB_BIG plane 8
0F  // 84 x1y53 SB_BIG plane 9
00  // 85 x1y53 SB_BIG plane 9
00  // 86 x1y53 SB_DRIVE plane 10,9
38  // 87 x1y53 SB_BIG plane 10
BC // -- CRC low byte
9C // -- CRC high byte


// Config Latches on x3y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9482     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1B // y_sel: 53
3C // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 948A
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x3y53 CPE[0]
00  //  1 x3y53 CPE[1]
00  //  2 x3y53 CPE[2]
00  //  3 x3y53 CPE[3]
00  //  4 x3y53 CPE[4]
00  //  5 x3y53 CPE[5]
00  //  6 x3y53 CPE[6]
00  //  7 x3y53 CPE[7]
00  //  8 x3y53 CPE[8]
00  //  9 x3y53 CPE[9]
00  // 10 x3y54 CPE[0]
00  // 11 x3y54 CPE[1]
00  // 12 x3y54 CPE[2]
00  // 13 x3y54 CPE[3]
00  // 14 x3y54 CPE[4]
00  // 15 x3y54 CPE[5]
00  // 16 x3y54 CPE[6]
00  // 17 x3y54 CPE[7]
00  // 18 x3y54 CPE[8]
00  // 19 x3y54 CPE[9]
00  // 20 x4y53 CPE[0]
00  // 21 x4y53 CPE[1]
00  // 22 x4y53 CPE[2]
00  // 23 x4y53 CPE[3]
00  // 24 x4y53 CPE[4]
00  // 25 x4y53 CPE[5]
00  // 26 x4y53 CPE[6]
00  // 27 x4y53 CPE[7]
00  // 28 x4y53 CPE[8]
00  // 29 x4y53 CPE[9]
00  // 30 x4y54 CPE[0]
00  // 31 x4y54 CPE[1]
00  // 32 x4y54 CPE[2]
00  // 33 x4y54 CPE[3]
00  // 34 x4y54 CPE[4]
00  // 35 x4y54 CPE[5]
00  // 36 x4y54 CPE[6]
00  // 37 x4y54 CPE[7]
00  // 38 x4y54 CPE[8]
00  // 39 x4y54 CPE[9]
00  // 40 x3y53 INMUX plane 2,1
00  // 41 x3y53 INMUX plane 4,3
00  // 42 x3y53 INMUX plane 6,5
00  // 43 x3y53 INMUX plane 8,7
09  // 44 x3y53 INMUX plane 10,9
42 // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x5y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 94BD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1B // y_sel: 53
E4 // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 94C5
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y53 CPE[0]
00  //  1 x5y53 CPE[1]
00  //  2 x5y53 CPE[2]
00  //  3 x5y53 CPE[3]
00  //  4 x5y53 CPE[4]
00  //  5 x5y53 CPE[5]
00  //  6 x5y53 CPE[6]
00  //  7 x5y53 CPE[7]
00  //  8 x5y53 CPE[8]
00  //  9 x5y53 CPE[9]
00  // 10 x5y54 CPE[0]
00  // 11 x5y54 CPE[1]
00  // 12 x5y54 CPE[2]
00  // 13 x5y54 CPE[3]
00  // 14 x5y54 CPE[4]
00  // 15 x5y54 CPE[5]
00  // 16 x5y54 CPE[6]
00  // 17 x5y54 CPE[7]
00  // 18 x5y54 CPE[8]
00  // 19 x5y54 CPE[9]
00  // 20 x6y53 CPE[0]
00  // 21 x6y53 CPE[1]
00  // 22 x6y53 CPE[2]
00  // 23 x6y53 CPE[3]
00  // 24 x6y53 CPE[4]
00  // 25 x6y53 CPE[5]
00  // 26 x6y53 CPE[6]
00  // 27 x6y53 CPE[7]
00  // 28 x6y53 CPE[8]
00  // 29 x6y53 CPE[9]
00  // 30 x6y54 CPE[0]
00  // 31 x6y54 CPE[1]
00  // 32 x6y54 CPE[2]
00  // 33 x6y54 CPE[3]
00  // 34 x6y54 CPE[4]
00  // 35 x6y54 CPE[5]
00  // 36 x6y54 CPE[6]
00  // 37 x6y54 CPE[7]
00  // 38 x6y54 CPE[8]
00  // 39 x6y54 CPE[9]
00  // 40 x5y53 INMUX plane 2,1
00  // 41 x5y53 INMUX plane 4,3
00  // 42 x5y53 INMUX plane 6,5
00  // 43 x5y53 INMUX plane 8,7
00  // 44 x5y53 INMUX plane 10,9
00  // 45 x5y53 INMUX plane 12,11
00  // 46 x5y54 INMUX plane 2,1
00  // 47 x5y54 INMUX plane 4,3
00  // 48 x5y54 INMUX plane 6,5
00  // 49 x5y54 INMUX plane 8,7
00  // 50 x5y54 INMUX plane 10,9
00  // 51 x5y54 INMUX plane 12,11
00  // 52 x6y53 INMUX plane 2,1
00  // 53 x6y53 INMUX plane 4,3
00  // 54 x6y53 INMUX plane 6,5
00  // 55 x6y53 INMUX plane 8,7
00  // 56 x6y53 INMUX plane 10,9
00  // 57 x6y53 INMUX plane 12,11
00  // 58 x6y54 INMUX plane 2,1
00  // 59 x6y54 INMUX plane 4,3
00  // 60 x6y54 INMUX plane 6,5
00  // 61 x6y54 INMUX plane 8,7
00  // 62 x6y54 INMUX plane 10,9
00  // 63 x6y54 INMUX plane 12,11
00  // 64 x5y53 SB_BIG plane 1
00  // 65 x5y53 SB_BIG plane 1
00  // 66 x5y53 SB_DRIVE plane 2,1
00  // 67 x5y53 SB_BIG plane 2
00  // 68 x5y53 SB_BIG plane 2
00  // 69 x5y53 SB_BIG plane 3
00  // 70 x5y53 SB_BIG plane 3
00  // 71 x5y53 SB_DRIVE plane 4,3
00  // 72 x5y53 SB_BIG plane 4
00  // 73 x5y53 SB_BIG plane 4
00  // 74 x5y53 SB_BIG plane 5
00  // 75 x5y53 SB_BIG plane 5
00  // 76 x5y53 SB_DRIVE plane 6,5
00  // 77 x5y53 SB_BIG plane 6
00  // 78 x5y53 SB_BIG plane 6
00  // 79 x5y53 SB_BIG plane 7
00  // 80 x5y53 SB_BIG plane 7
00  // 81 x5y53 SB_DRIVE plane 8,7
00  // 82 x5y53 SB_BIG plane 8
00  // 83 x5y53 SB_BIG plane 8
00  // 84 x5y53 SB_BIG plane 9
00  // 85 x5y53 SB_BIG plane 9
04  // 86 x5y53 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x15y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9522     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1B // y_sel: 53
4C // -- CRC low byte
9C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 952A
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x15y53 CPE[0]
00  //  1 x15y53 CPE[1]
00  //  2 x15y53 CPE[2]
00  //  3 x15y53 CPE[3]
00  //  4 x15y53 CPE[4]
00  //  5 x15y53 CPE[5]
00  //  6 x15y53 CPE[6]
00  //  7 x15y53 CPE[7]
00  //  8 x15y53 CPE[8]
00  //  9 x15y53 CPE[9]
00  // 10 x15y54 CPE[0]
00  // 11 x15y54 CPE[1]
00  // 12 x15y54 CPE[2]
00  // 13 x15y54 CPE[3]
00  // 14 x15y54 CPE[4]
00  // 15 x15y54 CPE[5]
00  // 16 x15y54 CPE[6]
00  // 17 x15y54 CPE[7]
00  // 18 x15y54 CPE[8]
00  // 19 x15y54 CPE[9]
00  // 20 x16y53 CPE[0]
00  // 21 x16y53 CPE[1]
00  // 22 x16y53 CPE[2]
00  // 23 x16y53 CPE[3]
00  // 24 x16y53 CPE[4]
00  // 25 x16y53 CPE[5]
00  // 26 x16y53 CPE[6]
00  // 27 x16y53 CPE[7]
00  // 28 x16y53 CPE[8]
00  // 29 x16y53 CPE[9]
00  // 30 x16y54 CPE[0]
00  // 31 x16y54 CPE[1]
00  // 32 x16y54 CPE[2]
00  // 33 x16y54 CPE[3]
00  // 34 x16y54 CPE[4]
00  // 35 x16y54 CPE[5]
00  // 36 x16y54 CPE[6]
00  // 37 x16y54 CPE[7]
00  // 38 x16y54 CPE[8]
00  // 39 x16y54 CPE[9]
00  // 40 x15y53 INMUX plane 2,1
00  // 41 x15y53 INMUX plane 4,3
00  // 42 x15y53 INMUX plane 6,5
00  // 43 x15y53 INMUX plane 8,7
00  // 44 x15y53 INMUX plane 10,9
00  // 45 x15y53 INMUX plane 12,11
00  // 46 x15y54 INMUX plane 2,1
00  // 47 x15y54 INMUX plane 4,3
00  // 48 x15y54 INMUX plane 6,5
00  // 49 x15y54 INMUX plane 8,7
00  // 50 x15y54 INMUX plane 10,9
00  // 51 x15y54 INMUX plane 12,11
00  // 52 x16y53 INMUX plane 2,1
00  // 53 x16y53 INMUX plane 4,3
00  // 54 x16y53 INMUX plane 6,5
00  // 55 x16y53 INMUX plane 8,7
00  // 56 x16y53 INMUX plane 10,9
00  // 57 x16y53 INMUX plane 12,11
00  // 58 x16y54 INMUX plane 2,1
00  // 59 x16y54 INMUX plane 4,3
00  // 60 x16y54 INMUX plane 6,5
00  // 61 x16y54 INMUX plane 8,7
00  // 62 x16y54 INMUX plane 10,9
00  // 63 x16y54 INMUX plane 12,11
00  // 64 x16y54 SB_BIG plane 1
00  // 65 x16y54 SB_BIG plane 1
00  // 66 x16y54 SB_DRIVE plane 2,1
00  // 67 x16y54 SB_BIG plane 2
00  // 68 x16y54 SB_BIG plane 2
00  // 69 x16y54 SB_BIG plane 3
00  // 70 x16y54 SB_BIG plane 3
00  // 71 x16y54 SB_DRIVE plane 4,3
00  // 72 x16y54 SB_BIG plane 4
00  // 73 x16y54 SB_BIG plane 4
00  // 74 x16y54 SB_BIG plane 5
00  // 75 x16y54 SB_BIG plane 5
00  // 76 x16y54 SB_DRIVE plane 6,5
00  // 77 x16y54 SB_BIG plane 6
00  // 78 x16y54 SB_BIG plane 6
00  // 79 x16y54 SB_BIG plane 7
00  // 80 x16y54 SB_BIG plane 7
00  // 81 x16y54 SB_DRIVE plane 8,7
00  // 82 x16y54 SB_BIG plane 8
00  // 83 x16y54 SB_BIG plane 8
31  // 84 x16y54 SB_BIG plane 9
00  // 85 x16y54 SB_BIG plane 9
01  // 86 x16y54 SB_DRIVE plane 10,9
4D // -- CRC low byte
5F // -- CRC high byte


// Config Latches on x17y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9587     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1B // y_sel: 53
94 // -- CRC low byte
85 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 958F
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x17y53 CPE[0]
00  //  1 x17y53 CPE[1]
00  //  2 x17y53 CPE[2]
00  //  3 x17y53 CPE[3]
00  //  4 x17y53 CPE[4]
00  //  5 x17y53 CPE[5]
00  //  6 x17y53 CPE[6]
00  //  7 x17y53 CPE[7]
00  //  8 x17y53 CPE[8]
00  //  9 x17y53 CPE[9]
00  // 10 x17y54 CPE[0]
00  // 11 x17y54 CPE[1]
00  // 12 x17y54 CPE[2]
00  // 13 x17y54 CPE[3]
00  // 14 x17y54 CPE[4]
00  // 15 x17y54 CPE[5]
00  // 16 x17y54 CPE[6]
00  // 17 x17y54 CPE[7]
00  // 18 x17y54 CPE[8]
00  // 19 x17y54 CPE[9]
00  // 20 x18y53 CPE[0]
00  // 21 x18y53 CPE[1]
00  // 22 x18y53 CPE[2]
00  // 23 x18y53 CPE[3]
00  // 24 x18y53 CPE[4]
00  // 25 x18y53 CPE[5]
00  // 26 x18y53 CPE[6]
00  // 27 x18y53 CPE[7]
00  // 28 x18y53 CPE[8]
00  // 29 x18y53 CPE[9]
00  // 30 x18y54 CPE[0]
00  // 31 x18y54 CPE[1]
00  // 32 x18y54 CPE[2]
00  // 33 x18y54 CPE[3]
00  // 34 x18y54 CPE[4]
00  // 35 x18y54 CPE[5]
00  // 36 x18y54 CPE[6]
00  // 37 x18y54 CPE[7]
00  // 38 x18y54 CPE[8]
00  // 39 x18y54 CPE[9]
00  // 40 x17y53 INMUX plane 2,1
00  // 41 x17y53 INMUX plane 4,3
00  // 42 x17y53 INMUX plane 6,5
00  // 43 x17y53 INMUX plane 8,7
00  // 44 x17y53 INMUX plane 10,9
00  // 45 x17y53 INMUX plane 12,11
00  // 46 x17y54 INMUX plane 2,1
00  // 47 x17y54 INMUX plane 4,3
00  // 48 x17y54 INMUX plane 6,5
00  // 49 x17y54 INMUX plane 8,7
01  // 50 x17y54 INMUX plane 10,9
00  // 51 x17y54 INMUX plane 12,11
00  // 52 x18y53 INMUX plane 2,1
00  // 53 x18y53 INMUX plane 4,3
00  // 54 x18y53 INMUX plane 6,5
00  // 55 x18y53 INMUX plane 8,7
01  // 56 x18y53 INMUX plane 10,9
00  // 57 x18y53 INMUX plane 12,11
00  // 58 x18y54 INMUX plane 2,1
00  // 59 x18y54 INMUX plane 4,3
00  // 60 x18y54 INMUX plane 6,5
00  // 61 x18y54 INMUX plane 8,7
01  // 62 x18y54 INMUX plane 10,9
00  // 63 x18y54 INMUX plane 12,11
00  // 64 x17y53 SB_BIG plane 1
00  // 65 x17y53 SB_BIG plane 1
00  // 66 x17y53 SB_DRIVE plane 2,1
00  // 67 x17y53 SB_BIG plane 2
00  // 68 x17y53 SB_BIG plane 2
00  // 69 x17y53 SB_BIG plane 3
00  // 70 x17y53 SB_BIG plane 3
00  // 71 x17y53 SB_DRIVE plane 4,3
00  // 72 x17y53 SB_BIG plane 4
00  // 73 x17y53 SB_BIG plane 4
00  // 74 x17y53 SB_BIG plane 5
00  // 75 x17y53 SB_BIG plane 5
00  // 76 x17y53 SB_DRIVE plane 6,5
00  // 77 x17y53 SB_BIG plane 6
00  // 78 x17y53 SB_BIG plane 6
00  // 79 x17y53 SB_BIG plane 7
00  // 80 x17y53 SB_BIG plane 7
00  // 81 x17y53 SB_DRIVE plane 8,7
00  // 82 x17y53 SB_BIG plane 8
00  // 83 x17y53 SB_BIG plane 8
31  // 84 x17y53 SB_BIG plane 9
EA // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x19y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 95EA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
1B // y_sel: 53
FC // -- CRC low byte
AF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 95F2
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x19y53 CPE[0]
00  //  1 x19y53 CPE[1]
00  //  2 x19y53 CPE[2]
00  //  3 x19y53 CPE[3]
00  //  4 x19y53 CPE[4]
00  //  5 x19y53 CPE[5]
00  //  6 x19y53 CPE[6]
00  //  7 x19y53 CPE[7]
00  //  8 x19y53 CPE[8]
00  //  9 x19y53 CPE[9]
00  // 10 x19y54 CPE[0]
00  // 11 x19y54 CPE[1]
00  // 12 x19y54 CPE[2]
00  // 13 x19y54 CPE[3]
00  // 14 x19y54 CPE[4]
00  // 15 x19y54 CPE[5]
00  // 16 x19y54 CPE[6]
00  // 17 x19y54 CPE[7]
00  // 18 x19y54 CPE[8]
00  // 19 x19y54 CPE[9]
00  // 20 x20y53 CPE[0]
00  // 21 x20y53 CPE[1]
00  // 22 x20y53 CPE[2]
00  // 23 x20y53 CPE[3]
00  // 24 x20y53 CPE[4]
00  // 25 x20y53 CPE[5]
00  // 26 x20y53 CPE[6]
00  // 27 x20y53 CPE[7]
00  // 28 x20y53 CPE[8]
00  // 29 x20y53 CPE[9]
00  // 30 x20y54 CPE[0]
00  // 31 x20y54 CPE[1]
00  // 32 x20y54 CPE[2]
00  // 33 x20y54 CPE[3]
00  // 34 x20y54 CPE[4]
00  // 35 x20y54 CPE[5]
00  // 36 x20y54 CPE[6]
00  // 37 x20y54 CPE[7]
00  // 38 x20y54 CPE[8]
00  // 39 x20y54 CPE[9]
00  // 40 x19y53 INMUX plane 2,1
00  // 41 x19y53 INMUX plane 4,3
00  // 42 x19y53 INMUX plane 6,5
00  // 43 x19y53 INMUX plane 8,7
01  // 44 x19y53 INMUX plane 10,9
00  // 45 x19y53 INMUX plane 12,11
00  // 46 x19y54 INMUX plane 2,1
00  // 47 x19y54 INMUX plane 4,3
00  // 48 x19y54 INMUX plane 6,5
00  // 49 x19y54 INMUX plane 8,7
00  // 50 x19y54 INMUX plane 10,9
00  // 51 x19y54 INMUX plane 12,11
00  // 52 x20y53 INMUX plane 2,1
00  // 53 x20y53 INMUX plane 4,3
00  // 54 x20y53 INMUX plane 6,5
00  // 55 x20y53 INMUX plane 8,7
00  // 56 x20y53 INMUX plane 10,9
00  // 57 x20y53 INMUX plane 12,11
00  // 58 x20y54 INMUX plane 2,1
00  // 59 x20y54 INMUX plane 4,3
00  // 60 x20y54 INMUX plane 6,5
00  // 61 x20y54 INMUX plane 8,7
00  // 62 x20y54 INMUX plane 10,9
00  // 63 x20y54 INMUX plane 12,11
00  // 64 x20y54 SB_BIG plane 1
00  // 65 x20y54 SB_BIG plane 1
00  // 66 x20y54 SB_DRIVE plane 2,1
00  // 67 x20y54 SB_BIG plane 2
00  // 68 x20y54 SB_BIG plane 2
00  // 69 x20y54 SB_BIG plane 3
00  // 70 x20y54 SB_BIG plane 3
00  // 71 x20y54 SB_DRIVE plane 4,3
00  // 72 x20y54 SB_BIG plane 4
00  // 73 x20y54 SB_BIG plane 4
00  // 74 x20y54 SB_BIG plane 5
00  // 75 x20y54 SB_BIG plane 5
00  // 76 x20y54 SB_DRIVE plane 6,5
00  // 77 x20y54 SB_BIG plane 6
00  // 78 x20y54 SB_BIG plane 6
00  // 79 x20y54 SB_BIG plane 7
00  // 80 x20y54 SB_BIG plane 7
00  // 81 x20y54 SB_DRIVE plane 8,7
00  // 82 x20y54 SB_BIG plane 8
00  // 83 x20y54 SB_BIG plane 8
39  // 84 x20y54 SB_BIG plane 9
B4 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x21y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 964D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
1B // y_sel: 53
24 // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9655
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x21y53 CPE[0]
00  //  1 x21y53 CPE[1]
00  //  2 x21y53 CPE[2]
00  //  3 x21y53 CPE[3]
00  //  4 x21y53 CPE[4]
00  //  5 x21y53 CPE[5]
00  //  6 x21y53 CPE[6]
00  //  7 x21y53 CPE[7]
00  //  8 x21y53 CPE[8]
00  //  9 x21y53 CPE[9]
00  // 10 x21y54 CPE[0]
00  // 11 x21y54 CPE[1]
00  // 12 x21y54 CPE[2]
00  // 13 x21y54 CPE[3]
00  // 14 x21y54 CPE[4]
00  // 15 x21y54 CPE[5]
00  // 16 x21y54 CPE[6]
00  // 17 x21y54 CPE[7]
00  // 18 x21y54 CPE[8]
00  // 19 x21y54 CPE[9]
00  // 20 x22y53 CPE[0]
00  // 21 x22y53 CPE[1]
00  // 22 x22y53 CPE[2]
00  // 23 x22y53 CPE[3]
00  // 24 x22y53 CPE[4]
00  // 25 x22y53 CPE[5]
00  // 26 x22y53 CPE[6]
00  // 27 x22y53 CPE[7]
00  // 28 x22y53 CPE[8]
00  // 29 x22y53 CPE[9]
00  // 30 x22y54 CPE[0]
00  // 31 x22y54 CPE[1]
00  // 32 x22y54 CPE[2]
00  // 33 x22y54 CPE[3]
00  // 34 x22y54 CPE[4]
00  // 35 x22y54 CPE[5]
00  // 36 x22y54 CPE[6]
00  // 37 x22y54 CPE[7]
00  // 38 x22y54 CPE[8]
00  // 39 x22y54 CPE[9]
00  // 40 x21y53 INMUX plane 2,1
00  // 41 x21y53 INMUX plane 4,3
00  // 42 x21y53 INMUX plane 6,5
00  // 43 x21y53 INMUX plane 8,7
00  // 44 x21y53 INMUX plane 10,9
00  // 45 x21y53 INMUX plane 12,11
00  // 46 x21y54 INMUX plane 2,1
00  // 47 x21y54 INMUX plane 4,3
00  // 48 x21y54 INMUX plane 6,5
00  // 49 x21y54 INMUX plane 8,7
01  // 50 x21y54 INMUX plane 10,9
00  // 51 x21y54 INMUX plane 12,11
00  // 52 x22y53 INMUX plane 2,1
00  // 53 x22y53 INMUX plane 4,3
00  // 54 x22y53 INMUX plane 6,5
00  // 55 x22y53 INMUX plane 8,7
00  // 56 x22y53 INMUX plane 10,9
00  // 57 x22y53 INMUX plane 12,11
00  // 58 x22y54 INMUX plane 2,1
00  // 59 x22y54 INMUX plane 4,3
00  // 60 x22y54 INMUX plane 6,5
00  // 61 x22y54 INMUX plane 8,7
01  // 62 x22y54 INMUX plane 10,9
00  // 63 x22y54 INMUX plane 12,11
00  // 64 x21y53 SB_BIG plane 1
00  // 65 x21y53 SB_BIG plane 1
00  // 66 x21y53 SB_DRIVE plane 2,1
00  // 67 x21y53 SB_BIG plane 2
00  // 68 x21y53 SB_BIG plane 2
00  // 69 x21y53 SB_BIG plane 3
00  // 70 x21y53 SB_BIG plane 3
00  // 71 x21y53 SB_DRIVE plane 4,3
00  // 72 x21y53 SB_BIG plane 4
00  // 73 x21y53 SB_BIG plane 4
00  // 74 x21y53 SB_BIG plane 5
00  // 75 x21y53 SB_BIG plane 5
00  // 76 x21y53 SB_DRIVE plane 6,5
00  // 77 x21y53 SB_BIG plane 6
00  // 78 x21y53 SB_BIG plane 6
00  // 79 x21y53 SB_BIG plane 7
00  // 80 x21y53 SB_BIG plane 7
00  // 81 x21y53 SB_DRIVE plane 8,7
00  // 82 x21y53 SB_BIG plane 8
00  // 83 x21y53 SB_BIG plane 8
00  // 84 x21y53 SB_BIG plane 9
00  // 85 x21y53 SB_BIG plane 9
04  // 86 x21y53 SB_DRIVE plane 10,9
B6 // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x23y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 96B2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
1B // y_sel: 53
2C // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 96BA
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x23y53 CPE[0]
00  //  1 x23y53 CPE[1]
00  //  2 x23y53 CPE[2]
00  //  3 x23y53 CPE[3]
00  //  4 x23y53 CPE[4]
00  //  5 x23y53 CPE[5]
00  //  6 x23y53 CPE[6]
00  //  7 x23y53 CPE[7]
00  //  8 x23y53 CPE[8]
00  //  9 x23y53 CPE[9]
00  // 10 x23y54 CPE[0]
00  // 11 x23y54 CPE[1]
00  // 12 x23y54 CPE[2]
00  // 13 x23y54 CPE[3]
00  // 14 x23y54 CPE[4]
00  // 15 x23y54 CPE[5]
00  // 16 x23y54 CPE[6]
00  // 17 x23y54 CPE[7]
00  // 18 x23y54 CPE[8]
00  // 19 x23y54 CPE[9]
00  // 20 x24y53 CPE[0]
00  // 21 x24y53 CPE[1]
00  // 22 x24y53 CPE[2]
00  // 23 x24y53 CPE[3]
00  // 24 x24y53 CPE[4]
00  // 25 x24y53 CPE[5]
00  // 26 x24y53 CPE[6]
00  // 27 x24y53 CPE[7]
00  // 28 x24y53 CPE[8]
00  // 29 x24y53 CPE[9]
00  // 30 x24y54 CPE[0]
00  // 31 x24y54 CPE[1]
00  // 32 x24y54 CPE[2]
00  // 33 x24y54 CPE[3]
00  // 34 x24y54 CPE[4]
00  // 35 x24y54 CPE[5]
00  // 36 x24y54 CPE[6]
00  // 37 x24y54 CPE[7]
00  // 38 x24y54 CPE[8]
00  // 39 x24y54 CPE[9]
00  // 40 x23y53 INMUX plane 2,1
00  // 41 x23y53 INMUX plane 4,3
00  // 42 x23y53 INMUX plane 6,5
00  // 43 x23y53 INMUX plane 8,7
00  // 44 x23y53 INMUX plane 10,9
00  // 45 x23y53 INMUX plane 12,11
00  // 46 x23y54 INMUX plane 2,1
00  // 47 x23y54 INMUX plane 4,3
00  // 48 x23y54 INMUX plane 6,5
00  // 49 x23y54 INMUX plane 8,7
00  // 50 x23y54 INMUX plane 10,9
00  // 51 x23y54 INMUX plane 12,11
00  // 52 x24y53 INMUX plane 2,1
00  // 53 x24y53 INMUX plane 4,3
00  // 54 x24y53 INMUX plane 6,5
00  // 55 x24y53 INMUX plane 8,7
00  // 56 x24y53 INMUX plane 10,9
00  // 57 x24y53 INMUX plane 12,11
00  // 58 x24y54 INMUX plane 2,1
00  // 59 x24y54 INMUX plane 4,3
00  // 60 x24y54 INMUX plane 6,5
00  // 61 x24y54 INMUX plane 8,7
00  // 62 x24y54 INMUX plane 10,9
00  // 63 x24y54 INMUX plane 12,11
00  // 64 x24y54 SB_BIG plane 1
00  // 65 x24y54 SB_BIG plane 1
00  // 66 x24y54 SB_DRIVE plane 2,1
00  // 67 x24y54 SB_BIG plane 2
00  // 68 x24y54 SB_BIG plane 2
00  // 69 x24y54 SB_BIG plane 3
00  // 70 x24y54 SB_BIG plane 3
00  // 71 x24y54 SB_DRIVE plane 4,3
00  // 72 x24y54 SB_BIG plane 4
00  // 73 x24y54 SB_BIG plane 4
00  // 74 x24y54 SB_BIG plane 5
00  // 75 x24y54 SB_BIG plane 5
00  // 76 x24y54 SB_DRIVE plane 6,5
00  // 77 x24y54 SB_BIG plane 6
00  // 78 x24y54 SB_BIG plane 6
00  // 79 x24y54 SB_BIG plane 7
00  // 80 x24y54 SB_BIG plane 7
00  // 81 x24y54 SB_DRIVE plane 8,7
00  // 82 x24y54 SB_BIG plane 8
00  // 83 x24y54 SB_BIG plane 8
00  // 84 x24y54 SB_BIG plane 9
00  // 85 x24y54 SB_BIG plane 9
04  // 86 x24y54 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x31y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9717     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
1B // y_sel: 53
1D // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 971F
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x31y53 CPE[0]
00  //  1 x31y53 CPE[1]
00  //  2 x31y53 CPE[2]
00  //  3 x31y53 CPE[3]
00  //  4 x31y53 CPE[4]
00  //  5 x31y53 CPE[5]
00  //  6 x31y53 CPE[6]
00  //  7 x31y53 CPE[7]
00  //  8 x31y53 CPE[8]
00  //  9 x31y53 CPE[9]
00  // 10 x31y54 CPE[0]
00  // 11 x31y54 CPE[1]
00  // 12 x31y54 CPE[2]
00  // 13 x31y54 CPE[3]
00  // 14 x31y54 CPE[4]
00  // 15 x31y54 CPE[5]
00  // 16 x31y54 CPE[6]
00  // 17 x31y54 CPE[7]
00  // 18 x31y54 CPE[8]
00  // 19 x31y54 CPE[9]
00  // 20 x32y53 CPE[0]  _a104  C_ORAND/D///    
00  // 21 x32y53 CPE[1]
00  // 22 x32y53 CPE[2]
00  // 23 x32y53 CPE[3]
00  // 24 x32y53 CPE[4]
00  // 25 x32y53 CPE[5]
00  // 26 x32y53 CPE[6]
00  // 27 x32y53 CPE[7]
00  // 28 x32y53 CPE[8]
00  // 29 x32y53 CPE[9]
00  // 30 x32y54 CPE[0]
00  // 31 x32y54 CPE[1]
00  // 32 x32y54 CPE[2]
00  // 33 x32y54 CPE[3]
00  // 34 x32y54 CPE[4]
00  // 35 x32y54 CPE[5]
00  // 36 x32y54 CPE[6]
00  // 37 x32y54 CPE[7]
00  // 38 x32y54 CPE[8]
00  // 39 x32y54 CPE[9]
00  // 40 x31y53 INMUX plane 2,1
00  // 41 x31y53 INMUX plane 4,3
00  // 42 x31y53 INMUX plane 6,5
00  // 43 x31y53 INMUX plane 8,7
00  // 44 x31y53 INMUX plane 10,9
00  // 45 x31y53 INMUX plane 12,11
00  // 46 x31y54 INMUX plane 2,1
00  // 47 x31y54 INMUX plane 4,3
00  // 48 x31y54 INMUX plane 6,5
00  // 49 x31y54 INMUX plane 8,7
00  // 50 x31y54 INMUX plane 10,9
00  // 51 x31y54 INMUX plane 12,11
28  // 52 x32y53 INMUX plane 2,1
04  // 53 x32y53 INMUX plane 4,3
00  // 54 x32y53 INMUX plane 6,5
28  // 55 x32y53 INMUX plane 8,7
85  // 56 x32y53 INMUX plane 10,9
00  // 57 x32y53 INMUX plane 12,11
00  // 58 x32y54 INMUX plane 2,1
00  // 59 x32y54 INMUX plane 4,3
00  // 60 x32y54 INMUX plane 6,5
00  // 61 x32y54 INMUX plane 8,7
00  // 62 x32y54 INMUX plane 10,9
00  // 63 x32y54 INMUX plane 12,11
00  // 64 x32y54 SB_BIG plane 1
00  // 65 x32y54 SB_BIG plane 1
00  // 66 x32y54 SB_DRIVE plane 2,1
00  // 67 x32y54 SB_BIG plane 2
00  // 68 x32y54 SB_BIG plane 2
41  // 69 x32y54 SB_BIG plane 3
02  // 70 x32y54 SB_BIG plane 3
01  // 71 x32y54 SB_DRIVE plane 4,3
00  // 72 x32y54 SB_BIG plane 4
00  // 73 x32y54 SB_BIG plane 4
00  // 74 x32y54 SB_BIG plane 5
00  // 75 x32y54 SB_BIG plane 5
00  // 76 x32y54 SB_DRIVE plane 6,5
00  // 77 x32y54 SB_BIG plane 6
00  // 78 x32y54 SB_BIG plane 6
48  // 79 x32y54 SB_BIG plane 7
12  // 80 x32y54 SB_BIG plane 7
00  // 81 x32y54 SB_DRIVE plane 8,7
00  // 82 x32y54 SB_BIG plane 8
00  // 83 x32y54 SB_BIG plane 8
30  // 84 x32y54 SB_BIG plane 9
00  // 85 x32y54 SB_BIG plane 9
00  // 86 x32y54 SB_DRIVE plane 10,9
00  // 87 x32y54 SB_BIG plane 10
00  // 88 x32y54 SB_BIG plane 10
00  // 89 x32y54 SB_BIG plane 11
00  // 90 x32y54 SB_BIG plane 11
00  // 91 x32y54 SB_DRIVE plane 12,11
00  // 92 x32y54 SB_BIG plane 12
00  // 93 x32y54 SB_BIG plane 12
00  // 94 x31y53 SB_SML plane 1
00  // 95 x31y53 SB_SML plane 2,1
00  // 96 x31y53 SB_SML plane 2
A8  // 97 x31y53 SB_SML plane 3
02  // 98 x31y53 SB_SML plane 4,3
00  // 99 x31y53 SB_SML plane 4
00  // 100 x31y53 SB_SML plane 5
00  // 101 x31y53 SB_SML plane 6,5
00  // 102 x31y53 SB_SML plane 6
A1  // 103 x31y53 SB_SML plane 7
02  // 104 x31y53 SB_SML plane 8,7
47 // -- CRC low byte
4D // -- CRC high byte


// Config Latches on x33y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 978E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1B // y_sel: 53
C5 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9796
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x33y53 CPE[0]  _a130  C_AND/D///    
00  //  1 x33y53 CPE[1]
00  //  2 x33y53 CPE[2]
00  //  3 x33y53 CPE[3]
00  //  4 x33y53 CPE[4]
00  //  5 x33y53 CPE[5]
00  //  6 x33y53 CPE[6]
00  //  7 x33y53 CPE[7]
00  //  8 x33y53 CPE[8]
00  //  9 x33y53 CPE[9]
00  // 10 x33y54 CPE[0]  _a128  C_///AND/D
00  // 11 x33y54 CPE[1]
00  // 12 x33y54 CPE[2]
00  // 13 x33y54 CPE[3]
00  // 14 x33y54 CPE[4]
00  // 15 x33y54 CPE[5]
00  // 16 x33y54 CPE[6]
00  // 17 x33y54 CPE[7]
00  // 18 x33y54 CPE[8]
00  // 19 x33y54 CPE[9]
00  // 20 x34y53 CPE[0]
00  // 21 x34y53 CPE[1]
00  // 22 x34y53 CPE[2]
00  // 23 x34y53 CPE[3]
00  // 24 x34y53 CPE[4]
00  // 25 x34y53 CPE[5]
00  // 26 x34y53 CPE[6]
00  // 27 x34y53 CPE[7]
00  // 28 x34y53 CPE[8]
00  // 29 x34y53 CPE[9]
00  // 30 x34y54 CPE[0]
00  // 31 x34y54 CPE[1]
00  // 32 x34y54 CPE[2]
00  // 33 x34y54 CPE[3]
00  // 34 x34y54 CPE[4]
00  // 35 x34y54 CPE[5]
00  // 36 x34y54 CPE[6]
00  // 37 x34y54 CPE[7]
00  // 38 x34y54 CPE[8]
00  // 39 x34y54 CPE[9]
00  // 40 x33y53 INMUX plane 2,1
05  // 41 x33y53 INMUX plane 4,3
20  // 42 x33y53 INMUX plane 6,5
06  // 43 x33y53 INMUX plane 8,7
03  // 44 x33y53 INMUX plane 10,9
00  // 45 x33y53 INMUX plane 12,11
2B  // 46 x33y54 INMUX plane 2,1
00  // 47 x33y54 INMUX plane 4,3
00  // 48 x33y54 INMUX plane 6,5
10  // 49 x33y54 INMUX plane 8,7
00  // 50 x33y54 INMUX plane 10,9
00  // 51 x33y54 INMUX plane 12,11
00  // 52 x34y53 INMUX plane 2,1
00  // 53 x34y53 INMUX plane 4,3
00  // 54 x34y53 INMUX plane 6,5
40  // 55 x34y53 INMUX plane 8,7
00  // 56 x34y53 INMUX plane 10,9
40  // 57 x34y53 INMUX plane 12,11
00  // 58 x34y54 INMUX plane 2,1
00  // 59 x34y54 INMUX plane 4,3
00  // 60 x34y54 INMUX plane 6,5
40  // 61 x34y54 INMUX plane 8,7
01  // 62 x34y54 INMUX plane 10,9
40  // 63 x34y54 INMUX plane 12,11
48  // 64 x33y53 SB_BIG plane 1
12  // 65 x33y53 SB_BIG plane 1
00  // 66 x33y53 SB_DRIVE plane 2,1
48  // 67 x33y53 SB_BIG plane 2
12  // 68 x33y53 SB_BIG plane 2
00  // 69 x33y53 SB_BIG plane 3
00  // 70 x33y53 SB_BIG plane 3
00  // 71 x33y53 SB_DRIVE plane 4,3
00  // 72 x33y53 SB_BIG plane 4
00  // 73 x33y53 SB_BIG plane 4
48  // 74 x33y53 SB_BIG plane 5
02  // 75 x33y53 SB_BIG plane 5
00  // 76 x33y53 SB_DRIVE plane 6,5
48  // 77 x33y53 SB_BIG plane 6
02  // 78 x33y53 SB_BIG plane 6
00  // 79 x33y53 SB_BIG plane 7
00  // 80 x33y53 SB_BIG plane 7
00  // 81 x33y53 SB_DRIVE plane 8,7
00  // 82 x33y53 SB_BIG plane 8
00  // 83 x33y53 SB_BIG plane 8
31  // 84 x33y53 SB_BIG plane 9
00  // 85 x33y53 SB_BIG plane 9
00  // 86 x33y53 SB_DRIVE plane 10,9
00  // 87 x33y53 SB_BIG plane 10
00  // 88 x33y53 SB_BIG plane 10
00  // 89 x33y53 SB_BIG plane 11
00  // 90 x33y53 SB_BIG plane 11
00  // 91 x33y53 SB_DRIVE plane 12,11
00  // 92 x33y53 SB_BIG plane 12
00  // 93 x33y53 SB_BIG plane 12
A8  // 94 x34y54 SB_SML plane 1
82  // 95 x34y54 SB_SML plane 2,1
2A  // 96 x34y54 SB_SML plane 2
00  // 97 x34y54 SB_SML plane 3
00  // 98 x34y54 SB_SML plane 4,3
00  // 99 x34y54 SB_SML plane 4
A8  // 100 x34y54 SB_SML plane 5
82  // 101 x34y54 SB_SML plane 6,5
2A  // 102 x34y54 SB_SML plane 6
00  // 103 x34y54 SB_SML plane 7
00  // 104 x34y54 SB_SML plane 8,7
1E  // 105 x34y54 SB_SML plane 8
10 // -- CRC low byte
D9 // -- CRC high byte


// Config Latches on x35y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9806     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1B // y_sel: 53
AD // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 980E
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x35y53 CPE[0]  net1 = net2: _a28  C_AND/D//AND/D
00  //  1 x35y53 CPE[1]
00  //  2 x35y53 CPE[2]
00  //  3 x35y53 CPE[3]
00  //  4 x35y53 CPE[4]
00  //  5 x35y53 CPE[5]
00  //  6 x35y53 CPE[6]
00  //  7 x35y53 CPE[7]
00  //  8 x35y53 CPE[8]
00  //  9 x35y53 CPE[9]
00  // 10 x35y54 CPE[0]  net1 = net2: _a32  C_AND/D//AND/D
00  // 11 x35y54 CPE[1]
00  // 12 x35y54 CPE[2]
00  // 13 x35y54 CPE[3]
00  // 14 x35y54 CPE[4]
00  // 15 x35y54 CPE[5]
00  // 16 x35y54 CPE[6]
00  // 17 x35y54 CPE[7]
00  // 18 x35y54 CPE[8]
00  // 19 x35y54 CPE[9]
00  // 20 x36y53 CPE[0]  net1 = net2: _a155  C_ADDF2///ADDF2/
00  // 21 x36y53 CPE[1]
00  // 22 x36y53 CPE[2]
00  // 23 x36y53 CPE[3]
00  // 24 x36y53 CPE[4]
00  // 25 x36y53 CPE[5]
00  // 26 x36y53 CPE[6]
00  // 27 x36y53 CPE[7]
00  // 28 x36y53 CPE[8]
00  // 29 x36y53 CPE[9]
00  // 30 x36y54 CPE[0]
00  // 31 x36y54 CPE[1]
00  // 32 x36y54 CPE[2]
00  // 33 x36y54 CPE[3]
00  // 34 x36y54 CPE[4]
00  // 35 x36y54 CPE[5]
00  // 36 x36y54 CPE[6]
00  // 37 x36y54 CPE[7]
00  // 38 x36y54 CPE[8]
00  // 39 x36y54 CPE[9]
28  // 40 x35y53 INMUX plane 2,1
07  // 41 x35y53 INMUX plane 4,3
30  // 42 x35y53 INMUX plane 6,5
05  // 43 x35y53 INMUX plane 8,7
00  // 44 x35y53 INMUX plane 10,9
04  // 45 x35y53 INMUX plane 12,11
28  // 46 x35y54 INMUX plane 2,1
38  // 47 x35y54 INMUX plane 4,3
30  // 48 x35y54 INMUX plane 6,5
28  // 49 x35y54 INMUX plane 8,7
04  // 50 x35y54 INMUX plane 10,9
28  // 51 x35y54 INMUX plane 12,11
20  // 52 x36y53 INMUX plane 2,1
03  // 53 x36y53 INMUX plane 4,3
C0  // 54 x36y53 INMUX plane 6,5
43  // 55 x36y53 INMUX plane 8,7
C8  // 56 x36y53 INMUX plane 10,9
C4  // 57 x36y53 INMUX plane 12,11
28  // 58 x36y54 INMUX plane 2,1
00  // 59 x36y54 INMUX plane 4,3
C0  // 60 x36y54 INMUX plane 6,5
C2  // 61 x36y54 INMUX plane 8,7
C0  // 62 x36y54 INMUX plane 10,9
C0  // 63 x36y54 INMUX plane 12,11
80  // 64 x36y54 SB_BIG plane 1
24  // 65 x36y54 SB_BIG plane 1
00  // 66 x36y54 SB_DRIVE plane 2,1
48  // 67 x36y54 SB_BIG plane 2
12  // 68 x36y54 SB_BIG plane 2
41  // 69 x36y54 SB_BIG plane 3
22  // 70 x36y54 SB_BIG plane 3
00  // 71 x36y54 SB_DRIVE plane 4,3
00  // 72 x36y54 SB_BIG plane 4
00  // 73 x36y54 SB_BIG plane 4
48  // 74 x36y54 SB_BIG plane 5
02  // 75 x36y54 SB_BIG plane 5
00  // 76 x36y54 SB_DRIVE plane 6,5
48  // 77 x36y54 SB_BIG plane 6
12  // 78 x36y54 SB_BIG plane 6
41  // 79 x36y54 SB_BIG plane 7
22  // 80 x36y54 SB_BIG plane 7
00  // 81 x36y54 SB_DRIVE plane 8,7
C0  // 82 x36y54 SB_BIG plane 8
00  // 83 x36y54 SB_BIG plane 8
39  // 84 x36y54 SB_BIG plane 9
00  // 85 x36y54 SB_BIG plane 9
00  // 86 x36y54 SB_DRIVE plane 10,9
00  // 87 x36y54 SB_BIG plane 10
00  // 88 x36y54 SB_BIG plane 10
00  // 89 x36y54 SB_BIG plane 11
00  // 90 x36y54 SB_BIG plane 11
00  // 91 x36y54 SB_DRIVE plane 12,11
C0  // 92 x36y54 SB_BIG plane 12
00  // 93 x36y54 SB_BIG plane 12
A8  // 94 x35y53 SB_SML plane 1
82  // 95 x35y53 SB_SML plane 2,1
2A  // 96 x35y53 SB_SML plane 2
A8  // 97 x35y53 SB_SML plane 3
02  // 98 x35y53 SB_SML plane 4,3
00  // 99 x35y53 SB_SML plane 4
A8  // 100 x35y53 SB_SML plane 5
22  // 101 x35y53 SB_SML plane 6,5
65  // 102 x35y53 SB_SML plane 6
A8  // 103 x35y53 SB_SML plane 7
02  // 104 x35y53 SB_SML plane 8,7
00  // 105 x35y53 SB_SML plane 8
11  // 106 x35y53 SB_SML plane 9
10  // 107 x35y53 SB_SML plane 10,9
4E // -- CRC low byte
51 // -- CRC high byte


// Config Latches on x37y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9880     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
1B // y_sel: 53
75 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9888
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x37y53 CPE[0]
00  //  1 x37y53 CPE[1]
00  //  2 x37y53 CPE[2]
00  //  3 x37y53 CPE[3]
00  //  4 x37y53 CPE[4]
00  //  5 x37y53 CPE[5]
00  //  6 x37y53 CPE[6]
00  //  7 x37y53 CPE[7]
00  //  8 x37y53 CPE[8]
00  //  9 x37y53 CPE[9]
00  // 10 x37y54 CPE[0]  net1 = net2: _a101  C_AND/D//AND/D
00  // 11 x37y54 CPE[1]
00  // 12 x37y54 CPE[2]
00  // 13 x37y54 CPE[3]
00  // 14 x37y54 CPE[4]
00  // 15 x37y54 CPE[5]
00  // 16 x37y54 CPE[6]
00  // 17 x37y54 CPE[7]
00  // 18 x37y54 CPE[8]
00  // 19 x37y54 CPE[9]
00  // 20 x38y53 CPE[0]
00  // 21 x38y53 CPE[1]
00  // 22 x38y53 CPE[2]
00  // 23 x38y53 CPE[3]
00  // 24 x38y53 CPE[4]
00  // 25 x38y53 CPE[5]
00  // 26 x38y53 CPE[6]
00  // 27 x38y53 CPE[7]
00  // 28 x38y53 CPE[8]
00  // 29 x38y53 CPE[9]
00  // 30 x38y54 CPE[0]  _a235  C_AND/D///    
00  // 31 x38y54 CPE[1]
00  // 32 x38y54 CPE[2]
00  // 33 x38y54 CPE[3]
00  // 34 x38y54 CPE[4]
00  // 35 x38y54 CPE[5]
00  // 36 x38y54 CPE[6]
00  // 37 x38y54 CPE[7]
00  // 38 x38y54 CPE[8]
00  // 39 x38y54 CPE[9]
00  // 40 x37y53 INMUX plane 2,1
00  // 41 x37y53 INMUX plane 4,3
00  // 42 x37y53 INMUX plane 6,5
00  // 43 x37y53 INMUX plane 8,7
09  // 44 x37y53 INMUX plane 10,9
03  // 45 x37y53 INMUX plane 12,11
21  // 46 x37y54 INMUX plane 2,1
07  // 47 x37y54 INMUX plane 4,3
30  // 48 x37y54 INMUX plane 6,5
01  // 49 x37y54 INMUX plane 8,7
04  // 50 x37y54 INMUX plane 10,9
04  // 51 x37y54 INMUX plane 12,11
00  // 52 x38y53 INMUX plane 2,1
00  // 53 x38y53 INMUX plane 4,3
00  // 54 x38y53 INMUX plane 6,5
40  // 55 x38y53 INMUX plane 8,7
08  // 56 x38y53 INMUX plane 10,9
00  // 57 x38y53 INMUX plane 12,11
01  // 58 x38y54 INMUX plane 2,1
05  // 59 x38y54 INMUX plane 4,3
00  // 60 x38y54 INMUX plane 6,5
06  // 61 x38y54 INMUX plane 8,7
00  // 62 x38y54 INMUX plane 10,9
00  // 63 x38y54 INMUX plane 12,11
00  // 64 x37y53 SB_BIG plane 1
00  // 65 x37y53 SB_BIG plane 1
00  // 66 x37y53 SB_DRIVE plane 2,1
48  // 67 x37y53 SB_BIG plane 2
52  // 68 x37y53 SB_BIG plane 2
00  // 69 x37y53 SB_BIG plane 3
00  // 70 x37y53 SB_BIG plane 3
00  // 71 x37y53 SB_DRIVE plane 4,3
48  // 72 x37y53 SB_BIG plane 4
12  // 73 x37y53 SB_BIG plane 4
00  // 74 x37y53 SB_BIG plane 5
00  // 75 x37y53 SB_BIG plane 5
00  // 76 x37y53 SB_DRIVE plane 6,5
92  // 77 x37y53 SB_BIG plane 6
20  // 78 x37y53 SB_BIG plane 6
C0  // 79 x37y53 SB_BIG plane 7
00  // 80 x37y53 SB_BIG plane 7
00  // 81 x37y53 SB_DRIVE plane 8,7
48  // 82 x37y53 SB_BIG plane 8
12  // 83 x37y53 SB_BIG plane 8
00  // 84 x37y53 SB_BIG plane 9
00  // 85 x37y53 SB_BIG plane 9
00  // 86 x37y53 SB_DRIVE plane 10,9
10  // 87 x37y53 SB_BIG plane 10
00  // 88 x37y53 SB_BIG plane 10
00  // 89 x37y53 SB_BIG plane 11
00  // 90 x37y53 SB_BIG plane 11
00  // 91 x37y53 SB_DRIVE plane 12,11
00  // 92 x37y53 SB_BIG plane 12
00  // 93 x37y53 SB_BIG plane 12
00  // 94 x38y54 SB_SML plane 1
80  // 95 x38y54 SB_SML plane 2,1
2A  // 96 x38y54 SB_SML plane 2
11  // 97 x38y54 SB_SML plane 3
80  // 98 x38y54 SB_SML plane 4,3
2A  // 99 x38y54 SB_SML plane 4
00  // 100 x38y54 SB_SML plane 5
80  // 101 x38y54 SB_SML plane 6,5
2A  // 102 x38y54 SB_SML plane 6
F1  // 103 x38y54 SB_SML plane 7
80  // 104 x38y54 SB_SML plane 8,7
22  // 105 x38y54 SB_SML plane 8
7A // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x39y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 98F8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
1B // y_sel: 53
7D // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9900
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x39y53 CPE[0]
00  //  1 x39y53 CPE[1]
00  //  2 x39y53 CPE[2]
00  //  3 x39y53 CPE[3]
00  //  4 x39y53 CPE[4]
00  //  5 x39y53 CPE[5]
00  //  6 x39y53 CPE[6]
00  //  7 x39y53 CPE[7]
00  //  8 x39y53 CPE[8]
00  //  9 x39y53 CPE[9]
00  // 10 x39y54 CPE[0]
00  // 11 x39y54 CPE[1]
00  // 12 x39y54 CPE[2]
00  // 13 x39y54 CPE[3]
00  // 14 x39y54 CPE[4]
00  // 15 x39y54 CPE[5]
00  // 16 x39y54 CPE[6]
00  // 17 x39y54 CPE[7]
00  // 18 x39y54 CPE[8]
00  // 19 x39y54 CPE[9]
00  // 20 x40y53 CPE[0]
00  // 21 x40y53 CPE[1]
00  // 22 x40y53 CPE[2]
00  // 23 x40y53 CPE[3]
00  // 24 x40y53 CPE[4]
00  // 25 x40y53 CPE[5]
00  // 26 x40y53 CPE[6]
00  // 27 x40y53 CPE[7]
00  // 28 x40y53 CPE[8]
00  // 29 x40y53 CPE[9]
00  // 30 x40y54 CPE[0]
00  // 31 x40y54 CPE[1]
00  // 32 x40y54 CPE[2]
00  // 33 x40y54 CPE[3]
00  // 34 x40y54 CPE[4]
00  // 35 x40y54 CPE[5]
00  // 36 x40y54 CPE[6]
00  // 37 x40y54 CPE[7]
00  // 38 x40y54 CPE[8]
00  // 39 x40y54 CPE[9]
00  // 40 x39y53 INMUX plane 2,1
00  // 41 x39y53 INMUX plane 4,3
00  // 42 x39y53 INMUX plane 6,5
00  // 43 x39y53 INMUX plane 8,7
08  // 44 x39y53 INMUX plane 10,9
00  // 45 x39y53 INMUX plane 12,11
18  // 46 x39y54 INMUX plane 2,1
00  // 47 x39y54 INMUX plane 4,3
00  // 48 x39y54 INMUX plane 6,5
00  // 49 x39y54 INMUX plane 8,7
00  // 50 x39y54 INMUX plane 10,9
00  // 51 x39y54 INMUX plane 12,11
00  // 52 x40y53 INMUX plane 2,1
00  // 53 x40y53 INMUX plane 4,3
00  // 54 x40y53 INMUX plane 6,5
00  // 55 x40y53 INMUX plane 8,7
00  // 56 x40y53 INMUX plane 10,9
00  // 57 x40y53 INMUX plane 12,11
00  // 58 x40y54 INMUX plane 2,1
01  // 59 x40y54 INMUX plane 4,3
00  // 60 x40y54 INMUX plane 6,5
01  // 61 x40y54 INMUX plane 8,7
00  // 62 x40y54 INMUX plane 10,9
00  // 63 x40y54 INMUX plane 12,11
00  // 64 x40y54 SB_BIG plane 1
00  // 65 x40y54 SB_BIG plane 1
00  // 66 x40y54 SB_DRIVE plane 2,1
00  // 67 x40y54 SB_BIG plane 2
00  // 68 x40y54 SB_BIG plane 2
60  // 69 x40y54 SB_BIG plane 3
00  // 70 x40y54 SB_BIG plane 3
00  // 71 x40y54 SB_DRIVE plane 4,3
00  // 72 x40y54 SB_BIG plane 4
00  // 73 x40y54 SB_BIG plane 4
00  // 74 x40y54 SB_BIG plane 5
00  // 75 x40y54 SB_BIG plane 5
00  // 76 x40y54 SB_DRIVE plane 6,5
00  // 77 x40y54 SB_BIG plane 6
00  // 78 x40y54 SB_BIG plane 6
00  // 79 x40y54 SB_BIG plane 7
00  // 80 x40y54 SB_BIG plane 7
00  // 81 x40y54 SB_DRIVE plane 8,7
00  // 82 x40y54 SB_BIG plane 8
00  // 83 x40y54 SB_BIG plane 8
39  // 84 x40y54 SB_BIG plane 9
7E // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x41y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 995B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
1B // y_sel: 53
A5 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9963
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x41y53 CPE[0]
00  //  1 x41y53 CPE[1]
00  //  2 x41y53 CPE[2]
00  //  3 x41y53 CPE[3]
00  //  4 x41y53 CPE[4]
00  //  5 x41y53 CPE[5]
00  //  6 x41y53 CPE[6]
00  //  7 x41y53 CPE[7]
00  //  8 x41y53 CPE[8]
00  //  9 x41y53 CPE[9]
00  // 10 x41y54 CPE[0]
00  // 11 x41y54 CPE[1]
00  // 12 x41y54 CPE[2]
00  // 13 x41y54 CPE[3]
00  // 14 x41y54 CPE[4]
00  // 15 x41y54 CPE[5]
00  // 16 x41y54 CPE[6]
00  // 17 x41y54 CPE[7]
00  // 18 x41y54 CPE[8]
00  // 19 x41y54 CPE[9]
00  // 20 x42y53 CPE[0]
00  // 21 x42y53 CPE[1]
00  // 22 x42y53 CPE[2]
00  // 23 x42y53 CPE[3]
00  // 24 x42y53 CPE[4]
00  // 25 x42y53 CPE[5]
00  // 26 x42y53 CPE[6]
00  // 27 x42y53 CPE[7]
00  // 28 x42y53 CPE[8]
00  // 29 x42y53 CPE[9]
00  // 30 x42y54 CPE[0]
00  // 31 x42y54 CPE[1]
00  // 32 x42y54 CPE[2]
00  // 33 x42y54 CPE[3]
00  // 34 x42y54 CPE[4]
00  // 35 x42y54 CPE[5]
00  // 36 x42y54 CPE[6]
00  // 37 x42y54 CPE[7]
00  // 38 x42y54 CPE[8]
00  // 39 x42y54 CPE[9]
00  // 40 x41y53 INMUX plane 2,1
00  // 41 x41y53 INMUX plane 4,3
00  // 42 x41y53 INMUX plane 6,5
00  // 43 x41y53 INMUX plane 8,7
00  // 44 x41y53 INMUX plane 10,9
00  // 45 x41y53 INMUX plane 12,11
00  // 46 x41y54 INMUX plane 2,1
01  // 47 x41y54 INMUX plane 4,3
00  // 48 x41y54 INMUX plane 6,5
00  // 49 x41y54 INMUX plane 8,7
01  // 50 x41y54 INMUX plane 10,9
00  // 51 x41y54 INMUX plane 12,11
00  // 52 x42y53 INMUX plane 2,1
00  // 53 x42y53 INMUX plane 4,3
00  // 54 x42y53 INMUX plane 6,5
00  // 55 x42y53 INMUX plane 8,7
00  // 56 x42y53 INMUX plane 10,9
00  // 57 x42y53 INMUX plane 12,11
00  // 58 x42y54 INMUX plane 2,1
01  // 59 x42y54 INMUX plane 4,3
00  // 60 x42y54 INMUX plane 6,5
00  // 61 x42y54 INMUX plane 8,7
01  // 62 x42y54 INMUX plane 10,9
00  // 63 x42y54 INMUX plane 12,11
00  // 64 x41y53 SB_BIG plane 1
00  // 65 x41y53 SB_BIG plane 1
00  // 66 x41y53 SB_DRIVE plane 2,1
00  // 67 x41y53 SB_BIG plane 2
00  // 68 x41y53 SB_BIG plane 2
00  // 69 x41y53 SB_BIG plane 3
00  // 70 x41y53 SB_BIG plane 3
00  // 71 x41y53 SB_DRIVE plane 4,3
00  // 72 x41y53 SB_BIG plane 4
00  // 73 x41y53 SB_BIG plane 4
00  // 74 x41y53 SB_BIG plane 5
00  // 75 x41y53 SB_BIG plane 5
00  // 76 x41y53 SB_DRIVE plane 6,5
00  // 77 x41y53 SB_BIG plane 6
00  // 78 x41y53 SB_BIG plane 6
00  // 79 x41y53 SB_BIG plane 7
00  // 80 x41y53 SB_BIG plane 7
00  // 81 x41y53 SB_DRIVE plane 8,7
00  // 82 x41y53 SB_BIG plane 8
00  // 83 x41y53 SB_BIG plane 8
00  // 84 x41y53 SB_BIG plane 9
00  // 85 x41y53 SB_BIG plane 9
00  // 86 x41y53 SB_DRIVE plane 10,9
00  // 87 x41y53 SB_BIG plane 10
00  // 88 x41y53 SB_BIG plane 10
00  // 89 x41y53 SB_BIG plane 11
00  // 90 x41y53 SB_BIG plane 11
00  // 91 x41y53 SB_DRIVE plane 12,11
00  // 92 x41y53 SB_BIG plane 12
00  // 93 x41y53 SB_BIG plane 12
00  // 94 x42y54 SB_SML plane 1
00  // 95 x42y54 SB_SML plane 2,1
00  // 96 x42y54 SB_SML plane 2
00  // 97 x42y54 SB_SML plane 3
00  // 98 x42y54 SB_SML plane 4,3
00  // 99 x42y54 SB_SML plane 4
00  // 100 x42y54 SB_SML plane 5
00  // 101 x42y54 SB_SML plane 6,5
00  // 102 x42y54 SB_SML plane 6
00  // 103 x42y54 SB_SML plane 7
00  // 104 x42y54 SB_SML plane 8,7
00  // 105 x42y54 SB_SML plane 8
11  // 106 x42y54 SB_SML plane 9
62 // -- CRC low byte
4C // -- CRC high byte


// Config Latches on x43y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 99D4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1B // y_sel: 53
CD // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 99DC
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x43y53 CPE[0]
00  //  1 x43y53 CPE[1]
00  //  2 x43y53 CPE[2]
00  //  3 x43y53 CPE[3]
00  //  4 x43y53 CPE[4]
00  //  5 x43y53 CPE[5]
00  //  6 x43y53 CPE[6]
00  //  7 x43y53 CPE[7]
00  //  8 x43y53 CPE[8]
00  //  9 x43y53 CPE[9]
00  // 10 x43y54 CPE[0]
00  // 11 x43y54 CPE[1]
00  // 12 x43y54 CPE[2]
00  // 13 x43y54 CPE[3]
00  // 14 x43y54 CPE[4]
00  // 15 x43y54 CPE[5]
00  // 16 x43y54 CPE[6]
00  // 17 x43y54 CPE[7]
00  // 18 x43y54 CPE[8]
00  // 19 x43y54 CPE[9]
00  // 20 x44y53 CPE[0]
00  // 21 x44y53 CPE[1]
00  // 22 x44y53 CPE[2]
00  // 23 x44y53 CPE[3]
00  // 24 x44y53 CPE[4]
00  // 25 x44y53 CPE[5]
00  // 26 x44y53 CPE[6]
00  // 27 x44y53 CPE[7]
00  // 28 x44y53 CPE[8]
00  // 29 x44y53 CPE[9]
00  // 30 x44y54 CPE[0]  net1 = net2: _a121  C_AND/D//AND/D
00  // 31 x44y54 CPE[1]
00  // 32 x44y54 CPE[2]
00  // 33 x44y54 CPE[3]
00  // 34 x44y54 CPE[4]
00  // 35 x44y54 CPE[5]
00  // 36 x44y54 CPE[6]
00  // 37 x44y54 CPE[7]
00  // 38 x44y54 CPE[8]
00  // 39 x44y54 CPE[9]
04  // 40 x43y53 INMUX plane 2,1
00  // 41 x43y53 INMUX plane 4,3
00  // 42 x43y53 INMUX plane 6,5
00  // 43 x43y53 INMUX plane 8,7
00  // 44 x43y53 INMUX plane 10,9
00  // 45 x43y53 INMUX plane 12,11
00  // 46 x43y54 INMUX plane 2,1
00  // 47 x43y54 INMUX plane 4,3
00  // 48 x43y54 INMUX plane 6,5
00  // 49 x43y54 INMUX plane 8,7
01  // 50 x43y54 INMUX plane 10,9
00  // 51 x43y54 INMUX plane 12,11
00  // 52 x44y53 INMUX plane 2,1
00  // 53 x44y53 INMUX plane 4,3
00  // 54 x44y53 INMUX plane 6,5
00  // 55 x44y53 INMUX plane 8,7
00  // 56 x44y53 INMUX plane 10,9
05  // 57 x44y53 INMUX plane 12,11
2C  // 58 x44y54 INMUX plane 2,1
00  // 59 x44y54 INMUX plane 4,3
29  // 60 x44y54 INMUX plane 6,5
00  // 61 x44y54 INMUX plane 8,7
00  // 62 x44y54 INMUX plane 10,9
00  // 63 x44y54 INMUX plane 12,11
00  // 64 x44y54 SB_BIG plane 1
00  // 65 x44y54 SB_BIG plane 1
00  // 66 x44y54 SB_DRIVE plane 2,1
00  // 67 x44y54 SB_BIG plane 2
00  // 68 x44y54 SB_BIG plane 2
00  // 69 x44y54 SB_BIG plane 3
00  // 70 x44y54 SB_BIG plane 3
00  // 71 x44y54 SB_DRIVE plane 4,3
48  // 72 x44y54 SB_BIG plane 4
12  // 73 x44y54 SB_BIG plane 4
00  // 74 x44y54 SB_BIG plane 5
00  // 75 x44y54 SB_BIG plane 5
00  // 76 x44y54 SB_DRIVE plane 6,5
00  // 77 x44y54 SB_BIG plane 6
00  // 78 x44y54 SB_BIG plane 6
00  // 79 x44y54 SB_BIG plane 7
00  // 80 x44y54 SB_BIG plane 7
00  // 81 x44y54 SB_DRIVE plane 8,7
48  // 82 x44y54 SB_BIG plane 8
12  // 83 x44y54 SB_BIG plane 8
00  // 84 x44y54 SB_BIG plane 9
00  // 85 x44y54 SB_BIG plane 9
00  // 86 x44y54 SB_DRIVE plane 10,9
00  // 87 x44y54 SB_BIG plane 10
00  // 88 x44y54 SB_BIG plane 10
00  // 89 x44y54 SB_BIG plane 11
00  // 90 x44y54 SB_BIG plane 11
00  // 91 x44y54 SB_DRIVE plane 12,11
00  // 92 x44y54 SB_BIG plane 12
00  // 93 x44y54 SB_BIG plane 12
00  // 94 x43y53 SB_SML plane 1
00  // 95 x43y53 SB_SML plane 2,1
00  // 96 x43y53 SB_SML plane 2
00  // 97 x43y53 SB_SML plane 3
80  // 98 x43y53 SB_SML plane 4,3
0A  // 99 x43y53 SB_SML plane 4
00  // 100 x43y53 SB_SML plane 5
00  // 101 x43y53 SB_SML plane 6,5
00  // 102 x43y53 SB_SML plane 6
00  // 103 x43y53 SB_SML plane 7
80  // 104 x43y53 SB_SML plane 8,7
0A  // 105 x43y53 SB_SML plane 8
69 // -- CRC low byte
05 // -- CRC high byte


// Config Latches on x45y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9A4C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1B // y_sel: 53
15 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9A54
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x45y53 CPE[0]  _a203  C_ADDF////    
00  //  1 x45y53 CPE[1]
00  //  2 x45y53 CPE[2]
00  //  3 x45y53 CPE[3]
00  //  4 x45y53 CPE[4]
00  //  5 x45y53 CPE[5]
00  //  6 x45y53 CPE[6]
00  //  7 x45y53 CPE[7]
00  //  8 x45y53 CPE[8]
00  //  9 x45y53 CPE[9]
00  // 10 x45y54 CPE[0]
00  // 11 x45y54 CPE[1]
00  // 12 x45y54 CPE[2]
00  // 13 x45y54 CPE[3]
00  // 14 x45y54 CPE[4]
00  // 15 x45y54 CPE[5]
00  // 16 x45y54 CPE[6]
00  // 17 x45y54 CPE[7]
00  // 18 x45y54 CPE[8]
00  // 19 x45y54 CPE[9]
00  // 20 x46y53 CPE[0]
00  // 21 x46y53 CPE[1]
00  // 22 x46y53 CPE[2]
00  // 23 x46y53 CPE[3]
00  // 24 x46y53 CPE[4]
00  // 25 x46y53 CPE[5]
00  // 26 x46y53 CPE[6]
00  // 27 x46y53 CPE[7]
00  // 28 x46y53 CPE[8]
00  // 29 x46y53 CPE[9]
00  // 30 x46y54 CPE[0]
00  // 31 x46y54 CPE[1]
00  // 32 x46y54 CPE[2]
00  // 33 x46y54 CPE[3]
00  // 34 x46y54 CPE[4]
00  // 35 x46y54 CPE[5]
00  // 36 x46y54 CPE[6]
00  // 37 x46y54 CPE[7]
00  // 38 x46y54 CPE[8]
00  // 39 x46y54 CPE[9]
00  // 40 x45y53 INMUX plane 2,1
04  // 41 x45y53 INMUX plane 4,3
00  // 42 x45y53 INMUX plane 6,5
00  // 43 x45y53 INMUX plane 8,7
00  // 44 x45y53 INMUX plane 10,9
10  // 45 x45y53 INMUX plane 12,11
00  // 46 x45y54 INMUX plane 2,1
00  // 47 x45y54 INMUX plane 4,3
00  // 48 x45y54 INMUX plane 6,5
00  // 49 x45y54 INMUX plane 8,7
00  // 50 x45y54 INMUX plane 10,9
01  // 51 x45y54 INMUX plane 12,11
00  // 52 x46y53 INMUX plane 2,1
00  // 53 x46y53 INMUX plane 4,3
00  // 54 x46y53 INMUX plane 6,5
40  // 55 x46y53 INMUX plane 8,7
00  // 56 x46y53 INMUX plane 10,9
40  // 57 x46y53 INMUX plane 12,11
00  // 58 x46y54 INMUX plane 2,1
00  // 59 x46y54 INMUX plane 4,3
00  // 60 x46y54 INMUX plane 6,5
40  // 61 x46y54 INMUX plane 8,7
00  // 62 x46y54 INMUX plane 10,9
40  // 63 x46y54 INMUX plane 12,11
48  // 64 x45y53 SB_BIG plane 1
12  // 65 x45y53 SB_BIG plane 1
00  // 66 x45y53 SB_DRIVE plane 2,1
00  // 67 x45y53 SB_BIG plane 2
00  // 68 x45y53 SB_BIG plane 2
00  // 69 x45y53 SB_BIG plane 3
00  // 70 x45y53 SB_BIG plane 3
00  // 71 x45y53 SB_DRIVE plane 4,3
00  // 72 x45y53 SB_BIG plane 4
00  // 73 x45y53 SB_BIG plane 4
48  // 74 x45y53 SB_BIG plane 5
02  // 75 x45y53 SB_BIG plane 5
00  // 76 x45y53 SB_DRIVE plane 6,5
00  // 77 x45y53 SB_BIG plane 6
00  // 78 x45y53 SB_BIG plane 6
00  // 79 x45y53 SB_BIG plane 7
00  // 80 x45y53 SB_BIG plane 7
00  // 81 x45y53 SB_DRIVE plane 8,7
00  // 82 x45y53 SB_BIG plane 8
00  // 83 x45y53 SB_BIG plane 8
00  // 84 x45y53 SB_BIG plane 9
00  // 85 x45y53 SB_BIG plane 9
00  // 86 x45y53 SB_DRIVE plane 10,9
00  // 87 x45y53 SB_BIG plane 10
00  // 88 x45y53 SB_BIG plane 10
C0  // 89 x45y53 SB_BIG plane 11
00  // 90 x45y53 SB_BIG plane 11
00  // 91 x45y53 SB_DRIVE plane 12,11
00  // 92 x45y53 SB_BIG plane 12
00  // 93 x45y53 SB_BIG plane 12
A8  // 94 x46y54 SB_SML plane 1
02  // 95 x46y54 SB_SML plane 2,1
04  // 96 x46y54 SB_SML plane 2
00  // 97 x46y54 SB_SML plane 3
00  // 98 x46y54 SB_SML plane 4,3
00  // 99 x46y54 SB_SML plane 4
A8  // 100 x46y54 SB_SML plane 5
02  // 101 x46y54 SB_SML plane 6,5
06  // 102 x46y54 SB_SML plane 6
6D // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x47y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9AC1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
1B // y_sel: 53
DD // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9AC9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y53 CPE[0]
00  //  1 x47y53 CPE[1]
00  //  2 x47y53 CPE[2]
00  //  3 x47y53 CPE[3]
00  //  4 x47y53 CPE[4]
00  //  5 x47y53 CPE[5]
00  //  6 x47y53 CPE[6]
00  //  7 x47y53 CPE[7]
00  //  8 x47y53 CPE[8]
00  //  9 x47y53 CPE[9]
00  // 10 x47y54 CPE[0]
00  // 11 x47y54 CPE[1]
00  // 12 x47y54 CPE[2]
00  // 13 x47y54 CPE[3]
00  // 14 x47y54 CPE[4]
00  // 15 x47y54 CPE[5]
00  // 16 x47y54 CPE[6]
00  // 17 x47y54 CPE[7]
00  // 18 x47y54 CPE[8]
00  // 19 x47y54 CPE[9]
00  // 20 x48y53 CPE[0]
00  // 21 x48y53 CPE[1]
00  // 22 x48y53 CPE[2]
00  // 23 x48y53 CPE[3]
00  // 24 x48y53 CPE[4]
00  // 25 x48y53 CPE[5]
00  // 26 x48y53 CPE[6]
00  // 27 x48y53 CPE[7]
00  // 28 x48y53 CPE[8]
00  // 29 x48y53 CPE[9]
00  // 30 x48y54 CPE[0]
00  // 31 x48y54 CPE[1]
00  // 32 x48y54 CPE[2]
00  // 33 x48y54 CPE[3]
00  // 34 x48y54 CPE[4]
00  // 35 x48y54 CPE[5]
00  // 36 x48y54 CPE[6]
00  // 37 x48y54 CPE[7]
00  // 38 x48y54 CPE[8]
00  // 39 x48y54 CPE[9]
00  // 40 x47y53 INMUX plane 2,1
00  // 41 x47y53 INMUX plane 4,3
00  // 42 x47y53 INMUX plane 6,5
00  // 43 x47y53 INMUX plane 8,7
00  // 44 x47y53 INMUX plane 10,9
00  // 45 x47y53 INMUX plane 12,11
00  // 46 x47y54 INMUX plane 2,1
00  // 47 x47y54 INMUX plane 4,3
00  // 48 x47y54 INMUX plane 6,5
00  // 49 x47y54 INMUX plane 8,7
00  // 50 x47y54 INMUX plane 10,9
00  // 51 x47y54 INMUX plane 12,11
00  // 52 x48y53 INMUX plane 2,1
00  // 53 x48y53 INMUX plane 4,3
00  // 54 x48y53 INMUX plane 6,5
00  // 55 x48y53 INMUX plane 8,7
00  // 56 x48y53 INMUX plane 10,9
00  // 57 x48y53 INMUX plane 12,11
00  // 58 x48y54 INMUX plane 2,1
00  // 59 x48y54 INMUX plane 4,3
00  // 60 x48y54 INMUX plane 6,5
00  // 61 x48y54 INMUX plane 8,7
00  // 62 x48y54 INMUX plane 10,9
00  // 63 x48y54 INMUX plane 12,11
00  // 64 x48y54 SB_BIG plane 1
00  // 65 x48y54 SB_BIG plane 1
00  // 66 x48y54 SB_DRIVE plane 2,1
00  // 67 x48y54 SB_BIG plane 2
00  // 68 x48y54 SB_BIG plane 2
00  // 69 x48y54 SB_BIG plane 3
00  // 70 x48y54 SB_BIG plane 3
00  // 71 x48y54 SB_DRIVE plane 4,3
00  // 72 x48y54 SB_BIG plane 4
00  // 73 x48y54 SB_BIG plane 4
00  // 74 x48y54 SB_BIG plane 5
00  // 75 x48y54 SB_BIG plane 5
00  // 76 x48y54 SB_DRIVE plane 6,5
00  // 77 x48y54 SB_BIG plane 6
00  // 78 x48y54 SB_BIG plane 6
00  // 79 x48y54 SB_BIG plane 7
00  // 80 x48y54 SB_BIG plane 7
00  // 81 x48y54 SB_DRIVE plane 8,7
00  // 82 x48y54 SB_BIG plane 8
00  // 83 x48y54 SB_BIG plane 8
00  // 84 x48y54 SB_BIG plane 9
00  // 85 x48y54 SB_BIG plane 9
00  // 86 x48y54 SB_DRIVE plane 10,9
00  // 87 x48y54 SB_BIG plane 10
00  // 88 x48y54 SB_BIG plane 10
00  // 89 x48y54 SB_BIG plane 11
00  // 90 x48y54 SB_BIG plane 11
00  // 91 x48y54 SB_DRIVE plane 12,11
01  // 92 x48y54 SB_BIG plane 12
01  // 93 x48y54 SB_BIG plane 12
00  // 94 x47y53 SB_SML plane 1
00  // 95 x47y53 SB_SML plane 2,1
00  // 96 x47y53 SB_SML plane 2
00  // 97 x47y53 SB_SML plane 3
00  // 98 x47y53 SB_SML plane 4,3
00  // 99 x47y53 SB_SML plane 4
00  // 100 x47y53 SB_SML plane 5
00  // 101 x47y53 SB_SML plane 6,5
00  // 102 x47y53 SB_SML plane 6
00  // 103 x47y53 SB_SML plane 7
00  // 104 x47y53 SB_SML plane 8,7
00  // 105 x47y53 SB_SML plane 8
00  // 106 x47y53 SB_SML plane 9
00  // 107 x47y53 SB_SML plane 10,9
00  // 108 x47y53 SB_SML plane 10
00  // 109 x47y53 SB_SML plane 11
40  // 110 x47y53 SB_SML plane 12,11
08  // 111 x47y53 SB_SML plane 12
B6 // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x161y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9B3F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1B // y_sel: 53
A3 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9B47
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y53
00  // 14 right_edge_EN1 at x163y53
00  // 15 right_edge_EN2 at x163y53
00  // 16 right_edge_EN0 at x163y54
00  // 17 right_edge_EN1 at x163y54
00  // 18 right_edge_EN2 at x163y54
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y53 SB_BIG plane 1
12  // 65 x161y53 SB_BIG plane 1
00  // 66 x161y53 SB_DRIVE plane 2,1
48  // 67 x161y53 SB_BIG plane 2
12  // 68 x161y53 SB_BIG plane 2
48  // 69 x161y53 SB_BIG plane 3
12  // 70 x161y53 SB_BIG plane 3
00  // 71 x161y53 SB_DRIVE plane 4,3
48  // 72 x161y53 SB_BIG plane 4
12  // 73 x161y53 SB_BIG plane 4
48  // 74 x161y53 SB_BIG plane 5
12  // 75 x161y53 SB_BIG plane 5
00  // 76 x161y53 SB_DRIVE plane 6,5
48  // 77 x161y53 SB_BIG plane 6
12  // 78 x161y53 SB_BIG plane 6
48  // 79 x161y53 SB_BIG plane 7
12  // 80 x161y53 SB_BIG plane 7
00  // 81 x161y53 SB_DRIVE plane 8,7
48  // 82 x161y53 SB_BIG plane 8
12  // 83 x161y53 SB_BIG plane 8
48  // 84 x161y53 SB_BIG plane 9
12  // 85 x161y53 SB_BIG plane 9
00  // 86 x161y53 SB_DRIVE plane 10,9
48  // 87 x161y53 SB_BIG plane 10
12  // 88 x161y53 SB_BIG plane 10
48  // 89 x161y53 SB_BIG plane 11
12  // 90 x161y53 SB_BIG plane 11
00  // 91 x161y53 SB_DRIVE plane 12,11
48  // 92 x161y53 SB_BIG plane 12
12  // 93 x161y53 SB_BIG plane 12
A8  // 94 x162y54 SB_SML plane 1
82  // 95 x162y54 SB_SML plane 2,1
2A  // 96 x162y54 SB_SML plane 2
A8  // 97 x162y54 SB_SML plane 3
82  // 98 x162y54 SB_SML plane 4,3
2A  // 99 x162y54 SB_SML plane 4
A8  // 100 x162y54 SB_SML plane 5
82  // 101 x162y54 SB_SML plane 6,5
2A  // 102 x162y54 SB_SML plane 6
A8  // 103 x162y54 SB_SML plane 7
82  // 104 x162y54 SB_SML plane 8,7
2A  // 105 x162y54 SB_SML plane 8
A8  // 106 x162y54 SB_SML plane 9
82  // 107 x162y54 SB_SML plane 10,9
2A  // 108 x162y54 SB_SML plane 10
A8  // 109 x162y54 SB_SML plane 11
82  // 110 x162y54 SB_SML plane 12,11
2A  // 111 x162y54 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9BBD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1C // y_sel: 55
33 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9BC5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y55
00  // 14 left_edge_EN1 at x-2y55
00  // 15 left_edge_EN2 at x-2y55
00  // 16 left_edge_EN0 at x-2y56
00  // 17 left_edge_EN1 at x-2y56
00  // 18 left_edge_EN2 at x-2y56
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y55 SB_BIG plane 1
12  // 65 x-1y55 SB_BIG plane 1
00  // 66 x-1y55 SB_DRIVE plane 2,1
48  // 67 x-1y55 SB_BIG plane 2
12  // 68 x-1y55 SB_BIG plane 2
48  // 69 x-1y55 SB_BIG plane 3
12  // 70 x-1y55 SB_BIG plane 3
00  // 71 x-1y55 SB_DRIVE plane 4,3
48  // 72 x-1y55 SB_BIG plane 4
12  // 73 x-1y55 SB_BIG plane 4
48  // 74 x-1y55 SB_BIG plane 5
12  // 75 x-1y55 SB_BIG plane 5
00  // 76 x-1y55 SB_DRIVE plane 6,5
48  // 77 x-1y55 SB_BIG plane 6
12  // 78 x-1y55 SB_BIG plane 6
48  // 79 x-1y55 SB_BIG plane 7
12  // 80 x-1y55 SB_BIG plane 7
00  // 81 x-1y55 SB_DRIVE plane 8,7
48  // 82 x-1y55 SB_BIG plane 8
12  // 83 x-1y55 SB_BIG plane 8
8F  // 84 x-1y55 SB_BIG plane 9
24  // 85 x-1y55 SB_BIG plane 9
01  // 86 x-1y55 SB_DRIVE plane 10,9
B8  // 87 x-1y55 SB_BIG plane 10
24  // 88 x-1y55 SB_BIG plane 10
48  // 89 x-1y55 SB_BIG plane 11
12  // 90 x-1y55 SB_BIG plane 11
00  // 91 x-1y55 SB_DRIVE plane 12,11
48  // 92 x-1y55 SB_BIG plane 12
12  // 93 x-1y55 SB_BIG plane 12
A8  // 94 x0y56 SB_SML plane 1
82  // 95 x0y56 SB_SML plane 2,1
2A  // 96 x0y56 SB_SML plane 2
A8  // 97 x0y56 SB_SML plane 3
82  // 98 x0y56 SB_SML plane 4,3
2A  // 99 x0y56 SB_SML plane 4
A8  // 100 x0y56 SB_SML plane 5
82  // 101 x0y56 SB_SML plane 6,5
2A  // 102 x0y56 SB_SML plane 6
A8  // 103 x0y56 SB_SML plane 7
82  // 104 x0y56 SB_SML plane 8,7
2A  // 105 x0y56 SB_SML plane 8
A8  // 106 x0y56 SB_SML plane 9
82  // 107 x0y56 SB_SML plane 10,9
2A  // 108 x0y56 SB_SML plane 10
A8  // 109 x0y56 SB_SML plane 11
82  // 110 x0y56 SB_SML plane 12,11
2A  // 111 x0y56 SB_SML plane 12
5E // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x1y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9C3B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1C // y_sel: 55
EB // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9C43
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x1y55 CPE[0]
00  //  1 x1y55 CPE[1]
00  //  2 x1y55 CPE[2]
00  //  3 x1y55 CPE[3]
00  //  4 x1y55 CPE[4]
00  //  5 x1y55 CPE[5]
00  //  6 x1y55 CPE[6]
00  //  7 x1y55 CPE[7]
00  //  8 x1y55 CPE[8]
00  //  9 x1y55 CPE[9]
00  // 10 x1y56 CPE[0]
00  // 11 x1y56 CPE[1]
00  // 12 x1y56 CPE[2]
00  // 13 x1y56 CPE[3]
00  // 14 x1y56 CPE[4]
00  // 15 x1y56 CPE[5]
00  // 16 x1y56 CPE[6]
00  // 17 x1y56 CPE[7]
00  // 18 x1y56 CPE[8]
00  // 19 x1y56 CPE[9]
00  // 20 x2y55 CPE[0]
00  // 21 x2y55 CPE[1]
00  // 22 x2y55 CPE[2]
00  // 23 x2y55 CPE[3]
00  // 24 x2y55 CPE[4]
00  // 25 x2y55 CPE[5]
00  // 26 x2y55 CPE[6]
00  // 27 x2y55 CPE[7]
00  // 28 x2y55 CPE[8]
00  // 29 x2y55 CPE[9]
00  // 30 x2y56 CPE[0]
00  // 31 x2y56 CPE[1]
00  // 32 x2y56 CPE[2]
00  // 33 x2y56 CPE[3]
00  // 34 x2y56 CPE[4]
00  // 35 x2y56 CPE[5]
00  // 36 x2y56 CPE[6]
00  // 37 x2y56 CPE[7]
00  // 38 x2y56 CPE[8]
00  // 39 x2y56 CPE[9]
00  // 40 x1y55 INMUX plane 2,1
00  // 41 x1y55 INMUX plane 4,3
00  // 42 x1y55 INMUX plane 6,5
00  // 43 x1y55 INMUX plane 8,7
09  // 44 x1y55 INMUX plane 10,9
00  // 45 x1y55 INMUX plane 12,11
00  // 46 x1y56 INMUX plane 2,1
00  // 47 x1y56 INMUX plane 4,3
00  // 48 x1y56 INMUX plane 6,5
00  // 49 x1y56 INMUX plane 8,7
00  // 50 x1y56 INMUX plane 10,9
00  // 51 x1y56 INMUX plane 12,11
00  // 52 x2y55 INMUX plane 2,1
00  // 53 x2y55 INMUX plane 4,3
00  // 54 x2y55 INMUX plane 6,5
00  // 55 x2y55 INMUX plane 8,7
00  // 56 x2y55 INMUX plane 10,9
00  // 57 x2y55 INMUX plane 12,11
00  // 58 x2y56 INMUX plane 2,1
00  // 59 x2y56 INMUX plane 4,3
00  // 60 x2y56 INMUX plane 6,5
00  // 61 x2y56 INMUX plane 8,7
00  // 62 x2y56 INMUX plane 10,9
00  // 63 x2y56 INMUX plane 12,11
00  // 64 x2y56 SB_BIG plane 1
00  // 65 x2y56 SB_BIG plane 1
00  // 66 x2y56 SB_DRIVE plane 2,1
00  // 67 x2y56 SB_BIG plane 2
00  // 68 x2y56 SB_BIG plane 2
00  // 69 x2y56 SB_BIG plane 3
00  // 70 x2y56 SB_BIG plane 3
00  // 71 x2y56 SB_DRIVE plane 4,3
00  // 72 x2y56 SB_BIG plane 4
00  // 73 x2y56 SB_BIG plane 4
00  // 74 x2y56 SB_BIG plane 5
00  // 75 x2y56 SB_BIG plane 5
00  // 76 x2y56 SB_DRIVE plane 6,5
00  // 77 x2y56 SB_BIG plane 6
00  // 78 x2y56 SB_BIG plane 6
00  // 79 x2y56 SB_BIG plane 7
00  // 80 x2y56 SB_BIG plane 7
00  // 81 x2y56 SB_DRIVE plane 8,7
00  // 82 x2y56 SB_BIG plane 8
00  // 83 x2y56 SB_BIG plane 8
00  // 84 x2y56 SB_BIG plane 9
00  // 85 x2y56 SB_BIG plane 9
00  // 86 x2y56 SB_DRIVE plane 10,9
38  // 87 x2y56 SB_BIG plane 10
00  // 88 x2y56 SB_BIG plane 10
0D  // 89 x2y56 SB_BIG plane 11
21 // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x3y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9CA3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1C // y_sel: 55
83 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9CAB
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x3y55 CPE[0]
00  //  1 x3y55 CPE[1]
00  //  2 x3y55 CPE[2]
00  //  3 x3y55 CPE[3]
00  //  4 x3y55 CPE[4]
00  //  5 x3y55 CPE[5]
00  //  6 x3y55 CPE[6]
00  //  7 x3y55 CPE[7]
00  //  8 x3y55 CPE[8]
00  //  9 x3y55 CPE[9]
00  // 10 x3y56 CPE[0]
00  // 11 x3y56 CPE[1]
00  // 12 x3y56 CPE[2]
00  // 13 x3y56 CPE[3]
00  // 14 x3y56 CPE[4]
00  // 15 x3y56 CPE[5]
00  // 16 x3y56 CPE[6]
00  // 17 x3y56 CPE[7]
00  // 18 x3y56 CPE[8]
00  // 19 x3y56 CPE[9]
00  // 20 x4y55 CPE[0]
00  // 21 x4y55 CPE[1]
00  // 22 x4y55 CPE[2]
00  // 23 x4y55 CPE[3]
00  // 24 x4y55 CPE[4]
00  // 25 x4y55 CPE[5]
00  // 26 x4y55 CPE[6]
00  // 27 x4y55 CPE[7]
00  // 28 x4y55 CPE[8]
00  // 29 x4y55 CPE[9]
00  // 30 x4y56 CPE[0]
00  // 31 x4y56 CPE[1]
00  // 32 x4y56 CPE[2]
00  // 33 x4y56 CPE[3]
00  // 34 x4y56 CPE[4]
00  // 35 x4y56 CPE[5]
00  // 36 x4y56 CPE[6]
00  // 37 x4y56 CPE[7]
00  // 38 x4y56 CPE[8]
00  // 39 x4y56 CPE[9]
00  // 40 x3y55 INMUX plane 2,1
00  // 41 x3y55 INMUX plane 4,3
00  // 42 x3y55 INMUX plane 6,5
00  // 43 x3y55 INMUX plane 8,7
00  // 44 x3y55 INMUX plane 10,9
00  // 45 x3y55 INMUX plane 12,11
00  // 46 x3y56 INMUX plane 2,1
00  // 47 x3y56 INMUX plane 4,3
00  // 48 x3y56 INMUX plane 6,5
00  // 49 x3y56 INMUX plane 8,7
08  // 50 x3y56 INMUX plane 10,9
01  // 51 x3y56 INMUX plane 12,11
00  // 52 x4y55 INMUX plane 2,1
00  // 53 x4y55 INMUX plane 4,3
00  // 54 x4y55 INMUX plane 6,5
00  // 55 x4y55 INMUX plane 8,7
00  // 56 x4y55 INMUX plane 10,9
00  // 57 x4y55 INMUX plane 12,11
00  // 58 x4y56 INMUX plane 2,1
00  // 59 x4y56 INMUX plane 4,3
00  // 60 x4y56 INMUX plane 6,5
00  // 61 x4y56 INMUX plane 8,7
08  // 62 x4y56 INMUX plane 10,9
01  // 63 x4y56 INMUX plane 12,11
D3 // -- CRC low byte
A7 // -- CRC high byte


// Config Latches on x5y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9CF1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1C // y_sel: 55
5B // -- CRC low byte
0C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9CF9
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x5y55 CPE[0]
00  //  1 x5y55 CPE[1]
00  //  2 x5y55 CPE[2]
00  //  3 x5y55 CPE[3]
00  //  4 x5y55 CPE[4]
00  //  5 x5y55 CPE[5]
00  //  6 x5y55 CPE[6]
00  //  7 x5y55 CPE[7]
00  //  8 x5y55 CPE[8]
00  //  9 x5y55 CPE[9]
00  // 10 x5y56 CPE[0]
00  // 11 x5y56 CPE[1]
00  // 12 x5y56 CPE[2]
00  // 13 x5y56 CPE[3]
00  // 14 x5y56 CPE[4]
00  // 15 x5y56 CPE[5]
00  // 16 x5y56 CPE[6]
00  // 17 x5y56 CPE[7]
00  // 18 x5y56 CPE[8]
00  // 19 x5y56 CPE[9]
00  // 20 x6y55 CPE[0]
00  // 21 x6y55 CPE[1]
00  // 22 x6y55 CPE[2]
00  // 23 x6y55 CPE[3]
00  // 24 x6y55 CPE[4]
00  // 25 x6y55 CPE[5]
00  // 26 x6y55 CPE[6]
00  // 27 x6y55 CPE[7]
00  // 28 x6y55 CPE[8]
00  // 29 x6y55 CPE[9]
00  // 30 x6y56 CPE[0]
00  // 31 x6y56 CPE[1]
00  // 32 x6y56 CPE[2]
00  // 33 x6y56 CPE[3]
00  // 34 x6y56 CPE[4]
00  // 35 x6y56 CPE[5]
00  // 36 x6y56 CPE[6]
00  // 37 x6y56 CPE[7]
00  // 38 x6y56 CPE[8]
00  // 39 x6y56 CPE[9]
00  // 40 x5y55 INMUX plane 2,1
00  // 41 x5y55 INMUX plane 4,3
00  // 42 x5y55 INMUX plane 6,5
00  // 43 x5y55 INMUX plane 8,7
00  // 44 x5y55 INMUX plane 10,9
00  // 45 x5y55 INMUX plane 12,11
00  // 46 x5y56 INMUX plane 2,1
00  // 47 x5y56 INMUX plane 4,3
00  // 48 x5y56 INMUX plane 6,5
00  // 49 x5y56 INMUX plane 8,7
00  // 50 x5y56 INMUX plane 10,9
00  // 51 x5y56 INMUX plane 12,11
00  // 52 x6y55 INMUX plane 2,1
00  // 53 x6y55 INMUX plane 4,3
00  // 54 x6y55 INMUX plane 6,5
00  // 55 x6y55 INMUX plane 8,7
00  // 56 x6y55 INMUX plane 10,9
00  // 57 x6y55 INMUX plane 12,11
00  // 58 x6y56 INMUX plane 2,1
00  // 59 x6y56 INMUX plane 4,3
00  // 60 x6y56 INMUX plane 6,5
00  // 61 x6y56 INMUX plane 8,7
00  // 62 x6y56 INMUX plane 10,9
00  // 63 x6y56 INMUX plane 12,11
00  // 64 x6y56 SB_BIG plane 1
00  // 65 x6y56 SB_BIG plane 1
00  // 66 x6y56 SB_DRIVE plane 2,1
00  // 67 x6y56 SB_BIG plane 2
00  // 68 x6y56 SB_BIG plane 2
00  // 69 x6y56 SB_BIG plane 3
00  // 70 x6y56 SB_BIG plane 3
00  // 71 x6y56 SB_DRIVE plane 4,3
00  // 72 x6y56 SB_BIG plane 4
00  // 73 x6y56 SB_BIG plane 4
00  // 74 x6y56 SB_BIG plane 5
00  // 75 x6y56 SB_BIG plane 5
00  // 76 x6y56 SB_DRIVE plane 6,5
00  // 77 x6y56 SB_BIG plane 6
00  // 78 x6y56 SB_BIG plane 6
00  // 79 x6y56 SB_BIG plane 7
00  // 80 x6y56 SB_BIG plane 7
00  // 81 x6y56 SB_DRIVE plane 8,7
00  // 82 x6y56 SB_BIG plane 8
00  // 83 x6y56 SB_BIG plane 8
00  // 84 x6y56 SB_BIG plane 9
00  // 85 x6y56 SB_BIG plane 9
00  // 86 x6y56 SB_DRIVE plane 10,9
00  // 87 x6y56 SB_BIG plane 10
00  // 88 x6y56 SB_BIG plane 10
00  // 89 x6y56 SB_BIG plane 11
00  // 90 x6y56 SB_BIG plane 11
04  // 91 x6y56 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x17y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9D5B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1C // y_sel: 55
2B // -- CRC low byte
F1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9D63
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x17y55 CPE[0]
00  //  1 x17y55 CPE[1]
00  //  2 x17y55 CPE[2]
00  //  3 x17y55 CPE[3]
00  //  4 x17y55 CPE[4]
00  //  5 x17y55 CPE[5]
00  //  6 x17y55 CPE[6]
00  //  7 x17y55 CPE[7]
00  //  8 x17y55 CPE[8]
00  //  9 x17y55 CPE[9]
00  // 10 x17y56 CPE[0]
00  // 11 x17y56 CPE[1]
00  // 12 x17y56 CPE[2]
00  // 13 x17y56 CPE[3]
00  // 14 x17y56 CPE[4]
00  // 15 x17y56 CPE[5]
00  // 16 x17y56 CPE[6]
00  // 17 x17y56 CPE[7]
00  // 18 x17y56 CPE[8]
00  // 19 x17y56 CPE[9]
00  // 20 x18y55 CPE[0]
00  // 21 x18y55 CPE[1]
00  // 22 x18y55 CPE[2]
00  // 23 x18y55 CPE[3]
00  // 24 x18y55 CPE[4]
00  // 25 x18y55 CPE[5]
00  // 26 x18y55 CPE[6]
00  // 27 x18y55 CPE[7]
00  // 28 x18y55 CPE[8]
00  // 29 x18y55 CPE[9]
00  // 30 x18y56 CPE[0]
00  // 31 x18y56 CPE[1]
00  // 32 x18y56 CPE[2]
00  // 33 x18y56 CPE[3]
00  // 34 x18y56 CPE[4]
00  // 35 x18y56 CPE[5]
00  // 36 x18y56 CPE[6]
00  // 37 x18y56 CPE[7]
00  // 38 x18y56 CPE[8]
00  // 39 x18y56 CPE[9]
00  // 40 x17y55 INMUX plane 2,1
00  // 41 x17y55 INMUX plane 4,3
00  // 42 x17y55 INMUX plane 6,5
00  // 43 x17y55 INMUX plane 8,7
00  // 44 x17y55 INMUX plane 10,9
00  // 45 x17y55 INMUX plane 12,11
00  // 46 x17y56 INMUX plane 2,1
00  // 47 x17y56 INMUX plane 4,3
00  // 48 x17y56 INMUX plane 6,5
00  // 49 x17y56 INMUX plane 8,7
00  // 50 x17y56 INMUX plane 10,9
00  // 51 x17y56 INMUX plane 12,11
00  // 52 x18y55 INMUX plane 2,1
00  // 53 x18y55 INMUX plane 4,3
00  // 54 x18y55 INMUX plane 6,5
00  // 55 x18y55 INMUX plane 8,7
00  // 56 x18y55 INMUX plane 10,9
00  // 57 x18y55 INMUX plane 12,11
00  // 58 x18y56 INMUX plane 2,1
00  // 59 x18y56 INMUX plane 4,3
00  // 60 x18y56 INMUX plane 6,5
00  // 61 x18y56 INMUX plane 8,7
00  // 62 x18y56 INMUX plane 10,9
00  // 63 x18y56 INMUX plane 12,11
00  // 64 x18y56 SB_BIG plane 1
00  // 65 x18y56 SB_BIG plane 1
00  // 66 x18y56 SB_DRIVE plane 2,1
00  // 67 x18y56 SB_BIG plane 2
00  // 68 x18y56 SB_BIG plane 2
00  // 69 x18y56 SB_BIG plane 3
00  // 70 x18y56 SB_BIG plane 3
00  // 71 x18y56 SB_DRIVE plane 4,3
00  // 72 x18y56 SB_BIG plane 4
00  // 73 x18y56 SB_BIG plane 4
00  // 74 x18y56 SB_BIG plane 5
00  // 75 x18y56 SB_BIG plane 5
00  // 76 x18y56 SB_DRIVE plane 6,5
00  // 77 x18y56 SB_BIG plane 6
00  // 78 x18y56 SB_BIG plane 6
00  // 79 x18y56 SB_BIG plane 7
00  // 80 x18y56 SB_BIG plane 7
00  // 81 x18y56 SB_DRIVE plane 8,7
00  // 82 x18y56 SB_BIG plane 8
00  // 83 x18y56 SB_BIG plane 8
00  // 84 x18y56 SB_BIG plane 9
00  // 85 x18y56 SB_BIG plane 9
00  // 86 x18y56 SB_DRIVE plane 10,9
00  // 87 x18y56 SB_BIG plane 10
00  // 88 x18y56 SB_BIG plane 10
31  // 89 x18y56 SB_BIG plane 11
B0 // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x19y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9DC3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
1C // y_sel: 55
43 // -- CRC low byte
DB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9DCB
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x19y55 CPE[0]
00  //  1 x19y55 CPE[1]
00  //  2 x19y55 CPE[2]
00  //  3 x19y55 CPE[3]
00  //  4 x19y55 CPE[4]
00  //  5 x19y55 CPE[5]
00  //  6 x19y55 CPE[6]
00  //  7 x19y55 CPE[7]
00  //  8 x19y55 CPE[8]
00  //  9 x19y55 CPE[9]
00  // 10 x19y56 CPE[0]
00  // 11 x19y56 CPE[1]
00  // 12 x19y56 CPE[2]
00  // 13 x19y56 CPE[3]
00  // 14 x19y56 CPE[4]
00  // 15 x19y56 CPE[5]
00  // 16 x19y56 CPE[6]
00  // 17 x19y56 CPE[7]
00  // 18 x19y56 CPE[8]
00  // 19 x19y56 CPE[9]
00  // 20 x20y55 CPE[0]
00  // 21 x20y55 CPE[1]
00  // 22 x20y55 CPE[2]
00  // 23 x20y55 CPE[3]
00  // 24 x20y55 CPE[4]
00  // 25 x20y55 CPE[5]
00  // 26 x20y55 CPE[6]
00  // 27 x20y55 CPE[7]
00  // 28 x20y55 CPE[8]
00  // 29 x20y55 CPE[9]
00  // 30 x20y56 CPE[0]
00  // 31 x20y56 CPE[1]
00  // 32 x20y56 CPE[2]
00  // 33 x20y56 CPE[3]
00  // 34 x20y56 CPE[4]
00  // 35 x20y56 CPE[5]
00  // 36 x20y56 CPE[6]
00  // 37 x20y56 CPE[7]
00  // 38 x20y56 CPE[8]
00  // 39 x20y56 CPE[9]
00  // 40 x19y55 INMUX plane 2,1
00  // 41 x19y55 INMUX plane 4,3
00  // 42 x19y55 INMUX plane 6,5
00  // 43 x19y55 INMUX plane 8,7
00  // 44 x19y55 INMUX plane 10,9
00  // 45 x19y55 INMUX plane 12,11
00  // 46 x19y56 INMUX plane 2,1
00  // 47 x19y56 INMUX plane 4,3
00  // 48 x19y56 INMUX plane 6,5
00  // 49 x19y56 INMUX plane 8,7
00  // 50 x19y56 INMUX plane 10,9
01  // 51 x19y56 INMUX plane 12,11
00  // 52 x20y55 INMUX plane 2,1
00  // 53 x20y55 INMUX plane 4,3
00  // 54 x20y55 INMUX plane 6,5
00  // 55 x20y55 INMUX plane 8,7
01  // 56 x20y55 INMUX plane 10,9
00  // 57 x20y55 INMUX plane 12,11
00  // 58 x20y56 INMUX plane 2,1
00  // 59 x20y56 INMUX plane 4,3
00  // 60 x20y56 INMUX plane 6,5
00  // 61 x20y56 INMUX plane 8,7
00  // 62 x20y56 INMUX plane 10,9
01  // 63 x20y56 INMUX plane 12,11
00  // 64 x19y55 SB_BIG plane 1
00  // 65 x19y55 SB_BIG plane 1
00  // 66 x19y55 SB_DRIVE plane 2,1
00  // 67 x19y55 SB_BIG plane 2
00  // 68 x19y55 SB_BIG plane 2
00  // 69 x19y55 SB_BIG plane 3
00  // 70 x19y55 SB_BIG plane 3
00  // 71 x19y55 SB_DRIVE plane 4,3
00  // 72 x19y55 SB_BIG plane 4
00  // 73 x19y55 SB_BIG plane 4
00  // 74 x19y55 SB_BIG plane 5
00  // 75 x19y55 SB_BIG plane 5
00  // 76 x19y55 SB_DRIVE plane 6,5
00  // 77 x19y55 SB_BIG plane 6
00  // 78 x19y55 SB_BIG plane 6
00  // 79 x19y55 SB_BIG plane 7
00  // 80 x19y55 SB_BIG plane 7
00  // 81 x19y55 SB_DRIVE plane 8,7
00  // 82 x19y55 SB_BIG plane 8
00  // 83 x19y55 SB_BIG plane 8
39  // 84 x19y55 SB_BIG plane 9
D2 // -- CRC low byte
2F // -- CRC high byte


// Config Latches on x21y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9E26     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
1C // y_sel: 55
9B // -- CRC low byte
C2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9E2E
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x21y55 CPE[0]
00  //  1 x21y55 CPE[1]
00  //  2 x21y55 CPE[2]
00  //  3 x21y55 CPE[3]
00  //  4 x21y55 CPE[4]
00  //  5 x21y55 CPE[5]
00  //  6 x21y55 CPE[6]
00  //  7 x21y55 CPE[7]
00  //  8 x21y55 CPE[8]
00  //  9 x21y55 CPE[9]
00  // 10 x21y56 CPE[0]
00  // 11 x21y56 CPE[1]
00  // 12 x21y56 CPE[2]
00  // 13 x21y56 CPE[3]
00  // 14 x21y56 CPE[4]
00  // 15 x21y56 CPE[5]
00  // 16 x21y56 CPE[6]
00  // 17 x21y56 CPE[7]
00  // 18 x21y56 CPE[8]
00  // 19 x21y56 CPE[9]
00  // 20 x22y55 CPE[0]
00  // 21 x22y55 CPE[1]
00  // 22 x22y55 CPE[2]
00  // 23 x22y55 CPE[3]
00  // 24 x22y55 CPE[4]
00  // 25 x22y55 CPE[5]
00  // 26 x22y55 CPE[6]
00  // 27 x22y55 CPE[7]
00  // 28 x22y55 CPE[8]
00  // 29 x22y55 CPE[9]
00  // 30 x22y56 CPE[0]
00  // 31 x22y56 CPE[1]
00  // 32 x22y56 CPE[2]
00  // 33 x22y56 CPE[3]
00  // 34 x22y56 CPE[4]
00  // 35 x22y56 CPE[5]
00  // 36 x22y56 CPE[6]
00  // 37 x22y56 CPE[7]
00  // 38 x22y56 CPE[8]
00  // 39 x22y56 CPE[9]
00  // 40 x21y55 INMUX plane 2,1
00  // 41 x21y55 INMUX plane 4,3
00  // 42 x21y55 INMUX plane 6,5
00  // 43 x21y55 INMUX plane 8,7
01  // 44 x21y55 INMUX plane 10,9
00  // 45 x21y55 INMUX plane 12,11
00  // 46 x21y56 INMUX plane 2,1
00  // 47 x21y56 INMUX plane 4,3
00  // 48 x21y56 INMUX plane 6,5
00  // 49 x21y56 INMUX plane 8,7
00  // 50 x21y56 INMUX plane 10,9
00  // 51 x21y56 INMUX plane 12,11
00  // 52 x22y55 INMUX plane 2,1
00  // 53 x22y55 INMUX plane 4,3
00  // 54 x22y55 INMUX plane 6,5
00  // 55 x22y55 INMUX plane 8,7
00  // 56 x22y55 INMUX plane 10,9
00  // 57 x22y55 INMUX plane 12,11
00  // 58 x22y56 INMUX plane 2,1
00  // 59 x22y56 INMUX plane 4,3
00  // 60 x22y56 INMUX plane 6,5
00  // 61 x22y56 INMUX plane 8,7
00  // 62 x22y56 INMUX plane 10,9
00  // 63 x22y56 INMUX plane 12,11
00  // 64 x22y56 SB_BIG plane 1
00  // 65 x22y56 SB_BIG plane 1
00  // 66 x22y56 SB_DRIVE plane 2,1
00  // 67 x22y56 SB_BIG plane 2
00  // 68 x22y56 SB_BIG plane 2
00  // 69 x22y56 SB_BIG plane 3
00  // 70 x22y56 SB_BIG plane 3
00  // 71 x22y56 SB_DRIVE plane 4,3
00  // 72 x22y56 SB_BIG plane 4
00  // 73 x22y56 SB_BIG plane 4
00  // 74 x22y56 SB_BIG plane 5
00  // 75 x22y56 SB_BIG plane 5
00  // 76 x22y56 SB_DRIVE plane 6,5
00  // 77 x22y56 SB_BIG plane 6
00  // 78 x22y56 SB_BIG plane 6
00  // 79 x22y56 SB_BIG plane 7
00  // 80 x22y56 SB_BIG plane 7
00  // 81 x22y56 SB_DRIVE plane 8,7
00  // 82 x22y56 SB_BIG plane 8
00  // 83 x22y56 SB_BIG plane 8
00  // 84 x22y56 SB_BIG plane 9
00  // 85 x22y56 SB_BIG plane 9
00  // 86 x22y56 SB_DRIVE plane 10,9
00  // 87 x22y56 SB_BIG plane 10
00  // 88 x22y56 SB_BIG plane 10
00  // 89 x22y56 SB_BIG plane 11
00  // 90 x22y56 SB_BIG plane 11
04  // 91 x22y56 SB_DRIVE plane 12,11
8C // -- CRC low byte
76 // -- CRC high byte


// Config Latches on x23y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9E90     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
1C // y_sel: 55
93 // -- CRC low byte
8F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9E98
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x23y55 CPE[0]
00  //  1 x23y55 CPE[1]
00  //  2 x23y55 CPE[2]
00  //  3 x23y55 CPE[3]
00  //  4 x23y55 CPE[4]
00  //  5 x23y55 CPE[5]
00  //  6 x23y55 CPE[6]
00  //  7 x23y55 CPE[7]
00  //  8 x23y55 CPE[8]
00  //  9 x23y55 CPE[9]
00  // 10 x23y56 CPE[0]
00  // 11 x23y56 CPE[1]
00  // 12 x23y56 CPE[2]
00  // 13 x23y56 CPE[3]
00  // 14 x23y56 CPE[4]
00  // 15 x23y56 CPE[5]
00  // 16 x23y56 CPE[6]
00  // 17 x23y56 CPE[7]
00  // 18 x23y56 CPE[8]
00  // 19 x23y56 CPE[9]
00  // 20 x24y55 CPE[0]
00  // 21 x24y55 CPE[1]
00  // 22 x24y55 CPE[2]
00  // 23 x24y55 CPE[3]
00  // 24 x24y55 CPE[4]
00  // 25 x24y55 CPE[5]
00  // 26 x24y55 CPE[6]
00  // 27 x24y55 CPE[7]
00  // 28 x24y55 CPE[8]
00  // 29 x24y55 CPE[9]
00  // 30 x24y56 CPE[0]
00  // 31 x24y56 CPE[1]
00  // 32 x24y56 CPE[2]
00  // 33 x24y56 CPE[3]
00  // 34 x24y56 CPE[4]
00  // 35 x24y56 CPE[5]
00  // 36 x24y56 CPE[6]
00  // 37 x24y56 CPE[7]
00  // 38 x24y56 CPE[8]
00  // 39 x24y56 CPE[9]
00  // 40 x23y55 INMUX plane 2,1
00  // 41 x23y55 INMUX plane 4,3
00  // 42 x23y55 INMUX plane 6,5
00  // 43 x23y55 INMUX plane 8,7
00  // 44 x23y55 INMUX plane 10,9
00  // 45 x23y55 INMUX plane 12,11
00  // 46 x23y56 INMUX plane 2,1
00  // 47 x23y56 INMUX plane 4,3
00  // 48 x23y56 INMUX plane 6,5
00  // 49 x23y56 INMUX plane 8,7
00  // 50 x23y56 INMUX plane 10,9
00  // 51 x23y56 INMUX plane 12,11
00  // 52 x24y55 INMUX plane 2,1
00  // 53 x24y55 INMUX plane 4,3
00  // 54 x24y55 INMUX plane 6,5
00  // 55 x24y55 INMUX plane 8,7
00  // 56 x24y55 INMUX plane 10,9
00  // 57 x24y55 INMUX plane 12,11
00  // 58 x24y56 INMUX plane 2,1
00  // 59 x24y56 INMUX plane 4,3
00  // 60 x24y56 INMUX plane 6,5
00  // 61 x24y56 INMUX plane 8,7
00  // 62 x24y56 INMUX plane 10,9
00  // 63 x24y56 INMUX plane 12,11
00  // 64 x23y55 SB_BIG plane 1
00  // 65 x23y55 SB_BIG plane 1
00  // 66 x23y55 SB_DRIVE plane 2,1
00  // 67 x23y55 SB_BIG plane 2
00  // 68 x23y55 SB_BIG plane 2
00  // 69 x23y55 SB_BIG plane 3
00  // 70 x23y55 SB_BIG plane 3
00  // 71 x23y55 SB_DRIVE plane 4,3
00  // 72 x23y55 SB_BIG plane 4
00  // 73 x23y55 SB_BIG plane 4
00  // 74 x23y55 SB_BIG plane 5
00  // 75 x23y55 SB_BIG plane 5
00  // 76 x23y55 SB_DRIVE plane 6,5
00  // 77 x23y55 SB_BIG plane 6
00  // 78 x23y55 SB_BIG plane 6
00  // 79 x23y55 SB_BIG plane 7
00  // 80 x23y55 SB_BIG plane 7
00  // 81 x23y55 SB_DRIVE plane 8,7
00  // 82 x23y55 SB_BIG plane 8
00  // 83 x23y55 SB_BIG plane 8
00  // 84 x23y55 SB_BIG plane 9
00  // 85 x23y55 SB_BIG plane 9
04  // 86 x23y55 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x29y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9EF5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
1C // y_sel: 55
FB // -- CRC low byte
A5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9EFD
4F // Length: 79
6E // -- CRC low byte
82 // -- CRC high byte
00  //  0 x29y55 CPE[0]
00  //  1 x29y55 CPE[1]
00  //  2 x29y55 CPE[2]
00  //  3 x29y55 CPE[3]
00  //  4 x29y55 CPE[4]
00  //  5 x29y55 CPE[5]
00  //  6 x29y55 CPE[6]
00  //  7 x29y55 CPE[7]
00  //  8 x29y55 CPE[8]
00  //  9 x29y55 CPE[9]
00  // 10 x29y56 CPE[0]
00  // 11 x29y56 CPE[1]
00  // 12 x29y56 CPE[2]
00  // 13 x29y56 CPE[3]
00  // 14 x29y56 CPE[4]
00  // 15 x29y56 CPE[5]
00  // 16 x29y56 CPE[6]
00  // 17 x29y56 CPE[7]
00  // 18 x29y56 CPE[8]
00  // 19 x29y56 CPE[9]
00  // 20 x30y55 CPE[0]
00  // 21 x30y55 CPE[1]
00  // 22 x30y55 CPE[2]
00  // 23 x30y55 CPE[3]
00  // 24 x30y55 CPE[4]
00  // 25 x30y55 CPE[5]
00  // 26 x30y55 CPE[6]
00  // 27 x30y55 CPE[7]
00  // 28 x30y55 CPE[8]
00  // 29 x30y55 CPE[9]
00  // 30 x30y56 CPE[0]
00  // 31 x30y56 CPE[1]
00  // 32 x30y56 CPE[2]
00  // 33 x30y56 CPE[3]
00  // 34 x30y56 CPE[4]
00  // 35 x30y56 CPE[5]
00  // 36 x30y56 CPE[6]
00  // 37 x30y56 CPE[7]
00  // 38 x30y56 CPE[8]
00  // 39 x30y56 CPE[9]
00  // 40 x29y55 INMUX plane 2,1
00  // 41 x29y55 INMUX plane 4,3
00  // 42 x29y55 INMUX plane 6,5
00  // 43 x29y55 INMUX plane 8,7
00  // 44 x29y55 INMUX plane 10,9
00  // 45 x29y55 INMUX plane 12,11
00  // 46 x29y56 INMUX plane 2,1
00  // 47 x29y56 INMUX plane 4,3
00  // 48 x29y56 INMUX plane 6,5
00  // 49 x29y56 INMUX plane 8,7
00  // 50 x29y56 INMUX plane 10,9
00  // 51 x29y56 INMUX plane 12,11
00  // 52 x30y55 INMUX plane 2,1
00  // 53 x30y55 INMUX plane 4,3
00  // 54 x30y55 INMUX plane 6,5
00  // 55 x30y55 INMUX plane 8,7
00  // 56 x30y55 INMUX plane 10,9
00  // 57 x30y55 INMUX plane 12,11
00  // 58 x30y56 INMUX plane 2,1
00  // 59 x30y56 INMUX plane 4,3
00  // 60 x30y56 INMUX plane 6,5
00  // 61 x30y56 INMUX plane 8,7
00  // 62 x30y56 INMUX plane 10,9
00  // 63 x30y56 INMUX plane 12,11
00  // 64 x30y56 SB_BIG plane 1
00  // 65 x30y56 SB_BIG plane 1
00  // 66 x30y56 SB_DRIVE plane 2,1
00  // 67 x30y56 SB_BIG plane 2
00  // 68 x30y56 SB_BIG plane 2
00  // 69 x30y56 SB_BIG plane 3
00  // 70 x30y56 SB_BIG plane 3
00  // 71 x30y56 SB_DRIVE plane 4,3
00  // 72 x30y56 SB_BIG plane 4
00  // 73 x30y56 SB_BIG plane 4
00  // 74 x30y56 SB_BIG plane 5
00  // 75 x30y56 SB_BIG plane 5
00  // 76 x30y56 SB_DRIVE plane 6,5
00  // 77 x30y56 SB_BIG plane 6
60  // 78 x30y56 SB_BIG plane 6
B9 // -- CRC low byte
E3 // -- CRC high byte


// Config Latches on x33y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9F52     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1C // y_sel: 55
7A // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9F5A
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x33y55 CPE[0]
00  //  1 x33y55 CPE[1]
00  //  2 x33y55 CPE[2]
00  //  3 x33y55 CPE[3]
00  //  4 x33y55 CPE[4]
00  //  5 x33y55 CPE[5]
00  //  6 x33y55 CPE[6]
00  //  7 x33y55 CPE[7]
00  //  8 x33y55 CPE[8]
00  //  9 x33y55 CPE[9]
00  // 10 x33y56 CPE[0]
00  // 11 x33y56 CPE[1]
00  // 12 x33y56 CPE[2]
00  // 13 x33y56 CPE[3]
00  // 14 x33y56 CPE[4]
00  // 15 x33y56 CPE[5]
00  // 16 x33y56 CPE[6]
00  // 17 x33y56 CPE[7]
00  // 18 x33y56 CPE[8]
00  // 19 x33y56 CPE[9]
00  // 20 x34y55 CPE[0]  net1 = net2: _a8  C_AND/D//AND/D
00  // 21 x34y55 CPE[1]
00  // 22 x34y55 CPE[2]
00  // 23 x34y55 CPE[3]
00  // 24 x34y55 CPE[4]
00  // 25 x34y55 CPE[5]
00  // 26 x34y55 CPE[6]
00  // 27 x34y55 CPE[7]
00  // 28 x34y55 CPE[8]
00  // 29 x34y55 CPE[9]
00  // 30 x34y56 CPE[0]
00  // 31 x34y56 CPE[1]
00  // 32 x34y56 CPE[2]
00  // 33 x34y56 CPE[3]
00  // 34 x34y56 CPE[4]
00  // 35 x34y56 CPE[5]
00  // 36 x34y56 CPE[6]
00  // 37 x34y56 CPE[7]
00  // 38 x34y56 CPE[8]
00  // 39 x34y56 CPE[9]
00  // 40 x33y55 INMUX plane 2,1
00  // 41 x33y55 INMUX plane 4,3
00  // 42 x33y55 INMUX plane 6,5
00  // 43 x33y55 INMUX plane 8,7
00  // 44 x33y55 INMUX plane 10,9
00  // 45 x33y55 INMUX plane 12,11
00  // 46 x33y56 INMUX plane 2,1
00  // 47 x33y56 INMUX plane 4,3
00  // 48 x33y56 INMUX plane 6,5
00  // 49 x33y56 INMUX plane 8,7
00  // 50 x33y56 INMUX plane 10,9
00  // 51 x33y56 INMUX plane 12,11
18  // 52 x34y55 INMUX plane 2,1
38  // 53 x34y55 INMUX plane 4,3
30  // 54 x34y55 INMUX plane 6,5
08  // 55 x34y55 INMUX plane 8,7
86  // 56 x34y55 INMUX plane 10,9
2D  // 57 x34y55 INMUX plane 12,11
00  // 58 x34y56 INMUX plane 2,1
00  // 59 x34y56 INMUX plane 4,3
00  // 60 x34y56 INMUX plane 6,5
00  // 61 x34y56 INMUX plane 8,7
00  // 62 x34y56 INMUX plane 10,9
00  // 63 x34y56 INMUX plane 12,11
00  // 64 x34y56 SB_BIG plane 1
00  // 65 x34y56 SB_BIG plane 1
00  // 66 x34y56 SB_DRIVE plane 2,1
00  // 67 x34y56 SB_BIG plane 2
40  // 68 x34y56 SB_BIG plane 2
48  // 69 x34y56 SB_BIG plane 3
12  // 70 x34y56 SB_BIG plane 3
00  // 71 x34y56 SB_DRIVE plane 4,3
00  // 72 x34y56 SB_BIG plane 4
00  // 73 x34y56 SB_BIG plane 4
00  // 74 x34y56 SB_BIG plane 5
00  // 75 x34y56 SB_BIG plane 5
00  // 76 x34y56 SB_DRIVE plane 6,5
00  // 77 x34y56 SB_BIG plane 6
00  // 78 x34y56 SB_BIG plane 6
48  // 79 x34y56 SB_BIG plane 7
02  // 80 x34y56 SB_BIG plane 7
00  // 81 x34y56 SB_DRIVE plane 8,7
00  // 82 x34y56 SB_BIG plane 8
00  // 83 x34y56 SB_BIG plane 8
00  // 84 x34y56 SB_BIG plane 9
00  // 85 x34y56 SB_BIG plane 9
00  // 86 x34y56 SB_DRIVE plane 10,9
00  // 87 x34y56 SB_BIG plane 10
00  // 88 x34y56 SB_BIG plane 10
31  // 89 x34y56 SB_BIG plane 11
00  // 90 x34y56 SB_BIG plane 11
00  // 91 x34y56 SB_DRIVE plane 12,11
00  // 92 x34y56 SB_BIG plane 12
00  // 93 x34y56 SB_BIG plane 12
00  // 94 x33y55 SB_SML plane 1
04  // 95 x33y55 SB_SML plane 2,1
00  // 96 x33y55 SB_SML plane 2
A8  // 97 x33y55 SB_SML plane 3
02  // 98 x33y55 SB_SML plane 4,3
00  // 99 x33y55 SB_SML plane 4
00  // 100 x33y55 SB_SML plane 5
00  // 101 x33y55 SB_SML plane 6,5
00  // 102 x33y55 SB_SML plane 6
A8  // 103 x33y55 SB_SML plane 7
02  // 104 x33y55 SB_SML plane 8,7
00  // 105 x33y55 SB_SML plane 8
06  // 106 x33y55 SB_SML plane 9
02  // 107 x33y55 SB_SML plane 10,9
00  // 108 x33y55 SB_SML plane 10
01  // 109 x33y55 SB_SML plane 11
07 // -- CRC low byte
3A // -- CRC high byte


// Config Latches on x35y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9FCE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1C // y_sel: 55
12 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9FD6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y55 CPE[0]
00  //  1 x35y55 CPE[1]
00  //  2 x35y55 CPE[2]
00  //  3 x35y55 CPE[3]
00  //  4 x35y55 CPE[4]
00  //  5 x35y55 CPE[5]
00  //  6 x35y55 CPE[6]
00  //  7 x35y55 CPE[7]
00  //  8 x35y55 CPE[8]
00  //  9 x35y55 CPE[9]
00  // 10 x35y56 CPE[0]  net1 = net2: _a29  C_AND/D//AND/D
00  // 11 x35y56 CPE[1]
00  // 12 x35y56 CPE[2]
00  // 13 x35y56 CPE[3]
00  // 14 x35y56 CPE[4]
00  // 15 x35y56 CPE[5]
00  // 16 x35y56 CPE[6]
00  // 17 x35y56 CPE[7]
00  // 18 x35y56 CPE[8]
00  // 19 x35y56 CPE[9]
00  // 20 x36y55 CPE[0]
00  // 21 x36y55 CPE[1]
00  // 22 x36y55 CPE[2]
00  // 23 x36y55 CPE[3]
00  // 24 x36y55 CPE[4]
00  // 25 x36y55 CPE[5]
00  // 26 x36y55 CPE[6]
00  // 27 x36y55 CPE[7]
00  // 28 x36y55 CPE[8]
00  // 29 x36y55 CPE[9]
00  // 30 x36y56 CPE[0]
00  // 31 x36y56 CPE[1]
00  // 32 x36y56 CPE[2]
00  // 33 x36y56 CPE[3]
00  // 34 x36y56 CPE[4]
00  // 35 x36y56 CPE[5]
00  // 36 x36y56 CPE[6]
00  // 37 x36y56 CPE[7]
00  // 38 x36y56 CPE[8]
00  // 39 x36y56 CPE[9]
00  // 40 x35y55 INMUX plane 2,1
00  // 41 x35y55 INMUX plane 4,3
00  // 42 x35y55 INMUX plane 6,5
00  // 43 x35y55 INMUX plane 8,7
00  // 44 x35y55 INMUX plane 10,9
01  // 45 x35y55 INMUX plane 12,11
20  // 46 x35y56 INMUX plane 2,1
05  // 47 x35y56 INMUX plane 4,3
30  // 48 x35y56 INMUX plane 6,5
05  // 49 x35y56 INMUX plane 8,7
06  // 50 x35y56 INMUX plane 10,9
28  // 51 x35y56 INMUX plane 12,11
28  // 52 x36y55 INMUX plane 2,1
00  // 53 x36y55 INMUX plane 4,3
00  // 54 x36y55 INMUX plane 6,5
48  // 55 x36y55 INMUX plane 8,7
00  // 56 x36y55 INMUX plane 10,9
08  // 57 x36y55 INMUX plane 12,11
00  // 58 x36y56 INMUX plane 2,1
00  // 59 x36y56 INMUX plane 4,3
00  // 60 x36y56 INMUX plane 6,5
00  // 61 x36y56 INMUX plane 8,7
00  // 62 x36y56 INMUX plane 10,9
01  // 63 x36y56 INMUX plane 12,11
00  // 64 x35y55 SB_BIG plane 1
00  // 65 x35y55 SB_BIG plane 1
00  // 66 x35y55 SB_DRIVE plane 2,1
48  // 67 x35y55 SB_BIG plane 2
12  // 68 x35y55 SB_BIG plane 2
00  // 69 x35y55 SB_BIG plane 3
00  // 70 x35y55 SB_BIG plane 3
00  // 71 x35y55 SB_DRIVE plane 4,3
00  // 72 x35y55 SB_BIG plane 4
00  // 73 x35y55 SB_BIG plane 4
00  // 74 x35y55 SB_BIG plane 5
00  // 75 x35y55 SB_BIG plane 5
00  // 76 x35y55 SB_DRIVE plane 6,5
48  // 77 x35y55 SB_BIG plane 6
02  // 78 x35y55 SB_BIG plane 6
00  // 79 x35y55 SB_BIG plane 7
00  // 80 x35y55 SB_BIG plane 7
00  // 81 x35y55 SB_DRIVE plane 8,7
00  // 82 x35y55 SB_BIG plane 8
00  // 83 x35y55 SB_BIG plane 8
00  // 84 x35y55 SB_BIG plane 9
00  // 85 x35y55 SB_BIG plane 9
00  // 86 x35y55 SB_DRIVE plane 10,9
00  // 87 x35y55 SB_BIG plane 10
00  // 88 x35y55 SB_BIG plane 10
00  // 89 x35y55 SB_BIG plane 11
00  // 90 x35y55 SB_BIG plane 11
00  // 91 x35y55 SB_DRIVE plane 12,11
00  // 92 x35y55 SB_BIG plane 12
00  // 93 x35y55 SB_BIG plane 12
00  // 94 x36y56 SB_SML plane 1
80  // 95 x36y56 SB_SML plane 2,1
2A  // 96 x36y56 SB_SML plane 2
E2  // 97 x36y56 SB_SML plane 3
03  // 98 x36y56 SB_SML plane 4,3
00  // 99 x36y56 SB_SML plane 4
00  // 100 x36y56 SB_SML plane 5
80  // 101 x36y56 SB_SML plane 6,5
2A  // 102 x36y56 SB_SML plane 6
E2  // 103 x36y56 SB_SML plane 7
03  // 104 x36y56 SB_SML plane 8,7
00  // 105 x36y56 SB_SML plane 8
00  // 106 x36y56 SB_SML plane 9
00  // 107 x36y56 SB_SML plane 10,9
00  // 108 x36y56 SB_SML plane 10
00  // 109 x36y56 SB_SML plane 11
00  // 110 x36y56 SB_SML plane 12,11
06  // 111 x36y56 SB_SML plane 12
CE // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x37y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A04C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
1C // y_sel: 55
CA // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A054
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x37y55 CPE[0]
00  //  1 x37y55 CPE[1]
00  //  2 x37y55 CPE[2]
00  //  3 x37y55 CPE[3]
00  //  4 x37y55 CPE[4]
00  //  5 x37y55 CPE[5]
00  //  6 x37y55 CPE[6]
00  //  7 x37y55 CPE[7]
00  //  8 x37y55 CPE[8]
00  //  9 x37y55 CPE[9]
00  // 10 x37y56 CPE[0]
00  // 11 x37y56 CPE[1]
00  // 12 x37y56 CPE[2]
00  // 13 x37y56 CPE[3]
00  // 14 x37y56 CPE[4]
00  // 15 x37y56 CPE[5]
00  // 16 x37y56 CPE[6]
00  // 17 x37y56 CPE[7]
00  // 18 x37y56 CPE[8]
00  // 19 x37y56 CPE[9]
00  // 20 x38y55 CPE[0]
00  // 21 x38y55 CPE[1]
00  // 22 x38y55 CPE[2]
00  // 23 x38y55 CPE[3]
00  // 24 x38y55 CPE[4]
00  // 25 x38y55 CPE[5]
00  // 26 x38y55 CPE[6]
00  // 27 x38y55 CPE[7]
00  // 28 x38y55 CPE[8]
00  // 29 x38y55 CPE[9]
00  // 30 x38y56 CPE[0]
00  // 31 x38y56 CPE[1]
00  // 32 x38y56 CPE[2]
00  // 33 x38y56 CPE[3]
00  // 34 x38y56 CPE[4]
00  // 35 x38y56 CPE[5]
00  // 36 x38y56 CPE[6]
00  // 37 x38y56 CPE[7]
00  // 38 x38y56 CPE[8]
00  // 39 x38y56 CPE[9]
18  // 40 x37y55 INMUX plane 2,1
00  // 41 x37y55 INMUX plane 4,3
00  // 42 x37y55 INMUX plane 6,5
00  // 43 x37y55 INMUX plane 8,7
00  // 44 x37y55 INMUX plane 10,9
00  // 45 x37y55 INMUX plane 12,11
18  // 46 x37y56 INMUX plane 2,1
00  // 47 x37y56 INMUX plane 4,3
00  // 48 x37y56 INMUX plane 6,5
00  // 49 x37y56 INMUX plane 8,7
00  // 50 x37y56 INMUX plane 10,9
00  // 51 x37y56 INMUX plane 12,11
00  // 52 x38y55 INMUX plane 2,1
00  // 53 x38y55 INMUX plane 4,3
00  // 54 x38y55 INMUX plane 6,5
00  // 55 x38y55 INMUX plane 8,7
00  // 56 x38y55 INMUX plane 10,9
01  // 57 x38y55 INMUX plane 12,11
00  // 58 x38y56 INMUX plane 2,1
00  // 59 x38y56 INMUX plane 4,3
00  // 60 x38y56 INMUX plane 6,5
00  // 61 x38y56 INMUX plane 8,7
00  // 62 x38y56 INMUX plane 10,9
00  // 63 x38y56 INMUX plane 12,11
00  // 64 x38y56 SB_BIG plane 1
00  // 65 x38y56 SB_BIG plane 1
00  // 66 x38y56 SB_DRIVE plane 2,1
00  // 67 x38y56 SB_BIG plane 2
00  // 68 x38y56 SB_BIG plane 2
00  // 69 x38y56 SB_BIG plane 3
00  // 70 x38y56 SB_BIG plane 3
00  // 71 x38y56 SB_DRIVE plane 4,3
00  // 72 x38y56 SB_BIG plane 4
00  // 73 x38y56 SB_BIG plane 4
00  // 74 x38y56 SB_BIG plane 5
00  // 75 x38y56 SB_BIG plane 5
00  // 76 x38y56 SB_DRIVE plane 6,5
00  // 77 x38y56 SB_BIG plane 6
00  // 78 x38y56 SB_BIG plane 6
00  // 79 x38y56 SB_BIG plane 7
00  // 80 x38y56 SB_BIG plane 7
00  // 81 x38y56 SB_DRIVE plane 8,7
00  // 82 x38y56 SB_BIG plane 8
00  // 83 x38y56 SB_BIG plane 8
00  // 84 x38y56 SB_BIG plane 9
00  // 85 x38y56 SB_BIG plane 9
00  // 86 x38y56 SB_DRIVE plane 10,9
00  // 87 x38y56 SB_BIG plane 10
00  // 88 x38y56 SB_BIG plane 10
00  // 89 x38y56 SB_BIG plane 11
00  // 90 x38y56 SB_BIG plane 11
00  // 91 x38y56 SB_DRIVE plane 12,11
00  // 92 x38y56 SB_BIG plane 12
00  // 93 x38y56 SB_BIG plane 12
06  // 94 x37y55 SB_SML plane 1
02  // 95 x37y55 SB_SML plane 2,1
00  // 96 x37y55 SB_SML plane 2
00  // 97 x37y55 SB_SML plane 3
00  // 98 x37y55 SB_SML plane 4,3
00  // 99 x37y55 SB_SML plane 4
00  // 100 x37y55 SB_SML plane 5
00  // 101 x37y55 SB_SML plane 6,5
00  // 102 x37y55 SB_SML plane 6
00  // 103 x37y55 SB_SML plane 7
00  // 104 x37y55 SB_SML plane 8,7
00  // 105 x37y55 SB_SML plane 8
00  // 106 x37y55 SB_SML plane 9
00  // 107 x37y55 SB_SML plane 10,9
00  // 108 x37y55 SB_SML plane 10
18  // 109 x37y55 SB_SML plane 11
02  // 110 x37y55 SB_SML plane 12,11
C7 // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x39y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A0C9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
1C // y_sel: 55
C2 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A0D1
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x39y55 CPE[0]
00  //  1 x39y55 CPE[1]
00  //  2 x39y55 CPE[2]
00  //  3 x39y55 CPE[3]
00  //  4 x39y55 CPE[4]
00  //  5 x39y55 CPE[5]
00  //  6 x39y55 CPE[6]
00  //  7 x39y55 CPE[7]
00  //  8 x39y55 CPE[8]
00  //  9 x39y55 CPE[9]
00  // 10 x39y56 CPE[0]
00  // 11 x39y56 CPE[1]
00  // 12 x39y56 CPE[2]
00  // 13 x39y56 CPE[3]
00  // 14 x39y56 CPE[4]
00  // 15 x39y56 CPE[5]
00  // 16 x39y56 CPE[6]
00  // 17 x39y56 CPE[7]
00  // 18 x39y56 CPE[8]
00  // 19 x39y56 CPE[9]
00  // 20 x40y55 CPE[0]  net1 = net2: _a11  C_AND/D//AND/D
00  // 21 x40y55 CPE[1]
00  // 22 x40y55 CPE[2]
00  // 23 x40y55 CPE[3]
00  // 24 x40y55 CPE[4]
00  // 25 x40y55 CPE[5]
00  // 26 x40y55 CPE[6]
00  // 27 x40y55 CPE[7]
00  // 28 x40y55 CPE[8]
00  // 29 x40y55 CPE[9]
00  // 30 x40y56 CPE[0]
00  // 31 x40y56 CPE[1]
00  // 32 x40y56 CPE[2]
00  // 33 x40y56 CPE[3]
00  // 34 x40y56 CPE[4]
00  // 35 x40y56 CPE[5]
00  // 36 x40y56 CPE[6]
00  // 37 x40y56 CPE[7]
00  // 38 x40y56 CPE[8]
00  // 39 x40y56 CPE[9]
00  // 40 x39y55 INMUX plane 2,1
05  // 41 x39y55 INMUX plane 4,3
00  // 42 x39y55 INMUX plane 6,5
00  // 43 x39y55 INMUX plane 8,7
00  // 44 x39y55 INMUX plane 10,9
01  // 45 x39y55 INMUX plane 12,11
00  // 46 x39y56 INMUX plane 2,1
00  // 47 x39y56 INMUX plane 4,3
00  // 48 x39y56 INMUX plane 6,5
00  // 49 x39y56 INMUX plane 8,7
00  // 50 x39y56 INMUX plane 10,9
00  // 51 x39y56 INMUX plane 12,11
20  // 52 x40y55 INMUX plane 2,1
04  // 53 x40y55 INMUX plane 4,3
30  // 54 x40y55 INMUX plane 6,5
04  // 55 x40y55 INMUX plane 8,7
00  // 56 x40y55 INMUX plane 10,9
00  // 57 x40y55 INMUX plane 12,11
00  // 58 x40y56 INMUX plane 2,1
01  // 59 x40y56 INMUX plane 4,3
00  // 60 x40y56 INMUX plane 6,5
00  // 61 x40y56 INMUX plane 8,7
00  // 62 x40y56 INMUX plane 10,9
00  // 63 x40y56 INMUX plane 12,11
00  // 64 x39y55 SB_BIG plane 1
00  // 65 x39y55 SB_BIG plane 1
00  // 66 x39y55 SB_DRIVE plane 2,1
00  // 67 x39y55 SB_BIG plane 2
50  // 68 x39y55 SB_BIG plane 2
48  // 69 x39y55 SB_BIG plane 3
12  // 70 x39y55 SB_BIG plane 3
00  // 71 x39y55 SB_DRIVE plane 4,3
00  // 72 x39y55 SB_BIG plane 4
00  // 73 x39y55 SB_BIG plane 4
00  // 74 x39y55 SB_BIG plane 5
00  // 75 x39y55 SB_BIG plane 5
00  // 76 x39y55 SB_DRIVE plane 6,5
00  // 77 x39y55 SB_BIG plane 6
00  // 78 x39y55 SB_BIG plane 6
48  // 79 x39y55 SB_BIG plane 7
12  // 80 x39y55 SB_BIG plane 7
00  // 81 x39y55 SB_DRIVE plane 8,7
00  // 82 x39y55 SB_BIG plane 8
00  // 83 x39y55 SB_BIG plane 8
39  // 84 x39y55 SB_BIG plane 9
00  // 85 x39y55 SB_BIG plane 9
00  // 86 x39y55 SB_DRIVE plane 10,9
00  // 87 x39y55 SB_BIG plane 10
00  // 88 x39y55 SB_BIG plane 10
00  // 89 x39y55 SB_BIG plane 11
00  // 90 x39y55 SB_BIG plane 11
00  // 91 x39y55 SB_DRIVE plane 12,11
00  // 92 x39y55 SB_BIG plane 12
00  // 93 x39y55 SB_BIG plane 12
00  // 94 x40y56 SB_SML plane 1
00  // 95 x40y56 SB_SML plane 2,1
00  // 96 x40y56 SB_SML plane 2
08  // 97 x40y56 SB_SML plane 3
02  // 98 x40y56 SB_SML plane 4,3
00  // 99 x40y56 SB_SML plane 4
00  // 100 x40y56 SB_SML plane 5
00  // 101 x40y56 SB_SML plane 6,5
00  // 102 x40y56 SB_SML plane 6
28  // 103 x40y56 SB_SML plane 7
02  // 104 x40y56 SB_SML plane 8,7
66 // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x41y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A140     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
1C // y_sel: 55
1A // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A148
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x41y55 CPE[0]
00  //  1 x41y55 CPE[1]
00  //  2 x41y55 CPE[2]
00  //  3 x41y55 CPE[3]
00  //  4 x41y55 CPE[4]
00  //  5 x41y55 CPE[5]
00  //  6 x41y55 CPE[6]
00  //  7 x41y55 CPE[7]
00  //  8 x41y55 CPE[8]
00  //  9 x41y55 CPE[9]
00  // 10 x41y56 CPE[0]
00  // 11 x41y56 CPE[1]
00  // 12 x41y56 CPE[2]
00  // 13 x41y56 CPE[3]
00  // 14 x41y56 CPE[4]
00  // 15 x41y56 CPE[5]
00  // 16 x41y56 CPE[6]
00  // 17 x41y56 CPE[7]
00  // 18 x41y56 CPE[8]
00  // 19 x41y56 CPE[9]
00  // 20 x42y55 CPE[0]
00  // 21 x42y55 CPE[1]
00  // 22 x42y55 CPE[2]
00  // 23 x42y55 CPE[3]
00  // 24 x42y55 CPE[4]
00  // 25 x42y55 CPE[5]
00  // 26 x42y55 CPE[6]
00  // 27 x42y55 CPE[7]
00  // 28 x42y55 CPE[8]
00  // 29 x42y55 CPE[9]
00  // 30 x42y56 CPE[0]
00  // 31 x42y56 CPE[1]
00  // 32 x42y56 CPE[2]
00  // 33 x42y56 CPE[3]
00  // 34 x42y56 CPE[4]
00  // 35 x42y56 CPE[5]
00  // 36 x42y56 CPE[6]
00  // 37 x42y56 CPE[7]
00  // 38 x42y56 CPE[8]
00  // 39 x42y56 CPE[9]
00  // 40 x41y55 INMUX plane 2,1
00  // 41 x41y55 INMUX plane 4,3
00  // 42 x41y55 INMUX plane 6,5
00  // 43 x41y55 INMUX plane 8,7
01  // 44 x41y55 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x45y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A17B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1C // y_sel: 55
AA // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A183
3D // Length: 61
FB // -- CRC low byte
D2 // -- CRC high byte
00  //  0 x45y55 CPE[0]
00  //  1 x45y55 CPE[1]
00  //  2 x45y55 CPE[2]
00  //  3 x45y55 CPE[3]
00  //  4 x45y55 CPE[4]
00  //  5 x45y55 CPE[5]
00  //  6 x45y55 CPE[6]
00  //  7 x45y55 CPE[7]
00  //  8 x45y55 CPE[8]
00  //  9 x45y55 CPE[9]
00  // 10 x45y56 CPE[0]
00  // 11 x45y56 CPE[1]
00  // 12 x45y56 CPE[2]
00  // 13 x45y56 CPE[3]
00  // 14 x45y56 CPE[4]
00  // 15 x45y56 CPE[5]
00  // 16 x45y56 CPE[6]
00  // 17 x45y56 CPE[7]
00  // 18 x45y56 CPE[8]
00  // 19 x45y56 CPE[9]
00  // 20 x46y55 CPE[0]
00  // 21 x46y55 CPE[1]
00  // 22 x46y55 CPE[2]
00  // 23 x46y55 CPE[3]
00  // 24 x46y55 CPE[4]
00  // 25 x46y55 CPE[5]
00  // 26 x46y55 CPE[6]
00  // 27 x46y55 CPE[7]
00  // 28 x46y55 CPE[8]
00  // 29 x46y55 CPE[9]
00  // 30 x46y56 CPE[0]
00  // 31 x46y56 CPE[1]
00  // 32 x46y56 CPE[2]
00  // 33 x46y56 CPE[3]
00  // 34 x46y56 CPE[4]
00  // 35 x46y56 CPE[5]
00  // 36 x46y56 CPE[6]
00  // 37 x46y56 CPE[7]
00  // 38 x46y56 CPE[8]
00  // 39 x46y56 CPE[9]
28  // 40 x45y55 INMUX plane 2,1
00  // 41 x45y55 INMUX plane 4,3
28  // 42 x45y55 INMUX plane 6,5
00  // 43 x45y55 INMUX plane 8,7
00  // 44 x45y55 INMUX plane 10,9
00  // 45 x45y55 INMUX plane 12,11
00  // 46 x45y56 INMUX plane 2,1
00  // 47 x45y56 INMUX plane 4,3
00  // 48 x45y56 INMUX plane 6,5
00  // 49 x45y56 INMUX plane 8,7
00  // 50 x45y56 INMUX plane 10,9
00  // 51 x45y56 INMUX plane 12,11
00  // 52 x46y55 INMUX plane 2,1
00  // 53 x46y55 INMUX plane 4,3
00  // 54 x46y55 INMUX plane 6,5
00  // 55 x46y55 INMUX plane 8,7
00  // 56 x46y55 INMUX plane 10,9
00  // 57 x46y55 INMUX plane 12,11
08  // 58 x46y56 INMUX plane 2,1
00  // 59 x46y56 INMUX plane 4,3
08  // 60 x46y56 INMUX plane 6,5
35 // -- CRC low byte
3F // -- CRC high byte


// Config Latches on x161y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A1C6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1C // y_sel: 55
1C // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A1CE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y55
00  // 14 right_edge_EN1 at x163y55
00  // 15 right_edge_EN2 at x163y55
00  // 16 right_edge_EN0 at x163y56
00  // 17 right_edge_EN1 at x163y56
00  // 18 right_edge_EN2 at x163y56
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y56 SB_BIG plane 1
12  // 65 x162y56 SB_BIG plane 1
00  // 66 x162y56 SB_DRIVE plane 2,1
48  // 67 x162y56 SB_BIG plane 2
12  // 68 x162y56 SB_BIG plane 2
48  // 69 x162y56 SB_BIG plane 3
12  // 70 x162y56 SB_BIG plane 3
00  // 71 x162y56 SB_DRIVE plane 4,3
48  // 72 x162y56 SB_BIG plane 4
12  // 73 x162y56 SB_BIG plane 4
48  // 74 x162y56 SB_BIG plane 5
12  // 75 x162y56 SB_BIG plane 5
00  // 76 x162y56 SB_DRIVE plane 6,5
48  // 77 x162y56 SB_BIG plane 6
12  // 78 x162y56 SB_BIG plane 6
48  // 79 x162y56 SB_BIG plane 7
12  // 80 x162y56 SB_BIG plane 7
00  // 81 x162y56 SB_DRIVE plane 8,7
48  // 82 x162y56 SB_BIG plane 8
12  // 83 x162y56 SB_BIG plane 8
48  // 84 x162y56 SB_BIG plane 9
12  // 85 x162y56 SB_BIG plane 9
00  // 86 x162y56 SB_DRIVE plane 10,9
48  // 87 x162y56 SB_BIG plane 10
12  // 88 x162y56 SB_BIG plane 10
48  // 89 x162y56 SB_BIG plane 11
12  // 90 x162y56 SB_BIG plane 11
00  // 91 x162y56 SB_DRIVE plane 12,11
48  // 92 x162y56 SB_BIG plane 12
12  // 93 x162y56 SB_BIG plane 12
A8  // 94 x161y55 SB_SML plane 1
82  // 95 x161y55 SB_SML plane 2,1
2A  // 96 x161y55 SB_SML plane 2
A8  // 97 x161y55 SB_SML plane 3
82  // 98 x161y55 SB_SML plane 4,3
2A  // 99 x161y55 SB_SML plane 4
A8  // 100 x161y55 SB_SML plane 5
82  // 101 x161y55 SB_SML plane 6,5
2A  // 102 x161y55 SB_SML plane 6
A8  // 103 x161y55 SB_SML plane 7
82  // 104 x161y55 SB_SML plane 8,7
2A  // 105 x161y55 SB_SML plane 8
A8  // 106 x161y55 SB_SML plane 9
82  // 107 x161y55 SB_SML plane 10,9
2A  // 108 x161y55 SB_SML plane 10
A8  // 109 x161y55 SB_SML plane 11
82  // 110 x161y55 SB_SML plane 12,11
2A  // 111 x161y55 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A244     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1D // y_sel: 57
BA // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A24C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y57
00  // 14 left_edge_EN1 at x-2y57
00  // 15 left_edge_EN2 at x-2y57
00  // 16 left_edge_EN0 at x-2y58
00  // 17 left_edge_EN1 at x-2y58
00  // 18 left_edge_EN2 at x-2y58
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y58 SB_BIG plane 1
12  // 65 x0y58 SB_BIG plane 1
00  // 66 x0y58 SB_DRIVE plane 2,1
48  // 67 x0y58 SB_BIG plane 2
12  // 68 x0y58 SB_BIG plane 2
48  // 69 x0y58 SB_BIG plane 3
12  // 70 x0y58 SB_BIG plane 3
00  // 71 x0y58 SB_DRIVE plane 4,3
48  // 72 x0y58 SB_BIG plane 4
12  // 73 x0y58 SB_BIG plane 4
48  // 74 x0y58 SB_BIG plane 5
12  // 75 x0y58 SB_BIG plane 5
00  // 76 x0y58 SB_DRIVE plane 6,5
48  // 77 x0y58 SB_BIG plane 6
12  // 78 x0y58 SB_BIG plane 6
48  // 79 x0y58 SB_BIG plane 7
12  // 80 x0y58 SB_BIG plane 7
00  // 81 x0y58 SB_DRIVE plane 8,7
48  // 82 x0y58 SB_BIG plane 8
12  // 83 x0y58 SB_BIG plane 8
48  // 84 x0y58 SB_BIG plane 9
12  // 85 x0y58 SB_BIG plane 9
00  // 86 x0y58 SB_DRIVE plane 10,9
48  // 87 x0y58 SB_BIG plane 10
12  // 88 x0y58 SB_BIG plane 10
48  // 89 x0y58 SB_BIG plane 11
12  // 90 x0y58 SB_BIG plane 11
00  // 91 x0y58 SB_DRIVE plane 12,11
48  // 92 x0y58 SB_BIG plane 12
12  // 93 x0y58 SB_BIG plane 12
A8  // 94 x-1y57 SB_SML plane 1
82  // 95 x-1y57 SB_SML plane 2,1
2A  // 96 x-1y57 SB_SML plane 2
A8  // 97 x-1y57 SB_SML plane 3
82  // 98 x-1y57 SB_SML plane 4,3
2A  // 99 x-1y57 SB_SML plane 4
A8  // 100 x-1y57 SB_SML plane 5
82  // 101 x-1y57 SB_SML plane 6,5
2A  // 102 x-1y57 SB_SML plane 6
A8  // 103 x-1y57 SB_SML plane 7
82  // 104 x-1y57 SB_SML plane 8,7
2A  // 105 x-1y57 SB_SML plane 8
A8  // 106 x-1y57 SB_SML plane 9
82  // 107 x-1y57 SB_SML plane 10,9
2A  // 108 x-1y57 SB_SML plane 10
A8  // 109 x-1y57 SB_SML plane 11
82  // 110 x-1y57 SB_SML plane 12,11
2A  // 111 x-1y57 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A2C2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1D // y_sel: 57
F3 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A2CA
42 // Length: 66
8B // -- CRC low byte
59 // -- CRC high byte
00  //  0 x33y57 CPE[0]
00  //  1 x33y57 CPE[1]
00  //  2 x33y57 CPE[2]
00  //  3 x33y57 CPE[3]
00  //  4 x33y57 CPE[4]
00  //  5 x33y57 CPE[5]
00  //  6 x33y57 CPE[6]
00  //  7 x33y57 CPE[7]
00  //  8 x33y57 CPE[8]
00  //  9 x33y57 CPE[9]
00  // 10 x33y58 CPE[0]
00  // 11 x33y58 CPE[1]
00  // 12 x33y58 CPE[2]
00  // 13 x33y58 CPE[3]
00  // 14 x33y58 CPE[4]
00  // 15 x33y58 CPE[5]
00  // 16 x33y58 CPE[6]
00  // 17 x33y58 CPE[7]
00  // 18 x33y58 CPE[8]
00  // 19 x33y58 CPE[9]
00  // 20 x34y57 CPE[0]
00  // 21 x34y57 CPE[1]
00  // 22 x34y57 CPE[2]
00  // 23 x34y57 CPE[3]
00  // 24 x34y57 CPE[4]
00  // 25 x34y57 CPE[5]
00  // 26 x34y57 CPE[6]
00  // 27 x34y57 CPE[7]
00  // 28 x34y57 CPE[8]
00  // 29 x34y57 CPE[9]
00  // 30 x34y58 CPE[0]
00  // 31 x34y58 CPE[1]
00  // 32 x34y58 CPE[2]
00  // 33 x34y58 CPE[3]
00  // 34 x34y58 CPE[4]
00  // 35 x34y58 CPE[5]
00  // 36 x34y58 CPE[6]
00  // 37 x34y58 CPE[7]
00  // 38 x34y58 CPE[8]
00  // 39 x34y58 CPE[9]
00  // 40 x33y57 INMUX plane 2,1
00  // 41 x33y57 INMUX plane 4,3
00  // 42 x33y57 INMUX plane 6,5
00  // 43 x33y57 INMUX plane 8,7
00  // 44 x33y57 INMUX plane 10,9
00  // 45 x33y57 INMUX plane 12,11
00  // 46 x33y58 INMUX plane 2,1
00  // 47 x33y58 INMUX plane 4,3
00  // 48 x33y58 INMUX plane 6,5
00  // 49 x33y58 INMUX plane 8,7
00  // 50 x33y58 INMUX plane 10,9
00  // 51 x33y58 INMUX plane 12,11
00  // 52 x34y57 INMUX plane 2,1
00  // 53 x34y57 INMUX plane 4,3
00  // 54 x34y57 INMUX plane 6,5
00  // 55 x34y57 INMUX plane 8,7
00  // 56 x34y57 INMUX plane 10,9
00  // 57 x34y57 INMUX plane 12,11
00  // 58 x34y58 INMUX plane 2,1
00  // 59 x34y58 INMUX plane 4,3
00  // 60 x34y58 INMUX plane 6,5
00  // 61 x34y58 INMUX plane 8,7
00  // 62 x34y58 INMUX plane 10,9
00  // 63 x34y58 INMUX plane 12,11
00  // 64 x33y57 SB_BIG plane 1
50  // 65 x33y57 SB_BIG plane 1
CE // -- CRC low byte
5E // -- CRC high byte


// Config Latches on x35y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A312     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1D // y_sel: 57
9B // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A31A
3A // Length: 58
44 // -- CRC low byte
A6 // -- CRC high byte
00  //  0 x35y57 CPE[0]
00  //  1 x35y57 CPE[1]
00  //  2 x35y57 CPE[2]
00  //  3 x35y57 CPE[3]
00  //  4 x35y57 CPE[4]
00  //  5 x35y57 CPE[5]
00  //  6 x35y57 CPE[6]
00  //  7 x35y57 CPE[7]
00  //  8 x35y57 CPE[8]
00  //  9 x35y57 CPE[9]
00  // 10 x35y58 CPE[0]
00  // 11 x35y58 CPE[1]
00  // 12 x35y58 CPE[2]
00  // 13 x35y58 CPE[3]
00  // 14 x35y58 CPE[4]
00  // 15 x35y58 CPE[5]
00  // 16 x35y58 CPE[6]
00  // 17 x35y58 CPE[7]
00  // 18 x35y58 CPE[8]
00  // 19 x35y58 CPE[9]
00  // 20 x36y57 CPE[0]
00  // 21 x36y57 CPE[1]
00  // 22 x36y57 CPE[2]
00  // 23 x36y57 CPE[3]
00  // 24 x36y57 CPE[4]
00  // 25 x36y57 CPE[5]
00  // 26 x36y57 CPE[6]
00  // 27 x36y57 CPE[7]
00  // 28 x36y57 CPE[8]
00  // 29 x36y57 CPE[9]
00  // 30 x36y58 CPE[0]
00  // 31 x36y58 CPE[1]
00  // 32 x36y58 CPE[2]
00  // 33 x36y58 CPE[3]
00  // 34 x36y58 CPE[4]
00  // 35 x36y58 CPE[5]
00  // 36 x36y58 CPE[6]
00  // 37 x36y58 CPE[7]
00  // 38 x36y58 CPE[8]
00  // 39 x36y58 CPE[9]
00  // 40 x35y57 INMUX plane 2,1
00  // 41 x35y57 INMUX plane 4,3
00  // 42 x35y57 INMUX plane 6,5
00  // 43 x35y57 INMUX plane 8,7
00  // 44 x35y57 INMUX plane 10,9
00  // 45 x35y57 INMUX plane 12,11
00  // 46 x35y58 INMUX plane 2,1
00  // 47 x35y58 INMUX plane 4,3
00  // 48 x35y58 INMUX plane 6,5
00  // 49 x35y58 INMUX plane 8,7
00  // 50 x35y58 INMUX plane 10,9
00  // 51 x35y58 INMUX plane 12,11
00  // 52 x36y57 INMUX plane 2,1
01  // 53 x36y57 INMUX plane 4,3
00  // 54 x36y57 INMUX plane 6,5
01  // 55 x36y57 INMUX plane 8,7
00  // 56 x36y57 INMUX plane 10,9
08  // 57 x36y57 INMUX plane 12,11
0A // -- CRC low byte
80 // -- CRC high byte


// Config Latches on x37y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A35A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
1D // y_sel: 57
43 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A362
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x37y57 CPE[0]
00  //  1 x37y57 CPE[1]
00  //  2 x37y57 CPE[2]
00  //  3 x37y57 CPE[3]
00  //  4 x37y57 CPE[4]
00  //  5 x37y57 CPE[5]
00  //  6 x37y57 CPE[6]
00  //  7 x37y57 CPE[7]
00  //  8 x37y57 CPE[8]
00  //  9 x37y57 CPE[9]
00  // 10 x37y58 CPE[0]
00  // 11 x37y58 CPE[1]
00  // 12 x37y58 CPE[2]
00  // 13 x37y58 CPE[3]
00  // 14 x37y58 CPE[4]
00  // 15 x37y58 CPE[5]
00  // 16 x37y58 CPE[6]
00  // 17 x37y58 CPE[7]
00  // 18 x37y58 CPE[8]
00  // 19 x37y58 CPE[9]
00  // 20 x38y57 CPE[0]
00  // 21 x38y57 CPE[1]
00  // 22 x38y57 CPE[2]
00  // 23 x38y57 CPE[3]
00  // 24 x38y57 CPE[4]
00  // 25 x38y57 CPE[5]
00  // 26 x38y57 CPE[6]
00  // 27 x38y57 CPE[7]
00  // 28 x38y57 CPE[8]
00  // 29 x38y57 CPE[9]
00  // 30 x38y58 CPE[0]
00  // 31 x38y58 CPE[1]
00  // 32 x38y58 CPE[2]
00  // 33 x38y58 CPE[3]
00  // 34 x38y58 CPE[4]
00  // 35 x38y58 CPE[5]
00  // 36 x38y58 CPE[6]
00  // 37 x38y58 CPE[7]
00  // 38 x38y58 CPE[8]
00  // 39 x38y58 CPE[9]
00  // 40 x37y57 INMUX plane 2,1
00  // 41 x37y57 INMUX plane 4,3
00  // 42 x37y57 INMUX plane 6,5
00  // 43 x37y57 INMUX plane 8,7
00  // 44 x37y57 INMUX plane 10,9
00  // 45 x37y57 INMUX plane 12,11
00  // 46 x37y58 INMUX plane 2,1
00  // 47 x37y58 INMUX plane 4,3
00  // 48 x37y58 INMUX plane 6,5
00  // 49 x37y58 INMUX plane 8,7
00  // 50 x37y58 INMUX plane 10,9
00  // 51 x37y58 INMUX plane 12,11
00  // 52 x38y57 INMUX plane 2,1
00  // 53 x38y57 INMUX plane 4,3
00  // 54 x38y57 INMUX plane 6,5
00  // 55 x38y57 INMUX plane 8,7
00  // 56 x38y57 INMUX plane 10,9
00  // 57 x38y57 INMUX plane 12,11
00  // 58 x38y58 INMUX plane 2,1
00  // 59 x38y58 INMUX plane 4,3
00  // 60 x38y58 INMUX plane 6,5
00  // 61 x38y58 INMUX plane 8,7
00  // 62 x38y58 INMUX plane 10,9
00  // 63 x38y58 INMUX plane 12,11
00  // 64 x37y57 SB_BIG plane 1
00  // 65 x37y57 SB_BIG plane 1
00  // 66 x37y57 SB_DRIVE plane 2,1
00  // 67 x37y57 SB_BIG plane 2
40  // 68 x37y57 SB_BIG plane 2
B8 // -- CRC low byte
02 // -- CRC high byte


// Config Latches on x39y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A3AD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
1D // y_sel: 57
4B // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A3B5
46 // Length: 70
AF // -- CRC low byte
1F // -- CRC high byte
00  //  0 x39y57 CPE[0]
00  //  1 x39y57 CPE[1]
00  //  2 x39y57 CPE[2]
00  //  3 x39y57 CPE[3]
00  //  4 x39y57 CPE[4]
00  //  5 x39y57 CPE[5]
00  //  6 x39y57 CPE[6]
00  //  7 x39y57 CPE[7]
00  //  8 x39y57 CPE[8]
00  //  9 x39y57 CPE[9]
00  // 10 x39y58 CPE[0]
00  // 11 x39y58 CPE[1]
00  // 12 x39y58 CPE[2]
00  // 13 x39y58 CPE[3]
00  // 14 x39y58 CPE[4]
00  // 15 x39y58 CPE[5]
00  // 16 x39y58 CPE[6]
00  // 17 x39y58 CPE[7]
00  // 18 x39y58 CPE[8]
00  // 19 x39y58 CPE[9]
00  // 20 x40y57 CPE[0]
00  // 21 x40y57 CPE[1]
00  // 22 x40y57 CPE[2]
00  // 23 x40y57 CPE[3]
00  // 24 x40y57 CPE[4]
00  // 25 x40y57 CPE[5]
00  // 26 x40y57 CPE[6]
00  // 27 x40y57 CPE[7]
00  // 28 x40y57 CPE[8]
00  // 29 x40y57 CPE[9]
00  // 30 x40y58 CPE[0]
00  // 31 x40y58 CPE[1]
00  // 32 x40y58 CPE[2]
00  // 33 x40y58 CPE[3]
00  // 34 x40y58 CPE[4]
00  // 35 x40y58 CPE[5]
00  // 36 x40y58 CPE[6]
00  // 37 x40y58 CPE[7]
00  // 38 x40y58 CPE[8]
00  // 39 x40y58 CPE[9]
00  // 40 x39y57 INMUX plane 2,1
00  // 41 x39y57 INMUX plane 4,3
00  // 42 x39y57 INMUX plane 6,5
00  // 43 x39y57 INMUX plane 8,7
00  // 44 x39y57 INMUX plane 10,9
00  // 45 x39y57 INMUX plane 12,11
00  // 46 x39y58 INMUX plane 2,1
00  // 47 x39y58 INMUX plane 4,3
00  // 48 x39y58 INMUX plane 6,5
00  // 49 x39y58 INMUX plane 8,7
00  // 50 x39y58 INMUX plane 10,9
00  // 51 x39y58 INMUX plane 12,11
00  // 52 x40y57 INMUX plane 2,1
00  // 53 x40y57 INMUX plane 4,3
00  // 54 x40y57 INMUX plane 6,5
00  // 55 x40y57 INMUX plane 8,7
00  // 56 x40y57 INMUX plane 10,9
00  // 57 x40y57 INMUX plane 12,11
00  // 58 x40y58 INMUX plane 2,1
00  // 59 x40y58 INMUX plane 4,3
00  // 60 x40y58 INMUX plane 6,5
00  // 61 x40y58 INMUX plane 8,7
00  // 62 x40y58 INMUX plane 10,9
00  // 63 x40y58 INMUX plane 12,11
00  // 64 x40y58 SB_BIG plane 1
00  // 65 x40y58 SB_BIG plane 1
00  // 66 x40y58 SB_DRIVE plane 2,1
00  // 67 x40y58 SB_BIG plane 2
00  // 68 x40y58 SB_BIG plane 2
80  // 69 x40y58 SB_BIG plane 3
D7 // -- CRC low byte
0B // -- CRC high byte


// Config Latches on x161y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A401     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1D // y_sel: 57
95 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A409
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y57
00  // 14 right_edge_EN1 at x163y57
00  // 15 right_edge_EN2 at x163y57
00  // 16 right_edge_EN0 at x163y58
00  // 17 right_edge_EN1 at x163y58
00  // 18 right_edge_EN2 at x163y58
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y57 SB_BIG plane 1
12  // 65 x161y57 SB_BIG plane 1
00  // 66 x161y57 SB_DRIVE plane 2,1
48  // 67 x161y57 SB_BIG plane 2
12  // 68 x161y57 SB_BIG plane 2
48  // 69 x161y57 SB_BIG plane 3
12  // 70 x161y57 SB_BIG plane 3
00  // 71 x161y57 SB_DRIVE plane 4,3
48  // 72 x161y57 SB_BIG plane 4
12  // 73 x161y57 SB_BIG plane 4
48  // 74 x161y57 SB_BIG plane 5
12  // 75 x161y57 SB_BIG plane 5
00  // 76 x161y57 SB_DRIVE plane 6,5
48  // 77 x161y57 SB_BIG plane 6
12  // 78 x161y57 SB_BIG plane 6
48  // 79 x161y57 SB_BIG plane 7
12  // 80 x161y57 SB_BIG plane 7
00  // 81 x161y57 SB_DRIVE plane 8,7
48  // 82 x161y57 SB_BIG plane 8
12  // 83 x161y57 SB_BIG plane 8
48  // 84 x161y57 SB_BIG plane 9
12  // 85 x161y57 SB_BIG plane 9
00  // 86 x161y57 SB_DRIVE plane 10,9
48  // 87 x161y57 SB_BIG plane 10
12  // 88 x161y57 SB_BIG plane 10
48  // 89 x161y57 SB_BIG plane 11
12  // 90 x161y57 SB_BIG plane 11
00  // 91 x161y57 SB_DRIVE plane 12,11
48  // 92 x161y57 SB_BIG plane 12
12  // 93 x161y57 SB_BIG plane 12
A8  // 94 x162y58 SB_SML plane 1
82  // 95 x162y58 SB_SML plane 2,1
2A  // 96 x162y58 SB_SML plane 2
A8  // 97 x162y58 SB_SML plane 3
82  // 98 x162y58 SB_SML plane 4,3
2A  // 99 x162y58 SB_SML plane 4
A8  // 100 x162y58 SB_SML plane 5
82  // 101 x162y58 SB_SML plane 6,5
2A  // 102 x162y58 SB_SML plane 6
A8  // 103 x162y58 SB_SML plane 7
82  // 104 x162y58 SB_SML plane 8,7
2A  // 105 x162y58 SB_SML plane 8
A8  // 106 x162y58 SB_SML plane 9
82  // 107 x162y58 SB_SML plane 10,9
2A  // 108 x162y58 SB_SML plane 10
A8  // 109 x162y58 SB_SML plane 11
82  // 110 x162y58 SB_SML plane 12,11
2A  // 111 x162y58 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A47F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1E // y_sel: 59
21 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A487
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y59
00  // 14 left_edge_EN1 at x-2y59
00  // 15 left_edge_EN2 at x-2y59
00  // 16 left_edge_EN0 at x-2y60
00  // 17 left_edge_EN1 at x-2y60
00  // 18 left_edge_EN2 at x-2y60
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y59 SB_BIG plane 1
12  // 65 x-1y59 SB_BIG plane 1
00  // 66 x-1y59 SB_DRIVE plane 2,1
48  // 67 x-1y59 SB_BIG plane 2
12  // 68 x-1y59 SB_BIG plane 2
48  // 69 x-1y59 SB_BIG plane 3
12  // 70 x-1y59 SB_BIG plane 3
00  // 71 x-1y59 SB_DRIVE plane 4,3
48  // 72 x-1y59 SB_BIG plane 4
12  // 73 x-1y59 SB_BIG plane 4
48  // 74 x-1y59 SB_BIG plane 5
12  // 75 x-1y59 SB_BIG plane 5
00  // 76 x-1y59 SB_DRIVE plane 6,5
48  // 77 x-1y59 SB_BIG plane 6
12  // 78 x-1y59 SB_BIG plane 6
48  // 79 x-1y59 SB_BIG plane 7
12  // 80 x-1y59 SB_BIG plane 7
00  // 81 x-1y59 SB_DRIVE plane 8,7
48  // 82 x-1y59 SB_BIG plane 8
12  // 83 x-1y59 SB_BIG plane 8
48  // 84 x-1y59 SB_BIG plane 9
12  // 85 x-1y59 SB_BIG plane 9
00  // 86 x-1y59 SB_DRIVE plane 10,9
48  // 87 x-1y59 SB_BIG plane 10
12  // 88 x-1y59 SB_BIG plane 10
48  // 89 x-1y59 SB_BIG plane 11
12  // 90 x-1y59 SB_BIG plane 11
00  // 91 x-1y59 SB_DRIVE plane 12,11
48  // 92 x-1y59 SB_BIG plane 12
12  // 93 x-1y59 SB_BIG plane 12
A8  // 94 x0y60 SB_SML plane 1
82  // 95 x0y60 SB_SML plane 2,1
2A  // 96 x0y60 SB_SML plane 2
A8  // 97 x0y60 SB_SML plane 3
82  // 98 x0y60 SB_SML plane 4,3
2A  // 99 x0y60 SB_SML plane 4
A8  // 100 x0y60 SB_SML plane 5
82  // 101 x0y60 SB_SML plane 6,5
2A  // 102 x0y60 SB_SML plane 6
A8  // 103 x0y60 SB_SML plane 7
82  // 104 x0y60 SB_SML plane 8,7
2A  // 105 x0y60 SB_SML plane 8
A8  // 106 x0y60 SB_SML plane 9
82  // 107 x0y60 SB_SML plane 10,9
2A  // 108 x0y60 SB_SML plane 10
A8  // 109 x0y60 SB_SML plane 11
82  // 110 x0y60 SB_SML plane 12,11
2A  // 111 x0y60 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A4FD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
1E // y_sel: 59
B0 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A505
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x31y59 CPE[0]
00  //  1 x31y59 CPE[1]
00  //  2 x31y59 CPE[2]
00  //  3 x31y59 CPE[3]
00  //  4 x31y59 CPE[4]
00  //  5 x31y59 CPE[5]
00  //  6 x31y59 CPE[6]
00  //  7 x31y59 CPE[7]
00  //  8 x31y59 CPE[8]
00  //  9 x31y59 CPE[9]
00  // 10 x31y60 CPE[0]
00  // 11 x31y60 CPE[1]
00  // 12 x31y60 CPE[2]
00  // 13 x31y60 CPE[3]
00  // 14 x31y60 CPE[4]
00  // 15 x31y60 CPE[5]
00  // 16 x31y60 CPE[6]
00  // 17 x31y60 CPE[7]
00  // 18 x31y60 CPE[8]
00  // 19 x31y60 CPE[9]
00  // 20 x32y59 CPE[0]
00  // 21 x32y59 CPE[1]
00  // 22 x32y59 CPE[2]
00  // 23 x32y59 CPE[3]
00  // 24 x32y59 CPE[4]
00  // 25 x32y59 CPE[5]
00  // 26 x32y59 CPE[6]
00  // 27 x32y59 CPE[7]
00  // 28 x32y59 CPE[8]
00  // 29 x32y59 CPE[9]
00  // 30 x32y60 CPE[0]
00  // 31 x32y60 CPE[1]
00  // 32 x32y60 CPE[2]
00  // 33 x32y60 CPE[3]
00  // 34 x32y60 CPE[4]
00  // 35 x32y60 CPE[5]
00  // 36 x32y60 CPE[6]
00  // 37 x32y60 CPE[7]
00  // 38 x32y60 CPE[8]
00  // 39 x32y60 CPE[9]
00  // 40 x31y59 INMUX plane 2,1
00  // 41 x31y59 INMUX plane 4,3
00  // 42 x31y59 INMUX plane 6,5
00  // 43 x31y59 INMUX plane 8,7
00  // 44 x31y59 INMUX plane 10,9
00  // 45 x31y59 INMUX plane 12,11
00  // 46 x31y60 INMUX plane 2,1
00  // 47 x31y60 INMUX plane 4,3
00  // 48 x31y60 INMUX plane 6,5
00  // 49 x31y60 INMUX plane 8,7
00  // 50 x31y60 INMUX plane 10,9
00  // 51 x31y60 INMUX plane 12,11
00  // 52 x32y59 INMUX plane 2,1
00  // 53 x32y59 INMUX plane 4,3
00  // 54 x32y59 INMUX plane 6,5
00  // 55 x32y59 INMUX plane 8,7
00  // 56 x32y59 INMUX plane 10,9
00  // 57 x32y59 INMUX plane 12,11
00  // 58 x32y60 INMUX plane 2,1
00  // 59 x32y60 INMUX plane 4,3
00  // 60 x32y60 INMUX plane 6,5
00  // 61 x32y60 INMUX plane 8,7
00  // 62 x32y60 INMUX plane 10,9
00  // 63 x32y60 INMUX plane 12,11
00  // 64 x31y59 SB_BIG plane 1
00  // 65 x31y59 SB_BIG plane 1
00  // 66 x31y59 SB_DRIVE plane 2,1
00  // 67 x31y59 SB_BIG plane 2
00  // 68 x31y59 SB_BIG plane 2
00  // 69 x31y59 SB_BIG plane 3
00  // 70 x31y59 SB_BIG plane 3
00  // 71 x31y59 SB_DRIVE plane 4,3
00  // 72 x31y59 SB_BIG plane 4
00  // 73 x31y59 SB_BIG plane 4
00  // 74 x31y59 SB_BIG plane 5
70  // 75 x31y59 SB_BIG plane 5
08  // 76 x31y59 SB_DRIVE plane 6,5
F1 // -- CRC low byte
25 // -- CRC high byte


// Config Latches on x33y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A558     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1E // y_sel: 59
68 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A560
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x33y59 CPE[0]
00  //  1 x33y59 CPE[1]
00  //  2 x33y59 CPE[2]
00  //  3 x33y59 CPE[3]
00  //  4 x33y59 CPE[4]
00  //  5 x33y59 CPE[5]
00  //  6 x33y59 CPE[6]
00  //  7 x33y59 CPE[7]
00  //  8 x33y59 CPE[8]
00  //  9 x33y59 CPE[9]
00  // 10 x33y60 CPE[0]
00  // 11 x33y60 CPE[1]
00  // 12 x33y60 CPE[2]
00  // 13 x33y60 CPE[3]
00  // 14 x33y60 CPE[4]
00  // 15 x33y60 CPE[5]
00  // 16 x33y60 CPE[6]
00  // 17 x33y60 CPE[7]
00  // 18 x33y60 CPE[8]
00  // 19 x33y60 CPE[9]
00  // 20 x34y59 CPE[0]
00  // 21 x34y59 CPE[1]
00  // 22 x34y59 CPE[2]
00  // 23 x34y59 CPE[3]
00  // 24 x34y59 CPE[4]
00  // 25 x34y59 CPE[5]
00  // 26 x34y59 CPE[6]
00  // 27 x34y59 CPE[7]
00  // 28 x34y59 CPE[8]
00  // 29 x34y59 CPE[9]
00  // 30 x34y60 CPE[0]
00  // 31 x34y60 CPE[1]
00  // 32 x34y60 CPE[2]
00  // 33 x34y60 CPE[3]
00  // 34 x34y60 CPE[4]
00  // 35 x34y60 CPE[5]
00  // 36 x34y60 CPE[6]
00  // 37 x34y60 CPE[7]
00  // 38 x34y60 CPE[8]
00  // 39 x34y60 CPE[9]
00  // 40 x33y59 INMUX plane 2,1
00  // 41 x33y59 INMUX plane 4,3
00  // 42 x33y59 INMUX plane 6,5
00  // 43 x33y59 INMUX plane 8,7
00  // 44 x33y59 INMUX plane 10,9
00  // 45 x33y59 INMUX plane 12,11
00  // 46 x33y60 INMUX plane 2,1
00  // 47 x33y60 INMUX plane 4,3
00  // 48 x33y60 INMUX plane 6,5
00  // 49 x33y60 INMUX plane 8,7
00  // 50 x33y60 INMUX plane 10,9
00  // 51 x33y60 INMUX plane 12,11
00  // 52 x34y59 INMUX plane 2,1
00  // 53 x34y59 INMUX plane 4,3
00  // 54 x34y59 INMUX plane 6,5
00  // 55 x34y59 INMUX plane 8,7
00  // 56 x34y59 INMUX plane 10,9
00  // 57 x34y59 INMUX plane 12,11
00  // 58 x34y60 INMUX plane 2,1
00  // 59 x34y60 INMUX plane 4,3
00  // 60 x34y60 INMUX plane 6,5
00  // 61 x34y60 INMUX plane 8,7
00  // 62 x34y60 INMUX plane 10,9
00  // 63 x34y60 INMUX plane 12,11
00  // 64 x34y60 SB_BIG plane 1
00  // 65 x34y60 SB_BIG plane 1
20  // 66 x34y60 SB_DRIVE plane 2,1
A1 // -- CRC low byte
2D // -- CRC high byte


// Config Latches on x37y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A5A9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
1E // y_sel: 59
D8 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A5B1
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x37y59 CPE[0]
00  //  1 x37y59 CPE[1]
00  //  2 x37y59 CPE[2]
00  //  3 x37y59 CPE[3]
00  //  4 x37y59 CPE[4]
00  //  5 x37y59 CPE[5]
00  //  6 x37y59 CPE[6]
00  //  7 x37y59 CPE[7]
00  //  8 x37y59 CPE[8]
00  //  9 x37y59 CPE[9]
00  // 10 x37y60 CPE[0]
00  // 11 x37y60 CPE[1]
00  // 12 x37y60 CPE[2]
00  // 13 x37y60 CPE[3]
00  // 14 x37y60 CPE[4]
00  // 15 x37y60 CPE[5]
00  // 16 x37y60 CPE[6]
00  // 17 x37y60 CPE[7]
00  // 18 x37y60 CPE[8]
00  // 19 x37y60 CPE[9]
00  // 20 x38y59 CPE[0]
00  // 21 x38y59 CPE[1]
00  // 22 x38y59 CPE[2]
00  // 23 x38y59 CPE[3]
00  // 24 x38y59 CPE[4]
00  // 25 x38y59 CPE[5]
00  // 26 x38y59 CPE[6]
00  // 27 x38y59 CPE[7]
00  // 28 x38y59 CPE[8]
00  // 29 x38y59 CPE[9]
00  // 30 x38y60 CPE[0]
00  // 31 x38y60 CPE[1]
00  // 32 x38y60 CPE[2]
00  // 33 x38y60 CPE[3]
00  // 34 x38y60 CPE[4]
00  // 35 x38y60 CPE[5]
00  // 36 x38y60 CPE[6]
00  // 37 x38y60 CPE[7]
00  // 38 x38y60 CPE[8]
00  // 39 x38y60 CPE[9]
00  // 40 x37y59 INMUX plane 2,1
00  // 41 x37y59 INMUX plane 4,3
00  // 42 x37y59 INMUX plane 6,5
00  // 43 x37y59 INMUX plane 8,7
00  // 44 x37y59 INMUX plane 10,9
00  // 45 x37y59 INMUX plane 12,11
00  // 46 x37y60 INMUX plane 2,1
00  // 47 x37y60 INMUX plane 4,3
00  // 48 x37y60 INMUX plane 6,5
00  // 49 x37y60 INMUX plane 8,7
00  // 50 x37y60 INMUX plane 10,9
00  // 51 x37y60 INMUX plane 12,11
00  // 52 x38y59 INMUX plane 2,1
00  // 53 x38y59 INMUX plane 4,3
00  // 54 x38y59 INMUX plane 6,5
00  // 55 x38y59 INMUX plane 8,7
00  // 56 x38y59 INMUX plane 10,9
00  // 57 x38y59 INMUX plane 12,11
00  // 58 x38y60 INMUX plane 2,1
00  // 59 x38y60 INMUX plane 4,3
00  // 60 x38y60 INMUX plane 6,5
00  // 61 x38y60 INMUX plane 8,7
00  // 62 x38y60 INMUX plane 10,9
00  // 63 x38y60 INMUX plane 12,11
00  // 64 x38y60 SB_BIG plane 1
00  // 65 x38y60 SB_BIG plane 1
20  // 66 x38y60 SB_DRIVE plane 2,1
A1 // -- CRC low byte
2D // -- CRC high byte


// Config Latches on x161y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A5FA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1E // y_sel: 59
0E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A602
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y59
00  // 14 right_edge_EN1 at x163y59
00  // 15 right_edge_EN2 at x163y59
00  // 16 right_edge_EN0 at x163y60
00  // 17 right_edge_EN1 at x163y60
00  // 18 right_edge_EN2 at x163y60
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y60 SB_BIG plane 1
12  // 65 x162y60 SB_BIG plane 1
00  // 66 x162y60 SB_DRIVE plane 2,1
48  // 67 x162y60 SB_BIG plane 2
12  // 68 x162y60 SB_BIG plane 2
48  // 69 x162y60 SB_BIG plane 3
12  // 70 x162y60 SB_BIG plane 3
00  // 71 x162y60 SB_DRIVE plane 4,3
48  // 72 x162y60 SB_BIG plane 4
12  // 73 x162y60 SB_BIG plane 4
48  // 74 x162y60 SB_BIG plane 5
12  // 75 x162y60 SB_BIG plane 5
00  // 76 x162y60 SB_DRIVE plane 6,5
48  // 77 x162y60 SB_BIG plane 6
12  // 78 x162y60 SB_BIG plane 6
48  // 79 x162y60 SB_BIG plane 7
12  // 80 x162y60 SB_BIG plane 7
00  // 81 x162y60 SB_DRIVE plane 8,7
48  // 82 x162y60 SB_BIG plane 8
12  // 83 x162y60 SB_BIG plane 8
48  // 84 x162y60 SB_BIG plane 9
12  // 85 x162y60 SB_BIG plane 9
00  // 86 x162y60 SB_DRIVE plane 10,9
48  // 87 x162y60 SB_BIG plane 10
12  // 88 x162y60 SB_BIG plane 10
48  // 89 x162y60 SB_BIG plane 11
12  // 90 x162y60 SB_BIG plane 11
00  // 91 x162y60 SB_DRIVE plane 12,11
48  // 92 x162y60 SB_BIG plane 12
12  // 93 x162y60 SB_BIG plane 12
A8  // 94 x161y59 SB_SML plane 1
82  // 95 x161y59 SB_SML plane 2,1
2A  // 96 x161y59 SB_SML plane 2
A8  // 97 x161y59 SB_SML plane 3
82  // 98 x161y59 SB_SML plane 4,3
2A  // 99 x161y59 SB_SML plane 4
A8  // 100 x161y59 SB_SML plane 5
82  // 101 x161y59 SB_SML plane 6,5
2A  // 102 x161y59 SB_SML plane 6
A8  // 103 x161y59 SB_SML plane 7
82  // 104 x161y59 SB_SML plane 8,7
2A  // 105 x161y59 SB_SML plane 8
A8  // 106 x161y59 SB_SML plane 9
82  // 107 x161y59 SB_SML plane 10,9
2A  // 108 x161y59 SB_SML plane 10
A8  // 109 x161y59 SB_SML plane 11
82  // 110 x161y59 SB_SML plane 12,11
2A  // 111 x161y59 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A678     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1F // y_sel: 61
A8 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A680
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y61
00  // 14 left_edge_EN1 at x-2y61
00  // 15 left_edge_EN2 at x-2y61
00  // 16 left_edge_EN0 at x-2y62
00  // 17 left_edge_EN1 at x-2y62
00  // 18 left_edge_EN2 at x-2y62
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y62 SB_BIG plane 1
12  // 65 x0y62 SB_BIG plane 1
00  // 66 x0y62 SB_DRIVE plane 2,1
48  // 67 x0y62 SB_BIG plane 2
12  // 68 x0y62 SB_BIG plane 2
48  // 69 x0y62 SB_BIG plane 3
12  // 70 x0y62 SB_BIG plane 3
00  // 71 x0y62 SB_DRIVE plane 4,3
48  // 72 x0y62 SB_BIG plane 4
12  // 73 x0y62 SB_BIG plane 4
48  // 74 x0y62 SB_BIG plane 5
12  // 75 x0y62 SB_BIG plane 5
00  // 76 x0y62 SB_DRIVE plane 6,5
48  // 77 x0y62 SB_BIG plane 6
12  // 78 x0y62 SB_BIG plane 6
48  // 79 x0y62 SB_BIG plane 7
12  // 80 x0y62 SB_BIG plane 7
00  // 81 x0y62 SB_DRIVE plane 8,7
48  // 82 x0y62 SB_BIG plane 8
12  // 83 x0y62 SB_BIG plane 8
48  // 84 x0y62 SB_BIG plane 9
12  // 85 x0y62 SB_BIG plane 9
00  // 86 x0y62 SB_DRIVE plane 10,9
48  // 87 x0y62 SB_BIG plane 10
12  // 88 x0y62 SB_BIG plane 10
48  // 89 x0y62 SB_BIG plane 11
12  // 90 x0y62 SB_BIG plane 11
00  // 91 x0y62 SB_DRIVE plane 12,11
48  // 92 x0y62 SB_BIG plane 12
12  // 93 x0y62 SB_BIG plane 12
A8  // 94 x-1y61 SB_SML plane 1
82  // 95 x-1y61 SB_SML plane 2,1
2A  // 96 x-1y61 SB_SML plane 2
A8  // 97 x-1y61 SB_SML plane 3
82  // 98 x-1y61 SB_SML plane 4,3
2A  // 99 x-1y61 SB_SML plane 4
A8  // 100 x-1y61 SB_SML plane 5
82  // 101 x-1y61 SB_SML plane 6,5
2A  // 102 x-1y61 SB_SML plane 6
A8  // 103 x-1y61 SB_SML plane 7
82  // 104 x-1y61 SB_SML plane 8,7
2A  // 105 x-1y61 SB_SML plane 8
A8  // 106 x-1y61 SB_SML plane 9
82  // 107 x-1y61 SB_SML plane 10,9
2A  // 108 x-1y61 SB_SML plane 10
A8  // 109 x-1y61 SB_SML plane 11
82  // 110 x-1y61 SB_SML plane 12,11
2A  // 111 x-1y61 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A6F6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
1F // y_sel: 61
59 // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A6FE
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x39y61 CPE[0]
00  //  1 x39y61 CPE[1]
00  //  2 x39y61 CPE[2]
00  //  3 x39y61 CPE[3]
00  //  4 x39y61 CPE[4]
00  //  5 x39y61 CPE[5]
00  //  6 x39y61 CPE[6]
00  //  7 x39y61 CPE[7]
00  //  8 x39y61 CPE[8]
00  //  9 x39y61 CPE[9]
00  // 10 x39y62 CPE[0]
00  // 11 x39y62 CPE[1]
00  // 12 x39y62 CPE[2]
00  // 13 x39y62 CPE[3]
00  // 14 x39y62 CPE[4]
00  // 15 x39y62 CPE[5]
00  // 16 x39y62 CPE[6]
00  // 17 x39y62 CPE[7]
00  // 18 x39y62 CPE[8]
00  // 19 x39y62 CPE[9]
00  // 20 x40y61 CPE[0]
00  // 21 x40y61 CPE[1]
00  // 22 x40y61 CPE[2]
00  // 23 x40y61 CPE[3]
00  // 24 x40y61 CPE[4]
00  // 25 x40y61 CPE[5]
00  // 26 x40y61 CPE[6]
00  // 27 x40y61 CPE[7]
00  // 28 x40y61 CPE[8]
00  // 29 x40y61 CPE[9]
00  // 30 x40y62 CPE[0]
00  // 31 x40y62 CPE[1]
00  // 32 x40y62 CPE[2]
00  // 33 x40y62 CPE[3]
00  // 34 x40y62 CPE[4]
00  // 35 x40y62 CPE[5]
00  // 36 x40y62 CPE[6]
00  // 37 x40y62 CPE[7]
00  // 38 x40y62 CPE[8]
00  // 39 x40y62 CPE[9]
00  // 40 x39y61 INMUX plane 2,1
00  // 41 x39y61 INMUX plane 4,3
00  // 42 x39y61 INMUX plane 6,5
00  // 43 x39y61 INMUX plane 8,7
00  // 44 x39y61 INMUX plane 10,9
00  // 45 x39y61 INMUX plane 12,11
00  // 46 x39y62 INMUX plane 2,1
00  // 47 x39y62 INMUX plane 4,3
00  // 48 x39y62 INMUX plane 6,5
00  // 49 x39y62 INMUX plane 8,7
00  // 50 x39y62 INMUX plane 10,9
00  // 51 x39y62 INMUX plane 12,11
00  // 52 x40y61 INMUX plane 2,1
00  // 53 x40y61 INMUX plane 4,3
00  // 54 x40y61 INMUX plane 6,5
00  // 55 x40y61 INMUX plane 8,7
00  // 56 x40y61 INMUX plane 10,9
00  // 57 x40y61 INMUX plane 12,11
00  // 58 x40y62 INMUX plane 2,1
00  // 59 x40y62 INMUX plane 4,3
00  // 60 x40y62 INMUX plane 6,5
00  // 61 x40y62 INMUX plane 8,7
00  // 62 x40y62 INMUX plane 10,9
00  // 63 x40y62 INMUX plane 12,11
00  // 64 x40y62 SB_BIG plane 1
00  // 65 x40y62 SB_BIG plane 1
00  // 66 x40y62 SB_DRIVE plane 2,1
00  // 67 x40y62 SB_BIG plane 2
00  // 68 x40y62 SB_BIG plane 2
00  // 69 x40y62 SB_BIG plane 3
00  // 70 x40y62 SB_BIG plane 3
08  // 71 x40y62 SB_DRIVE plane 4,3
03 // -- CRC low byte
23 // -- CRC high byte


// Config Latches on x161y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A74C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1F // y_sel: 61
87 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A754
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y61
00  // 14 right_edge_EN1 at x163y61
00  // 15 right_edge_EN2 at x163y61
00  // 16 right_edge_EN0 at x163y62
00  // 17 right_edge_EN1 at x163y62
00  // 18 right_edge_EN2 at x163y62
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y61 SB_BIG plane 1
12  // 65 x161y61 SB_BIG plane 1
00  // 66 x161y61 SB_DRIVE plane 2,1
48  // 67 x161y61 SB_BIG plane 2
12  // 68 x161y61 SB_BIG plane 2
48  // 69 x161y61 SB_BIG plane 3
12  // 70 x161y61 SB_BIG plane 3
00  // 71 x161y61 SB_DRIVE plane 4,3
48  // 72 x161y61 SB_BIG plane 4
12  // 73 x161y61 SB_BIG plane 4
48  // 74 x161y61 SB_BIG plane 5
12  // 75 x161y61 SB_BIG plane 5
00  // 76 x161y61 SB_DRIVE plane 6,5
48  // 77 x161y61 SB_BIG plane 6
12  // 78 x161y61 SB_BIG plane 6
48  // 79 x161y61 SB_BIG plane 7
12  // 80 x161y61 SB_BIG plane 7
00  // 81 x161y61 SB_DRIVE plane 8,7
48  // 82 x161y61 SB_BIG plane 8
12  // 83 x161y61 SB_BIG plane 8
48  // 84 x161y61 SB_BIG plane 9
12  // 85 x161y61 SB_BIG plane 9
00  // 86 x161y61 SB_DRIVE plane 10,9
48  // 87 x161y61 SB_BIG plane 10
12  // 88 x161y61 SB_BIG plane 10
48  // 89 x161y61 SB_BIG plane 11
12  // 90 x161y61 SB_BIG plane 11
00  // 91 x161y61 SB_DRIVE plane 12,11
48  // 92 x161y61 SB_BIG plane 12
12  // 93 x161y61 SB_BIG plane 12
A8  // 94 x162y62 SB_SML plane 1
82  // 95 x162y62 SB_SML plane 2,1
2A  // 96 x162y62 SB_SML plane 2
A8  // 97 x162y62 SB_SML plane 3
82  // 98 x162y62 SB_SML plane 4,3
2A  // 99 x162y62 SB_SML plane 4
A8  // 100 x162y62 SB_SML plane 5
82  // 101 x162y62 SB_SML plane 6,5
2A  // 102 x162y62 SB_SML plane 6
A8  // 103 x162y62 SB_SML plane 7
82  // 104 x162y62 SB_SML plane 8,7
2A  // 105 x162y62 SB_SML plane 8
A8  // 106 x162y62 SB_SML plane 9
82  // 107 x162y62 SB_SML plane 10,9
2A  // 108 x162y62 SB_SML plane 10
A8  // 109 x162y62 SB_SML plane 11
82  // 110 x162y62 SB_SML plane 12,11
2A  // 111 x162y62 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A7CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
20 // y_sel: 63
DC // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A7D2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y63
00  // 14 left_edge_EN1 at x-2y63
00  // 15 left_edge_EN2 at x-2y63
00  // 16 left_edge_EN0 at x-2y64
00  // 17 left_edge_EN1 at x-2y64
00  // 18 left_edge_EN2 at x-2y64
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y63 SB_BIG plane 1
12  // 65 x-1y63 SB_BIG plane 1
00  // 66 x-1y63 SB_DRIVE plane 2,1
48  // 67 x-1y63 SB_BIG plane 2
12  // 68 x-1y63 SB_BIG plane 2
48  // 69 x-1y63 SB_BIG plane 3
12  // 70 x-1y63 SB_BIG plane 3
00  // 71 x-1y63 SB_DRIVE plane 4,3
48  // 72 x-1y63 SB_BIG plane 4
12  // 73 x-1y63 SB_BIG plane 4
48  // 74 x-1y63 SB_BIG plane 5
12  // 75 x-1y63 SB_BIG plane 5
00  // 76 x-1y63 SB_DRIVE plane 6,5
48  // 77 x-1y63 SB_BIG plane 6
12  // 78 x-1y63 SB_BIG plane 6
48  // 79 x-1y63 SB_BIG plane 7
12  // 80 x-1y63 SB_BIG plane 7
00  // 81 x-1y63 SB_DRIVE plane 8,7
48  // 82 x-1y63 SB_BIG plane 8
12  // 83 x-1y63 SB_BIG plane 8
48  // 84 x-1y63 SB_BIG plane 9
12  // 85 x-1y63 SB_BIG plane 9
00  // 86 x-1y63 SB_DRIVE plane 10,9
48  // 87 x-1y63 SB_BIG plane 10
12  // 88 x-1y63 SB_BIG plane 10
48  // 89 x-1y63 SB_BIG plane 11
12  // 90 x-1y63 SB_BIG plane 11
00  // 91 x-1y63 SB_DRIVE plane 12,11
48  // 92 x-1y63 SB_BIG plane 12
12  // 93 x-1y63 SB_BIG plane 12
A8  // 94 x0y64 SB_SML plane 1
82  // 95 x0y64 SB_SML plane 2,1
2A  // 96 x0y64 SB_SML plane 2
A8  // 97 x0y64 SB_SML plane 3
82  // 98 x0y64 SB_SML plane 4,3
2A  // 99 x0y64 SB_SML plane 4
A8  // 100 x0y64 SB_SML plane 5
82  // 101 x0y64 SB_SML plane 6,5
2A  // 102 x0y64 SB_SML plane 6
A8  // 103 x0y64 SB_SML plane 7
82  // 104 x0y64 SB_SML plane 8,7
2A  // 105 x0y64 SB_SML plane 8
A8  // 106 x0y64 SB_SML plane 9
82  // 107 x0y64 SB_SML plane 10,9
2A  // 108 x0y64 SB_SML plane 10
A8  // 109 x0y64 SB_SML plane 11
82  // 110 x0y64 SB_SML plane 12,11
2A  // 111 x0y64 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A848     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
20 // y_sel: 63
95 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A850
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x33y63 CPE[0]
00  //  1 x33y63 CPE[1]
00  //  2 x33y63 CPE[2]
00  //  3 x33y63 CPE[3]
00  //  4 x33y63 CPE[4]
00  //  5 x33y63 CPE[5]
00  //  6 x33y63 CPE[6]
00  //  7 x33y63 CPE[7]
00  //  8 x33y63 CPE[8]
00  //  9 x33y63 CPE[9]
00  // 10 x33y64 CPE[0]
00  // 11 x33y64 CPE[1]
00  // 12 x33y64 CPE[2]
00  // 13 x33y64 CPE[3]
00  // 14 x33y64 CPE[4]
00  // 15 x33y64 CPE[5]
00  // 16 x33y64 CPE[6]
00  // 17 x33y64 CPE[7]
00  // 18 x33y64 CPE[8]
00  // 19 x33y64 CPE[9]
00  // 20 x34y63 CPE[0]
00  // 21 x34y63 CPE[1]
00  // 22 x34y63 CPE[2]
00  // 23 x34y63 CPE[3]
00  // 24 x34y63 CPE[4]
00  // 25 x34y63 CPE[5]
00  // 26 x34y63 CPE[6]
00  // 27 x34y63 CPE[7]
00  // 28 x34y63 CPE[8]
00  // 29 x34y63 CPE[9]
00  // 30 x34y64 CPE[0]
00  // 31 x34y64 CPE[1]
00  // 32 x34y64 CPE[2]
00  // 33 x34y64 CPE[3]
00  // 34 x34y64 CPE[4]
00  // 35 x34y64 CPE[5]
00  // 36 x34y64 CPE[6]
00  // 37 x34y64 CPE[7]
00  // 38 x34y64 CPE[8]
00  // 39 x34y64 CPE[9]
00  // 40 x33y63 INMUX plane 2,1
00  // 41 x33y63 INMUX plane 4,3
00  // 42 x33y63 INMUX plane 6,5
00  // 43 x33y63 INMUX plane 8,7
00  // 44 x33y63 INMUX plane 10,9
00  // 45 x33y63 INMUX plane 12,11
00  // 46 x33y64 INMUX plane 2,1
00  // 47 x33y64 INMUX plane 4,3
00  // 48 x33y64 INMUX plane 6,5
00  // 49 x33y64 INMUX plane 8,7
00  // 50 x33y64 INMUX plane 10,9
00  // 51 x33y64 INMUX plane 12,11
00  // 52 x34y63 INMUX plane 2,1
00  // 53 x34y63 INMUX plane 4,3
00  // 54 x34y63 INMUX plane 6,5
00  // 55 x34y63 INMUX plane 8,7
00  // 56 x34y63 INMUX plane 10,9
00  // 57 x34y63 INMUX plane 12,11
00  // 58 x34y64 INMUX plane 2,1
00  // 59 x34y64 INMUX plane 4,3
00  // 60 x34y64 INMUX plane 6,5
00  // 61 x34y64 INMUX plane 8,7
00  // 62 x34y64 INMUX plane 10,9
00  // 63 x34y64 INMUX plane 12,11
00  // 64 x34y64 SB_BIG plane 1
00  // 65 x34y64 SB_BIG plane 1
00  // 66 x34y64 SB_DRIVE plane 2,1
00  // 67 x34y64 SB_BIG plane 2
20  // 68 x34y64 SB_BIG plane 2
BE // -- CRC low byte
61 // -- CRC high byte


// Config Latches on x37y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A89B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
20 // y_sel: 63
25 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A8A3
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x37y63 CPE[0]
00  //  1 x37y63 CPE[1]
00  //  2 x37y63 CPE[2]
00  //  3 x37y63 CPE[3]
00  //  4 x37y63 CPE[4]
00  //  5 x37y63 CPE[5]
00  //  6 x37y63 CPE[6]
00  //  7 x37y63 CPE[7]
00  //  8 x37y63 CPE[8]
00  //  9 x37y63 CPE[9]
00  // 10 x37y64 CPE[0]
00  // 11 x37y64 CPE[1]
00  // 12 x37y64 CPE[2]
00  // 13 x37y64 CPE[3]
00  // 14 x37y64 CPE[4]
00  // 15 x37y64 CPE[5]
00  // 16 x37y64 CPE[6]
00  // 17 x37y64 CPE[7]
00  // 18 x37y64 CPE[8]
00  // 19 x37y64 CPE[9]
00  // 20 x38y63 CPE[0]
00  // 21 x38y63 CPE[1]
00  // 22 x38y63 CPE[2]
00  // 23 x38y63 CPE[3]
00  // 24 x38y63 CPE[4]
00  // 25 x38y63 CPE[5]
00  // 26 x38y63 CPE[6]
00  // 27 x38y63 CPE[7]
00  // 28 x38y63 CPE[8]
00  // 29 x38y63 CPE[9]
00  // 30 x38y64 CPE[0]
00  // 31 x38y64 CPE[1]
00  // 32 x38y64 CPE[2]
00  // 33 x38y64 CPE[3]
00  // 34 x38y64 CPE[4]
00  // 35 x38y64 CPE[5]
00  // 36 x38y64 CPE[6]
00  // 37 x38y64 CPE[7]
00  // 38 x38y64 CPE[8]
00  // 39 x38y64 CPE[9]
00  // 40 x37y63 INMUX plane 2,1
00  // 41 x37y63 INMUX plane 4,3
00  // 42 x37y63 INMUX plane 6,5
00  // 43 x37y63 INMUX plane 8,7
00  // 44 x37y63 INMUX plane 10,9
00  // 45 x37y63 INMUX plane 12,11
00  // 46 x37y64 INMUX plane 2,1
00  // 47 x37y64 INMUX plane 4,3
00  // 48 x37y64 INMUX plane 6,5
00  // 49 x37y64 INMUX plane 8,7
00  // 50 x37y64 INMUX plane 10,9
00  // 51 x37y64 INMUX plane 12,11
00  // 52 x38y63 INMUX plane 2,1
00  // 53 x38y63 INMUX plane 4,3
00  // 54 x38y63 INMUX plane 6,5
00  // 55 x38y63 INMUX plane 8,7
00  // 56 x38y63 INMUX plane 10,9
00  // 57 x38y63 INMUX plane 12,11
00  // 58 x38y64 INMUX plane 2,1
00  // 59 x38y64 INMUX plane 4,3
00  // 60 x38y64 INMUX plane 6,5
00  // 61 x38y64 INMUX plane 8,7
00  // 62 x38y64 INMUX plane 10,9
00  // 63 x38y64 INMUX plane 12,11
00  // 64 x38y64 SB_BIG plane 1
00  // 65 x38y64 SB_BIG plane 1
00  // 66 x38y64 SB_DRIVE plane 2,1
00  // 67 x38y64 SB_BIG plane 2
20  // 68 x38y64 SB_BIG plane 2
BE // -- CRC low byte
61 // -- CRC high byte


// Config Latches on x161y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A8EE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
20 // y_sel: 63
F3 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A8F6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y63
00  // 14 right_edge_EN1 at x163y63
00  // 15 right_edge_EN2 at x163y63
00  // 16 right_edge_EN0 at x163y64
00  // 17 right_edge_EN1 at x163y64
00  // 18 right_edge_EN2 at x163y64
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y64 SB_BIG plane 1
12  // 65 x162y64 SB_BIG plane 1
00  // 66 x162y64 SB_DRIVE plane 2,1
48  // 67 x162y64 SB_BIG plane 2
12  // 68 x162y64 SB_BIG plane 2
48  // 69 x162y64 SB_BIG plane 3
12  // 70 x162y64 SB_BIG plane 3
00  // 71 x162y64 SB_DRIVE plane 4,3
48  // 72 x162y64 SB_BIG plane 4
12  // 73 x162y64 SB_BIG plane 4
48  // 74 x162y64 SB_BIG plane 5
12  // 75 x162y64 SB_BIG plane 5
00  // 76 x162y64 SB_DRIVE plane 6,5
48  // 77 x162y64 SB_BIG plane 6
12  // 78 x162y64 SB_BIG plane 6
48  // 79 x162y64 SB_BIG plane 7
12  // 80 x162y64 SB_BIG plane 7
00  // 81 x162y64 SB_DRIVE plane 8,7
48  // 82 x162y64 SB_BIG plane 8
12  // 83 x162y64 SB_BIG plane 8
48  // 84 x162y64 SB_BIG plane 9
12  // 85 x162y64 SB_BIG plane 9
00  // 86 x162y64 SB_DRIVE plane 10,9
48  // 87 x162y64 SB_BIG plane 10
12  // 88 x162y64 SB_BIG plane 10
48  // 89 x162y64 SB_BIG plane 11
12  // 90 x162y64 SB_BIG plane 11
00  // 91 x162y64 SB_DRIVE plane 12,11
48  // 92 x162y64 SB_BIG plane 12
12  // 93 x162y64 SB_BIG plane 12
A8  // 94 x161y63 SB_SML plane 1
82  // 95 x161y63 SB_SML plane 2,1
2A  // 96 x161y63 SB_SML plane 2
A8  // 97 x161y63 SB_SML plane 3
82  // 98 x161y63 SB_SML plane 4,3
2A  // 99 x161y63 SB_SML plane 4
A8  // 100 x161y63 SB_SML plane 5
82  // 101 x161y63 SB_SML plane 6,5
2A  // 102 x161y63 SB_SML plane 6
A8  // 103 x161y63 SB_SML plane 7
82  // 104 x161y63 SB_SML plane 8,7
2A  // 105 x161y63 SB_SML plane 8
A8  // 106 x161y63 SB_SML plane 9
82  // 107 x161y63 SB_SML plane 10,9
2A  // 108 x161y63 SB_SML plane 10
A8  // 109 x161y63 SB_SML plane 11
82  // 110 x161y63 SB_SML plane 12,11
2A  // 111 x161y63 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A96C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
21 // y_sel: 65
55 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A974
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y65
00  // 14 left_edge_EN1 at x-2y65
00  // 15 left_edge_EN2 at x-2y65
00  // 16 left_edge_EN0 at x-2y66
00  // 17 left_edge_EN1 at x-2y66
00  // 18 left_edge_EN2 at x-2y66
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y66 SB_BIG plane 1
12  // 65 x0y66 SB_BIG plane 1
00  // 66 x0y66 SB_DRIVE plane 2,1
48  // 67 x0y66 SB_BIG plane 2
12  // 68 x0y66 SB_BIG plane 2
48  // 69 x0y66 SB_BIG plane 3
12  // 70 x0y66 SB_BIG plane 3
00  // 71 x0y66 SB_DRIVE plane 4,3
48  // 72 x0y66 SB_BIG plane 4
12  // 73 x0y66 SB_BIG plane 4
48  // 74 x0y66 SB_BIG plane 5
12  // 75 x0y66 SB_BIG plane 5
00  // 76 x0y66 SB_DRIVE plane 6,5
48  // 77 x0y66 SB_BIG plane 6
12  // 78 x0y66 SB_BIG plane 6
48  // 79 x0y66 SB_BIG plane 7
12  // 80 x0y66 SB_BIG plane 7
00  // 81 x0y66 SB_DRIVE plane 8,7
48  // 82 x0y66 SB_BIG plane 8
12  // 83 x0y66 SB_BIG plane 8
48  // 84 x0y66 SB_BIG plane 9
12  // 85 x0y66 SB_BIG plane 9
00  // 86 x0y66 SB_DRIVE plane 10,9
48  // 87 x0y66 SB_BIG plane 10
12  // 88 x0y66 SB_BIG plane 10
48  // 89 x0y66 SB_BIG plane 11
12  // 90 x0y66 SB_BIG plane 11
00  // 91 x0y66 SB_DRIVE plane 12,11
48  // 92 x0y66 SB_BIG plane 12
12  // 93 x0y66 SB_BIG plane 12
A8  // 94 x-1y65 SB_SML plane 1
82  // 95 x-1y65 SB_SML plane 2,1
2A  // 96 x-1y65 SB_SML plane 2
A8  // 97 x-1y65 SB_SML plane 3
82  // 98 x-1y65 SB_SML plane 4,3
2A  // 99 x-1y65 SB_SML plane 4
A8  // 100 x-1y65 SB_SML plane 5
82  // 101 x-1y65 SB_SML plane 6,5
2A  // 102 x-1y65 SB_SML plane 6
A8  // 103 x-1y65 SB_SML plane 7
82  // 104 x-1y65 SB_SML plane 8,7
2A  // 105 x-1y65 SB_SML plane 8
A8  // 106 x-1y65 SB_SML plane 9
82  // 107 x-1y65 SB_SML plane 10,9
2A  // 108 x-1y65 SB_SML plane 10
A8  // 109 x-1y65 SB_SML plane 11
82  // 110 x-1y65 SB_SML plane 12,11
2A  // 111 x-1y65 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A9EA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
21 // y_sel: 65
8D // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A9F2
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x1y65 CPE[0]
00  //  1 x1y65 CPE[1]
00  //  2 x1y65 CPE[2]
00  //  3 x1y65 CPE[3]
00  //  4 x1y65 CPE[4]
00  //  5 x1y65 CPE[5]
00  //  6 x1y65 CPE[6]
00  //  7 x1y65 CPE[7]
00  //  8 x1y65 CPE[8]
00  //  9 x1y65 CPE[9]
00  // 10 x1y66 CPE[0]  _a363  C_////RAM_I2
00  // 11 x1y66 CPE[1]
00  // 12 x1y66 CPE[2]
00  // 13 x1y66 CPE[3]
00  // 14 x1y66 CPE[4]
00  // 15 x1y66 CPE[5]
00  // 16 x1y66 CPE[6]
00  // 17 x1y66 CPE[7]
00  // 18 x1y66 CPE[8]
00  // 19 x1y66 CPE[9]
00  // 20 x2y65 CPE[0]
00  // 21 x2y65 CPE[1]
00  // 22 x2y65 CPE[2]
00  // 23 x2y65 CPE[3]
00  // 24 x2y65 CPE[4]
00  // 25 x2y65 CPE[5]
00  // 26 x2y65 CPE[6]
00  // 27 x2y65 CPE[7]
00  // 28 x2y65 CPE[8]
00  // 29 x2y65 CPE[9]
00  // 30 x2y66 CPE[0]
00  // 31 x2y66 CPE[1]
00  // 32 x2y66 CPE[2]
00  // 33 x2y66 CPE[3]
00  // 34 x2y66 CPE[4]
00  // 35 x2y66 CPE[5]
00  // 36 x2y66 CPE[6]
00  // 37 x2y66 CPE[7]
00  // 38 x2y66 CPE[8]
00  // 39 x2y66 CPE[9]
00  // 40 x1y65 INMUX plane 2,1
00  // 41 x1y65 INMUX plane 4,3
00  // 42 x1y65 INMUX plane 6,5
00  // 43 x1y65 INMUX plane 8,7
00  // 44 x1y65 INMUX plane 10,9
00  // 45 x1y65 INMUX plane 12,11
00  // 46 x1y66 INMUX plane 2,1
00  // 47 x1y66 INMUX plane 4,3
00  // 48 x1y66 INMUX plane 6,5
00  // 49 x1y66 INMUX plane 8,7
00  // 50 x1y66 INMUX plane 10,9
00  // 51 x1y66 INMUX plane 12,11
00  // 52 x2y65 INMUX plane 2,1
00  // 53 x2y65 INMUX plane 4,3
00  // 54 x2y65 INMUX plane 6,5
00  // 55 x2y65 INMUX plane 8,7
00  // 56 x2y65 INMUX plane 10,9
00  // 57 x2y65 INMUX plane 12,11
00  // 58 x2y66 INMUX plane 2,1
00  // 59 x2y66 INMUX plane 4,3
00  // 60 x2y66 INMUX plane 6,5
00  // 61 x2y66 INMUX plane 8,7
00  // 62 x2y66 INMUX plane 10,9
00  // 63 x2y66 INMUX plane 12,11
00  // 64 x1y65 SB_BIG plane 1
00  // 65 x1y65 SB_BIG plane 1
00  // 66 x1y65 SB_DRIVE plane 2,1
48  // 67 x1y65 SB_BIG plane 2
12  // 68 x1y65 SB_BIG plane 2
00  // 69 x1y65 SB_BIG plane 3
00  // 70 x1y65 SB_BIG plane 3
00  // 71 x1y65 SB_DRIVE plane 4,3
00  // 72 x1y65 SB_BIG plane 4
00  // 73 x1y65 SB_BIG plane 4
00  // 74 x1y65 SB_BIG plane 5
00  // 75 x1y65 SB_BIG plane 5
00  // 76 x1y65 SB_DRIVE plane 6,5
48  // 77 x1y65 SB_BIG plane 6
12  // 78 x1y65 SB_BIG plane 6
00  // 79 x1y65 SB_BIG plane 7
00  // 80 x1y65 SB_BIG plane 7
00  // 81 x1y65 SB_DRIVE plane 8,7
00  // 82 x1y65 SB_BIG plane 8
00  // 83 x1y65 SB_BIG plane 8
00  // 84 x1y65 SB_BIG plane 9
00  // 85 x1y65 SB_BIG plane 9
00  // 86 x1y65 SB_DRIVE plane 10,9
00  // 87 x1y65 SB_BIG plane 10
00  // 88 x1y65 SB_BIG plane 10
00  // 89 x1y65 SB_BIG plane 11
00  // 90 x1y65 SB_BIG plane 11
00  // 91 x1y65 SB_DRIVE plane 12,11
00  // 92 x1y65 SB_BIG plane 12
00  // 93 x1y65 SB_BIG plane 12
00  // 94 x2y66 SB_SML plane 1
10  // 95 x2y66 SB_SML plane 2,1
2A  // 96 x2y66 SB_SML plane 2
00  // 97 x2y66 SB_SML plane 3
00  // 98 x2y66 SB_SML plane 4,3
00  // 99 x2y66 SB_SML plane 4
00  // 100 x2y66 SB_SML plane 5
80  // 101 x2y66 SB_SML plane 6,5
2A  // 102 x2y66 SB_SML plane 6
AC // -- CRC low byte
93 // -- CRC high byte


// Config Latches on x3y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AA5F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
21 // y_sel: 65
E5 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AA67
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x3y65 CPE[0]
00  //  1 x3y65 CPE[1]
00  //  2 x3y65 CPE[2]
00  //  3 x3y65 CPE[3]
00  //  4 x3y65 CPE[4]
00  //  5 x3y65 CPE[5]
00  //  6 x3y65 CPE[6]
00  //  7 x3y65 CPE[7]
00  //  8 x3y65 CPE[8]
00  //  9 x3y65 CPE[9]
00  // 10 x3y66 CPE[0]
00  // 11 x3y66 CPE[1]
00  // 12 x3y66 CPE[2]
00  // 13 x3y66 CPE[3]
00  // 14 x3y66 CPE[4]
00  // 15 x3y66 CPE[5]
00  // 16 x3y66 CPE[6]
00  // 17 x3y66 CPE[7]
00  // 18 x3y66 CPE[8]
00  // 19 x3y66 CPE[9]
00  // 20 x4y65 CPE[0]
00  // 21 x4y65 CPE[1]
00  // 22 x4y65 CPE[2]
00  // 23 x4y65 CPE[3]
00  // 24 x4y65 CPE[4]
00  // 25 x4y65 CPE[5]
00  // 26 x4y65 CPE[6]
00  // 27 x4y65 CPE[7]
00  // 28 x4y65 CPE[8]
00  // 29 x4y65 CPE[9]
00  // 30 x4y66 CPE[0]
00  // 31 x4y66 CPE[1]
00  // 32 x4y66 CPE[2]
00  // 33 x4y66 CPE[3]
00  // 34 x4y66 CPE[4]
00  // 35 x4y66 CPE[5]
00  // 36 x4y66 CPE[6]
00  // 37 x4y66 CPE[7]
00  // 38 x4y66 CPE[8]
00  // 39 x4y66 CPE[9]
00  // 40 x3y65 INMUX plane 2,1
00  // 41 x3y65 INMUX plane 4,3
00  // 42 x3y65 INMUX plane 6,5
00  // 43 x3y65 INMUX plane 8,7
00  // 44 x3y65 INMUX plane 10,9
00  // 45 x3y65 INMUX plane 12,11
08  // 46 x3y66 INMUX plane 2,1
00  // 47 x3y66 INMUX plane 4,3
00  // 48 x3y66 INMUX plane 6,5
00  // 49 x3y66 INMUX plane 8,7
00  // 50 x3y66 INMUX plane 10,9
00  // 51 x3y66 INMUX plane 12,11
00  // 52 x4y65 INMUX plane 2,1
00  // 53 x4y65 INMUX plane 4,3
00  // 54 x4y65 INMUX plane 6,5
00  // 55 x4y65 INMUX plane 8,7
00  // 56 x4y65 INMUX plane 10,9
00  // 57 x4y65 INMUX plane 12,11
08  // 58 x4y66 INMUX plane 2,1
00  // 59 x4y66 INMUX plane 4,3
00  // 60 x4y66 INMUX plane 6,5
00  // 61 x4y66 INMUX plane 8,7
00  // 62 x4y66 INMUX plane 10,9
00  // 63 x4y66 INMUX plane 12,11
00  // 64 x4y66 SB_BIG plane 1
00  // 65 x4y66 SB_BIG plane 1
00  // 66 x4y66 SB_DRIVE plane 2,1
11  // 67 x4y66 SB_BIG plane 2
79 // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x5y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AAB1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
21 // y_sel: 65
3D // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AAB9
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x5y65 CPE[0]
00  //  1 x5y65 CPE[1]
00  //  2 x5y65 CPE[2]
00  //  3 x5y65 CPE[3]
00  //  4 x5y65 CPE[4]
00  //  5 x5y65 CPE[5]
00  //  6 x5y65 CPE[6]
00  //  7 x5y65 CPE[7]
00  //  8 x5y65 CPE[8]
00  //  9 x5y65 CPE[9]
00  // 10 x5y66 CPE[0]
00  // 11 x5y66 CPE[1]
00  // 12 x5y66 CPE[2]
00  // 13 x5y66 CPE[3]
00  // 14 x5y66 CPE[4]
00  // 15 x5y66 CPE[5]
00  // 16 x5y66 CPE[6]
00  // 17 x5y66 CPE[7]
00  // 18 x5y66 CPE[8]
00  // 19 x5y66 CPE[9]
00  // 20 x6y65 CPE[0]
00  // 21 x6y65 CPE[1]
00  // 22 x6y65 CPE[2]
00  // 23 x6y65 CPE[3]
00  // 24 x6y65 CPE[4]
00  // 25 x6y65 CPE[5]
00  // 26 x6y65 CPE[6]
00  // 27 x6y65 CPE[7]
00  // 28 x6y65 CPE[8]
00  // 29 x6y65 CPE[9]
00  // 30 x6y66 CPE[0]
00  // 31 x6y66 CPE[1]
00  // 32 x6y66 CPE[2]
00  // 33 x6y66 CPE[3]
00  // 34 x6y66 CPE[4]
00  // 35 x6y66 CPE[5]
00  // 36 x6y66 CPE[6]
00  // 37 x6y66 CPE[7]
00  // 38 x6y66 CPE[8]
00  // 39 x6y66 CPE[9]
00  // 40 x5y65 INMUX plane 2,1
00  // 41 x5y65 INMUX plane 4,3
00  // 42 x5y65 INMUX plane 6,5
00  // 43 x5y65 INMUX plane 8,7
00  // 44 x5y65 INMUX plane 10,9
00  // 45 x5y65 INMUX plane 12,11
08  // 46 x5y66 INMUX plane 2,1
00  // 47 x5y66 INMUX plane 4,3
00  // 48 x5y66 INMUX plane 6,5
00  // 49 x5y66 INMUX plane 8,7
00  // 50 x5y66 INMUX plane 10,9
00  // 51 x5y66 INMUX plane 12,11
00  // 52 x6y65 INMUX plane 2,1
00  // 53 x6y65 INMUX plane 4,3
00  // 54 x6y65 INMUX plane 6,5
00  // 55 x6y65 INMUX plane 8,7
00  // 56 x6y65 INMUX plane 10,9
00  // 57 x6y65 INMUX plane 12,11
08  // 58 x6y66 INMUX plane 2,1
D2 // -- CRC low byte
28 // -- CRC high byte


// Config Latches on x7y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AAFA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
21 // y_sel: 65
35 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AB02
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x7y65 CPE[0]
00  //  1 x7y65 CPE[1]
00  //  2 x7y65 CPE[2]
00  //  3 x7y65 CPE[3]
00  //  4 x7y65 CPE[4]
00  //  5 x7y65 CPE[5]
00  //  6 x7y65 CPE[6]
00  //  7 x7y65 CPE[7]
00  //  8 x7y65 CPE[8]
00  //  9 x7y65 CPE[9]
00  // 10 x7y66 CPE[0]
00  // 11 x7y66 CPE[1]
00  // 12 x7y66 CPE[2]
00  // 13 x7y66 CPE[3]
00  // 14 x7y66 CPE[4]
00  // 15 x7y66 CPE[5]
00  // 16 x7y66 CPE[6]
00  // 17 x7y66 CPE[7]
00  // 18 x7y66 CPE[8]
00  // 19 x7y66 CPE[9]
00  // 20 x8y65 CPE[0]
00  // 21 x8y65 CPE[1]
00  // 22 x8y65 CPE[2]
00  // 23 x8y65 CPE[3]
00  // 24 x8y65 CPE[4]
00  // 25 x8y65 CPE[5]
00  // 26 x8y65 CPE[6]
00  // 27 x8y65 CPE[7]
00  // 28 x8y65 CPE[8]
00  // 29 x8y65 CPE[9]
00  // 30 x8y66 CPE[0]
00  // 31 x8y66 CPE[1]
00  // 32 x8y66 CPE[2]
00  // 33 x8y66 CPE[3]
00  // 34 x8y66 CPE[4]
00  // 35 x8y66 CPE[5]
00  // 36 x8y66 CPE[6]
00  // 37 x8y66 CPE[7]
00  // 38 x8y66 CPE[8]
00  // 39 x8y66 CPE[9]
00  // 40 x7y65 INMUX plane 2,1
00  // 41 x7y65 INMUX plane 4,3
00  // 42 x7y65 INMUX plane 6,5
00  // 43 x7y65 INMUX plane 8,7
00  // 44 x7y65 INMUX plane 10,9
00  // 45 x7y65 INMUX plane 12,11
00  // 46 x7y66 INMUX plane 2,1
00  // 47 x7y66 INMUX plane 4,3
00  // 48 x7y66 INMUX plane 6,5
00  // 49 x7y66 INMUX plane 8,7
00  // 50 x7y66 INMUX plane 10,9
00  // 51 x7y66 INMUX plane 12,11
00  // 52 x8y65 INMUX plane 2,1
00  // 53 x8y65 INMUX plane 4,3
00  // 54 x8y65 INMUX plane 6,5
00  // 55 x8y65 INMUX plane 8,7
00  // 56 x8y65 INMUX plane 10,9
00  // 57 x8y65 INMUX plane 12,11
00  // 58 x8y66 INMUX plane 2,1
00  // 59 x8y66 INMUX plane 4,3
00  // 60 x8y66 INMUX plane 6,5
00  // 61 x8y66 INMUX plane 8,7
00  // 62 x8y66 INMUX plane 10,9
00  // 63 x8y66 INMUX plane 12,11
00  // 64 x8y66 SB_BIG plane 1
00  // 65 x8y66 SB_BIG plane 1
40  // 66 x8y66 SB_DRIVE plane 2,1
A7 // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x19y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AB4B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
21 // y_sel: 65
25 // -- CRC low byte
31 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AB53
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x19y65 CPE[0]
00  //  1 x19y65 CPE[1]
00  //  2 x19y65 CPE[2]
00  //  3 x19y65 CPE[3]
00  //  4 x19y65 CPE[4]
00  //  5 x19y65 CPE[5]
00  //  6 x19y65 CPE[6]
00  //  7 x19y65 CPE[7]
00  //  8 x19y65 CPE[8]
00  //  9 x19y65 CPE[9]
00  // 10 x19y66 CPE[0]
00  // 11 x19y66 CPE[1]
00  // 12 x19y66 CPE[2]
00  // 13 x19y66 CPE[3]
00  // 14 x19y66 CPE[4]
00  // 15 x19y66 CPE[5]
00  // 16 x19y66 CPE[6]
00  // 17 x19y66 CPE[7]
00  // 18 x19y66 CPE[8]
00  // 19 x19y66 CPE[9]
00  // 20 x20y65 CPE[0]
00  // 21 x20y65 CPE[1]
00  // 22 x20y65 CPE[2]
00  // 23 x20y65 CPE[3]
00  // 24 x20y65 CPE[4]
00  // 25 x20y65 CPE[5]
00  // 26 x20y65 CPE[6]
00  // 27 x20y65 CPE[7]
00  // 28 x20y65 CPE[8]
00  // 29 x20y65 CPE[9]
00  // 30 x20y66 CPE[0]
00  // 31 x20y66 CPE[1]
00  // 32 x20y66 CPE[2]
00  // 33 x20y66 CPE[3]
00  // 34 x20y66 CPE[4]
00  // 35 x20y66 CPE[5]
00  // 36 x20y66 CPE[6]
00  // 37 x20y66 CPE[7]
00  // 38 x20y66 CPE[8]
00  // 39 x20y66 CPE[9]
00  // 40 x19y65 INMUX plane 2,1
00  // 41 x19y65 INMUX plane 4,3
00  // 42 x19y65 INMUX plane 6,5
00  // 43 x19y65 INMUX plane 8,7
00  // 44 x19y65 INMUX plane 10,9
00  // 45 x19y65 INMUX plane 12,11
00  // 46 x19y66 INMUX plane 2,1
00  // 47 x19y66 INMUX plane 4,3
00  // 48 x19y66 INMUX plane 6,5
00  // 49 x19y66 INMUX plane 8,7
00  // 50 x19y66 INMUX plane 10,9
00  // 51 x19y66 INMUX plane 12,11
00  // 52 x20y65 INMUX plane 2,1
00  // 53 x20y65 INMUX plane 4,3
00  // 54 x20y65 INMUX plane 6,5
00  // 55 x20y65 INMUX plane 8,7
00  // 56 x20y65 INMUX plane 10,9
00  // 57 x20y65 INMUX plane 12,11
00  // 58 x20y66 INMUX plane 2,1
00  // 59 x20y66 INMUX plane 4,3
00  // 60 x20y66 INMUX plane 6,5
00  // 61 x20y66 INMUX plane 8,7
00  // 62 x20y66 INMUX plane 10,9
00  // 63 x20y66 INMUX plane 12,11
00  // 64 x20y66 SB_BIG plane 1
00  // 65 x20y66 SB_BIG plane 1
00  // 66 x20y66 SB_DRIVE plane 2,1
31  // 67 x20y66 SB_BIG plane 2
EF // -- CRC low byte
47 // -- CRC high byte


// Config Latches on x21y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AB9D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
21 // y_sel: 65
FD // -- CRC low byte
28 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ABA5
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x21y65 CPE[0]
00  //  1 x21y65 CPE[1]
00  //  2 x21y65 CPE[2]
00  //  3 x21y65 CPE[3]
00  //  4 x21y65 CPE[4]
00  //  5 x21y65 CPE[5]
00  //  6 x21y65 CPE[6]
00  //  7 x21y65 CPE[7]
00  //  8 x21y65 CPE[8]
00  //  9 x21y65 CPE[9]
00  // 10 x21y66 CPE[0]
00  // 11 x21y66 CPE[1]
00  // 12 x21y66 CPE[2]
00  // 13 x21y66 CPE[3]
00  // 14 x21y66 CPE[4]
00  // 15 x21y66 CPE[5]
00  // 16 x21y66 CPE[6]
00  // 17 x21y66 CPE[7]
00  // 18 x21y66 CPE[8]
00  // 19 x21y66 CPE[9]
00  // 20 x22y65 CPE[0]
00  // 21 x22y65 CPE[1]
00  // 22 x22y65 CPE[2]
00  // 23 x22y65 CPE[3]
00  // 24 x22y65 CPE[4]
00  // 25 x22y65 CPE[5]
00  // 26 x22y65 CPE[6]
00  // 27 x22y65 CPE[7]
00  // 28 x22y65 CPE[8]
00  // 29 x22y65 CPE[9]
00  // 30 x22y66 CPE[0]
00  // 31 x22y66 CPE[1]
00  // 32 x22y66 CPE[2]
00  // 33 x22y66 CPE[3]
00  // 34 x22y66 CPE[4]
00  // 35 x22y66 CPE[5]
00  // 36 x22y66 CPE[6]
00  // 37 x22y66 CPE[7]
00  // 38 x22y66 CPE[8]
00  // 39 x22y66 CPE[9]
00  // 40 x21y65 INMUX plane 2,1
00  // 41 x21y65 INMUX plane 4,3
00  // 42 x21y65 INMUX plane 6,5
00  // 43 x21y65 INMUX plane 8,7
00  // 44 x21y65 INMUX plane 10,9
00  // 45 x21y65 INMUX plane 12,11
08  // 46 x21y66 INMUX plane 2,1
00  // 47 x21y66 INMUX plane 4,3
00  // 48 x21y66 INMUX plane 6,5
00  // 49 x21y66 INMUX plane 8,7
00  // 50 x21y66 INMUX plane 10,9
00  // 51 x21y66 INMUX plane 12,11
00  // 52 x22y65 INMUX plane 2,1
00  // 53 x22y65 INMUX plane 4,3
00  // 54 x22y65 INMUX plane 6,5
00  // 55 x22y65 INMUX plane 8,7
00  // 56 x22y65 INMUX plane 10,9
00  // 57 x22y65 INMUX plane 12,11
08  // 58 x22y66 INMUX plane 2,1
D2 // -- CRC low byte
28 // -- CRC high byte


// Config Latches on x23y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ABE6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
21 // y_sel: 65
F5 // -- CRC low byte
65 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ABEE
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x23y65 CPE[0]
00  //  1 x23y65 CPE[1]
00  //  2 x23y65 CPE[2]
00  //  3 x23y65 CPE[3]
00  //  4 x23y65 CPE[4]
00  //  5 x23y65 CPE[5]
00  //  6 x23y65 CPE[6]
00  //  7 x23y65 CPE[7]
00  //  8 x23y65 CPE[8]
00  //  9 x23y65 CPE[9]
00  // 10 x23y66 CPE[0]
00  // 11 x23y66 CPE[1]
00  // 12 x23y66 CPE[2]
00  // 13 x23y66 CPE[3]
00  // 14 x23y66 CPE[4]
00  // 15 x23y66 CPE[5]
00  // 16 x23y66 CPE[6]
00  // 17 x23y66 CPE[7]
00  // 18 x23y66 CPE[8]
00  // 19 x23y66 CPE[9]
00  // 20 x24y65 CPE[0]
00  // 21 x24y65 CPE[1]
00  // 22 x24y65 CPE[2]
00  // 23 x24y65 CPE[3]
00  // 24 x24y65 CPE[4]
00  // 25 x24y65 CPE[5]
00  // 26 x24y65 CPE[6]
00  // 27 x24y65 CPE[7]
00  // 28 x24y65 CPE[8]
00  // 29 x24y65 CPE[9]
00  // 30 x24y66 CPE[0]
00  // 31 x24y66 CPE[1]
00  // 32 x24y66 CPE[2]
00  // 33 x24y66 CPE[3]
00  // 34 x24y66 CPE[4]
00  // 35 x24y66 CPE[5]
00  // 36 x24y66 CPE[6]
00  // 37 x24y66 CPE[7]
00  // 38 x24y66 CPE[8]
00  // 39 x24y66 CPE[9]
00  // 40 x23y65 INMUX plane 2,1
00  // 41 x23y65 INMUX plane 4,3
00  // 42 x23y65 INMUX plane 6,5
00  // 43 x23y65 INMUX plane 8,7
00  // 44 x23y65 INMUX plane 10,9
00  // 45 x23y65 INMUX plane 12,11
00  // 46 x23y66 INMUX plane 2,1
00  // 47 x23y66 INMUX plane 4,3
00  // 48 x23y66 INMUX plane 6,5
00  // 49 x23y66 INMUX plane 8,7
00  // 50 x23y66 INMUX plane 10,9
00  // 51 x23y66 INMUX plane 12,11
00  // 52 x24y65 INMUX plane 2,1
00  // 53 x24y65 INMUX plane 4,3
00  // 54 x24y65 INMUX plane 6,5
00  // 55 x24y65 INMUX plane 8,7
00  // 56 x24y65 INMUX plane 10,9
00  // 57 x24y65 INMUX plane 12,11
00  // 58 x24y66 INMUX plane 2,1
00  // 59 x24y66 INMUX plane 4,3
00  // 60 x24y66 INMUX plane 6,5
00  // 61 x24y66 INMUX plane 8,7
00  // 62 x24y66 INMUX plane 10,9
00  // 63 x24y66 INMUX plane 12,11
00  // 64 x24y66 SB_BIG plane 1
00  // 65 x24y66 SB_BIG plane 1
40  // 66 x24y66 SB_DRIVE plane 2,1
A7 // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x31y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AC37     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
21 // y_sel: 65
C4 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AC3F
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x31y65 CPE[0]
00  //  1 x31y65 CPE[1]
00  //  2 x31y65 CPE[2]
00  //  3 x31y65 CPE[3]
00  //  4 x31y65 CPE[4]
00  //  5 x31y65 CPE[5]
00  //  6 x31y65 CPE[6]
00  //  7 x31y65 CPE[7]
00  //  8 x31y65 CPE[8]
00  //  9 x31y65 CPE[9]
00  // 10 x31y66 CPE[0]
00  // 11 x31y66 CPE[1]
00  // 12 x31y66 CPE[2]
00  // 13 x31y66 CPE[3]
00  // 14 x31y66 CPE[4]
00  // 15 x31y66 CPE[5]
00  // 16 x31y66 CPE[6]
00  // 17 x31y66 CPE[7]
00  // 18 x31y66 CPE[8]
00  // 19 x31y66 CPE[9]
00  // 20 x32y65 CPE[0]
00  // 21 x32y65 CPE[1]
00  // 22 x32y65 CPE[2]
00  // 23 x32y65 CPE[3]
00  // 24 x32y65 CPE[4]
00  // 25 x32y65 CPE[5]
00  // 26 x32y65 CPE[6]
00  // 27 x32y65 CPE[7]
00  // 28 x32y65 CPE[8]
00  // 29 x32y65 CPE[9]
00  // 30 x32y66 CPE[0]
00  // 31 x32y66 CPE[1]
00  // 32 x32y66 CPE[2]
00  // 33 x32y66 CPE[3]
00  // 34 x32y66 CPE[4]
00  // 35 x32y66 CPE[5]
00  // 36 x32y66 CPE[6]
00  // 37 x32y66 CPE[7]
00  // 38 x32y66 CPE[8]
00  // 39 x32y66 CPE[9]
00  // 40 x31y65 INMUX plane 2,1
00  // 41 x31y65 INMUX plane 4,3
00  // 42 x31y65 INMUX plane 6,5
00  // 43 x31y65 INMUX plane 8,7
00  // 44 x31y65 INMUX plane 10,9
00  // 45 x31y65 INMUX plane 12,11
00  // 46 x31y66 INMUX plane 2,1
00  // 47 x31y66 INMUX plane 4,3
00  // 48 x31y66 INMUX plane 6,5
00  // 49 x31y66 INMUX plane 8,7
00  // 50 x31y66 INMUX plane 10,9
00  // 51 x31y66 INMUX plane 12,11
00  // 52 x32y65 INMUX plane 2,1
00  // 53 x32y65 INMUX plane 4,3
00  // 54 x32y65 INMUX plane 6,5
00  // 55 x32y65 INMUX plane 8,7
00  // 56 x32y65 INMUX plane 10,9
00  // 57 x32y65 INMUX plane 12,11
00  // 58 x32y66 INMUX plane 2,1
00  // 59 x32y66 INMUX plane 4,3
00  // 60 x32y66 INMUX plane 6,5
00  // 61 x32y66 INMUX plane 8,7
00  // 62 x32y66 INMUX plane 10,9
00  // 63 x32y66 INMUX plane 12,11
00  // 64 x32y66 SB_BIG plane 1
00  // 65 x32y66 SB_BIG plane 1
00  // 66 x32y66 SB_DRIVE plane 2,1
29  // 67 x32y66 SB_BIG plane 2
26 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x33y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AC89     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
21 // y_sel: 65
1C // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AC91
61 // Length: 97
12 // -- CRC low byte
4A // -- CRC high byte
00  //  0 x33y65 CPE[0]
00  //  1 x33y65 CPE[1]
00  //  2 x33y65 CPE[2]
00  //  3 x33y65 CPE[3]
00  //  4 x33y65 CPE[4]
00  //  5 x33y65 CPE[5]
00  //  6 x33y65 CPE[6]
00  //  7 x33y65 CPE[7]
00  //  8 x33y65 CPE[8]
00  //  9 x33y65 CPE[9]
00  // 10 x33y66 CPE[0]
00  // 11 x33y66 CPE[1]
00  // 12 x33y66 CPE[2]
00  // 13 x33y66 CPE[3]
00  // 14 x33y66 CPE[4]
00  // 15 x33y66 CPE[5]
00  // 16 x33y66 CPE[6]
00  // 17 x33y66 CPE[7]
00  // 18 x33y66 CPE[8]
00  // 19 x33y66 CPE[9]
00  // 20 x34y65 CPE[0]
00  // 21 x34y65 CPE[1]
00  // 22 x34y65 CPE[2]
00  // 23 x34y65 CPE[3]
00  // 24 x34y65 CPE[4]
00  // 25 x34y65 CPE[5]
00  // 26 x34y65 CPE[6]
00  // 27 x34y65 CPE[7]
00  // 28 x34y65 CPE[8]
00  // 29 x34y65 CPE[9]
00  // 30 x34y66 CPE[0]
00  // 31 x34y66 CPE[1]
00  // 32 x34y66 CPE[2]
00  // 33 x34y66 CPE[3]
00  // 34 x34y66 CPE[4]
00  // 35 x34y66 CPE[5]
00  // 36 x34y66 CPE[6]
00  // 37 x34y66 CPE[7]
00  // 38 x34y66 CPE[8]
00  // 39 x34y66 CPE[9]
00  // 40 x33y65 INMUX plane 2,1
00  // 41 x33y65 INMUX plane 4,3
00  // 42 x33y65 INMUX plane 6,5
00  // 43 x33y65 INMUX plane 8,7
00  // 44 x33y65 INMUX plane 10,9
00  // 45 x33y65 INMUX plane 12,11
08  // 46 x33y66 INMUX plane 2,1
00  // 47 x33y66 INMUX plane 4,3
00  // 48 x33y66 INMUX plane 6,5
00  // 49 x33y66 INMUX plane 8,7
00  // 50 x33y66 INMUX plane 10,9
00  // 51 x33y66 INMUX plane 12,11
00  // 52 x34y65 INMUX plane 2,1
00  // 53 x34y65 INMUX plane 4,3
00  // 54 x34y65 INMUX plane 6,5
00  // 55 x34y65 INMUX plane 8,7
00  // 56 x34y65 INMUX plane 10,9
00  // 57 x34y65 INMUX plane 12,11
08  // 58 x34y66 INMUX plane 2,1
00  // 59 x34y66 INMUX plane 4,3
00  // 60 x34y66 INMUX plane 6,5
00  // 61 x34y66 INMUX plane 8,7
00  // 62 x34y66 INMUX plane 10,9
00  // 63 x34y66 INMUX plane 12,11
00  // 64 x33y65 SB_BIG plane 1
00  // 65 x33y65 SB_BIG plane 1
82  // 66 x33y65 SB_DRIVE plane 2,1
04  // 67 x33y65 SB_BIG plane 2
10  // 68 x33y65 SB_BIG plane 2
00  // 69 x33y65 SB_BIG plane 3
00  // 70 x33y65 SB_BIG plane 3
00  // 71 x33y65 SB_DRIVE plane 4,3
00  // 72 x33y65 SB_BIG plane 4
00  // 73 x33y65 SB_BIG plane 4
00  // 74 x33y65 SB_BIG plane 5
00  // 75 x33y65 SB_BIG plane 5
00  // 76 x33y65 SB_DRIVE plane 6,5
00  // 77 x33y65 SB_BIG plane 6
00  // 78 x33y65 SB_BIG plane 6
00  // 79 x33y65 SB_BIG plane 7
00  // 80 x33y65 SB_BIG plane 7
00  // 81 x33y65 SB_DRIVE plane 8,7
00  // 82 x33y65 SB_BIG plane 8
00  // 83 x33y65 SB_BIG plane 8
00  // 84 x33y65 SB_BIG plane 9
00  // 85 x33y65 SB_BIG plane 9
00  // 86 x33y65 SB_DRIVE plane 10,9
00  // 87 x33y65 SB_BIG plane 10
00  // 88 x33y65 SB_BIG plane 10
00  // 89 x33y65 SB_BIG plane 11
00  // 90 x33y65 SB_BIG plane 11
00  // 91 x33y65 SB_DRIVE plane 12,11
00  // 92 x33y65 SB_BIG plane 12
00  // 93 x33y65 SB_BIG plane 12
00  // 94 x34y66 SB_SML plane 1
00  // 95 x34y66 SB_SML plane 2,1
21  // 96 x34y66 SB_SML plane 2
10 // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x35y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ACF8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
21 // y_sel: 65
74 // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AD00
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x35y65 CPE[0]
00  //  1 x35y65 CPE[1]
00  //  2 x35y65 CPE[2]
00  //  3 x35y65 CPE[3]
00  //  4 x35y65 CPE[4]
00  //  5 x35y65 CPE[5]
00  //  6 x35y65 CPE[6]
00  //  7 x35y65 CPE[7]
00  //  8 x35y65 CPE[8]
00  //  9 x35y65 CPE[9]
00  // 10 x35y66 CPE[0]
00  // 11 x35y66 CPE[1]
00  // 12 x35y66 CPE[2]
00  // 13 x35y66 CPE[3]
00  // 14 x35y66 CPE[4]
00  // 15 x35y66 CPE[5]
00  // 16 x35y66 CPE[6]
00  // 17 x35y66 CPE[7]
00  // 18 x35y66 CPE[8]
00  // 19 x35y66 CPE[9]
00  // 20 x36y65 CPE[0]
00  // 21 x36y65 CPE[1]
00  // 22 x36y65 CPE[2]
00  // 23 x36y65 CPE[3]
00  // 24 x36y65 CPE[4]
00  // 25 x36y65 CPE[5]
00  // 26 x36y65 CPE[6]
00  // 27 x36y65 CPE[7]
00  // 28 x36y65 CPE[8]
00  // 29 x36y65 CPE[9]
00  // 30 x36y66 CPE[0]
00  // 31 x36y66 CPE[1]
00  // 32 x36y66 CPE[2]
00  // 33 x36y66 CPE[3]
00  // 34 x36y66 CPE[4]
00  // 35 x36y66 CPE[5]
00  // 36 x36y66 CPE[6]
00  // 37 x36y66 CPE[7]
00  // 38 x36y66 CPE[8]
00  // 39 x36y66 CPE[9]
00  // 40 x35y65 INMUX plane 2,1
00  // 41 x35y65 INMUX plane 4,3
00  // 42 x35y65 INMUX plane 6,5
00  // 43 x35y65 INMUX plane 8,7
00  // 44 x35y65 INMUX plane 10,9
00  // 45 x35y65 INMUX plane 12,11
08  // 46 x35y66 INMUX plane 2,1
00  // 47 x35y66 INMUX plane 4,3
00  // 48 x35y66 INMUX plane 6,5
00  // 49 x35y66 INMUX plane 8,7
00  // 50 x35y66 INMUX plane 10,9
00  // 51 x35y66 INMUX plane 12,11
00  // 52 x36y65 INMUX plane 2,1
00  // 53 x36y65 INMUX plane 4,3
00  // 54 x36y65 INMUX plane 6,5
00  // 55 x36y65 INMUX plane 8,7
00  // 56 x36y65 INMUX plane 10,9
00  // 57 x36y65 INMUX plane 12,11
08  // 58 x36y66 INMUX plane 2,1
00  // 59 x36y66 INMUX plane 4,3
00  // 60 x36y66 INMUX plane 6,5
00  // 61 x36y66 INMUX plane 8,7
00  // 62 x36y66 INMUX plane 10,9
00  // 63 x36y66 INMUX plane 12,11
00  // 64 x36y66 SB_BIG plane 1
00  // 65 x36y66 SB_BIG plane 1
00  // 66 x36y66 SB_DRIVE plane 2,1
31  // 67 x36y66 SB_BIG plane 2
7B // -- CRC low byte
4C // -- CRC high byte


// Config Latches on x37y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AD4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
21 // y_sel: 65
AC // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AD52
61 // Length: 97
12 // -- CRC low byte
4A // -- CRC high byte
00  //  0 x37y65 CPE[0]
00  //  1 x37y65 CPE[1]
00  //  2 x37y65 CPE[2]
00  //  3 x37y65 CPE[3]
00  //  4 x37y65 CPE[4]
00  //  5 x37y65 CPE[5]
00  //  6 x37y65 CPE[6]
00  //  7 x37y65 CPE[7]
00  //  8 x37y65 CPE[8]
00  //  9 x37y65 CPE[9]
00  // 10 x37y66 CPE[0]
00  // 11 x37y66 CPE[1]
00  // 12 x37y66 CPE[2]
00  // 13 x37y66 CPE[3]
00  // 14 x37y66 CPE[4]
00  // 15 x37y66 CPE[5]
00  // 16 x37y66 CPE[6]
00  // 17 x37y66 CPE[7]
00  // 18 x37y66 CPE[8]
00  // 19 x37y66 CPE[9]
00  // 20 x38y65 CPE[0]
00  // 21 x38y65 CPE[1]
00  // 22 x38y65 CPE[2]
00  // 23 x38y65 CPE[3]
00  // 24 x38y65 CPE[4]
00  // 25 x38y65 CPE[5]
00  // 26 x38y65 CPE[6]
00  // 27 x38y65 CPE[7]
00  // 28 x38y65 CPE[8]
00  // 29 x38y65 CPE[9]
00  // 30 x38y66 CPE[0]
00  // 31 x38y66 CPE[1]
00  // 32 x38y66 CPE[2]
00  // 33 x38y66 CPE[3]
00  // 34 x38y66 CPE[4]
00  // 35 x38y66 CPE[5]
00  // 36 x38y66 CPE[6]
00  // 37 x38y66 CPE[7]
00  // 38 x38y66 CPE[8]
00  // 39 x38y66 CPE[9]
00  // 40 x37y65 INMUX plane 2,1
00  // 41 x37y65 INMUX plane 4,3
00  // 42 x37y65 INMUX plane 6,5
00  // 43 x37y65 INMUX plane 8,7
00  // 44 x37y65 INMUX plane 10,9
00  // 45 x37y65 INMUX plane 12,11
08  // 46 x37y66 INMUX plane 2,1
00  // 47 x37y66 INMUX plane 4,3
00  // 48 x37y66 INMUX plane 6,5
00  // 49 x37y66 INMUX plane 8,7
00  // 50 x37y66 INMUX plane 10,9
00  // 51 x37y66 INMUX plane 12,11
00  // 52 x38y65 INMUX plane 2,1
00  // 53 x38y65 INMUX plane 4,3
00  // 54 x38y65 INMUX plane 6,5
00  // 55 x38y65 INMUX plane 8,7
00  // 56 x38y65 INMUX plane 10,9
00  // 57 x38y65 INMUX plane 12,11
08  // 58 x38y66 INMUX plane 2,1
00  // 59 x38y66 INMUX plane 4,3
00  // 60 x38y66 INMUX plane 6,5
00  // 61 x38y66 INMUX plane 8,7
00  // 62 x38y66 INMUX plane 10,9
00  // 63 x38y66 INMUX plane 12,11
00  // 64 x37y65 SB_BIG plane 1
00  // 65 x37y65 SB_BIG plane 1
80  // 66 x37y65 SB_DRIVE plane 2,1
04  // 67 x37y65 SB_BIG plane 2
10  // 68 x37y65 SB_BIG plane 2
00  // 69 x37y65 SB_BIG plane 3
00  // 70 x37y65 SB_BIG plane 3
00  // 71 x37y65 SB_DRIVE plane 4,3
00  // 72 x37y65 SB_BIG plane 4
00  // 73 x37y65 SB_BIG plane 4
00  // 74 x37y65 SB_BIG plane 5
00  // 75 x37y65 SB_BIG plane 5
00  // 76 x37y65 SB_DRIVE plane 6,5
00  // 77 x37y65 SB_BIG plane 6
00  // 78 x37y65 SB_BIG plane 6
00  // 79 x37y65 SB_BIG plane 7
00  // 80 x37y65 SB_BIG plane 7
00  // 81 x37y65 SB_DRIVE plane 8,7
00  // 82 x37y65 SB_BIG plane 8
00  // 83 x37y65 SB_BIG plane 8
00  // 84 x37y65 SB_BIG plane 9
00  // 85 x37y65 SB_BIG plane 9
00  // 86 x37y65 SB_DRIVE plane 10,9
00  // 87 x37y65 SB_BIG plane 10
00  // 88 x37y65 SB_BIG plane 10
00  // 89 x37y65 SB_BIG plane 11
00  // 90 x37y65 SB_BIG plane 11
00  // 91 x37y65 SB_DRIVE plane 12,11
00  // 92 x37y65 SB_BIG plane 12
00  // 93 x37y65 SB_BIG plane 12
00  // 94 x38y66 SB_SML plane 1
00  // 95 x38y66 SB_SML plane 2,1
21  // 96 x38y66 SB_SML plane 2
69 // -- CRC low byte
51 // -- CRC high byte


// Config Latches on x39y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ADB9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
21 // y_sel: 65
A4 // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ADC1
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x39y65 CPE[0]
00  //  1 x39y65 CPE[1]
00  //  2 x39y65 CPE[2]
00  //  3 x39y65 CPE[3]
00  //  4 x39y65 CPE[4]
00  //  5 x39y65 CPE[5]
00  //  6 x39y65 CPE[6]
00  //  7 x39y65 CPE[7]
00  //  8 x39y65 CPE[8]
00  //  9 x39y65 CPE[9]
00  // 10 x39y66 CPE[0]
00  // 11 x39y66 CPE[1]
00  // 12 x39y66 CPE[2]
00  // 13 x39y66 CPE[3]
00  // 14 x39y66 CPE[4]
00  // 15 x39y66 CPE[5]
00  // 16 x39y66 CPE[6]
00  // 17 x39y66 CPE[7]
00  // 18 x39y66 CPE[8]
00  // 19 x39y66 CPE[9]
00  // 20 x40y65 CPE[0]
00  // 21 x40y65 CPE[1]
00  // 22 x40y65 CPE[2]
00  // 23 x40y65 CPE[3]
00  // 24 x40y65 CPE[4]
00  // 25 x40y65 CPE[5]
00  // 26 x40y65 CPE[6]
00  // 27 x40y65 CPE[7]
00  // 28 x40y65 CPE[8]
00  // 29 x40y65 CPE[9]
00  // 30 x40y66 CPE[0]
00  // 31 x40y66 CPE[1]
00  // 32 x40y66 CPE[2]
00  // 33 x40y66 CPE[3]
00  // 34 x40y66 CPE[4]
00  // 35 x40y66 CPE[5]
00  // 36 x40y66 CPE[6]
00  // 37 x40y66 CPE[7]
00  // 38 x40y66 CPE[8]
00  // 39 x40y66 CPE[9]
00  // 40 x39y65 INMUX plane 2,1
00  // 41 x39y65 INMUX plane 4,3
00  // 42 x39y65 INMUX plane 6,5
00  // 43 x39y65 INMUX plane 8,7
00  // 44 x39y65 INMUX plane 10,9
00  // 45 x39y65 INMUX plane 12,11
08  // 46 x39y66 INMUX plane 2,1
00  // 47 x39y66 INMUX plane 4,3
00  // 48 x39y66 INMUX plane 6,5
00  // 49 x39y66 INMUX plane 8,7
00  // 50 x39y66 INMUX plane 10,9
00  // 51 x39y66 INMUX plane 12,11
00  // 52 x40y65 INMUX plane 2,1
00  // 53 x40y65 INMUX plane 4,3
00  // 54 x40y65 INMUX plane 6,5
00  // 55 x40y65 INMUX plane 8,7
00  // 56 x40y65 INMUX plane 10,9
00  // 57 x40y65 INMUX plane 12,11
08  // 58 x40y66 INMUX plane 2,1
D2 // -- CRC low byte
28 // -- CRC high byte


// Config Latches on x161y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AE02     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
21 // y_sel: 65
7A // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AE0A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y65
00  // 14 right_edge_EN1 at x163y65
00  // 15 right_edge_EN2 at x163y65
00  // 16 right_edge_EN0 at x163y66
00  // 17 right_edge_EN1 at x163y66
00  // 18 right_edge_EN2 at x163y66
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y65 SB_BIG plane 1
12  // 65 x161y65 SB_BIG plane 1
00  // 66 x161y65 SB_DRIVE plane 2,1
48  // 67 x161y65 SB_BIG plane 2
12  // 68 x161y65 SB_BIG plane 2
48  // 69 x161y65 SB_BIG plane 3
12  // 70 x161y65 SB_BIG plane 3
00  // 71 x161y65 SB_DRIVE plane 4,3
48  // 72 x161y65 SB_BIG plane 4
12  // 73 x161y65 SB_BIG plane 4
48  // 74 x161y65 SB_BIG plane 5
12  // 75 x161y65 SB_BIG plane 5
00  // 76 x161y65 SB_DRIVE plane 6,5
48  // 77 x161y65 SB_BIG plane 6
12  // 78 x161y65 SB_BIG plane 6
48  // 79 x161y65 SB_BIG plane 7
12  // 80 x161y65 SB_BIG plane 7
00  // 81 x161y65 SB_DRIVE plane 8,7
48  // 82 x161y65 SB_BIG plane 8
12  // 83 x161y65 SB_BIG plane 8
48  // 84 x161y65 SB_BIG plane 9
12  // 85 x161y65 SB_BIG plane 9
00  // 86 x161y65 SB_DRIVE plane 10,9
48  // 87 x161y65 SB_BIG plane 10
12  // 88 x161y65 SB_BIG plane 10
48  // 89 x161y65 SB_BIG plane 11
12  // 90 x161y65 SB_BIG plane 11
00  // 91 x161y65 SB_DRIVE plane 12,11
48  // 92 x161y65 SB_BIG plane 12
12  // 93 x161y65 SB_BIG plane 12
A8  // 94 x162y66 SB_SML plane 1
82  // 95 x162y66 SB_SML plane 2,1
2A  // 96 x162y66 SB_SML plane 2
A8  // 97 x162y66 SB_SML plane 3
82  // 98 x162y66 SB_SML plane 4,3
2A  // 99 x162y66 SB_SML plane 4
A8  // 100 x162y66 SB_SML plane 5
82  // 101 x162y66 SB_SML plane 6,5
2A  // 102 x162y66 SB_SML plane 6
A8  // 103 x162y66 SB_SML plane 7
82  // 104 x162y66 SB_SML plane 8,7
2A  // 105 x162y66 SB_SML plane 8
A8  // 106 x162y66 SB_SML plane 9
82  // 107 x162y66 SB_SML plane 10,9
2A  // 108 x162y66 SB_SML plane 10
A8  // 109 x162y66 SB_SML plane 11
82  // 110 x162y66 SB_SML plane 12,11
2A  // 111 x162y66 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AE80     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
22 // y_sel: 67
CE // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AE88
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y67
00  // 14 left_edge_EN1 at x-2y67
00  // 15 left_edge_EN2 at x-2y67
00  // 16 left_edge_EN0 at x-2y68
00  // 17 left_edge_EN1 at x-2y68
00  // 18 left_edge_EN2 at x-2y68
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y67 SB_BIG plane 1
12  // 65 x-1y67 SB_BIG plane 1
00  // 66 x-1y67 SB_DRIVE plane 2,1
48  // 67 x-1y67 SB_BIG plane 2
12  // 68 x-1y67 SB_BIG plane 2
48  // 69 x-1y67 SB_BIG plane 3
12  // 70 x-1y67 SB_BIG plane 3
00  // 71 x-1y67 SB_DRIVE plane 4,3
48  // 72 x-1y67 SB_BIG plane 4
12  // 73 x-1y67 SB_BIG plane 4
48  // 74 x-1y67 SB_BIG plane 5
12  // 75 x-1y67 SB_BIG plane 5
00  // 76 x-1y67 SB_DRIVE plane 6,5
48  // 77 x-1y67 SB_BIG plane 6
12  // 78 x-1y67 SB_BIG plane 6
48  // 79 x-1y67 SB_BIG plane 7
12  // 80 x-1y67 SB_BIG plane 7
00  // 81 x-1y67 SB_DRIVE plane 8,7
48  // 82 x-1y67 SB_BIG plane 8
12  // 83 x-1y67 SB_BIG plane 8
48  // 84 x-1y67 SB_BIG plane 9
12  // 85 x-1y67 SB_BIG plane 9
00  // 86 x-1y67 SB_DRIVE plane 10,9
48  // 87 x-1y67 SB_BIG plane 10
12  // 88 x-1y67 SB_BIG plane 10
48  // 89 x-1y67 SB_BIG plane 11
12  // 90 x-1y67 SB_BIG plane 11
00  // 91 x-1y67 SB_DRIVE plane 12,11
48  // 92 x-1y67 SB_BIG plane 12
12  // 93 x-1y67 SB_BIG plane 12
A8  // 94 x0y68 SB_SML plane 1
82  // 95 x0y68 SB_SML plane 2,1
2A  // 96 x0y68 SB_SML plane 2
A8  // 97 x0y68 SB_SML plane 3
82  // 98 x0y68 SB_SML plane 4,3
2A  // 99 x0y68 SB_SML plane 4
A8  // 100 x0y68 SB_SML plane 5
82  // 101 x0y68 SB_SML plane 6,5
2A  // 102 x0y68 SB_SML plane 6
A8  // 103 x0y68 SB_SML plane 7
82  // 104 x0y68 SB_SML plane 8,7
2A  // 105 x0y68 SB_SML plane 8
A8  // 106 x0y68 SB_SML plane 9
82  // 107 x0y68 SB_SML plane 10,9
2A  // 108 x0y68 SB_SML plane 10
A8  // 109 x0y68 SB_SML plane 11
82  // 110 x0y68 SB_SML plane 12,11
2A  // 111 x0y68 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AEFE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
22 // y_sel: 67
06 // -- CRC low byte
7D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AF06
4F // Length: 79
6E // -- CRC low byte
82 // -- CRC high byte
00  //  0 x29y67 CPE[0]
00  //  1 x29y67 CPE[1]
00  //  2 x29y67 CPE[2]
00  //  3 x29y67 CPE[3]
00  //  4 x29y67 CPE[4]
00  //  5 x29y67 CPE[5]
00  //  6 x29y67 CPE[6]
00  //  7 x29y67 CPE[7]
00  //  8 x29y67 CPE[8]
00  //  9 x29y67 CPE[9]
00  // 10 x29y68 CPE[0]
00  // 11 x29y68 CPE[1]
00  // 12 x29y68 CPE[2]
00  // 13 x29y68 CPE[3]
00  // 14 x29y68 CPE[4]
00  // 15 x29y68 CPE[5]
00  // 16 x29y68 CPE[6]
00  // 17 x29y68 CPE[7]
00  // 18 x29y68 CPE[8]
00  // 19 x29y68 CPE[9]
00  // 20 x30y67 CPE[0]
00  // 21 x30y67 CPE[1]
00  // 22 x30y67 CPE[2]
00  // 23 x30y67 CPE[3]
00  // 24 x30y67 CPE[4]
00  // 25 x30y67 CPE[5]
00  // 26 x30y67 CPE[6]
00  // 27 x30y67 CPE[7]
00  // 28 x30y67 CPE[8]
00  // 29 x30y67 CPE[9]
00  // 30 x30y68 CPE[0]
00  // 31 x30y68 CPE[1]
00  // 32 x30y68 CPE[2]
00  // 33 x30y68 CPE[3]
00  // 34 x30y68 CPE[4]
00  // 35 x30y68 CPE[5]
00  // 36 x30y68 CPE[6]
00  // 37 x30y68 CPE[7]
00  // 38 x30y68 CPE[8]
00  // 39 x30y68 CPE[9]
00  // 40 x29y67 INMUX plane 2,1
00  // 41 x29y67 INMUX plane 4,3
00  // 42 x29y67 INMUX plane 6,5
00  // 43 x29y67 INMUX plane 8,7
00  // 44 x29y67 INMUX plane 10,9
00  // 45 x29y67 INMUX plane 12,11
00  // 46 x29y68 INMUX plane 2,1
00  // 47 x29y68 INMUX plane 4,3
00  // 48 x29y68 INMUX plane 6,5
00  // 49 x29y68 INMUX plane 8,7
00  // 50 x29y68 INMUX plane 10,9
00  // 51 x29y68 INMUX plane 12,11
00  // 52 x30y67 INMUX plane 2,1
00  // 53 x30y67 INMUX plane 4,3
00  // 54 x30y67 INMUX plane 6,5
00  // 55 x30y67 INMUX plane 8,7
00  // 56 x30y67 INMUX plane 10,9
00  // 57 x30y67 INMUX plane 12,11
00  // 58 x30y68 INMUX plane 2,1
00  // 59 x30y68 INMUX plane 4,3
00  // 60 x30y68 INMUX plane 6,5
00  // 61 x30y68 INMUX plane 8,7
00  // 62 x30y68 INMUX plane 10,9
00  // 63 x30y68 INMUX plane 12,11
00  // 64 x30y68 SB_BIG plane 1
00  // 65 x30y68 SB_BIG plane 1
00  // 66 x30y68 SB_DRIVE plane 2,1
00  // 67 x30y68 SB_BIG plane 2
00  // 68 x30y68 SB_BIG plane 2
00  // 69 x30y68 SB_BIG plane 3
00  // 70 x30y68 SB_BIG plane 3
00  // 71 x30y68 SB_DRIVE plane 4,3
00  // 72 x30y68 SB_BIG plane 4
00  // 73 x30y68 SB_BIG plane 4
00  // 74 x30y68 SB_BIG plane 5
00  // 75 x30y68 SB_BIG plane 5
A0  // 76 x30y68 SB_DRIVE plane 6,5
00  // 77 x30y68 SB_BIG plane 6
70  // 78 x30y68 SB_BIG plane 6
EF // -- CRC low byte
FC // -- CRC high byte


// Config Latches on x39y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AF5B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
22 // y_sel: 67
3F // -- CRC low byte
0C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AF63
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x39y67 CPE[0]
00  //  1 x39y67 CPE[1]
00  //  2 x39y67 CPE[2]
00  //  3 x39y67 CPE[3]
00  //  4 x39y67 CPE[4]
00  //  5 x39y67 CPE[5]
00  //  6 x39y67 CPE[6]
00  //  7 x39y67 CPE[7]
00  //  8 x39y67 CPE[8]
00  //  9 x39y67 CPE[9]
00  // 10 x39y68 CPE[0]
00  // 11 x39y68 CPE[1]
00  // 12 x39y68 CPE[2]
00  // 13 x39y68 CPE[3]
00  // 14 x39y68 CPE[4]
00  // 15 x39y68 CPE[5]
00  // 16 x39y68 CPE[6]
00  // 17 x39y68 CPE[7]
00  // 18 x39y68 CPE[8]
00  // 19 x39y68 CPE[9]
00  // 20 x40y67 CPE[0]
00  // 21 x40y67 CPE[1]
00  // 22 x40y67 CPE[2]
00  // 23 x40y67 CPE[3]
00  // 24 x40y67 CPE[4]
00  // 25 x40y67 CPE[5]
00  // 26 x40y67 CPE[6]
00  // 27 x40y67 CPE[7]
00  // 28 x40y67 CPE[8]
00  // 29 x40y67 CPE[9]
00  // 30 x40y68 CPE[0]
00  // 31 x40y68 CPE[1]
00  // 32 x40y68 CPE[2]
00  // 33 x40y68 CPE[3]
00  // 34 x40y68 CPE[4]
00  // 35 x40y68 CPE[5]
00  // 36 x40y68 CPE[6]
00  // 37 x40y68 CPE[7]
00  // 38 x40y68 CPE[8]
00  // 39 x40y68 CPE[9]
00  // 40 x39y67 INMUX plane 2,1
00  // 41 x39y67 INMUX plane 4,3
00  // 42 x39y67 INMUX plane 6,5
00  // 43 x39y67 INMUX plane 8,7
00  // 44 x39y67 INMUX plane 10,9
00  // 45 x39y67 INMUX plane 12,11
00  // 46 x39y68 INMUX plane 2,1
00  // 47 x39y68 INMUX plane 4,3
00  // 48 x39y68 INMUX plane 6,5
00  // 49 x39y68 INMUX plane 8,7
00  // 50 x39y68 INMUX plane 10,9
00  // 51 x39y68 INMUX plane 12,11
00  // 52 x40y67 INMUX plane 2,1
00  // 53 x40y67 INMUX plane 4,3
00  // 54 x40y67 INMUX plane 6,5
00  // 55 x40y67 INMUX plane 8,7
00  // 56 x40y67 INMUX plane 10,9
00  // 57 x40y67 INMUX plane 12,11
00  // 58 x40y68 INMUX plane 2,1
00  // 59 x40y68 INMUX plane 4,3
00  // 60 x40y68 INMUX plane 6,5
00  // 61 x40y68 INMUX plane 8,7
00  // 62 x40y68 INMUX plane 10,9
00  // 63 x40y68 INMUX plane 12,11
00  // 64 x39y67 SB_BIG plane 1
00  // 65 x39y67 SB_BIG plane 1
80  // 66 x39y67 SB_DRIVE plane 2,1
06  // 67 x39y67 SB_BIG plane 2
10  // 68 x39y67 SB_BIG plane 2
01 // -- CRC low byte
08 // -- CRC high byte


// Config Latches on x161y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AFAE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
22 // y_sel: 67
E1 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AFB6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y67
00  // 14 right_edge_EN1 at x163y67
00  // 15 right_edge_EN2 at x163y67
00  // 16 right_edge_EN0 at x163y68
00  // 17 right_edge_EN1 at x163y68
00  // 18 right_edge_EN2 at x163y68
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y68 SB_BIG plane 1
12  // 65 x162y68 SB_BIG plane 1
00  // 66 x162y68 SB_DRIVE plane 2,1
48  // 67 x162y68 SB_BIG plane 2
12  // 68 x162y68 SB_BIG plane 2
48  // 69 x162y68 SB_BIG plane 3
12  // 70 x162y68 SB_BIG plane 3
00  // 71 x162y68 SB_DRIVE plane 4,3
48  // 72 x162y68 SB_BIG plane 4
12  // 73 x162y68 SB_BIG plane 4
48  // 74 x162y68 SB_BIG plane 5
12  // 75 x162y68 SB_BIG plane 5
00  // 76 x162y68 SB_DRIVE plane 6,5
48  // 77 x162y68 SB_BIG plane 6
12  // 78 x162y68 SB_BIG plane 6
48  // 79 x162y68 SB_BIG plane 7
12  // 80 x162y68 SB_BIG plane 7
00  // 81 x162y68 SB_DRIVE plane 8,7
48  // 82 x162y68 SB_BIG plane 8
12  // 83 x162y68 SB_BIG plane 8
48  // 84 x162y68 SB_BIG plane 9
12  // 85 x162y68 SB_BIG plane 9
00  // 86 x162y68 SB_DRIVE plane 10,9
48  // 87 x162y68 SB_BIG plane 10
12  // 88 x162y68 SB_BIG plane 10
48  // 89 x162y68 SB_BIG plane 11
12  // 90 x162y68 SB_BIG plane 11
00  // 91 x162y68 SB_DRIVE plane 12,11
48  // 92 x162y68 SB_BIG plane 12
12  // 93 x162y68 SB_BIG plane 12
A8  // 94 x161y67 SB_SML plane 1
82  // 95 x161y67 SB_SML plane 2,1
2A  // 96 x161y67 SB_SML plane 2
A8  // 97 x161y67 SB_SML plane 3
82  // 98 x161y67 SB_SML plane 4,3
2A  // 99 x161y67 SB_SML plane 4
A8  // 100 x161y67 SB_SML plane 5
82  // 101 x161y67 SB_SML plane 6,5
2A  // 102 x161y67 SB_SML plane 6
A8  // 103 x161y67 SB_SML plane 7
82  // 104 x161y67 SB_SML plane 8,7
2A  // 105 x161y67 SB_SML plane 8
A8  // 106 x161y67 SB_SML plane 9
82  // 107 x161y67 SB_SML plane 10,9
2A  // 108 x161y67 SB_SML plane 10
A8  // 109 x161y67 SB_SML plane 11
82  // 110 x161y67 SB_SML plane 12,11
2A  // 111 x161y67 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B02C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
23 // y_sel: 69
47 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B034
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y69
00  // 14 left_edge_EN1 at x-2y69
00  // 15 left_edge_EN2 at x-2y69
00  // 16 left_edge_EN0 at x-2y70
00  // 17 left_edge_EN1 at x-2y70
00  // 18 left_edge_EN2 at x-2y70
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y70 SB_BIG plane 1
12  // 65 x0y70 SB_BIG plane 1
00  // 66 x0y70 SB_DRIVE plane 2,1
48  // 67 x0y70 SB_BIG plane 2
12  // 68 x0y70 SB_BIG plane 2
48  // 69 x0y70 SB_BIG plane 3
12  // 70 x0y70 SB_BIG plane 3
00  // 71 x0y70 SB_DRIVE plane 4,3
48  // 72 x0y70 SB_BIG plane 4
12  // 73 x0y70 SB_BIG plane 4
48  // 74 x0y70 SB_BIG plane 5
12  // 75 x0y70 SB_BIG plane 5
00  // 76 x0y70 SB_DRIVE plane 6,5
48  // 77 x0y70 SB_BIG plane 6
12  // 78 x0y70 SB_BIG plane 6
48  // 79 x0y70 SB_BIG plane 7
12  // 80 x0y70 SB_BIG plane 7
00  // 81 x0y70 SB_DRIVE plane 8,7
48  // 82 x0y70 SB_BIG plane 8
12  // 83 x0y70 SB_BIG plane 8
48  // 84 x0y70 SB_BIG plane 9
12  // 85 x0y70 SB_BIG plane 9
00  // 86 x0y70 SB_DRIVE plane 10,9
48  // 87 x0y70 SB_BIG plane 10
12  // 88 x0y70 SB_BIG plane 10
48  // 89 x0y70 SB_BIG plane 11
12  // 90 x0y70 SB_BIG plane 11
00  // 91 x0y70 SB_DRIVE plane 12,11
48  // 92 x0y70 SB_BIG plane 12
12  // 93 x0y70 SB_BIG plane 12
A8  // 94 x-1y69 SB_SML plane 1
82  // 95 x-1y69 SB_SML plane 2,1
2A  // 96 x-1y69 SB_SML plane 2
A8  // 97 x-1y69 SB_SML plane 3
82  // 98 x-1y69 SB_SML plane 4,3
2A  // 99 x-1y69 SB_SML plane 4
A8  // 100 x-1y69 SB_SML plane 5
82  // 101 x-1y69 SB_SML plane 6,5
2A  // 102 x-1y69 SB_SML plane 6
A8  // 103 x-1y69 SB_SML plane 7
82  // 104 x-1y69 SB_SML plane 8,7
2A  // 105 x-1y69 SB_SML plane 8
A8  // 106 x-1y69 SB_SML plane 9
82  // 107 x-1y69 SB_SML plane 10,9
2A  // 108 x-1y69 SB_SML plane 10
A8  // 109 x-1y69 SB_SML plane 11
82  // 110 x-1y69 SB_SML plane 12,11
2A  // 111 x-1y69 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B0AA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
23 // y_sel: 69
0E // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B0B2
42 // Length: 66
8B // -- CRC low byte
59 // -- CRC high byte
00  //  0 x33y69 CPE[0]
00  //  1 x33y69 CPE[1]
00  //  2 x33y69 CPE[2]
00  //  3 x33y69 CPE[3]
00  //  4 x33y69 CPE[4]
00  //  5 x33y69 CPE[5]
00  //  6 x33y69 CPE[6]
00  //  7 x33y69 CPE[7]
00  //  8 x33y69 CPE[8]
00  //  9 x33y69 CPE[9]
00  // 10 x33y70 CPE[0]
00  // 11 x33y70 CPE[1]
00  // 12 x33y70 CPE[2]
00  // 13 x33y70 CPE[3]
00  // 14 x33y70 CPE[4]
00  // 15 x33y70 CPE[5]
00  // 16 x33y70 CPE[6]
00  // 17 x33y70 CPE[7]
00  // 18 x33y70 CPE[8]
00  // 19 x33y70 CPE[9]
00  // 20 x34y69 CPE[0]
00  // 21 x34y69 CPE[1]
00  // 22 x34y69 CPE[2]
00  // 23 x34y69 CPE[3]
00  // 24 x34y69 CPE[4]
00  // 25 x34y69 CPE[5]
00  // 26 x34y69 CPE[6]
00  // 27 x34y69 CPE[7]
00  // 28 x34y69 CPE[8]
00  // 29 x34y69 CPE[9]
00  // 30 x34y70 CPE[0]
00  // 31 x34y70 CPE[1]
00  // 32 x34y70 CPE[2]
00  // 33 x34y70 CPE[3]
00  // 34 x34y70 CPE[4]
00  // 35 x34y70 CPE[5]
00  // 36 x34y70 CPE[6]
00  // 37 x34y70 CPE[7]
00  // 38 x34y70 CPE[8]
00  // 39 x34y70 CPE[9]
00  // 40 x33y69 INMUX plane 2,1
00  // 41 x33y69 INMUX plane 4,3
00  // 42 x33y69 INMUX plane 6,5
00  // 43 x33y69 INMUX plane 8,7
00  // 44 x33y69 INMUX plane 10,9
00  // 45 x33y69 INMUX plane 12,11
00  // 46 x33y70 INMUX plane 2,1
00  // 47 x33y70 INMUX plane 4,3
00  // 48 x33y70 INMUX plane 6,5
00  // 49 x33y70 INMUX plane 8,7
00  // 50 x33y70 INMUX plane 10,9
00  // 51 x33y70 INMUX plane 12,11
00  // 52 x34y69 INMUX plane 2,1
00  // 53 x34y69 INMUX plane 4,3
00  // 54 x34y69 INMUX plane 6,5
00  // 55 x34y69 INMUX plane 8,7
00  // 56 x34y69 INMUX plane 10,9
00  // 57 x34y69 INMUX plane 12,11
00  // 58 x34y70 INMUX plane 2,1
00  // 59 x34y70 INMUX plane 4,3
00  // 60 x34y70 INMUX plane 6,5
00  // 61 x34y70 INMUX plane 8,7
00  // 62 x34y70 INMUX plane 10,9
00  // 63 x34y70 INMUX plane 12,11
00  // 64 x33y69 SB_BIG plane 1
60  // 65 x33y69 SB_BIG plane 1
4D // -- CRC low byte
6F // -- CRC high byte


// Config Latches on x161y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B0FA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
23 // y_sel: 69
68 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B102
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y69
00  // 14 right_edge_EN1 at x163y69
00  // 15 right_edge_EN2 at x163y69
00  // 16 right_edge_EN0 at x163y70
00  // 17 right_edge_EN1 at x163y70
00  // 18 right_edge_EN2 at x163y70
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y69 SB_BIG plane 1
12  // 65 x161y69 SB_BIG plane 1
00  // 66 x161y69 SB_DRIVE plane 2,1
48  // 67 x161y69 SB_BIG plane 2
12  // 68 x161y69 SB_BIG plane 2
48  // 69 x161y69 SB_BIG plane 3
12  // 70 x161y69 SB_BIG plane 3
00  // 71 x161y69 SB_DRIVE plane 4,3
48  // 72 x161y69 SB_BIG plane 4
12  // 73 x161y69 SB_BIG plane 4
48  // 74 x161y69 SB_BIG plane 5
12  // 75 x161y69 SB_BIG plane 5
00  // 76 x161y69 SB_DRIVE plane 6,5
48  // 77 x161y69 SB_BIG plane 6
12  // 78 x161y69 SB_BIG plane 6
48  // 79 x161y69 SB_BIG plane 7
12  // 80 x161y69 SB_BIG plane 7
00  // 81 x161y69 SB_DRIVE plane 8,7
48  // 82 x161y69 SB_BIG plane 8
12  // 83 x161y69 SB_BIG plane 8
48  // 84 x161y69 SB_BIG plane 9
12  // 85 x161y69 SB_BIG plane 9
00  // 86 x161y69 SB_DRIVE plane 10,9
48  // 87 x161y69 SB_BIG plane 10
12  // 88 x161y69 SB_BIG plane 10
48  // 89 x161y69 SB_BIG plane 11
12  // 90 x161y69 SB_BIG plane 11
00  // 91 x161y69 SB_DRIVE plane 12,11
48  // 92 x161y69 SB_BIG plane 12
12  // 93 x161y69 SB_BIG plane 12
A8  // 94 x162y70 SB_SML plane 1
82  // 95 x162y70 SB_SML plane 2,1
2A  // 96 x162y70 SB_SML plane 2
A8  // 97 x162y70 SB_SML plane 3
82  // 98 x162y70 SB_SML plane 4,3
2A  // 99 x162y70 SB_SML plane 4
A8  // 100 x162y70 SB_SML plane 5
82  // 101 x162y70 SB_SML plane 6,5
2A  // 102 x162y70 SB_SML plane 6
A8  // 103 x162y70 SB_SML plane 7
82  // 104 x162y70 SB_SML plane 8,7
2A  // 105 x162y70 SB_SML plane 8
A8  // 106 x162y70 SB_SML plane 9
82  // 107 x162y70 SB_SML plane 10,9
2A  // 108 x162y70 SB_SML plane 10
A8  // 109 x162y70 SB_SML plane 11
82  // 110 x162y70 SB_SML plane 12,11
2A  // 111 x162y70 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B178     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
24 // y_sel: 71
F8 // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B180
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y71
00  // 14 left_edge_EN1 at x-2y71
00  // 15 left_edge_EN2 at x-2y71
00  // 16 left_edge_EN0 at x-2y72
00  // 17 left_edge_EN1 at x-2y72
00  // 18 left_edge_EN2 at x-2y72
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y71 SB_BIG plane 1
12  // 65 x-1y71 SB_BIG plane 1
00  // 66 x-1y71 SB_DRIVE plane 2,1
48  // 67 x-1y71 SB_BIG plane 2
12  // 68 x-1y71 SB_BIG plane 2
48  // 69 x-1y71 SB_BIG plane 3
12  // 70 x-1y71 SB_BIG plane 3
00  // 71 x-1y71 SB_DRIVE plane 4,3
48  // 72 x-1y71 SB_BIG plane 4
12  // 73 x-1y71 SB_BIG plane 4
48  // 74 x-1y71 SB_BIG plane 5
12  // 75 x-1y71 SB_BIG plane 5
00  // 76 x-1y71 SB_DRIVE plane 6,5
48  // 77 x-1y71 SB_BIG plane 6
12  // 78 x-1y71 SB_BIG plane 6
48  // 79 x-1y71 SB_BIG plane 7
12  // 80 x-1y71 SB_BIG plane 7
00  // 81 x-1y71 SB_DRIVE plane 8,7
48  // 82 x-1y71 SB_BIG plane 8
12  // 83 x-1y71 SB_BIG plane 8
48  // 84 x-1y71 SB_BIG plane 9
12  // 85 x-1y71 SB_BIG plane 9
00  // 86 x-1y71 SB_DRIVE plane 10,9
48  // 87 x-1y71 SB_BIG plane 10
12  // 88 x-1y71 SB_BIG plane 10
48  // 89 x-1y71 SB_BIG plane 11
12  // 90 x-1y71 SB_BIG plane 11
00  // 91 x-1y71 SB_DRIVE plane 12,11
48  // 92 x-1y71 SB_BIG plane 12
12  // 93 x-1y71 SB_BIG plane 12
A8  // 94 x0y72 SB_SML plane 1
82  // 95 x0y72 SB_SML plane 2,1
2A  // 96 x0y72 SB_SML plane 2
A8  // 97 x0y72 SB_SML plane 3
82  // 98 x0y72 SB_SML plane 4,3
2A  // 99 x0y72 SB_SML plane 4
A8  // 100 x0y72 SB_SML plane 5
82  // 101 x0y72 SB_SML plane 6,5
2A  // 102 x0y72 SB_SML plane 6
A8  // 103 x0y72 SB_SML plane 7
82  // 104 x0y72 SB_SML plane 8,7
2A  // 105 x0y72 SB_SML plane 8
A8  // 106 x0y72 SB_SML plane 9
82  // 107 x0y72 SB_SML plane 10,9
2A  // 108 x0y72 SB_SML plane 10
A8  // 109 x0y72 SB_SML plane 11
82  // 110 x0y72 SB_SML plane 12,11
2A  // 111 x0y72 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B1F6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
24 // y_sel: 71
30 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B1FE
4F // Length: 79
6E // -- CRC low byte
82 // -- CRC high byte
00  //  0 x29y71 CPE[0]
00  //  1 x29y71 CPE[1]
00  //  2 x29y71 CPE[2]
00  //  3 x29y71 CPE[3]
00  //  4 x29y71 CPE[4]
00  //  5 x29y71 CPE[5]
00  //  6 x29y71 CPE[6]
00  //  7 x29y71 CPE[7]
00  //  8 x29y71 CPE[8]
00  //  9 x29y71 CPE[9]
00  // 10 x29y72 CPE[0]
00  // 11 x29y72 CPE[1]
00  // 12 x29y72 CPE[2]
00  // 13 x29y72 CPE[3]
00  // 14 x29y72 CPE[4]
00  // 15 x29y72 CPE[5]
00  // 16 x29y72 CPE[6]
00  // 17 x29y72 CPE[7]
00  // 18 x29y72 CPE[8]
00  // 19 x29y72 CPE[9]
00  // 20 x30y71 CPE[0]
00  // 21 x30y71 CPE[1]
00  // 22 x30y71 CPE[2]
00  // 23 x30y71 CPE[3]
00  // 24 x30y71 CPE[4]
00  // 25 x30y71 CPE[5]
00  // 26 x30y71 CPE[6]
00  // 27 x30y71 CPE[7]
00  // 28 x30y71 CPE[8]
00  // 29 x30y71 CPE[9]
00  // 30 x30y72 CPE[0]
00  // 31 x30y72 CPE[1]
00  // 32 x30y72 CPE[2]
00  // 33 x30y72 CPE[3]
00  // 34 x30y72 CPE[4]
00  // 35 x30y72 CPE[5]
00  // 36 x30y72 CPE[6]
00  // 37 x30y72 CPE[7]
00  // 38 x30y72 CPE[8]
00  // 39 x30y72 CPE[9]
00  // 40 x29y71 INMUX plane 2,1
00  // 41 x29y71 INMUX plane 4,3
00  // 42 x29y71 INMUX plane 6,5
00  // 43 x29y71 INMUX plane 8,7
00  // 44 x29y71 INMUX plane 10,9
00  // 45 x29y71 INMUX plane 12,11
00  // 46 x29y72 INMUX plane 2,1
00  // 47 x29y72 INMUX plane 4,3
00  // 48 x29y72 INMUX plane 6,5
00  // 49 x29y72 INMUX plane 8,7
00  // 50 x29y72 INMUX plane 10,9
00  // 51 x29y72 INMUX plane 12,11
00  // 52 x30y71 INMUX plane 2,1
00  // 53 x30y71 INMUX plane 4,3
00  // 54 x30y71 INMUX plane 6,5
00  // 55 x30y71 INMUX plane 8,7
00  // 56 x30y71 INMUX plane 10,9
00  // 57 x30y71 INMUX plane 12,11
00  // 58 x30y72 INMUX plane 2,1
00  // 59 x30y72 INMUX plane 4,3
00  // 60 x30y72 INMUX plane 6,5
00  // 61 x30y72 INMUX plane 8,7
00  // 62 x30y72 INMUX plane 10,9
00  // 63 x30y72 INMUX plane 12,11
00  // 64 x30y72 SB_BIG plane 1
00  // 65 x30y72 SB_BIG plane 1
00  // 66 x30y72 SB_DRIVE plane 2,1
00  // 67 x30y72 SB_BIG plane 2
00  // 68 x30y72 SB_BIG plane 2
00  // 69 x30y72 SB_BIG plane 3
00  // 70 x30y72 SB_BIG plane 3
00  // 71 x30y72 SB_DRIVE plane 4,3
00  // 72 x30y72 SB_BIG plane 4
00  // 73 x30y72 SB_BIG plane 4
00  // 74 x30y72 SB_BIG plane 5
00  // 75 x30y72 SB_BIG plane 5
00  // 76 x30y72 SB_DRIVE plane 6,5
00  // 77 x30y72 SB_BIG plane 6
60  // 78 x30y72 SB_BIG plane 6
B9 // -- CRC low byte
E3 // -- CRC high byte


// Config Latches on x161y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B253     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
24 // y_sel: 71
D7 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B25B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y71
00  // 14 right_edge_EN1 at x163y71
00  // 15 right_edge_EN2 at x163y71
00  // 16 right_edge_EN0 at x163y72
00  // 17 right_edge_EN1 at x163y72
00  // 18 right_edge_EN2 at x163y72
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y72 SB_BIG plane 1
12  // 65 x162y72 SB_BIG plane 1
00  // 66 x162y72 SB_DRIVE plane 2,1
48  // 67 x162y72 SB_BIG plane 2
12  // 68 x162y72 SB_BIG plane 2
48  // 69 x162y72 SB_BIG plane 3
12  // 70 x162y72 SB_BIG plane 3
00  // 71 x162y72 SB_DRIVE plane 4,3
48  // 72 x162y72 SB_BIG plane 4
12  // 73 x162y72 SB_BIG plane 4
48  // 74 x162y72 SB_BIG plane 5
12  // 75 x162y72 SB_BIG plane 5
00  // 76 x162y72 SB_DRIVE plane 6,5
48  // 77 x162y72 SB_BIG plane 6
12  // 78 x162y72 SB_BIG plane 6
48  // 79 x162y72 SB_BIG plane 7
12  // 80 x162y72 SB_BIG plane 7
00  // 81 x162y72 SB_DRIVE plane 8,7
48  // 82 x162y72 SB_BIG plane 8
12  // 83 x162y72 SB_BIG plane 8
48  // 84 x162y72 SB_BIG plane 9
12  // 85 x162y72 SB_BIG plane 9
00  // 86 x162y72 SB_DRIVE plane 10,9
48  // 87 x162y72 SB_BIG plane 10
12  // 88 x162y72 SB_BIG plane 10
48  // 89 x162y72 SB_BIG plane 11
12  // 90 x162y72 SB_BIG plane 11
00  // 91 x162y72 SB_DRIVE plane 12,11
48  // 92 x162y72 SB_BIG plane 12
12  // 93 x162y72 SB_BIG plane 12
A8  // 94 x161y71 SB_SML plane 1
82  // 95 x161y71 SB_SML plane 2,1
2A  // 96 x161y71 SB_SML plane 2
A8  // 97 x161y71 SB_SML plane 3
82  // 98 x161y71 SB_SML plane 4,3
2A  // 99 x161y71 SB_SML plane 4
A8  // 100 x161y71 SB_SML plane 5
82  // 101 x161y71 SB_SML plane 6,5
2A  // 102 x161y71 SB_SML plane 6
A8  // 103 x161y71 SB_SML plane 7
82  // 104 x161y71 SB_SML plane 8,7
2A  // 105 x161y71 SB_SML plane 8
A8  // 106 x161y71 SB_SML plane 9
82  // 107 x161y71 SB_SML plane 10,9
2A  // 108 x161y71 SB_SML plane 10
A8  // 109 x161y71 SB_SML plane 11
82  // 110 x161y71 SB_SML plane 12,11
2A  // 111 x161y71 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B2D1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
25 // y_sel: 73
71 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B2D9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y73
00  // 14 left_edge_EN1 at x-2y73
00  // 15 left_edge_EN2 at x-2y73
00  // 16 left_edge_EN0 at x-2y74
00  // 17 left_edge_EN1 at x-2y74
00  // 18 left_edge_EN2 at x-2y74
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y74 SB_BIG plane 1
12  // 65 x0y74 SB_BIG plane 1
00  // 66 x0y74 SB_DRIVE plane 2,1
48  // 67 x0y74 SB_BIG plane 2
12  // 68 x0y74 SB_BIG plane 2
48  // 69 x0y74 SB_BIG plane 3
12  // 70 x0y74 SB_BIG plane 3
00  // 71 x0y74 SB_DRIVE plane 4,3
48  // 72 x0y74 SB_BIG plane 4
12  // 73 x0y74 SB_BIG plane 4
48  // 74 x0y74 SB_BIG plane 5
12  // 75 x0y74 SB_BIG plane 5
00  // 76 x0y74 SB_DRIVE plane 6,5
48  // 77 x0y74 SB_BIG plane 6
12  // 78 x0y74 SB_BIG plane 6
48  // 79 x0y74 SB_BIG plane 7
12  // 80 x0y74 SB_BIG plane 7
00  // 81 x0y74 SB_DRIVE plane 8,7
48  // 82 x0y74 SB_BIG plane 8
12  // 83 x0y74 SB_BIG plane 8
48  // 84 x0y74 SB_BIG plane 9
12  // 85 x0y74 SB_BIG plane 9
00  // 86 x0y74 SB_DRIVE plane 10,9
48  // 87 x0y74 SB_BIG plane 10
12  // 88 x0y74 SB_BIG plane 10
48  // 89 x0y74 SB_BIG plane 11
12  // 90 x0y74 SB_BIG plane 11
00  // 91 x0y74 SB_DRIVE plane 12,11
48  // 92 x0y74 SB_BIG plane 12
12  // 93 x0y74 SB_BIG plane 12
A8  // 94 x-1y73 SB_SML plane 1
82  // 95 x-1y73 SB_SML plane 2,1
2A  // 96 x-1y73 SB_SML plane 2
A8  // 97 x-1y73 SB_SML plane 3
82  // 98 x-1y73 SB_SML plane 4,3
2A  // 99 x-1y73 SB_SML plane 4
A8  // 100 x-1y73 SB_SML plane 5
82  // 101 x-1y73 SB_SML plane 6,5
2A  // 102 x-1y73 SB_SML plane 6
A8  // 103 x-1y73 SB_SML plane 7
82  // 104 x-1y73 SB_SML plane 8,7
2A  // 105 x-1y73 SB_SML plane 8
A8  // 106 x-1y73 SB_SML plane 9
82  // 107 x-1y73 SB_SML plane 10,9
2A  // 108 x-1y73 SB_SML plane 10
A8  // 109 x-1y73 SB_SML plane 11
82  // 110 x-1y73 SB_SML plane 12,11
2A  // 111 x-1y73 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B34F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
25 // y_sel: 73
5E // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B357
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y73
00  // 14 right_edge_EN1 at x163y73
00  // 15 right_edge_EN2 at x163y73
00  // 16 right_edge_EN0 at x163y74
00  // 17 right_edge_EN1 at x163y74
00  // 18 right_edge_EN2 at x163y74
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y73 SB_BIG plane 1
12  // 65 x161y73 SB_BIG plane 1
00  // 66 x161y73 SB_DRIVE plane 2,1
48  // 67 x161y73 SB_BIG plane 2
12  // 68 x161y73 SB_BIG plane 2
48  // 69 x161y73 SB_BIG plane 3
12  // 70 x161y73 SB_BIG plane 3
00  // 71 x161y73 SB_DRIVE plane 4,3
48  // 72 x161y73 SB_BIG plane 4
12  // 73 x161y73 SB_BIG plane 4
48  // 74 x161y73 SB_BIG plane 5
12  // 75 x161y73 SB_BIG plane 5
00  // 76 x161y73 SB_DRIVE plane 6,5
48  // 77 x161y73 SB_BIG plane 6
12  // 78 x161y73 SB_BIG plane 6
48  // 79 x161y73 SB_BIG plane 7
12  // 80 x161y73 SB_BIG plane 7
00  // 81 x161y73 SB_DRIVE plane 8,7
48  // 82 x161y73 SB_BIG plane 8
12  // 83 x161y73 SB_BIG plane 8
48  // 84 x161y73 SB_BIG plane 9
12  // 85 x161y73 SB_BIG plane 9
00  // 86 x161y73 SB_DRIVE plane 10,9
48  // 87 x161y73 SB_BIG plane 10
12  // 88 x161y73 SB_BIG plane 10
48  // 89 x161y73 SB_BIG plane 11
12  // 90 x161y73 SB_BIG plane 11
00  // 91 x161y73 SB_DRIVE plane 12,11
48  // 92 x161y73 SB_BIG plane 12
12  // 93 x161y73 SB_BIG plane 12
A8  // 94 x162y74 SB_SML plane 1
82  // 95 x162y74 SB_SML plane 2,1
2A  // 96 x162y74 SB_SML plane 2
A8  // 97 x162y74 SB_SML plane 3
82  // 98 x162y74 SB_SML plane 4,3
2A  // 99 x162y74 SB_SML plane 4
A8  // 100 x162y74 SB_SML plane 5
82  // 101 x162y74 SB_SML plane 6,5
2A  // 102 x162y74 SB_SML plane 6
A8  // 103 x162y74 SB_SML plane 7
82  // 104 x162y74 SB_SML plane 8,7
2A  // 105 x162y74 SB_SML plane 8
A8  // 106 x162y74 SB_SML plane 9
82  // 107 x162y74 SB_SML plane 10,9
2A  // 108 x162y74 SB_SML plane 10
A8  // 109 x162y74 SB_SML plane 11
82  // 110 x162y74 SB_SML plane 12,11
2A  // 111 x162y74 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B3CD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
26 // y_sel: 75
EA // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B3D5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y75
00  // 14 left_edge_EN1 at x-2y75
00  // 15 left_edge_EN2 at x-2y75
00  // 16 left_edge_EN0 at x-2y76
00  // 17 left_edge_EN1 at x-2y76
00  // 18 left_edge_EN2 at x-2y76
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y75 SB_BIG plane 1
12  // 65 x-1y75 SB_BIG plane 1
00  // 66 x-1y75 SB_DRIVE plane 2,1
48  // 67 x-1y75 SB_BIG plane 2
12  // 68 x-1y75 SB_BIG plane 2
48  // 69 x-1y75 SB_BIG plane 3
12  // 70 x-1y75 SB_BIG plane 3
00  // 71 x-1y75 SB_DRIVE plane 4,3
48  // 72 x-1y75 SB_BIG plane 4
12  // 73 x-1y75 SB_BIG plane 4
48  // 74 x-1y75 SB_BIG plane 5
12  // 75 x-1y75 SB_BIG plane 5
00  // 76 x-1y75 SB_DRIVE plane 6,5
48  // 77 x-1y75 SB_BIG plane 6
12  // 78 x-1y75 SB_BIG plane 6
48  // 79 x-1y75 SB_BIG plane 7
12  // 80 x-1y75 SB_BIG plane 7
00  // 81 x-1y75 SB_DRIVE plane 8,7
48  // 82 x-1y75 SB_BIG plane 8
12  // 83 x-1y75 SB_BIG plane 8
48  // 84 x-1y75 SB_BIG plane 9
12  // 85 x-1y75 SB_BIG plane 9
00  // 86 x-1y75 SB_DRIVE plane 10,9
48  // 87 x-1y75 SB_BIG plane 10
12  // 88 x-1y75 SB_BIG plane 10
48  // 89 x-1y75 SB_BIG plane 11
12  // 90 x-1y75 SB_BIG plane 11
00  // 91 x-1y75 SB_DRIVE plane 12,11
48  // 92 x-1y75 SB_BIG plane 12
12  // 93 x-1y75 SB_BIG plane 12
A8  // 94 x0y76 SB_SML plane 1
82  // 95 x0y76 SB_SML plane 2,1
2A  // 96 x0y76 SB_SML plane 2
A8  // 97 x0y76 SB_SML plane 3
82  // 98 x0y76 SB_SML plane 4,3
2A  // 99 x0y76 SB_SML plane 4
A8  // 100 x0y76 SB_SML plane 5
82  // 101 x0y76 SB_SML plane 6,5
2A  // 102 x0y76 SB_SML plane 6
A8  // 103 x0y76 SB_SML plane 7
82  // 104 x0y76 SB_SML plane 8,7
2A  // 105 x0y76 SB_SML plane 8
A8  // 106 x0y76 SB_SML plane 9
82  // 107 x0y76 SB_SML plane 10,9
2A  // 108 x0y76 SB_SML plane 10
A8  // 109 x0y76 SB_SML plane 11
82  // 110 x0y76 SB_SML plane 12,11
2A  // 111 x0y76 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B44B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
26 // y_sel: 75
7B // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B453
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x31y75 CPE[0]
00  //  1 x31y75 CPE[1]
00  //  2 x31y75 CPE[2]
00  //  3 x31y75 CPE[3]
00  //  4 x31y75 CPE[4]
00  //  5 x31y75 CPE[5]
00  //  6 x31y75 CPE[6]
00  //  7 x31y75 CPE[7]
00  //  8 x31y75 CPE[8]
00  //  9 x31y75 CPE[9]
00  // 10 x31y76 CPE[0]
00  // 11 x31y76 CPE[1]
00  // 12 x31y76 CPE[2]
00  // 13 x31y76 CPE[3]
00  // 14 x31y76 CPE[4]
00  // 15 x31y76 CPE[5]
00  // 16 x31y76 CPE[6]
00  // 17 x31y76 CPE[7]
00  // 18 x31y76 CPE[8]
00  // 19 x31y76 CPE[9]
00  // 20 x32y75 CPE[0]
00  // 21 x32y75 CPE[1]
00  // 22 x32y75 CPE[2]
00  // 23 x32y75 CPE[3]
00  // 24 x32y75 CPE[4]
00  // 25 x32y75 CPE[5]
00  // 26 x32y75 CPE[6]
00  // 27 x32y75 CPE[7]
00  // 28 x32y75 CPE[8]
00  // 29 x32y75 CPE[9]
00  // 30 x32y76 CPE[0]
00  // 31 x32y76 CPE[1]
00  // 32 x32y76 CPE[2]
00  // 33 x32y76 CPE[3]
00  // 34 x32y76 CPE[4]
00  // 35 x32y76 CPE[5]
00  // 36 x32y76 CPE[6]
00  // 37 x32y76 CPE[7]
00  // 38 x32y76 CPE[8]
00  // 39 x32y76 CPE[9]
00  // 40 x31y75 INMUX plane 2,1
00  // 41 x31y75 INMUX plane 4,3
00  // 42 x31y75 INMUX plane 6,5
00  // 43 x31y75 INMUX plane 8,7
00  // 44 x31y75 INMUX plane 10,9
00  // 45 x31y75 INMUX plane 12,11
00  // 46 x31y76 INMUX plane 2,1
00  // 47 x31y76 INMUX plane 4,3
00  // 48 x31y76 INMUX plane 6,5
00  // 49 x31y76 INMUX plane 8,7
00  // 50 x31y76 INMUX plane 10,9
00  // 51 x31y76 INMUX plane 12,11
00  // 52 x32y75 INMUX plane 2,1
00  // 53 x32y75 INMUX plane 4,3
00  // 54 x32y75 INMUX plane 6,5
00  // 55 x32y75 INMUX plane 8,7
00  // 56 x32y75 INMUX plane 10,9
00  // 57 x32y75 INMUX plane 12,11
00  // 58 x32y76 INMUX plane 2,1
00  // 59 x32y76 INMUX plane 4,3
00  // 60 x32y76 INMUX plane 6,5
00  // 61 x32y76 INMUX plane 8,7
00  // 62 x32y76 INMUX plane 10,9
00  // 63 x32y76 INMUX plane 12,11
00  // 64 x31y75 SB_BIG plane 1
00  // 65 x31y75 SB_BIG plane 1
00  // 66 x31y75 SB_DRIVE plane 2,1
00  // 67 x31y75 SB_BIG plane 2
00  // 68 x31y75 SB_BIG plane 2
00  // 69 x31y75 SB_BIG plane 3
00  // 70 x31y75 SB_BIG plane 3
00  // 71 x31y75 SB_DRIVE plane 4,3
00  // 72 x31y75 SB_BIG plane 4
00  // 73 x31y75 SB_BIG plane 4
00  // 74 x31y75 SB_BIG plane 5
00  // 75 x31y75 SB_BIG plane 5
02  // 76 x31y75 SB_DRIVE plane 6,5
6F // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x161y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B4A6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
26 // y_sel: 75
C5 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B4AE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y75
00  // 14 right_edge_EN1 at x163y75
00  // 15 right_edge_EN2 at x163y75
00  // 16 right_edge_EN0 at x163y76
00  // 17 right_edge_EN1 at x163y76
00  // 18 right_edge_EN2 at x163y76
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y76 SB_BIG plane 1
12  // 65 x162y76 SB_BIG plane 1
00  // 66 x162y76 SB_DRIVE plane 2,1
48  // 67 x162y76 SB_BIG plane 2
12  // 68 x162y76 SB_BIG plane 2
48  // 69 x162y76 SB_BIG plane 3
12  // 70 x162y76 SB_BIG plane 3
00  // 71 x162y76 SB_DRIVE plane 4,3
48  // 72 x162y76 SB_BIG plane 4
12  // 73 x162y76 SB_BIG plane 4
48  // 74 x162y76 SB_BIG plane 5
12  // 75 x162y76 SB_BIG plane 5
00  // 76 x162y76 SB_DRIVE plane 6,5
48  // 77 x162y76 SB_BIG plane 6
12  // 78 x162y76 SB_BIG plane 6
48  // 79 x162y76 SB_BIG plane 7
12  // 80 x162y76 SB_BIG plane 7
00  // 81 x162y76 SB_DRIVE plane 8,7
48  // 82 x162y76 SB_BIG plane 8
12  // 83 x162y76 SB_BIG plane 8
48  // 84 x162y76 SB_BIG plane 9
12  // 85 x162y76 SB_BIG plane 9
00  // 86 x162y76 SB_DRIVE plane 10,9
48  // 87 x162y76 SB_BIG plane 10
12  // 88 x162y76 SB_BIG plane 10
48  // 89 x162y76 SB_BIG plane 11
12  // 90 x162y76 SB_BIG plane 11
00  // 91 x162y76 SB_DRIVE plane 12,11
48  // 92 x162y76 SB_BIG plane 12
12  // 93 x162y76 SB_BIG plane 12
A8  // 94 x161y75 SB_SML plane 1
82  // 95 x161y75 SB_SML plane 2,1
2A  // 96 x161y75 SB_SML plane 2
A8  // 97 x161y75 SB_SML plane 3
82  // 98 x161y75 SB_SML plane 4,3
2A  // 99 x161y75 SB_SML plane 4
A8  // 100 x161y75 SB_SML plane 5
82  // 101 x161y75 SB_SML plane 6,5
2A  // 102 x161y75 SB_SML plane 6
A8  // 103 x161y75 SB_SML plane 7
82  // 104 x161y75 SB_SML plane 8,7
2A  // 105 x161y75 SB_SML plane 8
A8  // 106 x161y75 SB_SML plane 9
82  // 107 x161y75 SB_SML plane 10,9
2A  // 108 x161y75 SB_SML plane 10
A8  // 109 x161y75 SB_SML plane 11
82  // 110 x161y75 SB_SML plane 12,11
2A  // 111 x161y75 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B524     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
27 // y_sel: 77
63 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B52C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y77
00  // 14 left_edge_EN1 at x-2y77
00  // 15 left_edge_EN2 at x-2y77
00  // 16 left_edge_EN0 at x-2y78
00  // 17 left_edge_EN1 at x-2y78
00  // 18 left_edge_EN2 at x-2y78
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y78 SB_BIG plane 1
12  // 65 x0y78 SB_BIG plane 1
00  // 66 x0y78 SB_DRIVE plane 2,1
48  // 67 x0y78 SB_BIG plane 2
12  // 68 x0y78 SB_BIG plane 2
48  // 69 x0y78 SB_BIG plane 3
12  // 70 x0y78 SB_BIG plane 3
00  // 71 x0y78 SB_DRIVE plane 4,3
48  // 72 x0y78 SB_BIG plane 4
12  // 73 x0y78 SB_BIG plane 4
48  // 74 x0y78 SB_BIG plane 5
12  // 75 x0y78 SB_BIG plane 5
00  // 76 x0y78 SB_DRIVE plane 6,5
48  // 77 x0y78 SB_BIG plane 6
12  // 78 x0y78 SB_BIG plane 6
48  // 79 x0y78 SB_BIG plane 7
12  // 80 x0y78 SB_BIG plane 7
00  // 81 x0y78 SB_DRIVE plane 8,7
48  // 82 x0y78 SB_BIG plane 8
12  // 83 x0y78 SB_BIG plane 8
48  // 84 x0y78 SB_BIG plane 9
12  // 85 x0y78 SB_BIG plane 9
00  // 86 x0y78 SB_DRIVE plane 10,9
48  // 87 x0y78 SB_BIG plane 10
12  // 88 x0y78 SB_BIG plane 10
48  // 89 x0y78 SB_BIG plane 11
12  // 90 x0y78 SB_BIG plane 11
00  // 91 x0y78 SB_DRIVE plane 12,11
48  // 92 x0y78 SB_BIG plane 12
12  // 93 x0y78 SB_BIG plane 12
A8  // 94 x-1y77 SB_SML plane 1
82  // 95 x-1y77 SB_SML plane 2,1
2A  // 96 x-1y77 SB_SML plane 2
A8  // 97 x-1y77 SB_SML plane 3
82  // 98 x-1y77 SB_SML plane 4,3
2A  // 99 x-1y77 SB_SML plane 4
A8  // 100 x-1y77 SB_SML plane 5
82  // 101 x-1y77 SB_SML plane 6,5
2A  // 102 x-1y77 SB_SML plane 6
A8  // 103 x-1y77 SB_SML plane 7
82  // 104 x-1y77 SB_SML plane 8,7
2A  // 105 x-1y77 SB_SML plane 8
A8  // 106 x-1y77 SB_SML plane 9
82  // 107 x-1y77 SB_SML plane 10,9
2A  // 108 x-1y77 SB_SML plane 10
A8  // 109 x-1y77 SB_SML plane 11
82  // 110 x-1y77 SB_SML plane 12,11
2A  // 111 x-1y77 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B5A2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
27 // y_sel: 77
92 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B5AA
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x39y77 CPE[0]
00  //  1 x39y77 CPE[1]
00  //  2 x39y77 CPE[2]
00  //  3 x39y77 CPE[3]
00  //  4 x39y77 CPE[4]
00  //  5 x39y77 CPE[5]
00  //  6 x39y77 CPE[6]
00  //  7 x39y77 CPE[7]
00  //  8 x39y77 CPE[8]
00  //  9 x39y77 CPE[9]
00  // 10 x39y78 CPE[0]
00  // 11 x39y78 CPE[1]
00  // 12 x39y78 CPE[2]
00  // 13 x39y78 CPE[3]
00  // 14 x39y78 CPE[4]
00  // 15 x39y78 CPE[5]
00  // 16 x39y78 CPE[6]
00  // 17 x39y78 CPE[7]
00  // 18 x39y78 CPE[8]
00  // 19 x39y78 CPE[9]
00  // 20 x40y77 CPE[0]
00  // 21 x40y77 CPE[1]
00  // 22 x40y77 CPE[2]
00  // 23 x40y77 CPE[3]
00  // 24 x40y77 CPE[4]
00  // 25 x40y77 CPE[5]
00  // 26 x40y77 CPE[6]
00  // 27 x40y77 CPE[7]
00  // 28 x40y77 CPE[8]
00  // 29 x40y77 CPE[9]
00  // 30 x40y78 CPE[0]
00  // 31 x40y78 CPE[1]
00  // 32 x40y78 CPE[2]
00  // 33 x40y78 CPE[3]
00  // 34 x40y78 CPE[4]
00  // 35 x40y78 CPE[5]
00  // 36 x40y78 CPE[6]
00  // 37 x40y78 CPE[7]
00  // 38 x40y78 CPE[8]
00  // 39 x40y78 CPE[9]
00  // 40 x39y77 INMUX plane 2,1
00  // 41 x39y77 INMUX plane 4,3
00  // 42 x39y77 INMUX plane 6,5
00  // 43 x39y77 INMUX plane 8,7
00  // 44 x39y77 INMUX plane 10,9
00  // 45 x39y77 INMUX plane 12,11
00  // 46 x39y78 INMUX plane 2,1
00  // 47 x39y78 INMUX plane 4,3
00  // 48 x39y78 INMUX plane 6,5
00  // 49 x39y78 INMUX plane 8,7
00  // 50 x39y78 INMUX plane 10,9
00  // 51 x39y78 INMUX plane 12,11
00  // 52 x40y77 INMUX plane 2,1
00  // 53 x40y77 INMUX plane 4,3
00  // 54 x40y77 INMUX plane 6,5
00  // 55 x40y77 INMUX plane 8,7
00  // 56 x40y77 INMUX plane 10,9
00  // 57 x40y77 INMUX plane 12,11
00  // 58 x40y78 INMUX plane 2,1
00  // 59 x40y78 INMUX plane 4,3
00  // 60 x40y78 INMUX plane 6,5
00  // 61 x40y78 INMUX plane 8,7
00  // 62 x40y78 INMUX plane 10,9
00  // 63 x40y78 INMUX plane 12,11
00  // 64 x40y78 SB_BIG plane 1
00  // 65 x40y78 SB_BIG plane 1
00  // 66 x40y78 SB_DRIVE plane 2,1
00  // 67 x40y78 SB_BIG plane 2
00  // 68 x40y78 SB_BIG plane 2
C0  // 69 x40y78 SB_BIG plane 3
01  // 70 x40y78 SB_BIG plane 3
02  // 71 x40y78 SB_DRIVE plane 4,3
1B // -- CRC low byte
9F // -- CRC high byte


// Config Latches on x161y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B5F8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
27 // y_sel: 77
4C // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B600
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y77
00  // 14 right_edge_EN1 at x163y77
00  // 15 right_edge_EN2 at x163y77
00  // 16 right_edge_EN0 at x163y78
00  // 17 right_edge_EN1 at x163y78
00  // 18 right_edge_EN2 at x163y78
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y77 SB_BIG plane 1
12  // 65 x161y77 SB_BIG plane 1
00  // 66 x161y77 SB_DRIVE plane 2,1
48  // 67 x161y77 SB_BIG plane 2
12  // 68 x161y77 SB_BIG plane 2
48  // 69 x161y77 SB_BIG plane 3
12  // 70 x161y77 SB_BIG plane 3
00  // 71 x161y77 SB_DRIVE plane 4,3
48  // 72 x161y77 SB_BIG plane 4
12  // 73 x161y77 SB_BIG plane 4
48  // 74 x161y77 SB_BIG plane 5
12  // 75 x161y77 SB_BIG plane 5
00  // 76 x161y77 SB_DRIVE plane 6,5
48  // 77 x161y77 SB_BIG plane 6
12  // 78 x161y77 SB_BIG plane 6
48  // 79 x161y77 SB_BIG plane 7
12  // 80 x161y77 SB_BIG plane 7
00  // 81 x161y77 SB_DRIVE plane 8,7
48  // 82 x161y77 SB_BIG plane 8
12  // 83 x161y77 SB_BIG plane 8
48  // 84 x161y77 SB_BIG plane 9
12  // 85 x161y77 SB_BIG plane 9
00  // 86 x161y77 SB_DRIVE plane 10,9
48  // 87 x161y77 SB_BIG plane 10
12  // 88 x161y77 SB_BIG plane 10
48  // 89 x161y77 SB_BIG plane 11
12  // 90 x161y77 SB_BIG plane 11
00  // 91 x161y77 SB_DRIVE plane 12,11
48  // 92 x161y77 SB_BIG plane 12
12  // 93 x161y77 SB_BIG plane 12
A8  // 94 x162y78 SB_SML plane 1
82  // 95 x162y78 SB_SML plane 2,1
2A  // 96 x162y78 SB_SML plane 2
A8  // 97 x162y78 SB_SML plane 3
82  // 98 x162y78 SB_SML plane 4,3
2A  // 99 x162y78 SB_SML plane 4
A8  // 100 x162y78 SB_SML plane 5
82  // 101 x162y78 SB_SML plane 6,5
2A  // 102 x162y78 SB_SML plane 6
A8  // 103 x162y78 SB_SML plane 7
82  // 104 x162y78 SB_SML plane 8,7
2A  // 105 x162y78 SB_SML plane 8
A8  // 106 x162y78 SB_SML plane 9
82  // 107 x162y78 SB_SML plane 10,9
2A  // 108 x162y78 SB_SML plane 10
A8  // 109 x162y78 SB_SML plane 11
82  // 110 x162y78 SB_SML plane 12,11
2A  // 111 x162y78 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B676     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
28 // y_sel: 79
94 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B67E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y79
00  // 14 left_edge_EN1 at x-2y79
00  // 15 left_edge_EN2 at x-2y79
00  // 16 left_edge_EN0 at x-2y80
00  // 17 left_edge_EN1 at x-2y80
00  // 18 left_edge_EN2 at x-2y80
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y79 SB_BIG plane 1
12  // 65 x-1y79 SB_BIG plane 1
00  // 66 x-1y79 SB_DRIVE plane 2,1
48  // 67 x-1y79 SB_BIG plane 2
12  // 68 x-1y79 SB_BIG plane 2
48  // 69 x-1y79 SB_BIG plane 3
12  // 70 x-1y79 SB_BIG plane 3
00  // 71 x-1y79 SB_DRIVE plane 4,3
48  // 72 x-1y79 SB_BIG plane 4
12  // 73 x-1y79 SB_BIG plane 4
48  // 74 x-1y79 SB_BIG plane 5
12  // 75 x-1y79 SB_BIG plane 5
00  // 76 x-1y79 SB_DRIVE plane 6,5
48  // 77 x-1y79 SB_BIG plane 6
12  // 78 x-1y79 SB_BIG plane 6
48  // 79 x-1y79 SB_BIG plane 7
12  // 80 x-1y79 SB_BIG plane 7
00  // 81 x-1y79 SB_DRIVE plane 8,7
48  // 82 x-1y79 SB_BIG plane 8
12  // 83 x-1y79 SB_BIG plane 8
48  // 84 x-1y79 SB_BIG plane 9
12  // 85 x-1y79 SB_BIG plane 9
00  // 86 x-1y79 SB_DRIVE plane 10,9
48  // 87 x-1y79 SB_BIG plane 10
12  // 88 x-1y79 SB_BIG plane 10
48  // 89 x-1y79 SB_BIG plane 11
12  // 90 x-1y79 SB_BIG plane 11
00  // 91 x-1y79 SB_DRIVE plane 12,11
48  // 92 x-1y79 SB_BIG plane 12
12  // 93 x-1y79 SB_BIG plane 12
A8  // 94 x0y80 SB_SML plane 1
82  // 95 x0y80 SB_SML plane 2,1
2A  // 96 x0y80 SB_SML plane 2
A8  // 97 x0y80 SB_SML plane 3
82  // 98 x0y80 SB_SML plane 4,3
2A  // 99 x0y80 SB_SML plane 4
A8  // 100 x0y80 SB_SML plane 5
82  // 101 x0y80 SB_SML plane 6,5
2A  // 102 x0y80 SB_SML plane 6
A8  // 103 x0y80 SB_SML plane 7
82  // 104 x0y80 SB_SML plane 8,7
2A  // 105 x0y80 SB_SML plane 8
A8  // 106 x0y80 SB_SML plane 9
82  // 107 x0y80 SB_SML plane 10,9
2A  // 108 x0y80 SB_SML plane 10
A8  // 109 x0y80 SB_SML plane 11
82  // 110 x0y80 SB_SML plane 12,11
2A  // 111 x0y80 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B6F4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
28 // y_sel: 79
05 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B6FC
4C // Length: 76
F5 // -- CRC low byte
B0 // -- CRC high byte
00  //  0 x31y79 CPE[0]
00  //  1 x31y79 CPE[1]
00  //  2 x31y79 CPE[2]
00  //  3 x31y79 CPE[3]
00  //  4 x31y79 CPE[4]
00  //  5 x31y79 CPE[5]
00  //  6 x31y79 CPE[6]
00  //  7 x31y79 CPE[7]
00  //  8 x31y79 CPE[8]
00  //  9 x31y79 CPE[9]
00  // 10 x31y80 CPE[0]
00  // 11 x31y80 CPE[1]
00  // 12 x31y80 CPE[2]
00  // 13 x31y80 CPE[3]
00  // 14 x31y80 CPE[4]
00  // 15 x31y80 CPE[5]
00  // 16 x31y80 CPE[6]
00  // 17 x31y80 CPE[7]
00  // 18 x31y80 CPE[8]
00  // 19 x31y80 CPE[9]
00  // 20 x32y79 CPE[0]
00  // 21 x32y79 CPE[1]
00  // 22 x32y79 CPE[2]
00  // 23 x32y79 CPE[3]
00  // 24 x32y79 CPE[4]
00  // 25 x32y79 CPE[5]
00  // 26 x32y79 CPE[6]
00  // 27 x32y79 CPE[7]
00  // 28 x32y79 CPE[8]
00  // 29 x32y79 CPE[9]
00  // 30 x32y80 CPE[0]
00  // 31 x32y80 CPE[1]
00  // 32 x32y80 CPE[2]
00  // 33 x32y80 CPE[3]
00  // 34 x32y80 CPE[4]
00  // 35 x32y80 CPE[5]
00  // 36 x32y80 CPE[6]
00  // 37 x32y80 CPE[7]
00  // 38 x32y80 CPE[8]
00  // 39 x32y80 CPE[9]
00  // 40 x31y79 INMUX plane 2,1
00  // 41 x31y79 INMUX plane 4,3
00  // 42 x31y79 INMUX plane 6,5
00  // 43 x31y79 INMUX plane 8,7
00  // 44 x31y79 INMUX plane 10,9
00  // 45 x31y79 INMUX plane 12,11
00  // 46 x31y80 INMUX plane 2,1
00  // 47 x31y80 INMUX plane 4,3
00  // 48 x31y80 INMUX plane 6,5
00  // 49 x31y80 INMUX plane 8,7
00  // 50 x31y80 INMUX plane 10,9
00  // 51 x31y80 INMUX plane 12,11
00  // 52 x32y79 INMUX plane 2,1
00  // 53 x32y79 INMUX plane 4,3
00  // 54 x32y79 INMUX plane 6,5
00  // 55 x32y79 INMUX plane 8,7
00  // 56 x32y79 INMUX plane 10,9
00  // 57 x32y79 INMUX plane 12,11
00  // 58 x32y80 INMUX plane 2,1
00  // 59 x32y80 INMUX plane 4,3
00  // 60 x32y80 INMUX plane 6,5
00  // 61 x32y80 INMUX plane 8,7
00  // 62 x32y80 INMUX plane 10,9
00  // 63 x32y80 INMUX plane 12,11
00  // 64 x31y79 SB_BIG plane 1
00  // 65 x31y79 SB_BIG plane 1
00  // 66 x31y79 SB_DRIVE plane 2,1
00  // 67 x31y79 SB_BIG plane 2
00  // 68 x31y79 SB_BIG plane 2
00  // 69 x31y79 SB_BIG plane 3
00  // 70 x31y79 SB_BIG plane 3
00  // 71 x31y79 SB_DRIVE plane 4,3
00  // 72 x31y79 SB_BIG plane 4
00  // 73 x31y79 SB_BIG plane 4
00  // 74 x31y79 SB_BIG plane 5
70  // 75 x31y79 SB_BIG plane 5
EB // -- CRC low byte
1C // -- CRC high byte


// Config Latches on x161y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B74E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
28 // y_sel: 79
BB // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B756
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y79
00  // 14 right_edge_EN1 at x163y79
00  // 15 right_edge_EN2 at x163y79
00  // 16 right_edge_EN0 at x163y80
00  // 17 right_edge_EN1 at x163y80
00  // 18 right_edge_EN2 at x163y80
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y80 SB_BIG plane 1
12  // 65 x162y80 SB_BIG plane 1
00  // 66 x162y80 SB_DRIVE plane 2,1
48  // 67 x162y80 SB_BIG plane 2
12  // 68 x162y80 SB_BIG plane 2
48  // 69 x162y80 SB_BIG plane 3
12  // 70 x162y80 SB_BIG plane 3
00  // 71 x162y80 SB_DRIVE plane 4,3
48  // 72 x162y80 SB_BIG plane 4
12  // 73 x162y80 SB_BIG plane 4
48  // 74 x162y80 SB_BIG plane 5
12  // 75 x162y80 SB_BIG plane 5
00  // 76 x162y80 SB_DRIVE plane 6,5
48  // 77 x162y80 SB_BIG plane 6
12  // 78 x162y80 SB_BIG plane 6
48  // 79 x162y80 SB_BIG plane 7
12  // 80 x162y80 SB_BIG plane 7
00  // 81 x162y80 SB_DRIVE plane 8,7
48  // 82 x162y80 SB_BIG plane 8
12  // 83 x162y80 SB_BIG plane 8
48  // 84 x162y80 SB_BIG plane 9
12  // 85 x162y80 SB_BIG plane 9
00  // 86 x162y80 SB_DRIVE plane 10,9
48  // 87 x162y80 SB_BIG plane 10
12  // 88 x162y80 SB_BIG plane 10
48  // 89 x162y80 SB_BIG plane 11
12  // 90 x162y80 SB_BIG plane 11
00  // 91 x162y80 SB_DRIVE plane 12,11
48  // 92 x162y80 SB_BIG plane 12
12  // 93 x162y80 SB_BIG plane 12
A8  // 94 x161y79 SB_SML plane 1
82  // 95 x161y79 SB_SML plane 2,1
2A  // 96 x161y79 SB_SML plane 2
A8  // 97 x161y79 SB_SML plane 3
82  // 98 x161y79 SB_SML plane 4,3
2A  // 99 x161y79 SB_SML plane 4
A8  // 100 x161y79 SB_SML plane 5
82  // 101 x161y79 SB_SML plane 6,5
2A  // 102 x161y79 SB_SML plane 6
A8  // 103 x161y79 SB_SML plane 7
82  // 104 x161y79 SB_SML plane 8,7
2A  // 105 x161y79 SB_SML plane 8
A8  // 106 x161y79 SB_SML plane 9
82  // 107 x161y79 SB_SML plane 10,9
2A  // 108 x161y79 SB_SML plane 10
A8  // 109 x161y79 SB_SML plane 11
82  // 110 x161y79 SB_SML plane 12,11
2A  // 111 x161y79 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B7CC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
29 // y_sel: 81
1D // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B7D4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y81
00  // 14 left_edge_EN1 at x-2y81
00  // 15 left_edge_EN2 at x-2y81
00  // 16 left_edge_EN0 at x-2y82
00  // 17 left_edge_EN1 at x-2y82
00  // 18 left_edge_EN2 at x-2y82
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y82 SB_BIG plane 1
12  // 65 x0y82 SB_BIG plane 1
00  // 66 x0y82 SB_DRIVE plane 2,1
48  // 67 x0y82 SB_BIG plane 2
12  // 68 x0y82 SB_BIG plane 2
48  // 69 x0y82 SB_BIG plane 3
12  // 70 x0y82 SB_BIG plane 3
00  // 71 x0y82 SB_DRIVE plane 4,3
48  // 72 x0y82 SB_BIG plane 4
12  // 73 x0y82 SB_BIG plane 4
48  // 74 x0y82 SB_BIG plane 5
12  // 75 x0y82 SB_BIG plane 5
00  // 76 x0y82 SB_DRIVE plane 6,5
48  // 77 x0y82 SB_BIG plane 6
12  // 78 x0y82 SB_BIG plane 6
48  // 79 x0y82 SB_BIG plane 7
12  // 80 x0y82 SB_BIG plane 7
00  // 81 x0y82 SB_DRIVE plane 8,7
48  // 82 x0y82 SB_BIG plane 8
12  // 83 x0y82 SB_BIG plane 8
48  // 84 x0y82 SB_BIG plane 9
12  // 85 x0y82 SB_BIG plane 9
00  // 86 x0y82 SB_DRIVE plane 10,9
48  // 87 x0y82 SB_BIG plane 10
12  // 88 x0y82 SB_BIG plane 10
48  // 89 x0y82 SB_BIG plane 11
12  // 90 x0y82 SB_BIG plane 11
00  // 91 x0y82 SB_DRIVE plane 12,11
48  // 92 x0y82 SB_BIG plane 12
12  // 93 x0y82 SB_BIG plane 12
A8  // 94 x-1y81 SB_SML plane 1
82  // 95 x-1y81 SB_SML plane 2,1
2A  // 96 x-1y81 SB_SML plane 2
A8  // 97 x-1y81 SB_SML plane 3
82  // 98 x-1y81 SB_SML plane 4,3
2A  // 99 x-1y81 SB_SML plane 4
A8  // 100 x-1y81 SB_SML plane 5
82  // 101 x-1y81 SB_SML plane 6,5
2A  // 102 x-1y81 SB_SML plane 6
A8  // 103 x-1y81 SB_SML plane 7
82  // 104 x-1y81 SB_SML plane 8,7
2A  // 105 x-1y81 SB_SML plane 8
A8  // 106 x-1y81 SB_SML plane 9
82  // 107 x-1y81 SB_SML plane 10,9
2A  // 108 x-1y81 SB_SML plane 10
A8  // 109 x-1y81 SB_SML plane 11
82  // 110 x-1y81 SB_SML plane 12,11
2A  // 111 x-1y81 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B84A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
29 // y_sel: 81
54 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B852
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x33y81 CPE[0]
00  //  1 x33y81 CPE[1]
00  //  2 x33y81 CPE[2]
00  //  3 x33y81 CPE[3]
00  //  4 x33y81 CPE[4]
00  //  5 x33y81 CPE[5]
00  //  6 x33y81 CPE[6]
00  //  7 x33y81 CPE[7]
00  //  8 x33y81 CPE[8]
00  //  9 x33y81 CPE[9]
00  // 10 x33y82 CPE[0]
00  // 11 x33y82 CPE[1]
00  // 12 x33y82 CPE[2]
00  // 13 x33y82 CPE[3]
00  // 14 x33y82 CPE[4]
00  // 15 x33y82 CPE[5]
00  // 16 x33y82 CPE[6]
00  // 17 x33y82 CPE[7]
00  // 18 x33y82 CPE[8]
00  // 19 x33y82 CPE[9]
00  // 20 x34y81 CPE[0]
00  // 21 x34y81 CPE[1]
00  // 22 x34y81 CPE[2]
00  // 23 x34y81 CPE[3]
00  // 24 x34y81 CPE[4]
00  // 25 x34y81 CPE[5]
00  // 26 x34y81 CPE[6]
00  // 27 x34y81 CPE[7]
00  // 28 x34y81 CPE[8]
00  // 29 x34y81 CPE[9]
00  // 30 x34y82 CPE[0]
00  // 31 x34y82 CPE[1]
00  // 32 x34y82 CPE[2]
00  // 33 x34y82 CPE[3]
00  // 34 x34y82 CPE[4]
00  // 35 x34y82 CPE[5]
00  // 36 x34y82 CPE[6]
00  // 37 x34y82 CPE[7]
00  // 38 x34y82 CPE[8]
00  // 39 x34y82 CPE[9]
00  // 40 x33y81 INMUX plane 2,1
00  // 41 x33y81 INMUX plane 4,3
00  // 42 x33y81 INMUX plane 6,5
00  // 43 x33y81 INMUX plane 8,7
00  // 44 x33y81 INMUX plane 10,9
00  // 45 x33y81 INMUX plane 12,11
00  // 46 x33y82 INMUX plane 2,1
00  // 47 x33y82 INMUX plane 4,3
00  // 48 x33y82 INMUX plane 6,5
00  // 49 x33y82 INMUX plane 8,7
00  // 50 x33y82 INMUX plane 10,9
00  // 51 x33y82 INMUX plane 12,11
00  // 52 x34y81 INMUX plane 2,1
00  // 53 x34y81 INMUX plane 4,3
00  // 54 x34y81 INMUX plane 6,5
00  // 55 x34y81 INMUX plane 8,7
00  // 56 x34y81 INMUX plane 10,9
00  // 57 x34y81 INMUX plane 12,11
00  // 58 x34y82 INMUX plane 2,1
00  // 59 x34y82 INMUX plane 4,3
00  // 60 x34y82 INMUX plane 6,5
00  // 61 x34y82 INMUX plane 8,7
00  // 62 x34y82 INMUX plane 10,9
00  // 63 x34y82 INMUX plane 12,11
00  // 64 x33y81 SB_BIG plane 1
00  // 65 x33y81 SB_BIG plane 1
02  // 66 x33y81 SB_DRIVE plane 2,1
B1 // -- CRC low byte
2F // -- CRC high byte


// Config Latches on x161y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B89B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
29 // y_sel: 81
32 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B8A3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y81
00  // 14 right_edge_EN1 at x163y81
00  // 15 right_edge_EN2 at x163y81
00  // 16 right_edge_EN0 at x163y82
00  // 17 right_edge_EN1 at x163y82
00  // 18 right_edge_EN2 at x163y82
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y81 SB_BIG plane 1
12  // 65 x161y81 SB_BIG plane 1
00  // 66 x161y81 SB_DRIVE plane 2,1
48  // 67 x161y81 SB_BIG plane 2
12  // 68 x161y81 SB_BIG plane 2
48  // 69 x161y81 SB_BIG plane 3
12  // 70 x161y81 SB_BIG plane 3
00  // 71 x161y81 SB_DRIVE plane 4,3
48  // 72 x161y81 SB_BIG plane 4
12  // 73 x161y81 SB_BIG plane 4
48  // 74 x161y81 SB_BIG plane 5
12  // 75 x161y81 SB_BIG plane 5
00  // 76 x161y81 SB_DRIVE plane 6,5
48  // 77 x161y81 SB_BIG plane 6
12  // 78 x161y81 SB_BIG plane 6
48  // 79 x161y81 SB_BIG plane 7
12  // 80 x161y81 SB_BIG plane 7
00  // 81 x161y81 SB_DRIVE plane 8,7
48  // 82 x161y81 SB_BIG plane 8
12  // 83 x161y81 SB_BIG plane 8
48  // 84 x161y81 SB_BIG plane 9
12  // 85 x161y81 SB_BIG plane 9
00  // 86 x161y81 SB_DRIVE plane 10,9
48  // 87 x161y81 SB_BIG plane 10
12  // 88 x161y81 SB_BIG plane 10
48  // 89 x161y81 SB_BIG plane 11
12  // 90 x161y81 SB_BIG plane 11
00  // 91 x161y81 SB_DRIVE plane 12,11
48  // 92 x161y81 SB_BIG plane 12
12  // 93 x161y81 SB_BIG plane 12
A8  // 94 x162y82 SB_SML plane 1
82  // 95 x162y82 SB_SML plane 2,1
2A  // 96 x162y82 SB_SML plane 2
A8  // 97 x162y82 SB_SML plane 3
82  // 98 x162y82 SB_SML plane 4,3
2A  // 99 x162y82 SB_SML plane 4
A8  // 100 x162y82 SB_SML plane 5
82  // 101 x162y82 SB_SML plane 6,5
2A  // 102 x162y82 SB_SML plane 6
A8  // 103 x162y82 SB_SML plane 7
82  // 104 x162y82 SB_SML plane 8,7
2A  // 105 x162y82 SB_SML plane 8
A8  // 106 x162y82 SB_SML plane 9
82  // 107 x162y82 SB_SML plane 10,9
2A  // 108 x162y82 SB_SML plane 10
A8  // 109 x162y82 SB_SML plane 11
82  // 110 x162y82 SB_SML plane 12,11
2A  // 111 x162y82 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B919     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2A // y_sel: 83
86 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B921
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y83
00  // 14 left_edge_EN1 at x-2y83
00  // 15 left_edge_EN2 at x-2y83
00  // 16 left_edge_EN0 at x-2y84
00  // 17 left_edge_EN1 at x-2y84
00  // 18 left_edge_EN2 at x-2y84
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y83 SB_BIG plane 1
12  // 65 x-1y83 SB_BIG plane 1
00  // 66 x-1y83 SB_DRIVE plane 2,1
48  // 67 x-1y83 SB_BIG plane 2
12  // 68 x-1y83 SB_BIG plane 2
48  // 69 x-1y83 SB_BIG plane 3
12  // 70 x-1y83 SB_BIG plane 3
00  // 71 x-1y83 SB_DRIVE plane 4,3
48  // 72 x-1y83 SB_BIG plane 4
12  // 73 x-1y83 SB_BIG plane 4
48  // 74 x-1y83 SB_BIG plane 5
12  // 75 x-1y83 SB_BIG plane 5
00  // 76 x-1y83 SB_DRIVE plane 6,5
48  // 77 x-1y83 SB_BIG plane 6
12  // 78 x-1y83 SB_BIG plane 6
48  // 79 x-1y83 SB_BIG plane 7
12  // 80 x-1y83 SB_BIG plane 7
00  // 81 x-1y83 SB_DRIVE plane 8,7
48  // 82 x-1y83 SB_BIG plane 8
12  // 83 x-1y83 SB_BIG plane 8
48  // 84 x-1y83 SB_BIG plane 9
12  // 85 x-1y83 SB_BIG plane 9
00  // 86 x-1y83 SB_DRIVE plane 10,9
48  // 87 x-1y83 SB_BIG plane 10
12  // 88 x-1y83 SB_BIG plane 10
48  // 89 x-1y83 SB_BIG plane 11
12  // 90 x-1y83 SB_BIG plane 11
00  // 91 x-1y83 SB_DRIVE plane 12,11
48  // 92 x-1y83 SB_BIG plane 12
12  // 93 x-1y83 SB_BIG plane 12
A8  // 94 x0y84 SB_SML plane 1
82  // 95 x0y84 SB_SML plane 2,1
2A  // 96 x0y84 SB_SML plane 2
A8  // 97 x0y84 SB_SML plane 3
82  // 98 x0y84 SB_SML plane 4,3
2A  // 99 x0y84 SB_SML plane 4
A8  // 100 x0y84 SB_SML plane 5
82  // 101 x0y84 SB_SML plane 6,5
2A  // 102 x0y84 SB_SML plane 6
A8  // 103 x0y84 SB_SML plane 7
82  // 104 x0y84 SB_SML plane 8,7
2A  // 105 x0y84 SB_SML plane 8
A8  // 106 x0y84 SB_SML plane 9
82  // 107 x0y84 SB_SML plane 10,9
2A  // 108 x0y84 SB_SML plane 10
A8  // 109 x0y84 SB_SML plane 11
82  // 110 x0y84 SB_SML plane 12,11
2A  // 111 x0y84 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B997     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2A // y_sel: 83
4E // -- CRC low byte
F1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B99F
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x29y83 CPE[0]
00  //  1 x29y83 CPE[1]
00  //  2 x29y83 CPE[2]
00  //  3 x29y83 CPE[3]
00  //  4 x29y83 CPE[4]
00  //  5 x29y83 CPE[5]
00  //  6 x29y83 CPE[6]
00  //  7 x29y83 CPE[7]
00  //  8 x29y83 CPE[8]
00  //  9 x29y83 CPE[9]
00  // 10 x29y84 CPE[0]
00  // 11 x29y84 CPE[1]
00  // 12 x29y84 CPE[2]
00  // 13 x29y84 CPE[3]
00  // 14 x29y84 CPE[4]
00  // 15 x29y84 CPE[5]
00  // 16 x29y84 CPE[6]
00  // 17 x29y84 CPE[7]
00  // 18 x29y84 CPE[8]
00  // 19 x29y84 CPE[9]
00  // 20 x30y83 CPE[0]
00  // 21 x30y83 CPE[1]
00  // 22 x30y83 CPE[2]
00  // 23 x30y83 CPE[3]
00  // 24 x30y83 CPE[4]
00  // 25 x30y83 CPE[5]
00  // 26 x30y83 CPE[6]
00  // 27 x30y83 CPE[7]
00  // 28 x30y83 CPE[8]
00  // 29 x30y83 CPE[9]
00  // 30 x30y84 CPE[0]
00  // 31 x30y84 CPE[1]
00  // 32 x30y84 CPE[2]
00  // 33 x30y84 CPE[3]
00  // 34 x30y84 CPE[4]
00  // 35 x30y84 CPE[5]
00  // 36 x30y84 CPE[6]
00  // 37 x30y84 CPE[7]
00  // 38 x30y84 CPE[8]
00  // 39 x30y84 CPE[9]
00  // 40 x29y83 INMUX plane 2,1
00  // 41 x29y83 INMUX plane 4,3
00  // 42 x29y83 INMUX plane 6,5
00  // 43 x29y83 INMUX plane 8,7
00  // 44 x29y83 INMUX plane 10,9
00  // 45 x29y83 INMUX plane 12,11
00  // 46 x29y84 INMUX plane 2,1
00  // 47 x29y84 INMUX plane 4,3
00  // 48 x29y84 INMUX plane 6,5
00  // 49 x29y84 INMUX plane 8,7
00  // 50 x29y84 INMUX plane 10,9
00  // 51 x29y84 INMUX plane 12,11
00  // 52 x30y83 INMUX plane 2,1
00  // 53 x30y83 INMUX plane 4,3
00  // 54 x30y83 INMUX plane 6,5
00  // 55 x30y83 INMUX plane 8,7
00  // 56 x30y83 INMUX plane 10,9
00  // 57 x30y83 INMUX plane 12,11
00  // 58 x30y84 INMUX plane 2,1
00  // 59 x30y84 INMUX plane 4,3
00  // 60 x30y84 INMUX plane 6,5
00  // 61 x30y84 INMUX plane 8,7
00  // 62 x30y84 INMUX plane 10,9
00  // 63 x30y84 INMUX plane 12,11
00  // 64 x30y84 SB_BIG plane 1
00  // 65 x30y84 SB_BIG plane 1
00  // 66 x30y84 SB_DRIVE plane 2,1
00  // 67 x30y84 SB_BIG plane 2
00  // 68 x30y84 SB_BIG plane 2
00  // 69 x30y84 SB_BIG plane 3
00  // 70 x30y84 SB_BIG plane 3
00  // 71 x30y84 SB_DRIVE plane 4,3
00  // 72 x30y84 SB_BIG plane 4
00  // 73 x30y84 SB_BIG plane 4
00  // 74 x30y84 SB_BIG plane 5
00  // 75 x30y84 SB_BIG plane 5
20  // 76 x30y84 SB_DRIVE plane 6,5
7F // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x161y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B9F2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2A // y_sel: 83
A9 // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B9FA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y83
00  // 14 right_edge_EN1 at x163y83
00  // 15 right_edge_EN2 at x163y83
00  // 16 right_edge_EN0 at x163y84
00  // 17 right_edge_EN1 at x163y84
00  // 18 right_edge_EN2 at x163y84
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y84 SB_BIG plane 1
12  // 65 x162y84 SB_BIG plane 1
00  // 66 x162y84 SB_DRIVE plane 2,1
48  // 67 x162y84 SB_BIG plane 2
12  // 68 x162y84 SB_BIG plane 2
48  // 69 x162y84 SB_BIG plane 3
12  // 70 x162y84 SB_BIG plane 3
00  // 71 x162y84 SB_DRIVE plane 4,3
48  // 72 x162y84 SB_BIG plane 4
12  // 73 x162y84 SB_BIG plane 4
48  // 74 x162y84 SB_BIG plane 5
12  // 75 x162y84 SB_BIG plane 5
00  // 76 x162y84 SB_DRIVE plane 6,5
48  // 77 x162y84 SB_BIG plane 6
12  // 78 x162y84 SB_BIG plane 6
48  // 79 x162y84 SB_BIG plane 7
12  // 80 x162y84 SB_BIG plane 7
00  // 81 x162y84 SB_DRIVE plane 8,7
48  // 82 x162y84 SB_BIG plane 8
12  // 83 x162y84 SB_BIG plane 8
48  // 84 x162y84 SB_BIG plane 9
12  // 85 x162y84 SB_BIG plane 9
00  // 86 x162y84 SB_DRIVE plane 10,9
48  // 87 x162y84 SB_BIG plane 10
12  // 88 x162y84 SB_BIG plane 10
48  // 89 x162y84 SB_BIG plane 11
12  // 90 x162y84 SB_BIG plane 11
00  // 91 x162y84 SB_DRIVE plane 12,11
48  // 92 x162y84 SB_BIG plane 12
12  // 93 x162y84 SB_BIG plane 12
A8  // 94 x161y83 SB_SML plane 1
82  // 95 x161y83 SB_SML plane 2,1
2A  // 96 x161y83 SB_SML plane 2
A8  // 97 x161y83 SB_SML plane 3
82  // 98 x161y83 SB_SML plane 4,3
2A  // 99 x161y83 SB_SML plane 4
A8  // 100 x161y83 SB_SML plane 5
82  // 101 x161y83 SB_SML plane 6,5
2A  // 102 x161y83 SB_SML plane 6
A8  // 103 x161y83 SB_SML plane 7
82  // 104 x161y83 SB_SML plane 8,7
2A  // 105 x161y83 SB_SML plane 8
A8  // 106 x161y83 SB_SML plane 9
82  // 107 x161y83 SB_SML plane 10,9
2A  // 108 x161y83 SB_SML plane 10
A8  // 109 x161y83 SB_SML plane 11
82  // 110 x161y83 SB_SML plane 12,11
2A  // 111 x161y83 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BA70     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2B // y_sel: 85
0F // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BA78
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y85
00  // 14 left_edge_EN1 at x-2y85
00  // 15 left_edge_EN2 at x-2y85
00  // 16 left_edge_EN0 at x-2y86
00  // 17 left_edge_EN1 at x-2y86
00  // 18 left_edge_EN2 at x-2y86
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y86 SB_BIG plane 1
12  // 65 x0y86 SB_BIG plane 1
00  // 66 x0y86 SB_DRIVE plane 2,1
48  // 67 x0y86 SB_BIG plane 2
12  // 68 x0y86 SB_BIG plane 2
48  // 69 x0y86 SB_BIG plane 3
12  // 70 x0y86 SB_BIG plane 3
00  // 71 x0y86 SB_DRIVE plane 4,3
48  // 72 x0y86 SB_BIG plane 4
12  // 73 x0y86 SB_BIG plane 4
48  // 74 x0y86 SB_BIG plane 5
12  // 75 x0y86 SB_BIG plane 5
00  // 76 x0y86 SB_DRIVE plane 6,5
48  // 77 x0y86 SB_BIG plane 6
12  // 78 x0y86 SB_BIG plane 6
48  // 79 x0y86 SB_BIG plane 7
12  // 80 x0y86 SB_BIG plane 7
00  // 81 x0y86 SB_DRIVE plane 8,7
48  // 82 x0y86 SB_BIG plane 8
12  // 83 x0y86 SB_BIG plane 8
48  // 84 x0y86 SB_BIG plane 9
12  // 85 x0y86 SB_BIG plane 9
00  // 86 x0y86 SB_DRIVE plane 10,9
48  // 87 x0y86 SB_BIG plane 10
12  // 88 x0y86 SB_BIG plane 10
48  // 89 x0y86 SB_BIG plane 11
12  // 90 x0y86 SB_BIG plane 11
00  // 91 x0y86 SB_DRIVE plane 12,11
48  // 92 x0y86 SB_BIG plane 12
12  // 93 x0y86 SB_BIG plane 12
A8  // 94 x-1y85 SB_SML plane 1
82  // 95 x-1y85 SB_SML plane 2,1
2A  // 96 x-1y85 SB_SML plane 2
A8  // 97 x-1y85 SB_SML plane 3
82  // 98 x-1y85 SB_SML plane 4,3
2A  // 99 x-1y85 SB_SML plane 4
A8  // 100 x-1y85 SB_SML plane 5
82  // 101 x-1y85 SB_SML plane 6,5
2A  // 102 x-1y85 SB_SML plane 6
A8  // 103 x-1y85 SB_SML plane 7
82  // 104 x-1y85 SB_SML plane 8,7
2A  // 105 x-1y85 SB_SML plane 8
A8  // 106 x-1y85 SB_SML plane 9
82  // 107 x-1y85 SB_SML plane 10,9
2A  // 108 x-1y85 SB_SML plane 10
A8  // 109 x-1y85 SB_SML plane 11
82  // 110 x-1y85 SB_SML plane 12,11
2A  // 111 x-1y85 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BAEE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2B // y_sel: 85
46 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BAF6
42 // Length: 66
8B // -- CRC low byte
59 // -- CRC high byte
00  //  0 x33y85 CPE[0]
00  //  1 x33y85 CPE[1]
00  //  2 x33y85 CPE[2]
00  //  3 x33y85 CPE[3]
00  //  4 x33y85 CPE[4]
00  //  5 x33y85 CPE[5]
00  //  6 x33y85 CPE[6]
00  //  7 x33y85 CPE[7]
00  //  8 x33y85 CPE[8]
00  //  9 x33y85 CPE[9]
00  // 10 x33y86 CPE[0]
00  // 11 x33y86 CPE[1]
00  // 12 x33y86 CPE[2]
00  // 13 x33y86 CPE[3]
00  // 14 x33y86 CPE[4]
00  // 15 x33y86 CPE[5]
00  // 16 x33y86 CPE[6]
00  // 17 x33y86 CPE[7]
00  // 18 x33y86 CPE[8]
00  // 19 x33y86 CPE[9]
00  // 20 x34y85 CPE[0]
00  // 21 x34y85 CPE[1]
00  // 22 x34y85 CPE[2]
00  // 23 x34y85 CPE[3]
00  // 24 x34y85 CPE[4]
00  // 25 x34y85 CPE[5]
00  // 26 x34y85 CPE[6]
00  // 27 x34y85 CPE[7]
00  // 28 x34y85 CPE[8]
00  // 29 x34y85 CPE[9]
00  // 30 x34y86 CPE[0]
00  // 31 x34y86 CPE[1]
00  // 32 x34y86 CPE[2]
00  // 33 x34y86 CPE[3]
00  // 34 x34y86 CPE[4]
00  // 35 x34y86 CPE[5]
00  // 36 x34y86 CPE[6]
00  // 37 x34y86 CPE[7]
00  // 38 x34y86 CPE[8]
00  // 39 x34y86 CPE[9]
00  // 40 x33y85 INMUX plane 2,1
00  // 41 x33y85 INMUX plane 4,3
00  // 42 x33y85 INMUX plane 6,5
00  // 43 x33y85 INMUX plane 8,7
00  // 44 x33y85 INMUX plane 10,9
00  // 45 x33y85 INMUX plane 12,11
00  // 46 x33y86 INMUX plane 2,1
00  // 47 x33y86 INMUX plane 4,3
00  // 48 x33y86 INMUX plane 6,5
00  // 49 x33y86 INMUX plane 8,7
00  // 50 x33y86 INMUX plane 10,9
00  // 51 x33y86 INMUX plane 12,11
00  // 52 x34y85 INMUX plane 2,1
00  // 53 x34y85 INMUX plane 4,3
00  // 54 x34y85 INMUX plane 6,5
00  // 55 x34y85 INMUX plane 8,7
00  // 56 x34y85 INMUX plane 10,9
00  // 57 x34y85 INMUX plane 12,11
00  // 58 x34y86 INMUX plane 2,1
00  // 59 x34y86 INMUX plane 4,3
00  // 60 x34y86 INMUX plane 6,5
00  // 61 x34y86 INMUX plane 8,7
00  // 62 x34y86 INMUX plane 10,9
00  // 63 x34y86 INMUX plane 12,11
00  // 64 x33y85 SB_BIG plane 1
60  // 65 x33y85 SB_BIG plane 1
4D // -- CRC low byte
6F // -- CRC high byte


// Config Latches on x161y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BB3E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2B // y_sel: 85
20 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BB46
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y85
00  // 14 right_edge_EN1 at x163y85
00  // 15 right_edge_EN2 at x163y85
00  // 16 right_edge_EN0 at x163y86
00  // 17 right_edge_EN1 at x163y86
00  // 18 right_edge_EN2 at x163y86
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y85 SB_BIG plane 1
12  // 65 x161y85 SB_BIG plane 1
00  // 66 x161y85 SB_DRIVE plane 2,1
48  // 67 x161y85 SB_BIG plane 2
12  // 68 x161y85 SB_BIG plane 2
48  // 69 x161y85 SB_BIG plane 3
12  // 70 x161y85 SB_BIG plane 3
00  // 71 x161y85 SB_DRIVE plane 4,3
48  // 72 x161y85 SB_BIG plane 4
12  // 73 x161y85 SB_BIG plane 4
48  // 74 x161y85 SB_BIG plane 5
12  // 75 x161y85 SB_BIG plane 5
00  // 76 x161y85 SB_DRIVE plane 6,5
48  // 77 x161y85 SB_BIG plane 6
12  // 78 x161y85 SB_BIG plane 6
48  // 79 x161y85 SB_BIG plane 7
12  // 80 x161y85 SB_BIG plane 7
00  // 81 x161y85 SB_DRIVE plane 8,7
48  // 82 x161y85 SB_BIG plane 8
12  // 83 x161y85 SB_BIG plane 8
48  // 84 x161y85 SB_BIG plane 9
12  // 85 x161y85 SB_BIG plane 9
00  // 86 x161y85 SB_DRIVE plane 10,9
48  // 87 x161y85 SB_BIG plane 10
12  // 88 x161y85 SB_BIG plane 10
48  // 89 x161y85 SB_BIG plane 11
12  // 90 x161y85 SB_BIG plane 11
00  // 91 x161y85 SB_DRIVE plane 12,11
48  // 92 x161y85 SB_BIG plane 12
12  // 93 x161y85 SB_BIG plane 12
A8  // 94 x162y86 SB_SML plane 1
82  // 95 x162y86 SB_SML plane 2,1
2A  // 96 x162y86 SB_SML plane 2
A8  // 97 x162y86 SB_SML plane 3
82  // 98 x162y86 SB_SML plane 4,3
2A  // 99 x162y86 SB_SML plane 4
A8  // 100 x162y86 SB_SML plane 5
82  // 101 x162y86 SB_SML plane 6,5
2A  // 102 x162y86 SB_SML plane 6
A8  // 103 x162y86 SB_SML plane 7
82  // 104 x162y86 SB_SML plane 8,7
2A  // 105 x162y86 SB_SML plane 8
A8  // 106 x162y86 SB_SML plane 9
82  // 107 x162y86 SB_SML plane 10,9
2A  // 108 x162y86 SB_SML plane 10
A8  // 109 x162y86 SB_SML plane 11
82  // 110 x162y86 SB_SML plane 12,11
2A  // 111 x162y86 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BBBC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2C // y_sel: 87
B0 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BBC4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y87
00  // 14 left_edge_EN1 at x-2y87
00  // 15 left_edge_EN2 at x-2y87
00  // 16 left_edge_EN0 at x-2y88
00  // 17 left_edge_EN1 at x-2y88
00  // 18 left_edge_EN2 at x-2y88
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y87 SB_BIG plane 1
12  // 65 x-1y87 SB_BIG plane 1
00  // 66 x-1y87 SB_DRIVE plane 2,1
48  // 67 x-1y87 SB_BIG plane 2
12  // 68 x-1y87 SB_BIG plane 2
48  // 69 x-1y87 SB_BIG plane 3
12  // 70 x-1y87 SB_BIG plane 3
00  // 71 x-1y87 SB_DRIVE plane 4,3
48  // 72 x-1y87 SB_BIG plane 4
12  // 73 x-1y87 SB_BIG plane 4
48  // 74 x-1y87 SB_BIG plane 5
12  // 75 x-1y87 SB_BIG plane 5
00  // 76 x-1y87 SB_DRIVE plane 6,5
48  // 77 x-1y87 SB_BIG plane 6
12  // 78 x-1y87 SB_BIG plane 6
48  // 79 x-1y87 SB_BIG plane 7
12  // 80 x-1y87 SB_BIG plane 7
00  // 81 x-1y87 SB_DRIVE plane 8,7
48  // 82 x-1y87 SB_BIG plane 8
12  // 83 x-1y87 SB_BIG plane 8
48  // 84 x-1y87 SB_BIG plane 9
12  // 85 x-1y87 SB_BIG plane 9
00  // 86 x-1y87 SB_DRIVE plane 10,9
48  // 87 x-1y87 SB_BIG plane 10
12  // 88 x-1y87 SB_BIG plane 10
48  // 89 x-1y87 SB_BIG plane 11
12  // 90 x-1y87 SB_BIG plane 11
00  // 91 x-1y87 SB_DRIVE plane 12,11
48  // 92 x-1y87 SB_BIG plane 12
12  // 93 x-1y87 SB_BIG plane 12
A8  // 94 x0y88 SB_SML plane 1
82  // 95 x0y88 SB_SML plane 2,1
2A  // 96 x0y88 SB_SML plane 2
A8  // 97 x0y88 SB_SML plane 3
82  // 98 x0y88 SB_SML plane 4,3
2A  // 99 x0y88 SB_SML plane 4
A8  // 100 x0y88 SB_SML plane 5
82  // 101 x0y88 SB_SML plane 6,5
2A  // 102 x0y88 SB_SML plane 6
A8  // 103 x0y88 SB_SML plane 7
82  // 104 x0y88 SB_SML plane 8,7
2A  // 105 x0y88 SB_SML plane 8
A8  // 106 x0y88 SB_SML plane 9
82  // 107 x0y88 SB_SML plane 10,9
2A  // 108 x0y88 SB_SML plane 10
A8  // 109 x0y88 SB_SML plane 11
82  // 110 x0y88 SB_SML plane 12,11
2A  // 111 x0y88 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BC3A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2C // y_sel: 87
78 // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BC42
4F // Length: 79
6E // -- CRC low byte
82 // -- CRC high byte
00  //  0 x29y87 CPE[0]
00  //  1 x29y87 CPE[1]
00  //  2 x29y87 CPE[2]
00  //  3 x29y87 CPE[3]
00  //  4 x29y87 CPE[4]
00  //  5 x29y87 CPE[5]
00  //  6 x29y87 CPE[6]
00  //  7 x29y87 CPE[7]
00  //  8 x29y87 CPE[8]
00  //  9 x29y87 CPE[9]
00  // 10 x29y88 CPE[0]
00  // 11 x29y88 CPE[1]
00  // 12 x29y88 CPE[2]
00  // 13 x29y88 CPE[3]
00  // 14 x29y88 CPE[4]
00  // 15 x29y88 CPE[5]
00  // 16 x29y88 CPE[6]
00  // 17 x29y88 CPE[7]
00  // 18 x29y88 CPE[8]
00  // 19 x29y88 CPE[9]
00  // 20 x30y87 CPE[0]
00  // 21 x30y87 CPE[1]
00  // 22 x30y87 CPE[2]
00  // 23 x30y87 CPE[3]
00  // 24 x30y87 CPE[4]
00  // 25 x30y87 CPE[5]
00  // 26 x30y87 CPE[6]
00  // 27 x30y87 CPE[7]
00  // 28 x30y87 CPE[8]
00  // 29 x30y87 CPE[9]
00  // 30 x30y88 CPE[0]
00  // 31 x30y88 CPE[1]
00  // 32 x30y88 CPE[2]
00  // 33 x30y88 CPE[3]
00  // 34 x30y88 CPE[4]
00  // 35 x30y88 CPE[5]
00  // 36 x30y88 CPE[6]
00  // 37 x30y88 CPE[7]
00  // 38 x30y88 CPE[8]
00  // 39 x30y88 CPE[9]
00  // 40 x29y87 INMUX plane 2,1
00  // 41 x29y87 INMUX plane 4,3
00  // 42 x29y87 INMUX plane 6,5
00  // 43 x29y87 INMUX plane 8,7
00  // 44 x29y87 INMUX plane 10,9
00  // 45 x29y87 INMUX plane 12,11
00  // 46 x29y88 INMUX plane 2,1
00  // 47 x29y88 INMUX plane 4,3
00  // 48 x29y88 INMUX plane 6,5
00  // 49 x29y88 INMUX plane 8,7
00  // 50 x29y88 INMUX plane 10,9
00  // 51 x29y88 INMUX plane 12,11
00  // 52 x30y87 INMUX plane 2,1
00  // 53 x30y87 INMUX plane 4,3
00  // 54 x30y87 INMUX plane 6,5
00  // 55 x30y87 INMUX plane 8,7
00  // 56 x30y87 INMUX plane 10,9
00  // 57 x30y87 INMUX plane 12,11
00  // 58 x30y88 INMUX plane 2,1
00  // 59 x30y88 INMUX plane 4,3
00  // 60 x30y88 INMUX plane 6,5
00  // 61 x30y88 INMUX plane 8,7
00  // 62 x30y88 INMUX plane 10,9
00  // 63 x30y88 INMUX plane 12,11
00  // 64 x30y88 SB_BIG plane 1
00  // 65 x30y88 SB_BIG plane 1
00  // 66 x30y88 SB_DRIVE plane 2,1
00  // 67 x30y88 SB_BIG plane 2
00  // 68 x30y88 SB_BIG plane 2
00  // 69 x30y88 SB_BIG plane 3
00  // 70 x30y88 SB_BIG plane 3
00  // 71 x30y88 SB_DRIVE plane 4,3
00  // 72 x30y88 SB_BIG plane 4
00  // 73 x30y88 SB_BIG plane 4
00  // 74 x30y88 SB_BIG plane 5
00  // 75 x30y88 SB_BIG plane 5
00  // 76 x30y88 SB_DRIVE plane 6,5
00  // 77 x30y88 SB_BIG plane 6
70  // 78 x30y88 SB_BIG plane 6
38 // -- CRC low byte
F3 // -- CRC high byte


// Config Latches on x161y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BC97     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2C // y_sel: 87
9F // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BC9F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y87
00  // 14 right_edge_EN1 at x163y87
00  // 15 right_edge_EN2 at x163y87
00  // 16 right_edge_EN0 at x163y88
00  // 17 right_edge_EN1 at x163y88
00  // 18 right_edge_EN2 at x163y88
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y88 SB_BIG plane 1
12  // 65 x162y88 SB_BIG plane 1
00  // 66 x162y88 SB_DRIVE plane 2,1
48  // 67 x162y88 SB_BIG plane 2
12  // 68 x162y88 SB_BIG plane 2
48  // 69 x162y88 SB_BIG plane 3
12  // 70 x162y88 SB_BIG plane 3
00  // 71 x162y88 SB_DRIVE plane 4,3
48  // 72 x162y88 SB_BIG plane 4
12  // 73 x162y88 SB_BIG plane 4
48  // 74 x162y88 SB_BIG plane 5
12  // 75 x162y88 SB_BIG plane 5
00  // 76 x162y88 SB_DRIVE plane 6,5
48  // 77 x162y88 SB_BIG plane 6
12  // 78 x162y88 SB_BIG plane 6
48  // 79 x162y88 SB_BIG plane 7
12  // 80 x162y88 SB_BIG plane 7
00  // 81 x162y88 SB_DRIVE plane 8,7
48  // 82 x162y88 SB_BIG plane 8
12  // 83 x162y88 SB_BIG plane 8
48  // 84 x162y88 SB_BIG plane 9
12  // 85 x162y88 SB_BIG plane 9
00  // 86 x162y88 SB_DRIVE plane 10,9
48  // 87 x162y88 SB_BIG plane 10
12  // 88 x162y88 SB_BIG plane 10
48  // 89 x162y88 SB_BIG plane 11
12  // 90 x162y88 SB_BIG plane 11
00  // 91 x162y88 SB_DRIVE plane 12,11
48  // 92 x162y88 SB_BIG plane 12
12  // 93 x162y88 SB_BIG plane 12
A8  // 94 x161y87 SB_SML plane 1
82  // 95 x161y87 SB_SML plane 2,1
2A  // 96 x161y87 SB_SML plane 2
A8  // 97 x161y87 SB_SML plane 3
82  // 98 x161y87 SB_SML plane 4,3
2A  // 99 x161y87 SB_SML plane 4
A8  // 100 x161y87 SB_SML plane 5
82  // 101 x161y87 SB_SML plane 6,5
2A  // 102 x161y87 SB_SML plane 6
A8  // 103 x161y87 SB_SML plane 7
82  // 104 x161y87 SB_SML plane 8,7
2A  // 105 x161y87 SB_SML plane 8
A8  // 106 x161y87 SB_SML plane 9
82  // 107 x161y87 SB_SML plane 10,9
2A  // 108 x161y87 SB_SML plane 10
A8  // 109 x161y87 SB_SML plane 11
82  // 110 x161y87 SB_SML plane 12,11
2A  // 111 x161y87 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BD15     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2D // y_sel: 89
39 // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BD1D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y89
00  // 14 left_edge_EN1 at x-2y89
00  // 15 left_edge_EN2 at x-2y89
00  // 16 left_edge_EN0 at x-2y90
00  // 17 left_edge_EN1 at x-2y90
00  // 18 left_edge_EN2 at x-2y90
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y90 SB_BIG plane 1
12  // 65 x0y90 SB_BIG plane 1
00  // 66 x0y90 SB_DRIVE plane 2,1
48  // 67 x0y90 SB_BIG plane 2
12  // 68 x0y90 SB_BIG plane 2
48  // 69 x0y90 SB_BIG plane 3
12  // 70 x0y90 SB_BIG plane 3
00  // 71 x0y90 SB_DRIVE plane 4,3
48  // 72 x0y90 SB_BIG plane 4
12  // 73 x0y90 SB_BIG plane 4
48  // 74 x0y90 SB_BIG plane 5
12  // 75 x0y90 SB_BIG plane 5
00  // 76 x0y90 SB_DRIVE plane 6,5
48  // 77 x0y90 SB_BIG plane 6
12  // 78 x0y90 SB_BIG plane 6
48  // 79 x0y90 SB_BIG plane 7
12  // 80 x0y90 SB_BIG plane 7
00  // 81 x0y90 SB_DRIVE plane 8,7
48  // 82 x0y90 SB_BIG plane 8
12  // 83 x0y90 SB_BIG plane 8
48  // 84 x0y90 SB_BIG plane 9
12  // 85 x0y90 SB_BIG plane 9
00  // 86 x0y90 SB_DRIVE plane 10,9
48  // 87 x0y90 SB_BIG plane 10
12  // 88 x0y90 SB_BIG plane 10
48  // 89 x0y90 SB_BIG plane 11
12  // 90 x0y90 SB_BIG plane 11
00  // 91 x0y90 SB_DRIVE plane 12,11
48  // 92 x0y90 SB_BIG plane 12
12  // 93 x0y90 SB_BIG plane 12
A8  // 94 x-1y89 SB_SML plane 1
82  // 95 x-1y89 SB_SML plane 2,1
2A  // 96 x-1y89 SB_SML plane 2
A8  // 97 x-1y89 SB_SML plane 3
82  // 98 x-1y89 SB_SML plane 4,3
2A  // 99 x-1y89 SB_SML plane 4
A8  // 100 x-1y89 SB_SML plane 5
82  // 101 x-1y89 SB_SML plane 6,5
2A  // 102 x-1y89 SB_SML plane 6
A8  // 103 x-1y89 SB_SML plane 7
82  // 104 x-1y89 SB_SML plane 8,7
2A  // 105 x-1y89 SB_SML plane 8
A8  // 106 x-1y89 SB_SML plane 9
82  // 107 x-1y89 SB_SML plane 10,9
2A  // 108 x-1y89 SB_SML plane 10
A8  // 109 x-1y89 SB_SML plane 11
82  // 110 x-1y89 SB_SML plane 12,11
2A  // 111 x-1y89 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BD93     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2D // y_sel: 89
16 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BD9B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y89
00  // 14 right_edge_EN1 at x163y89
00  // 15 right_edge_EN2 at x163y89
00  // 16 right_edge_EN0 at x163y90
00  // 17 right_edge_EN1 at x163y90
00  // 18 right_edge_EN2 at x163y90
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y89 SB_BIG plane 1
12  // 65 x161y89 SB_BIG plane 1
00  // 66 x161y89 SB_DRIVE plane 2,1
48  // 67 x161y89 SB_BIG plane 2
12  // 68 x161y89 SB_BIG plane 2
48  // 69 x161y89 SB_BIG plane 3
12  // 70 x161y89 SB_BIG plane 3
00  // 71 x161y89 SB_DRIVE plane 4,3
48  // 72 x161y89 SB_BIG plane 4
12  // 73 x161y89 SB_BIG plane 4
48  // 74 x161y89 SB_BIG plane 5
12  // 75 x161y89 SB_BIG plane 5
00  // 76 x161y89 SB_DRIVE plane 6,5
48  // 77 x161y89 SB_BIG plane 6
12  // 78 x161y89 SB_BIG plane 6
48  // 79 x161y89 SB_BIG plane 7
12  // 80 x161y89 SB_BIG plane 7
00  // 81 x161y89 SB_DRIVE plane 8,7
48  // 82 x161y89 SB_BIG plane 8
12  // 83 x161y89 SB_BIG plane 8
48  // 84 x161y89 SB_BIG plane 9
12  // 85 x161y89 SB_BIG plane 9
00  // 86 x161y89 SB_DRIVE plane 10,9
48  // 87 x161y89 SB_BIG plane 10
12  // 88 x161y89 SB_BIG plane 10
48  // 89 x161y89 SB_BIG plane 11
12  // 90 x161y89 SB_BIG plane 11
00  // 91 x161y89 SB_DRIVE plane 12,11
48  // 92 x161y89 SB_BIG plane 12
12  // 93 x161y89 SB_BIG plane 12
A8  // 94 x162y90 SB_SML plane 1
82  // 95 x162y90 SB_SML plane 2,1
2A  // 96 x162y90 SB_SML plane 2
A8  // 97 x162y90 SB_SML plane 3
82  // 98 x162y90 SB_SML plane 4,3
2A  // 99 x162y90 SB_SML plane 4
A8  // 100 x162y90 SB_SML plane 5
82  // 101 x162y90 SB_SML plane 6,5
2A  // 102 x162y90 SB_SML plane 6
A8  // 103 x162y90 SB_SML plane 7
82  // 104 x162y90 SB_SML plane 8,7
2A  // 105 x162y90 SB_SML plane 8
A8  // 106 x162y90 SB_SML plane 9
82  // 107 x162y90 SB_SML plane 10,9
2A  // 108 x162y90 SB_SML plane 10
A8  // 109 x162y90 SB_SML plane 11
82  // 110 x162y90 SB_SML plane 12,11
2A  // 111 x162y90 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BE11     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2E // y_sel: 91
A2 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BE19
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y91
00  // 14 left_edge_EN1 at x-2y91
00  // 15 left_edge_EN2 at x-2y91
00  // 16 left_edge_EN0 at x-2y92
00  // 17 left_edge_EN1 at x-2y92
00  // 18 left_edge_EN2 at x-2y92
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y91 SB_BIG plane 1
12  // 65 x-1y91 SB_BIG plane 1
00  // 66 x-1y91 SB_DRIVE plane 2,1
48  // 67 x-1y91 SB_BIG plane 2
12  // 68 x-1y91 SB_BIG plane 2
48  // 69 x-1y91 SB_BIG plane 3
12  // 70 x-1y91 SB_BIG plane 3
00  // 71 x-1y91 SB_DRIVE plane 4,3
48  // 72 x-1y91 SB_BIG plane 4
12  // 73 x-1y91 SB_BIG plane 4
48  // 74 x-1y91 SB_BIG plane 5
12  // 75 x-1y91 SB_BIG plane 5
00  // 76 x-1y91 SB_DRIVE plane 6,5
48  // 77 x-1y91 SB_BIG plane 6
12  // 78 x-1y91 SB_BIG plane 6
48  // 79 x-1y91 SB_BIG plane 7
12  // 80 x-1y91 SB_BIG plane 7
00  // 81 x-1y91 SB_DRIVE plane 8,7
48  // 82 x-1y91 SB_BIG plane 8
12  // 83 x-1y91 SB_BIG plane 8
48  // 84 x-1y91 SB_BIG plane 9
12  // 85 x-1y91 SB_BIG plane 9
00  // 86 x-1y91 SB_DRIVE plane 10,9
48  // 87 x-1y91 SB_BIG plane 10
12  // 88 x-1y91 SB_BIG plane 10
48  // 89 x-1y91 SB_BIG plane 11
12  // 90 x-1y91 SB_BIG plane 11
00  // 91 x-1y91 SB_DRIVE plane 12,11
48  // 92 x-1y91 SB_BIG plane 12
12  // 93 x-1y91 SB_BIG plane 12
A8  // 94 x0y92 SB_SML plane 1
82  // 95 x0y92 SB_SML plane 2,1
2A  // 96 x0y92 SB_SML plane 2
A8  // 97 x0y92 SB_SML plane 3
82  // 98 x0y92 SB_SML plane 4,3
2A  // 99 x0y92 SB_SML plane 4
A8  // 100 x0y92 SB_SML plane 5
82  // 101 x0y92 SB_SML plane 6,5
2A  // 102 x0y92 SB_SML plane 6
A8  // 103 x0y92 SB_SML plane 7
82  // 104 x0y92 SB_SML plane 8,7
2A  // 105 x0y92 SB_SML plane 8
A8  // 106 x0y92 SB_SML plane 9
82  // 107 x0y92 SB_SML plane 10,9
2A  // 108 x0y92 SB_SML plane 10
A8  // 109 x0y92 SB_SML plane 11
82  // 110 x0y92 SB_SML plane 12,11
2A  // 111 x0y92 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BE8F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2E // y_sel: 91
8D // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BE97
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y91
00  // 14 right_edge_EN1 at x163y91
00  // 15 right_edge_EN2 at x163y91
00  // 16 right_edge_EN0 at x163y92
00  // 17 right_edge_EN1 at x163y92
00  // 18 right_edge_EN2 at x163y92
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y92 SB_BIG plane 1
12  // 65 x162y92 SB_BIG plane 1
00  // 66 x162y92 SB_DRIVE plane 2,1
48  // 67 x162y92 SB_BIG plane 2
12  // 68 x162y92 SB_BIG plane 2
48  // 69 x162y92 SB_BIG plane 3
12  // 70 x162y92 SB_BIG plane 3
00  // 71 x162y92 SB_DRIVE plane 4,3
48  // 72 x162y92 SB_BIG plane 4
12  // 73 x162y92 SB_BIG plane 4
48  // 74 x162y92 SB_BIG plane 5
12  // 75 x162y92 SB_BIG plane 5
00  // 76 x162y92 SB_DRIVE plane 6,5
48  // 77 x162y92 SB_BIG plane 6
12  // 78 x162y92 SB_BIG plane 6
48  // 79 x162y92 SB_BIG plane 7
12  // 80 x162y92 SB_BIG plane 7
00  // 81 x162y92 SB_DRIVE plane 8,7
48  // 82 x162y92 SB_BIG plane 8
12  // 83 x162y92 SB_BIG plane 8
48  // 84 x162y92 SB_BIG plane 9
12  // 85 x162y92 SB_BIG plane 9
00  // 86 x162y92 SB_DRIVE plane 10,9
48  // 87 x162y92 SB_BIG plane 10
12  // 88 x162y92 SB_BIG plane 10
48  // 89 x162y92 SB_BIG plane 11
12  // 90 x162y92 SB_BIG plane 11
00  // 91 x162y92 SB_DRIVE plane 12,11
48  // 92 x162y92 SB_BIG plane 12
12  // 93 x162y92 SB_BIG plane 12
A8  // 94 x161y91 SB_SML plane 1
82  // 95 x161y91 SB_SML plane 2,1
2A  // 96 x161y91 SB_SML plane 2
A8  // 97 x161y91 SB_SML plane 3
82  // 98 x161y91 SB_SML plane 4,3
2A  // 99 x161y91 SB_SML plane 4
A8  // 100 x161y91 SB_SML plane 5
82  // 101 x161y91 SB_SML plane 6,5
2A  // 102 x161y91 SB_SML plane 6
A8  // 103 x161y91 SB_SML plane 7
82  // 104 x161y91 SB_SML plane 8,7
2A  // 105 x161y91 SB_SML plane 8
A8  // 106 x161y91 SB_SML plane 9
82  // 107 x161y91 SB_SML plane 10,9
2A  // 108 x161y91 SB_SML plane 10
A8  // 109 x161y91 SB_SML plane 11
82  // 110 x161y91 SB_SML plane 12,11
2A  // 111 x161y91 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BF0D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2F // y_sel: 93
2B // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BF15
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y93
00  // 14 left_edge_EN1 at x-2y93
00  // 15 left_edge_EN2 at x-2y93
00  // 16 left_edge_EN0 at x-2y94
00  // 17 left_edge_EN1 at x-2y94
00  // 18 left_edge_EN2 at x-2y94
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y94 SB_BIG plane 1
12  // 65 x0y94 SB_BIG plane 1
00  // 66 x0y94 SB_DRIVE plane 2,1
48  // 67 x0y94 SB_BIG plane 2
12  // 68 x0y94 SB_BIG plane 2
48  // 69 x0y94 SB_BIG plane 3
12  // 70 x0y94 SB_BIG plane 3
00  // 71 x0y94 SB_DRIVE plane 4,3
48  // 72 x0y94 SB_BIG plane 4
12  // 73 x0y94 SB_BIG plane 4
48  // 74 x0y94 SB_BIG plane 5
12  // 75 x0y94 SB_BIG plane 5
00  // 76 x0y94 SB_DRIVE plane 6,5
48  // 77 x0y94 SB_BIG plane 6
12  // 78 x0y94 SB_BIG plane 6
48  // 79 x0y94 SB_BIG plane 7
12  // 80 x0y94 SB_BIG plane 7
00  // 81 x0y94 SB_DRIVE plane 8,7
48  // 82 x0y94 SB_BIG plane 8
12  // 83 x0y94 SB_BIG plane 8
48  // 84 x0y94 SB_BIG plane 9
12  // 85 x0y94 SB_BIG plane 9
00  // 86 x0y94 SB_DRIVE plane 10,9
48  // 87 x0y94 SB_BIG plane 10
12  // 88 x0y94 SB_BIG plane 10
48  // 89 x0y94 SB_BIG plane 11
12  // 90 x0y94 SB_BIG plane 11
00  // 91 x0y94 SB_DRIVE plane 12,11
48  // 92 x0y94 SB_BIG plane 12
12  // 93 x0y94 SB_BIG plane 12
A8  // 94 x-1y93 SB_SML plane 1
82  // 95 x-1y93 SB_SML plane 2,1
2A  // 96 x-1y93 SB_SML plane 2
A8  // 97 x-1y93 SB_SML plane 3
82  // 98 x-1y93 SB_SML plane 4,3
2A  // 99 x-1y93 SB_SML plane 4
A8  // 100 x-1y93 SB_SML plane 5
82  // 101 x-1y93 SB_SML plane 6,5
2A  // 102 x-1y93 SB_SML plane 6
A8  // 103 x-1y93 SB_SML plane 7
82  // 104 x-1y93 SB_SML plane 8,7
2A  // 105 x-1y93 SB_SML plane 8
A8  // 106 x-1y93 SB_SML plane 9
82  // 107 x-1y93 SB_SML plane 10,9
2A  // 108 x-1y93 SB_SML plane 10
A8  // 109 x-1y93 SB_SML plane 11
82  // 110 x-1y93 SB_SML plane 12,11
2A  // 111 x-1y93 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BF8B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2F // y_sel: 93
DA // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BF93
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x39y93 CPE[0]
00  //  1 x39y93 CPE[1]
00  //  2 x39y93 CPE[2]
00  //  3 x39y93 CPE[3]
00  //  4 x39y93 CPE[4]
00  //  5 x39y93 CPE[5]
00  //  6 x39y93 CPE[6]
00  //  7 x39y93 CPE[7]
00  //  8 x39y93 CPE[8]
00  //  9 x39y93 CPE[9]
00  // 10 x39y94 CPE[0]
00  // 11 x39y94 CPE[1]
00  // 12 x39y94 CPE[2]
00  // 13 x39y94 CPE[3]
00  // 14 x39y94 CPE[4]
00  // 15 x39y94 CPE[5]
00  // 16 x39y94 CPE[6]
00  // 17 x39y94 CPE[7]
00  // 18 x39y94 CPE[8]
00  // 19 x39y94 CPE[9]
00  // 20 x40y93 CPE[0]
00  // 21 x40y93 CPE[1]
00  // 22 x40y93 CPE[2]
00  // 23 x40y93 CPE[3]
00  // 24 x40y93 CPE[4]
00  // 25 x40y93 CPE[5]
00  // 26 x40y93 CPE[6]
00  // 27 x40y93 CPE[7]
00  // 28 x40y93 CPE[8]
00  // 29 x40y93 CPE[9]
00  // 30 x40y94 CPE[0]
00  // 31 x40y94 CPE[1]
00  // 32 x40y94 CPE[2]
00  // 33 x40y94 CPE[3]
00  // 34 x40y94 CPE[4]
00  // 35 x40y94 CPE[5]
00  // 36 x40y94 CPE[6]
00  // 37 x40y94 CPE[7]
00  // 38 x40y94 CPE[8]
00  // 39 x40y94 CPE[9]
00  // 40 x39y93 INMUX plane 2,1
00  // 41 x39y93 INMUX plane 4,3
00  // 42 x39y93 INMUX plane 6,5
00  // 43 x39y93 INMUX plane 8,7
00  // 44 x39y93 INMUX plane 10,9
00  // 45 x39y93 INMUX plane 12,11
00  // 46 x39y94 INMUX plane 2,1
00  // 47 x39y94 INMUX plane 4,3
00  // 48 x39y94 INMUX plane 6,5
00  // 49 x39y94 INMUX plane 8,7
00  // 50 x39y94 INMUX plane 10,9
00  // 51 x39y94 INMUX plane 12,11
00  // 52 x40y93 INMUX plane 2,1
00  // 53 x40y93 INMUX plane 4,3
00  // 54 x40y93 INMUX plane 6,5
00  // 55 x40y93 INMUX plane 8,7
00  // 56 x40y93 INMUX plane 10,9
00  // 57 x40y93 INMUX plane 12,11
00  // 58 x40y94 INMUX plane 2,1
00  // 59 x40y94 INMUX plane 4,3
00  // 60 x40y94 INMUX plane 6,5
00  // 61 x40y94 INMUX plane 8,7
00  // 62 x40y94 INMUX plane 10,9
00  // 63 x40y94 INMUX plane 12,11
00  // 64 x40y94 SB_BIG plane 1
00  // 65 x40y94 SB_BIG plane 1
00  // 66 x40y94 SB_DRIVE plane 2,1
00  // 67 x40y94 SB_BIG plane 2
00  // 68 x40y94 SB_BIG plane 2
80  // 69 x40y94 SB_BIG plane 3
01  // 70 x40y94 SB_BIG plane 3
02  // 71 x40y94 SB_DRIVE plane 4,3
6D // -- CRC low byte
99 // -- CRC high byte


// Config Latches on x161y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BFE1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2F // y_sel: 93
04 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BFE9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y93
00  // 14 right_edge_EN1 at x163y93
00  // 15 right_edge_EN2 at x163y93
00  // 16 right_edge_EN0 at x163y94
00  // 17 right_edge_EN1 at x163y94
00  // 18 right_edge_EN2 at x163y94
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y93 SB_BIG plane 1
12  // 65 x161y93 SB_BIG plane 1
00  // 66 x161y93 SB_DRIVE plane 2,1
48  // 67 x161y93 SB_BIG plane 2
12  // 68 x161y93 SB_BIG plane 2
48  // 69 x161y93 SB_BIG plane 3
12  // 70 x161y93 SB_BIG plane 3
00  // 71 x161y93 SB_DRIVE plane 4,3
48  // 72 x161y93 SB_BIG plane 4
12  // 73 x161y93 SB_BIG plane 4
48  // 74 x161y93 SB_BIG plane 5
12  // 75 x161y93 SB_BIG plane 5
00  // 76 x161y93 SB_DRIVE plane 6,5
48  // 77 x161y93 SB_BIG plane 6
12  // 78 x161y93 SB_BIG plane 6
48  // 79 x161y93 SB_BIG plane 7
12  // 80 x161y93 SB_BIG plane 7
00  // 81 x161y93 SB_DRIVE plane 8,7
48  // 82 x161y93 SB_BIG plane 8
12  // 83 x161y93 SB_BIG plane 8
48  // 84 x161y93 SB_BIG plane 9
12  // 85 x161y93 SB_BIG plane 9
00  // 86 x161y93 SB_DRIVE plane 10,9
48  // 87 x161y93 SB_BIG plane 10
12  // 88 x161y93 SB_BIG plane 10
48  // 89 x161y93 SB_BIG plane 11
12  // 90 x161y93 SB_BIG plane 11
00  // 91 x161y93 SB_DRIVE plane 12,11
48  // 92 x161y93 SB_BIG plane 12
12  // 93 x161y93 SB_BIG plane 12
A8  // 94 x162y94 SB_SML plane 1
82  // 95 x162y94 SB_SML plane 2,1
2A  // 96 x162y94 SB_SML plane 2
A8  // 97 x162y94 SB_SML plane 3
82  // 98 x162y94 SB_SML plane 4,3
2A  // 99 x162y94 SB_SML plane 4
A8  // 100 x162y94 SB_SML plane 5
82  // 101 x162y94 SB_SML plane 6,5
2A  // 102 x162y94 SB_SML plane 6
A8  // 103 x162y94 SB_SML plane 7
82  // 104 x162y94 SB_SML plane 8,7
2A  // 105 x162y94 SB_SML plane 8
A8  // 106 x162y94 SB_SML plane 9
82  // 107 x162y94 SB_SML plane 10,9
2A  // 108 x162y94 SB_SML plane 10
A8  // 109 x162y94 SB_SML plane 11
82  // 110 x162y94 SB_SML plane 12,11
2A  // 111 x162y94 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C05F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
30 // y_sel: 95
5D // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C067
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y95
00  // 14 left_edge_EN1 at x-2y95
00  // 15 left_edge_EN2 at x-2y95
00  // 16 left_edge_EN0 at x-2y96
00  // 17 left_edge_EN1 at x-2y96
00  // 18 left_edge_EN2 at x-2y96
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y95 SB_BIG plane 1
12  // 65 x-1y95 SB_BIG plane 1
00  // 66 x-1y95 SB_DRIVE plane 2,1
48  // 67 x-1y95 SB_BIG plane 2
12  // 68 x-1y95 SB_BIG plane 2
48  // 69 x-1y95 SB_BIG plane 3
12  // 70 x-1y95 SB_BIG plane 3
00  // 71 x-1y95 SB_DRIVE plane 4,3
48  // 72 x-1y95 SB_BIG plane 4
12  // 73 x-1y95 SB_BIG plane 4
48  // 74 x-1y95 SB_BIG plane 5
12  // 75 x-1y95 SB_BIG plane 5
00  // 76 x-1y95 SB_DRIVE plane 6,5
48  // 77 x-1y95 SB_BIG plane 6
12  // 78 x-1y95 SB_BIG plane 6
48  // 79 x-1y95 SB_BIG plane 7
12  // 80 x-1y95 SB_BIG plane 7
00  // 81 x-1y95 SB_DRIVE plane 8,7
48  // 82 x-1y95 SB_BIG plane 8
12  // 83 x-1y95 SB_BIG plane 8
48  // 84 x-1y95 SB_BIG plane 9
12  // 85 x-1y95 SB_BIG plane 9
00  // 86 x-1y95 SB_DRIVE plane 10,9
48  // 87 x-1y95 SB_BIG plane 10
12  // 88 x-1y95 SB_BIG plane 10
48  // 89 x-1y95 SB_BIG plane 11
12  // 90 x-1y95 SB_BIG plane 11
00  // 91 x-1y95 SB_DRIVE plane 12,11
48  // 92 x-1y95 SB_BIG plane 12
12  // 93 x-1y95 SB_BIG plane 12
A8  // 94 x0y96 SB_SML plane 1
82  // 95 x0y96 SB_SML plane 2,1
2A  // 96 x0y96 SB_SML plane 2
A8  // 97 x0y96 SB_SML plane 3
82  // 98 x0y96 SB_SML plane 4,3
2A  // 99 x0y96 SB_SML plane 4
A8  // 100 x0y96 SB_SML plane 5
82  // 101 x0y96 SB_SML plane 6,5
2A  // 102 x0y96 SB_SML plane 6
A8  // 103 x0y96 SB_SML plane 7
82  // 104 x0y96 SB_SML plane 8,7
2A  // 105 x0y96 SB_SML plane 8
A8  // 106 x0y96 SB_SML plane 9
82  // 107 x0y96 SB_SML plane 10,9
2A  // 108 x0y96 SB_SML plane 10
A8  // 109 x0y96 SB_SML plane 11
82  // 110 x0y96 SB_SML plane 12,11
2A  // 111 x0y96 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C0DD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
30 // y_sel: 95
72 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C0E5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y95
00  // 14 right_edge_EN1 at x163y95
00  // 15 right_edge_EN2 at x163y95
00  // 16 right_edge_EN0 at x163y96
00  // 17 right_edge_EN1 at x163y96
00  // 18 right_edge_EN2 at x163y96
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y96 SB_BIG plane 1
12  // 65 x162y96 SB_BIG plane 1
00  // 66 x162y96 SB_DRIVE plane 2,1
48  // 67 x162y96 SB_BIG plane 2
12  // 68 x162y96 SB_BIG plane 2
48  // 69 x162y96 SB_BIG plane 3
12  // 70 x162y96 SB_BIG plane 3
00  // 71 x162y96 SB_DRIVE plane 4,3
48  // 72 x162y96 SB_BIG plane 4
12  // 73 x162y96 SB_BIG plane 4
48  // 74 x162y96 SB_BIG plane 5
12  // 75 x162y96 SB_BIG plane 5
00  // 76 x162y96 SB_DRIVE plane 6,5
48  // 77 x162y96 SB_BIG plane 6
12  // 78 x162y96 SB_BIG plane 6
48  // 79 x162y96 SB_BIG plane 7
12  // 80 x162y96 SB_BIG plane 7
00  // 81 x162y96 SB_DRIVE plane 8,7
48  // 82 x162y96 SB_BIG plane 8
12  // 83 x162y96 SB_BIG plane 8
48  // 84 x162y96 SB_BIG plane 9
12  // 85 x162y96 SB_BIG plane 9
00  // 86 x162y96 SB_DRIVE plane 10,9
48  // 87 x162y96 SB_BIG plane 10
12  // 88 x162y96 SB_BIG plane 10
48  // 89 x162y96 SB_BIG plane 11
12  // 90 x162y96 SB_BIG plane 11
00  // 91 x162y96 SB_DRIVE plane 12,11
48  // 92 x162y96 SB_BIG plane 12
12  // 93 x162y96 SB_BIG plane 12
A8  // 94 x161y95 SB_SML plane 1
82  // 95 x161y95 SB_SML plane 2,1
2A  // 96 x161y95 SB_SML plane 2
A8  // 97 x161y95 SB_SML plane 3
82  // 98 x161y95 SB_SML plane 4,3
2A  // 99 x161y95 SB_SML plane 4
A8  // 100 x161y95 SB_SML plane 5
82  // 101 x161y95 SB_SML plane 6,5
2A  // 102 x161y95 SB_SML plane 6
A8  // 103 x161y95 SB_SML plane 7
82  // 104 x161y95 SB_SML plane 8,7
2A  // 105 x161y95 SB_SML plane 8
A8  // 106 x161y95 SB_SML plane 9
82  // 107 x161y95 SB_SML plane 10,9
2A  // 108 x161y95 SB_SML plane 10
A8  // 109 x161y95 SB_SML plane 11
82  // 110 x161y95 SB_SML plane 12,11
2A  // 111 x161y95 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C15B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
31 // y_sel: 97
D4 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C163
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y97
00  // 14 left_edge_EN1 at x-2y97
00  // 15 left_edge_EN2 at x-2y97
00  // 16 left_edge_EN0 at x-2y98
00  // 17 left_edge_EN1 at x-2y98
00  // 18 left_edge_EN2 at x-2y98
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y98 SB_BIG plane 1
12  // 65 x0y98 SB_BIG plane 1
00  // 66 x0y98 SB_DRIVE plane 2,1
48  // 67 x0y98 SB_BIG plane 2
12  // 68 x0y98 SB_BIG plane 2
48  // 69 x0y98 SB_BIG plane 3
12  // 70 x0y98 SB_BIG plane 3
00  // 71 x0y98 SB_DRIVE plane 4,3
48  // 72 x0y98 SB_BIG plane 4
12  // 73 x0y98 SB_BIG plane 4
48  // 74 x0y98 SB_BIG plane 5
12  // 75 x0y98 SB_BIG plane 5
00  // 76 x0y98 SB_DRIVE plane 6,5
48  // 77 x0y98 SB_BIG plane 6
12  // 78 x0y98 SB_BIG plane 6
48  // 79 x0y98 SB_BIG plane 7
12  // 80 x0y98 SB_BIG plane 7
00  // 81 x0y98 SB_DRIVE plane 8,7
48  // 82 x0y98 SB_BIG plane 8
12  // 83 x0y98 SB_BIG plane 8
48  // 84 x0y98 SB_BIG plane 9
12  // 85 x0y98 SB_BIG plane 9
00  // 86 x0y98 SB_DRIVE plane 10,9
48  // 87 x0y98 SB_BIG plane 10
12  // 88 x0y98 SB_BIG plane 10
48  // 89 x0y98 SB_BIG plane 11
12  // 90 x0y98 SB_BIG plane 11
00  // 91 x0y98 SB_DRIVE plane 12,11
48  // 92 x0y98 SB_BIG plane 12
12  // 93 x0y98 SB_BIG plane 12
A8  // 94 x-1y97 SB_SML plane 1
82  // 95 x-1y97 SB_SML plane 2,1
2A  // 96 x-1y97 SB_SML plane 2
A8  // 97 x-1y97 SB_SML plane 3
82  // 98 x-1y97 SB_SML plane 4,3
2A  // 99 x-1y97 SB_SML plane 4
A8  // 100 x-1y97 SB_SML plane 5
82  // 101 x-1y97 SB_SML plane 6,5
2A  // 102 x-1y97 SB_SML plane 6
A8  // 103 x-1y97 SB_SML plane 7
82  // 104 x-1y97 SB_SML plane 8,7
2A  // 105 x-1y97 SB_SML plane 8
A8  // 106 x-1y97 SB_SML plane 9
82  // 107 x-1y97 SB_SML plane 10,9
2A  // 108 x-1y97 SB_SML plane 10
A8  // 109 x-1y97 SB_SML plane 11
82  // 110 x-1y97 SB_SML plane 12,11
2A  // 111 x-1y97 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C1D9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
31 // y_sel: 97
9D // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C1E1
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x33y97 CPE[0]
00  //  1 x33y97 CPE[1]
00  //  2 x33y97 CPE[2]
00  //  3 x33y97 CPE[3]
00  //  4 x33y97 CPE[4]
00  //  5 x33y97 CPE[5]
00  //  6 x33y97 CPE[6]
00  //  7 x33y97 CPE[7]
00  //  8 x33y97 CPE[8]
00  //  9 x33y97 CPE[9]
00  // 10 x33y98 CPE[0]
00  // 11 x33y98 CPE[1]
00  // 12 x33y98 CPE[2]
00  // 13 x33y98 CPE[3]
00  // 14 x33y98 CPE[4]
00  // 15 x33y98 CPE[5]
00  // 16 x33y98 CPE[6]
00  // 17 x33y98 CPE[7]
00  // 18 x33y98 CPE[8]
00  // 19 x33y98 CPE[9]
00  // 20 x34y97 CPE[0]
00  // 21 x34y97 CPE[1]
00  // 22 x34y97 CPE[2]
00  // 23 x34y97 CPE[3]
00  // 24 x34y97 CPE[4]
00  // 25 x34y97 CPE[5]
00  // 26 x34y97 CPE[6]
00  // 27 x34y97 CPE[7]
00  // 28 x34y97 CPE[8]
00  // 29 x34y97 CPE[9]
00  // 30 x34y98 CPE[0]
00  // 31 x34y98 CPE[1]
00  // 32 x34y98 CPE[2]
00  // 33 x34y98 CPE[3]
00  // 34 x34y98 CPE[4]
00  // 35 x34y98 CPE[5]
00  // 36 x34y98 CPE[6]
00  // 37 x34y98 CPE[7]
00  // 38 x34y98 CPE[8]
00  // 39 x34y98 CPE[9]
00  // 40 x33y97 INMUX plane 2,1
00  // 41 x33y97 INMUX plane 4,3
00  // 42 x33y97 INMUX plane 6,5
00  // 43 x33y97 INMUX plane 8,7
00  // 44 x33y97 INMUX plane 10,9
00  // 45 x33y97 INMUX plane 12,11
00  // 46 x33y98 INMUX plane 2,1
00  // 47 x33y98 INMUX plane 4,3
00  // 48 x33y98 INMUX plane 6,5
00  // 49 x33y98 INMUX plane 8,7
00  // 50 x33y98 INMUX plane 10,9
00  // 51 x33y98 INMUX plane 12,11
00  // 52 x34y97 INMUX plane 2,1
00  // 53 x34y97 INMUX plane 4,3
00  // 54 x34y97 INMUX plane 6,5
00  // 55 x34y97 INMUX plane 8,7
00  // 56 x34y97 INMUX plane 10,9
00  // 57 x34y97 INMUX plane 12,11
00  // 58 x34y98 INMUX plane 2,1
00  // 59 x34y98 INMUX plane 4,3
00  // 60 x34y98 INMUX plane 6,5
00  // 61 x34y98 INMUX plane 8,7
00  // 62 x34y98 INMUX plane 10,9
00  // 63 x34y98 INMUX plane 12,11
00  // 64 x33y97 SB_BIG plane 1
00  // 65 x33y97 SB_BIG plane 1
02  // 66 x33y97 SB_DRIVE plane 2,1
B1 // -- CRC low byte
2F // -- CRC high byte


// Config Latches on x161y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C22A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
31 // y_sel: 97
FB // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C232
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y97
00  // 14 right_edge_EN1 at x163y97
00  // 15 right_edge_EN2 at x163y97
00  // 16 right_edge_EN0 at x163y98
00  // 17 right_edge_EN1 at x163y98
00  // 18 right_edge_EN2 at x163y98
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y97 SB_BIG plane 1
12  // 65 x161y97 SB_BIG plane 1
00  // 66 x161y97 SB_DRIVE plane 2,1
48  // 67 x161y97 SB_BIG plane 2
12  // 68 x161y97 SB_BIG plane 2
48  // 69 x161y97 SB_BIG plane 3
12  // 70 x161y97 SB_BIG plane 3
00  // 71 x161y97 SB_DRIVE plane 4,3
48  // 72 x161y97 SB_BIG plane 4
12  // 73 x161y97 SB_BIG plane 4
48  // 74 x161y97 SB_BIG plane 5
12  // 75 x161y97 SB_BIG plane 5
00  // 76 x161y97 SB_DRIVE plane 6,5
48  // 77 x161y97 SB_BIG plane 6
12  // 78 x161y97 SB_BIG plane 6
48  // 79 x161y97 SB_BIG plane 7
12  // 80 x161y97 SB_BIG plane 7
00  // 81 x161y97 SB_DRIVE plane 8,7
48  // 82 x161y97 SB_BIG plane 8
12  // 83 x161y97 SB_BIG plane 8
48  // 84 x161y97 SB_BIG plane 9
12  // 85 x161y97 SB_BIG plane 9
00  // 86 x161y97 SB_DRIVE plane 10,9
48  // 87 x161y97 SB_BIG plane 10
12  // 88 x161y97 SB_BIG plane 10
48  // 89 x161y97 SB_BIG plane 11
12  // 90 x161y97 SB_BIG plane 11
00  // 91 x161y97 SB_DRIVE plane 12,11
48  // 92 x161y97 SB_BIG plane 12
12  // 93 x161y97 SB_BIG plane 12
A8  // 94 x162y98 SB_SML plane 1
82  // 95 x162y98 SB_SML plane 2,1
2A  // 96 x162y98 SB_SML plane 2
A8  // 97 x162y98 SB_SML plane 3
82  // 98 x162y98 SB_SML plane 4,3
2A  // 99 x162y98 SB_SML plane 4
A8  // 100 x162y98 SB_SML plane 5
82  // 101 x162y98 SB_SML plane 6,5
2A  // 102 x162y98 SB_SML plane 6
A8  // 103 x162y98 SB_SML plane 7
82  // 104 x162y98 SB_SML plane 8,7
2A  // 105 x162y98 SB_SML plane 8
A8  // 106 x162y98 SB_SML plane 9
82  // 107 x162y98 SB_SML plane 10,9
2A  // 108 x162y98 SB_SML plane 10
A8  // 109 x162y98 SB_SML plane 11
82  // 110 x162y98 SB_SML plane 12,11
2A  // 111 x162y98 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C2A8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
32 // y_sel: 99
4F // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C2B0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y99
00  // 14 left_edge_EN1 at x-2y99
00  // 15 left_edge_EN2 at x-2y99
00  // 16 left_edge_EN0 at x-2y100
00  // 17 left_edge_EN1 at x-2y100
00  // 18 left_edge_EN2 at x-2y100
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y99 SB_BIG plane 1
12  // 65 x-1y99 SB_BIG plane 1
00  // 66 x-1y99 SB_DRIVE plane 2,1
48  // 67 x-1y99 SB_BIG plane 2
12  // 68 x-1y99 SB_BIG plane 2
48  // 69 x-1y99 SB_BIG plane 3
12  // 70 x-1y99 SB_BIG plane 3
00  // 71 x-1y99 SB_DRIVE plane 4,3
48  // 72 x-1y99 SB_BIG plane 4
12  // 73 x-1y99 SB_BIG plane 4
48  // 74 x-1y99 SB_BIG plane 5
12  // 75 x-1y99 SB_BIG plane 5
00  // 76 x-1y99 SB_DRIVE plane 6,5
48  // 77 x-1y99 SB_BIG plane 6
12  // 78 x-1y99 SB_BIG plane 6
48  // 79 x-1y99 SB_BIG plane 7
12  // 80 x-1y99 SB_BIG plane 7
00  // 81 x-1y99 SB_DRIVE plane 8,7
48  // 82 x-1y99 SB_BIG plane 8
12  // 83 x-1y99 SB_BIG plane 8
48  // 84 x-1y99 SB_BIG plane 9
12  // 85 x-1y99 SB_BIG plane 9
00  // 86 x-1y99 SB_DRIVE plane 10,9
48  // 87 x-1y99 SB_BIG plane 10
12  // 88 x-1y99 SB_BIG plane 10
48  // 89 x-1y99 SB_BIG plane 11
12  // 90 x-1y99 SB_BIG plane 11
00  // 91 x-1y99 SB_DRIVE plane 12,11
48  // 92 x-1y99 SB_BIG plane 12
12  // 93 x-1y99 SB_BIG plane 12
A8  // 94 x0y100 SB_SML plane 1
82  // 95 x0y100 SB_SML plane 2,1
2A  // 96 x0y100 SB_SML plane 2
A8  // 97 x0y100 SB_SML plane 3
82  // 98 x0y100 SB_SML plane 4,3
2A  // 99 x0y100 SB_SML plane 4
A8  // 100 x0y100 SB_SML plane 5
82  // 101 x0y100 SB_SML plane 6,5
2A  // 102 x0y100 SB_SML plane 6
A8  // 103 x0y100 SB_SML plane 7
82  // 104 x0y100 SB_SML plane 8,7
2A  // 105 x0y100 SB_SML plane 8
A8  // 106 x0y100 SB_SML plane 9
82  // 107 x0y100 SB_SML plane 10,9
2A  // 108 x0y100 SB_SML plane 10
A8  // 109 x0y100 SB_SML plane 11
82  // 110 x0y100 SB_SML plane 12,11
2A  // 111 x0y100 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C326     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
32 // y_sel: 99
DE // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C32E
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x31y99 CPE[0]
00  //  1 x31y99 CPE[1]
00  //  2 x31y99 CPE[2]
00  //  3 x31y99 CPE[3]
00  //  4 x31y99 CPE[4]
00  //  5 x31y99 CPE[5]
00  //  6 x31y99 CPE[6]
00  //  7 x31y99 CPE[7]
00  //  8 x31y99 CPE[8]
00  //  9 x31y99 CPE[9]
00  // 10 x31y100 CPE[0]
00  // 11 x31y100 CPE[1]
00  // 12 x31y100 CPE[2]
00  // 13 x31y100 CPE[3]
00  // 14 x31y100 CPE[4]
00  // 15 x31y100 CPE[5]
00  // 16 x31y100 CPE[6]
00  // 17 x31y100 CPE[7]
00  // 18 x31y100 CPE[8]
00  // 19 x31y100 CPE[9]
00  // 20 x32y99 CPE[0]
00  // 21 x32y99 CPE[1]
00  // 22 x32y99 CPE[2]
00  // 23 x32y99 CPE[3]
00  // 24 x32y99 CPE[4]
00  // 25 x32y99 CPE[5]
00  // 26 x32y99 CPE[6]
00  // 27 x32y99 CPE[7]
00  // 28 x32y99 CPE[8]
00  // 29 x32y99 CPE[9]
00  // 30 x32y100 CPE[0]
00  // 31 x32y100 CPE[1]
00  // 32 x32y100 CPE[2]
00  // 33 x32y100 CPE[3]
00  // 34 x32y100 CPE[4]
00  // 35 x32y100 CPE[5]
00  // 36 x32y100 CPE[6]
00  // 37 x32y100 CPE[7]
00  // 38 x32y100 CPE[8]
00  // 39 x32y100 CPE[9]
00  // 40 x31y99 INMUX plane 2,1
00  // 41 x31y99 INMUX plane 4,3
00  // 42 x31y99 INMUX plane 6,5
00  // 43 x31y99 INMUX plane 8,7
00  // 44 x31y99 INMUX plane 10,9
00  // 45 x31y99 INMUX plane 12,11
00  // 46 x31y100 INMUX plane 2,1
00  // 47 x31y100 INMUX plane 4,3
00  // 48 x31y100 INMUX plane 6,5
00  // 49 x31y100 INMUX plane 8,7
00  // 50 x31y100 INMUX plane 10,9
00  // 51 x31y100 INMUX plane 12,11
00  // 52 x32y99 INMUX plane 2,1
00  // 53 x32y99 INMUX plane 4,3
00  // 54 x32y99 INMUX plane 6,5
00  // 55 x32y99 INMUX plane 8,7
00  // 56 x32y99 INMUX plane 10,9
00  // 57 x32y99 INMUX plane 12,11
00  // 58 x32y100 INMUX plane 2,1
00  // 59 x32y100 INMUX plane 4,3
00  // 60 x32y100 INMUX plane 6,5
00  // 61 x32y100 INMUX plane 8,7
00  // 62 x32y100 INMUX plane 10,9
00  // 63 x32y100 INMUX plane 12,11
00  // 64 x31y99 SB_BIG plane 1
00  // 65 x31y99 SB_BIG plane 1
00  // 66 x31y99 SB_DRIVE plane 2,1
00  // 67 x31y99 SB_BIG plane 2
00  // 68 x31y99 SB_BIG plane 2
00  // 69 x31y99 SB_BIG plane 3
00  // 70 x31y99 SB_BIG plane 3
00  // 71 x31y99 SB_DRIVE plane 4,3
00  // 72 x31y99 SB_BIG plane 4
00  // 73 x31y99 SB_BIG plane 4
00  // 74 x31y99 SB_BIG plane 5
20  // 75 x31y99 SB_BIG plane 5
08  // 76 x31y99 SB_DRIVE plane 6,5
06 // -- CRC low byte
F6 // -- CRC high byte


// Config Latches on x161y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C381     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
32 // y_sel: 99
60 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C389
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y99
00  // 14 right_edge_EN1 at x163y99
00  // 15 right_edge_EN2 at x163y99
00  // 16 right_edge_EN0 at x163y100
00  // 17 right_edge_EN1 at x163y100
00  // 18 right_edge_EN2 at x163y100
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y100 SB_BIG plane 1
12  // 65 x162y100 SB_BIG plane 1
00  // 66 x162y100 SB_DRIVE plane 2,1
48  // 67 x162y100 SB_BIG plane 2
12  // 68 x162y100 SB_BIG plane 2
48  // 69 x162y100 SB_BIG plane 3
12  // 70 x162y100 SB_BIG plane 3
00  // 71 x162y100 SB_DRIVE plane 4,3
48  // 72 x162y100 SB_BIG plane 4
12  // 73 x162y100 SB_BIG plane 4
48  // 74 x162y100 SB_BIG plane 5
12  // 75 x162y100 SB_BIG plane 5
00  // 76 x162y100 SB_DRIVE plane 6,5
48  // 77 x162y100 SB_BIG plane 6
12  // 78 x162y100 SB_BIG plane 6
48  // 79 x162y100 SB_BIG plane 7
12  // 80 x162y100 SB_BIG plane 7
00  // 81 x162y100 SB_DRIVE plane 8,7
48  // 82 x162y100 SB_BIG plane 8
12  // 83 x162y100 SB_BIG plane 8
48  // 84 x162y100 SB_BIG plane 9
12  // 85 x162y100 SB_BIG plane 9
00  // 86 x162y100 SB_DRIVE plane 10,9
48  // 87 x162y100 SB_BIG plane 10
12  // 88 x162y100 SB_BIG plane 10
48  // 89 x162y100 SB_BIG plane 11
12  // 90 x162y100 SB_BIG plane 11
00  // 91 x162y100 SB_DRIVE plane 12,11
48  // 92 x162y100 SB_BIG plane 12
12  // 93 x162y100 SB_BIG plane 12
A8  // 94 x161y99 SB_SML plane 1
82  // 95 x161y99 SB_SML plane 2,1
2A  // 96 x161y99 SB_SML plane 2
A8  // 97 x161y99 SB_SML plane 3
82  // 98 x161y99 SB_SML plane 4,3
2A  // 99 x161y99 SB_SML plane 4
A8  // 100 x161y99 SB_SML plane 5
82  // 101 x161y99 SB_SML plane 6,5
2A  // 102 x161y99 SB_SML plane 6
A8  // 103 x161y99 SB_SML plane 7
82  // 104 x161y99 SB_SML plane 8,7
2A  // 105 x161y99 SB_SML plane 8
A8  // 106 x161y99 SB_SML plane 9
82  // 107 x161y99 SB_SML plane 10,9
2A  // 108 x161y99 SB_SML plane 10
A8  // 109 x161y99 SB_SML plane 11
82  // 110 x161y99 SB_SML plane 12,11
2A  // 111 x161y99 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C3FF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
33 // y_sel: 101
C6 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C407
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
90  //  0 GPIO_W2_A[8]  _a343  IBF  at x0y101
00  //  1 GPIO_W2_A[8]
00  //  2 GPIO_W2_A[8]
00  //  3 GPIO_W2_A[8]
00  //  4 GPIO_W2_A[8]
00  //  5 GPIO_W2_A[8]
01  //  6 GPIO_W2_A[8]
00  //  7 GPIO_W2_A[8]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y101
00  // 10 edge_io_EN1 at x-2y101
00  // 11 edge_io_EN0 at x-2y102
00  // 12 edge_io_EN1 at x-2y102
00  // 13 left_edge_EN0 at x-2y101
00  // 14 left_edge_EN1 at x-2y101
00  // 15 left_edge_EN2 at x-2y101
00  // 16 left_edge_EN0 at x-2y102
00  // 17 left_edge_EN1 at x-2y102
00  // 18 left_edge_EN2 at x-2y102
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y102 SB_BIG plane 1
12  // 65 x0y102 SB_BIG plane 1
00  // 66 x0y102 SB_DRIVE plane 2,1
48  // 67 x0y102 SB_BIG plane 2
12  // 68 x0y102 SB_BIG plane 2
48  // 69 x0y102 SB_BIG plane 3
12  // 70 x0y102 SB_BIG plane 3
00  // 71 x0y102 SB_DRIVE plane 4,3
48  // 72 x0y102 SB_BIG plane 4
12  // 73 x0y102 SB_BIG plane 4
48  // 74 x0y102 SB_BIG plane 5
12  // 75 x0y102 SB_BIG plane 5
00  // 76 x0y102 SB_DRIVE plane 6,5
48  // 77 x0y102 SB_BIG plane 6
12  // 78 x0y102 SB_BIG plane 6
48  // 79 x0y102 SB_BIG plane 7
12  // 80 x0y102 SB_BIG plane 7
00  // 81 x0y102 SB_DRIVE plane 8,7
48  // 82 x0y102 SB_BIG plane 8
12  // 83 x0y102 SB_BIG plane 8
48  // 84 x0y102 SB_BIG plane 9
12  // 85 x0y102 SB_BIG plane 9
00  // 86 x0y102 SB_DRIVE plane 10,9
48  // 87 x0y102 SB_BIG plane 10
12  // 88 x0y102 SB_BIG plane 10
48  // 89 x0y102 SB_BIG plane 11
12  // 90 x0y102 SB_BIG plane 11
00  // 91 x0y102 SB_DRIVE plane 12,11
48  // 92 x0y102 SB_BIG plane 12
12  // 93 x0y102 SB_BIG plane 12
A1  // 94 x-1y101 SB_SML plane 1
82  // 95 x-1y101 SB_SML plane 2,1
2A  // 96 x-1y101 SB_SML plane 2
A8  // 97 x-1y101 SB_SML plane 3
82  // 98 x-1y101 SB_SML plane 4,3
2A  // 99 x-1y101 SB_SML plane 4
A1  // 100 x-1y101 SB_SML plane 5
82  // 101 x-1y101 SB_SML plane 6,5
2A  // 102 x-1y101 SB_SML plane 6
A8  // 103 x-1y101 SB_SML plane 7
82  // 104 x-1y101 SB_SML plane 8,7
2A  // 105 x-1y101 SB_SML plane 8
A8  // 106 x-1y101 SB_SML plane 9
82  // 107 x-1y101 SB_SML plane 10,9
2A  // 108 x-1y101 SB_SML plane 10
A8  // 109 x-1y101 SB_SML plane 11
82  // 110 x-1y101 SB_SML plane 12,11
2A  // 111 x-1y101 SB_SML plane 12
B6 // -- CRC low byte
69 // -- CRC high byte


// Config Latches on x1y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C47D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
33 // y_sel: 101
1E // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C485
4B // Length: 75
4A // -- CRC low byte
C4 // -- CRC high byte
00  //  0 x1y101 CPE[0]
00  //  1 x1y101 CPE[1]
00  //  2 x1y101 CPE[2]
00  //  3 x1y101 CPE[3]
00  //  4 x1y101 CPE[4]
00  //  5 x1y101 CPE[5]
00  //  6 x1y101 CPE[6]
00  //  7 x1y101 CPE[7]
00  //  8 x1y101 CPE[8]
00  //  9 x1y101 CPE[9]
00  // 10 x1y102 CPE[0]
00  // 11 x1y102 CPE[1]
00  // 12 x1y102 CPE[2]
00  // 13 x1y102 CPE[3]
00  // 14 x1y102 CPE[4]
00  // 15 x1y102 CPE[5]
00  // 16 x1y102 CPE[6]
00  // 17 x1y102 CPE[7]
00  // 18 x1y102 CPE[8]
00  // 19 x1y102 CPE[9]
00  // 20 x2y101 CPE[0]
00  // 21 x2y101 CPE[1]
00  // 22 x2y101 CPE[2]
00  // 23 x2y101 CPE[3]
00  // 24 x2y101 CPE[4]
00  // 25 x2y101 CPE[5]
00  // 26 x2y101 CPE[6]
00  // 27 x2y101 CPE[7]
00  // 28 x2y101 CPE[8]
00  // 29 x2y101 CPE[9]
00  // 30 x2y102 CPE[0]
00  // 31 x2y102 CPE[1]
00  // 32 x2y102 CPE[2]
00  // 33 x2y102 CPE[3]
00  // 34 x2y102 CPE[4]
00  // 35 x2y102 CPE[5]
00  // 36 x2y102 CPE[6]
00  // 37 x2y102 CPE[7]
00  // 38 x2y102 CPE[8]
00  // 39 x2y102 CPE[9]
01  // 40 x1y101 INMUX plane 2,1
00  // 41 x1y101 INMUX plane 4,3
01  // 42 x1y101 INMUX plane 6,5
00  // 43 x1y101 INMUX plane 8,7
00  // 44 x1y101 INMUX plane 10,9
00  // 45 x1y101 INMUX plane 12,11
00  // 46 x1y102 INMUX plane 2,1
00  // 47 x1y102 INMUX plane 4,3
00  // 48 x1y102 INMUX plane 6,5
00  // 49 x1y102 INMUX plane 8,7
00  // 50 x1y102 INMUX plane 10,9
00  // 51 x1y102 INMUX plane 12,11
01  // 52 x2y101 INMUX plane 2,1
00  // 53 x2y101 INMUX plane 4,3
01  // 54 x2y101 INMUX plane 6,5
00  // 55 x2y101 INMUX plane 8,7
00  // 56 x2y101 INMUX plane 10,9
00  // 57 x2y101 INMUX plane 12,11
00  // 58 x2y102 INMUX plane 2,1
00  // 59 x2y102 INMUX plane 4,3
00  // 60 x2y102 INMUX plane 6,5
00  // 61 x2y102 INMUX plane 8,7
00  // 62 x2y102 INMUX plane 10,9
00  // 63 x2y102 INMUX plane 12,11
11  // 64 x1y101 SB_BIG plane 1
00  // 65 x1y101 SB_BIG plane 1
00  // 66 x1y101 SB_DRIVE plane 2,1
00  // 67 x1y101 SB_BIG plane 2
00  // 68 x1y101 SB_BIG plane 2
00  // 69 x1y101 SB_BIG plane 3
00  // 70 x1y101 SB_BIG plane 3
00  // 71 x1y101 SB_DRIVE plane 4,3
00  // 72 x1y101 SB_BIG plane 4
00  // 73 x1y101 SB_BIG plane 4
11  // 74 x1y101 SB_BIG plane 5
08 // -- CRC low byte
13 // -- CRC high byte


// Config Latches on x3y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C4D6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
33 // y_sel: 101
76 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C4DE
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x3y101 CPE[0]
00  //  1 x3y101 CPE[1]
00  //  2 x3y101 CPE[2]
00  //  3 x3y101 CPE[3]
00  //  4 x3y101 CPE[4]
00  //  5 x3y101 CPE[5]
00  //  6 x3y101 CPE[6]
00  //  7 x3y101 CPE[7]
00  //  8 x3y101 CPE[8]
00  //  9 x3y101 CPE[9]
00  // 10 x3y102 CPE[0]
00  // 11 x3y102 CPE[1]
00  // 12 x3y102 CPE[2]
00  // 13 x3y102 CPE[3]
00  // 14 x3y102 CPE[4]
00  // 15 x3y102 CPE[5]
00  // 16 x3y102 CPE[6]
00  // 17 x3y102 CPE[7]
00  // 18 x3y102 CPE[8]
00  // 19 x3y102 CPE[9]
00  // 20 x4y101 CPE[0]
00  // 21 x4y101 CPE[1]
00  // 22 x4y101 CPE[2]
00  // 23 x4y101 CPE[3]
00  // 24 x4y101 CPE[4]
00  // 25 x4y101 CPE[5]
00  // 26 x4y101 CPE[6]
00  // 27 x4y101 CPE[7]
00  // 28 x4y101 CPE[8]
00  // 29 x4y101 CPE[9]
00  // 30 x4y102 CPE[0]
00  // 31 x4y102 CPE[1]
00  // 32 x4y102 CPE[2]
00  // 33 x4y102 CPE[3]
00  // 34 x4y102 CPE[4]
00  // 35 x4y102 CPE[5]
00  // 36 x4y102 CPE[6]
00  // 37 x4y102 CPE[7]
00  // 38 x4y102 CPE[8]
00  // 39 x4y102 CPE[9]
01  // 40 x3y101 INMUX plane 2,1
00  // 41 x3y101 INMUX plane 4,3
01  // 42 x3y101 INMUX plane 6,5
F0 // -- CRC low byte
7B // -- CRC high byte


// Config Latches on x5y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C50F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
33 // y_sel: 101
AE // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C517
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x5y101 CPE[0]
00  //  1 x5y101 CPE[1]
00  //  2 x5y101 CPE[2]
00  //  3 x5y101 CPE[3]
00  //  4 x5y101 CPE[4]
00  //  5 x5y101 CPE[5]
00  //  6 x5y101 CPE[6]
00  //  7 x5y101 CPE[7]
00  //  8 x5y101 CPE[8]
00  //  9 x5y101 CPE[9]
00  // 10 x5y102 CPE[0]
00  // 11 x5y102 CPE[1]
00  // 12 x5y102 CPE[2]
00  // 13 x5y102 CPE[3]
00  // 14 x5y102 CPE[4]
00  // 15 x5y102 CPE[5]
00  // 16 x5y102 CPE[6]
00  // 17 x5y102 CPE[7]
00  // 18 x5y102 CPE[8]
00  // 19 x5y102 CPE[9]
00  // 20 x6y101 CPE[0]
00  // 21 x6y101 CPE[1]
00  // 22 x6y101 CPE[2]
00  // 23 x6y101 CPE[3]
00  // 24 x6y101 CPE[4]
00  // 25 x6y101 CPE[5]
00  // 26 x6y101 CPE[6]
00  // 27 x6y101 CPE[7]
00  // 28 x6y101 CPE[8]
00  // 29 x6y101 CPE[9]
00  // 30 x6y102 CPE[0]
00  // 31 x6y102 CPE[1]
00  // 32 x6y102 CPE[2]
00  // 33 x6y102 CPE[3]
00  // 34 x6y102 CPE[4]
00  // 35 x6y102 CPE[5]
00  // 36 x6y102 CPE[6]
00  // 37 x6y102 CPE[7]
00  // 38 x6y102 CPE[8]
00  // 39 x6y102 CPE[9]
00  // 40 x5y101 INMUX plane 2,1
00  // 41 x5y101 INMUX plane 4,3
00  // 42 x5y101 INMUX plane 6,5
00  // 43 x5y101 INMUX plane 8,7
00  // 44 x5y101 INMUX plane 10,9
00  // 45 x5y101 INMUX plane 12,11
00  // 46 x5y102 INMUX plane 2,1
00  // 47 x5y102 INMUX plane 4,3
00  // 48 x5y102 INMUX plane 6,5
00  // 49 x5y102 INMUX plane 8,7
00  // 50 x5y102 INMUX plane 10,9
00  // 51 x5y102 INMUX plane 12,11
00  // 52 x6y101 INMUX plane 2,1
00  // 53 x6y101 INMUX plane 4,3
00  // 54 x6y101 INMUX plane 6,5
00  // 55 x6y101 INMUX plane 8,7
00  // 56 x6y101 INMUX plane 10,9
00  // 57 x6y101 INMUX plane 12,11
00  // 58 x6y102 INMUX plane 2,1
00  // 59 x6y102 INMUX plane 4,3
00  // 60 x6y102 INMUX plane 6,5
00  // 61 x6y102 INMUX plane 8,7
00  // 62 x6y102 INMUX plane 10,9
00  // 63 x6y102 INMUX plane 12,11
00  // 64 x5y101 SB_BIG plane 1
00  // 65 x5y101 SB_BIG plane 1
04  // 66 x5y101 SB_DRIVE plane 2,1
00  // 67 x5y101 SB_BIG plane 2
00  // 68 x5y101 SB_BIG plane 2
00  // 69 x5y101 SB_BIG plane 3
00  // 70 x5y101 SB_BIG plane 3
00  // 71 x5y101 SB_DRIVE plane 4,3
00  // 72 x5y101 SB_BIG plane 4
00  // 73 x5y101 SB_BIG plane 4
00  // 74 x5y101 SB_BIG plane 5
00  // 75 x5y101 SB_BIG plane 5
04  // 76 x5y101 SB_DRIVE plane 6,5
0C // -- CRC low byte
41 // -- CRC high byte


// Config Latches on x17y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C56A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
33 // y_sel: 101
DE // -- CRC low byte
28 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C572
4B // Length: 75
4A // -- CRC low byte
C4 // -- CRC high byte
00  //  0 x17y101 CPE[0]
00  //  1 x17y101 CPE[1]
00  //  2 x17y101 CPE[2]
00  //  3 x17y101 CPE[3]
00  //  4 x17y101 CPE[4]
00  //  5 x17y101 CPE[5]
00  //  6 x17y101 CPE[6]
00  //  7 x17y101 CPE[7]
00  //  8 x17y101 CPE[8]
00  //  9 x17y101 CPE[9]
00  // 10 x17y102 CPE[0]
00  // 11 x17y102 CPE[1]
00  // 12 x17y102 CPE[2]
00  // 13 x17y102 CPE[3]
00  // 14 x17y102 CPE[4]
00  // 15 x17y102 CPE[5]
00  // 16 x17y102 CPE[6]
00  // 17 x17y102 CPE[7]
00  // 18 x17y102 CPE[8]
00  // 19 x17y102 CPE[9]
00  // 20 x18y101 CPE[0]
00  // 21 x18y101 CPE[1]
00  // 22 x18y101 CPE[2]
00  // 23 x18y101 CPE[3]
00  // 24 x18y101 CPE[4]
00  // 25 x18y101 CPE[5]
00  // 26 x18y101 CPE[6]
00  // 27 x18y101 CPE[7]
00  // 28 x18y101 CPE[8]
00  // 29 x18y101 CPE[9]
00  // 30 x18y102 CPE[0]
00  // 31 x18y102 CPE[1]
00  // 32 x18y102 CPE[2]
00  // 33 x18y102 CPE[3]
00  // 34 x18y102 CPE[4]
00  // 35 x18y102 CPE[5]
00  // 36 x18y102 CPE[6]
00  // 37 x18y102 CPE[7]
00  // 38 x18y102 CPE[8]
00  // 39 x18y102 CPE[9]
00  // 40 x17y101 INMUX plane 2,1
00  // 41 x17y101 INMUX plane 4,3
00  // 42 x17y101 INMUX plane 6,5
00  // 43 x17y101 INMUX plane 8,7
00  // 44 x17y101 INMUX plane 10,9
00  // 45 x17y101 INMUX plane 12,11
00  // 46 x17y102 INMUX plane 2,1
00  // 47 x17y102 INMUX plane 4,3
00  // 48 x17y102 INMUX plane 6,5
00  // 49 x17y102 INMUX plane 8,7
00  // 50 x17y102 INMUX plane 10,9
00  // 51 x17y102 INMUX plane 12,11
01  // 52 x18y101 INMUX plane 2,1
00  // 53 x18y101 INMUX plane 4,3
01  // 54 x18y101 INMUX plane 6,5
00  // 55 x18y101 INMUX plane 8,7
00  // 56 x18y101 INMUX plane 10,9
00  // 57 x18y101 INMUX plane 12,11
00  // 58 x18y102 INMUX plane 2,1
00  // 59 x18y102 INMUX plane 4,3
00  // 60 x18y102 INMUX plane 6,5
00  // 61 x18y102 INMUX plane 8,7
00  // 62 x18y102 INMUX plane 10,9
00  // 63 x18y102 INMUX plane 12,11
31  // 64 x17y101 SB_BIG plane 1
00  // 65 x17y101 SB_BIG plane 1
00  // 66 x17y101 SB_DRIVE plane 2,1
00  // 67 x17y101 SB_BIG plane 2
00  // 68 x17y101 SB_BIG plane 2
00  // 69 x17y101 SB_BIG plane 3
00  // 70 x17y101 SB_BIG plane 3
00  // 71 x17y101 SB_DRIVE plane 4,3
00  // 72 x17y101 SB_BIG plane 4
00  // 73 x17y101 SB_BIG plane 4
31  // 74 x17y101 SB_BIG plane 5
DA // -- CRC low byte
9D // -- CRC high byte


// Config Latches on x19y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C5C3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
33 // y_sel: 101
B6 // -- CRC low byte
02 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C5CB
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x19y101 CPE[0]
00  //  1 x19y101 CPE[1]
00  //  2 x19y101 CPE[2]
00  //  3 x19y101 CPE[3]
00  //  4 x19y101 CPE[4]
00  //  5 x19y101 CPE[5]
00  //  6 x19y101 CPE[6]
00  //  7 x19y101 CPE[7]
00  //  8 x19y101 CPE[8]
00  //  9 x19y101 CPE[9]
00  // 10 x19y102 CPE[0]
00  // 11 x19y102 CPE[1]
00  // 12 x19y102 CPE[2]
00  // 13 x19y102 CPE[3]
00  // 14 x19y102 CPE[4]
00  // 15 x19y102 CPE[5]
00  // 16 x19y102 CPE[6]
00  // 17 x19y102 CPE[7]
00  // 18 x19y102 CPE[8]
00  // 19 x19y102 CPE[9]
00  // 20 x20y101 CPE[0]
00  // 21 x20y101 CPE[1]
00  // 22 x20y101 CPE[2]
00  // 23 x20y101 CPE[3]
00  // 24 x20y101 CPE[4]
00  // 25 x20y101 CPE[5]
00  // 26 x20y101 CPE[6]
00  // 27 x20y101 CPE[7]
00  // 28 x20y101 CPE[8]
00  // 29 x20y101 CPE[9]
00  // 30 x20y102 CPE[0]
00  // 31 x20y102 CPE[1]
00  // 32 x20y102 CPE[2]
00  // 33 x20y102 CPE[3]
00  // 34 x20y102 CPE[4]
00  // 35 x20y102 CPE[5]
00  // 36 x20y102 CPE[6]
00  // 37 x20y102 CPE[7]
00  // 38 x20y102 CPE[8]
00  // 39 x20y102 CPE[9]
01  // 40 x19y101 INMUX plane 2,1
00  // 41 x19y101 INMUX plane 4,3
01  // 42 x19y101 INMUX plane 6,5
F0 // -- CRC low byte
7B // -- CRC high byte


// Config Latches on x21y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C5FC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
33 // y_sel: 101
6E // -- CRC low byte
1B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C604
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x21y101 CPE[0]
00  //  1 x21y101 CPE[1]
00  //  2 x21y101 CPE[2]
00  //  3 x21y101 CPE[3]
00  //  4 x21y101 CPE[4]
00  //  5 x21y101 CPE[5]
00  //  6 x21y101 CPE[6]
00  //  7 x21y101 CPE[7]
00  //  8 x21y101 CPE[8]
00  //  9 x21y101 CPE[9]
00  // 10 x21y102 CPE[0]
00  // 11 x21y102 CPE[1]
00  // 12 x21y102 CPE[2]
00  // 13 x21y102 CPE[3]
00  // 14 x21y102 CPE[4]
00  // 15 x21y102 CPE[5]
00  // 16 x21y102 CPE[6]
00  // 17 x21y102 CPE[7]
00  // 18 x21y102 CPE[8]
00  // 19 x21y102 CPE[9]
00  // 20 x22y101 CPE[0]
00  // 21 x22y101 CPE[1]
00  // 22 x22y101 CPE[2]
00  // 23 x22y101 CPE[3]
00  // 24 x22y101 CPE[4]
00  // 25 x22y101 CPE[5]
00  // 26 x22y101 CPE[6]
00  // 27 x22y101 CPE[7]
00  // 28 x22y101 CPE[8]
00  // 29 x22y101 CPE[9]
00  // 30 x22y102 CPE[0]
00  // 31 x22y102 CPE[1]
00  // 32 x22y102 CPE[2]
00  // 33 x22y102 CPE[3]
00  // 34 x22y102 CPE[4]
00  // 35 x22y102 CPE[5]
00  // 36 x22y102 CPE[6]
00  // 37 x22y102 CPE[7]
00  // 38 x22y102 CPE[8]
00  // 39 x22y102 CPE[9]
00  // 40 x21y101 INMUX plane 2,1
00  // 41 x21y101 INMUX plane 4,3
00  // 42 x21y101 INMUX plane 6,5
00  // 43 x21y101 INMUX plane 8,7
00  // 44 x21y101 INMUX plane 10,9
00  // 45 x21y101 INMUX plane 12,11
00  // 46 x21y102 INMUX plane 2,1
00  // 47 x21y102 INMUX plane 4,3
00  // 48 x21y102 INMUX plane 6,5
00  // 49 x21y102 INMUX plane 8,7
00  // 50 x21y102 INMUX plane 10,9
00  // 51 x21y102 INMUX plane 12,11
00  // 52 x22y101 INMUX plane 2,1
00  // 53 x22y101 INMUX plane 4,3
00  // 54 x22y101 INMUX plane 6,5
00  // 55 x22y101 INMUX plane 8,7
00  // 56 x22y101 INMUX plane 10,9
00  // 57 x22y101 INMUX plane 12,11
00  // 58 x22y102 INMUX plane 2,1
00  // 59 x22y102 INMUX plane 4,3
00  // 60 x22y102 INMUX plane 6,5
00  // 61 x22y102 INMUX plane 8,7
00  // 62 x22y102 INMUX plane 10,9
00  // 63 x22y102 INMUX plane 12,11
00  // 64 x21y101 SB_BIG plane 1
00  // 65 x21y101 SB_BIG plane 1
04  // 66 x21y101 SB_DRIVE plane 2,1
00  // 67 x21y101 SB_BIG plane 2
00  // 68 x21y101 SB_BIG plane 2
00  // 69 x21y101 SB_BIG plane 3
00  // 70 x21y101 SB_BIG plane 3
00  // 71 x21y101 SB_DRIVE plane 4,3
00  // 72 x21y101 SB_BIG plane 4
00  // 73 x21y101 SB_BIG plane 4
00  // 74 x21y101 SB_BIG plane 5
00  // 75 x21y101 SB_BIG plane 5
04  // 76 x21y101 SB_DRIVE plane 6,5
0C // -- CRC low byte
41 // -- CRC high byte


// Config Latches on x29y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C657     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
33 // y_sel: 101
0E // -- CRC low byte
7C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C65F
4B // Length: 75
4A // -- CRC low byte
C4 // -- CRC high byte
00  //  0 x29y101 CPE[0]
00  //  1 x29y101 CPE[1]
00  //  2 x29y101 CPE[2]
00  //  3 x29y101 CPE[3]
00  //  4 x29y101 CPE[4]
00  //  5 x29y101 CPE[5]
00  //  6 x29y101 CPE[6]
00  //  7 x29y101 CPE[7]
00  //  8 x29y101 CPE[8]
00  //  9 x29y101 CPE[9]
00  // 10 x29y102 CPE[0]
00  // 11 x29y102 CPE[1]
00  // 12 x29y102 CPE[2]
00  // 13 x29y102 CPE[3]
00  // 14 x29y102 CPE[4]
00  // 15 x29y102 CPE[5]
00  // 16 x29y102 CPE[6]
00  // 17 x29y102 CPE[7]
00  // 18 x29y102 CPE[8]
00  // 19 x29y102 CPE[9]
00  // 20 x30y101 CPE[0]
00  // 21 x30y101 CPE[1]
00  // 22 x30y101 CPE[2]
00  // 23 x30y101 CPE[3]
00  // 24 x30y101 CPE[4]
00  // 25 x30y101 CPE[5]
00  // 26 x30y101 CPE[6]
00  // 27 x30y101 CPE[7]
00  // 28 x30y101 CPE[8]
00  // 29 x30y101 CPE[9]
00  // 30 x30y102 CPE[0]
00  // 31 x30y102 CPE[1]
00  // 32 x30y102 CPE[2]
00  // 33 x30y102 CPE[3]
00  // 34 x30y102 CPE[4]
00  // 35 x30y102 CPE[5]
00  // 36 x30y102 CPE[6]
00  // 37 x30y102 CPE[7]
00  // 38 x30y102 CPE[8]
00  // 39 x30y102 CPE[9]
00  // 40 x29y101 INMUX plane 2,1
00  // 41 x29y101 INMUX plane 4,3
00  // 42 x29y101 INMUX plane 6,5
00  // 43 x29y101 INMUX plane 8,7
00  // 44 x29y101 INMUX plane 10,9
00  // 45 x29y101 INMUX plane 12,11
00  // 46 x29y102 INMUX plane 2,1
00  // 47 x29y102 INMUX plane 4,3
00  // 48 x29y102 INMUX plane 6,5
00  // 49 x29y102 INMUX plane 8,7
00  // 50 x29y102 INMUX plane 10,9
00  // 51 x29y102 INMUX plane 12,11
00  // 52 x30y101 INMUX plane 2,1
00  // 53 x30y101 INMUX plane 4,3
01  // 54 x30y101 INMUX plane 6,5
00  // 55 x30y101 INMUX plane 8,7
00  // 56 x30y101 INMUX plane 10,9
00  // 57 x30y101 INMUX plane 12,11
00  // 58 x30y102 INMUX plane 2,1
00  // 59 x30y102 INMUX plane 4,3
00  // 60 x30y102 INMUX plane 6,5
00  // 61 x30y102 INMUX plane 8,7
00  // 62 x30y102 INMUX plane 10,9
00  // 63 x30y102 INMUX plane 12,11
00  // 64 x29y101 SB_BIG plane 1
00  // 65 x29y101 SB_BIG plane 1
00  // 66 x29y101 SB_DRIVE plane 2,1
00  // 67 x29y101 SB_BIG plane 2
00  // 68 x29y101 SB_BIG plane 2
00  // 69 x29y101 SB_BIG plane 3
00  // 70 x29y101 SB_BIG plane 3
00  // 71 x29y101 SB_DRIVE plane 4,3
00  // 72 x29y101 SB_BIG plane 4
00  // 73 x29y101 SB_BIG plane 4
29  // 74 x29y101 SB_BIG plane 5
84 // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x31y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C6B0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
33 // y_sel: 101
57 // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C6B8
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x31y101 CPE[0]
00  //  1 x31y101 CPE[1]
00  //  2 x31y101 CPE[2]
00  //  3 x31y101 CPE[3]
00  //  4 x31y101 CPE[4]
00  //  5 x31y101 CPE[5]
00  //  6 x31y101 CPE[6]
00  //  7 x31y101 CPE[7]
00  //  8 x31y101 CPE[8]
00  //  9 x31y101 CPE[9]
00  // 10 x31y102 CPE[0]
00  // 11 x31y102 CPE[1]
00  // 12 x31y102 CPE[2]
00  // 13 x31y102 CPE[3]
00  // 14 x31y102 CPE[4]
00  // 15 x31y102 CPE[5]
00  // 16 x31y102 CPE[6]
00  // 17 x31y102 CPE[7]
00  // 18 x31y102 CPE[8]
00  // 19 x31y102 CPE[9]
00  // 20 x32y101 CPE[0]
00  // 21 x32y101 CPE[1]
00  // 22 x32y101 CPE[2]
00  // 23 x32y101 CPE[3]
00  // 24 x32y101 CPE[4]
00  // 25 x32y101 CPE[5]
00  // 26 x32y101 CPE[6]
00  // 27 x32y101 CPE[7]
00  // 28 x32y101 CPE[8]
00  // 29 x32y101 CPE[9]
00  // 30 x32y102 CPE[0]
00  // 31 x32y102 CPE[1]
00  // 32 x32y102 CPE[2]
00  // 33 x32y102 CPE[3]
00  // 34 x32y102 CPE[4]
00  // 35 x32y102 CPE[5]
00  // 36 x32y102 CPE[6]
00  // 37 x32y102 CPE[7]
00  // 38 x32y102 CPE[8]
00  // 39 x32y102 CPE[9]
00  // 40 x31y101 INMUX plane 2,1
00  // 41 x31y101 INMUX plane 4,3
01  // 42 x31y101 INMUX plane 6,5
00  // 43 x31y101 INMUX plane 8,7
00  // 44 x31y101 INMUX plane 10,9
00  // 45 x31y101 INMUX plane 12,11
00  // 46 x31y102 INMUX plane 2,1
00  // 47 x31y102 INMUX plane 4,3
00  // 48 x31y102 INMUX plane 6,5
00  // 49 x31y102 INMUX plane 8,7
00  // 50 x31y102 INMUX plane 10,9
00  // 51 x31y102 INMUX plane 12,11
00  // 52 x32y101 INMUX plane 2,1
00  // 53 x32y101 INMUX plane 4,3
01  // 54 x32y101 INMUX plane 6,5
00  // 55 x32y101 INMUX plane 8,7
00  // 56 x32y101 INMUX plane 10,9
00  // 57 x32y101 INMUX plane 12,11
00  // 58 x32y102 INMUX plane 2,1
00  // 59 x32y102 INMUX plane 4,3
00  // 60 x32y102 INMUX plane 6,5
00  // 61 x32y102 INMUX plane 8,7
00  // 62 x32y102 INMUX plane 10,9
00  // 63 x32y102 INMUX plane 12,11
00  // 64 x32y102 SB_BIG plane 1
00  // 65 x32y102 SB_BIG plane 1
00  // 66 x32y102 SB_DRIVE plane 2,1
00  // 67 x32y102 SB_BIG plane 2
00  // 68 x32y102 SB_BIG plane 2
00  // 69 x32y102 SB_BIG plane 3
00  // 70 x32y102 SB_BIG plane 3
00  // 71 x32y102 SB_DRIVE plane 4,3
00  // 72 x32y102 SB_BIG plane 4
00  // 73 x32y102 SB_BIG plane 4
00  // 74 x32y102 SB_BIG plane 5
00  // 75 x32y102 SB_BIG plane 5
00  // 76 x32y102 SB_DRIVE plane 6,5
00  // 77 x32y102 SB_BIG plane 6
00  // 78 x32y102 SB_BIG plane 6
00  // 79 x32y102 SB_BIG plane 7
00  // 80 x32y102 SB_BIG plane 7
00  // 81 x32y102 SB_DRIVE plane 8,7
00  // 82 x32y102 SB_BIG plane 8
00  // 83 x32y102 SB_BIG plane 8
00  // 84 x32y102 SB_BIG plane 9
00  // 85 x32y102 SB_BIG plane 9
00  // 86 x32y102 SB_DRIVE plane 10,9
00  // 87 x32y102 SB_BIG plane 10
00  // 88 x32y102 SB_BIG plane 10
00  // 89 x32y102 SB_BIG plane 11
00  // 90 x32y102 SB_BIG plane 11
00  // 91 x32y102 SB_DRIVE plane 12,11
00  // 92 x32y102 SB_BIG plane 12
00  // 93 x32y102 SB_BIG plane 12
00  // 94 x31y101 SB_SML plane 1
00  // 95 x31y101 SB_SML plane 2,1
00  // 96 x31y101 SB_SML plane 2
00  // 97 x31y101 SB_SML plane 3
00  // 98 x31y101 SB_SML plane 4,3
00  // 99 x31y101 SB_SML plane 4
10  // 100 x31y101 SB_SML plane 5
02  // 101 x31y101 SB_SML plane 6,5
38 // -- CRC low byte
19 // -- CRC high byte


// Config Latches on x33y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C724     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
33 // y_sel: 101
8F // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C72C
42 // Length: 66
8B // -- CRC low byte
59 // -- CRC high byte
00  //  0 x33y101 CPE[0]
00  //  1 x33y101 CPE[1]
00  //  2 x33y101 CPE[2]
00  //  3 x33y101 CPE[3]
00  //  4 x33y101 CPE[4]
00  //  5 x33y101 CPE[5]
00  //  6 x33y101 CPE[6]
00  //  7 x33y101 CPE[7]
00  //  8 x33y101 CPE[8]
00  //  9 x33y101 CPE[9]
00  // 10 x33y102 CPE[0]
00  // 11 x33y102 CPE[1]
00  // 12 x33y102 CPE[2]
00  // 13 x33y102 CPE[3]
00  // 14 x33y102 CPE[4]
00  // 15 x33y102 CPE[5]
00  // 16 x33y102 CPE[6]
00  // 17 x33y102 CPE[7]
00  // 18 x33y102 CPE[8]
00  // 19 x33y102 CPE[9]
00  // 20 x34y101 CPE[0]
00  // 21 x34y101 CPE[1]
00  // 22 x34y101 CPE[2]
00  // 23 x34y101 CPE[3]
00  // 24 x34y101 CPE[4]
00  // 25 x34y101 CPE[5]
00  // 26 x34y101 CPE[6]
00  // 27 x34y101 CPE[7]
00  // 28 x34y101 CPE[8]
00  // 29 x34y101 CPE[9]
00  // 30 x34y102 CPE[0]
00  // 31 x34y102 CPE[1]
00  // 32 x34y102 CPE[2]
00  // 33 x34y102 CPE[3]
00  // 34 x34y102 CPE[4]
00  // 35 x34y102 CPE[5]
00  // 36 x34y102 CPE[6]
00  // 37 x34y102 CPE[7]
00  // 38 x34y102 CPE[8]
00  // 39 x34y102 CPE[9]
00  // 40 x33y101 INMUX plane 2,1
00  // 41 x33y101 INMUX plane 4,3
01  // 42 x33y101 INMUX plane 6,5
00  // 43 x33y101 INMUX plane 8,7
00  // 44 x33y101 INMUX plane 10,9
00  // 45 x33y101 INMUX plane 12,11
00  // 46 x33y102 INMUX plane 2,1
00  // 47 x33y102 INMUX plane 4,3
00  // 48 x33y102 INMUX plane 6,5
00  // 49 x33y102 INMUX plane 8,7
00  // 50 x33y102 INMUX plane 10,9
00  // 51 x33y102 INMUX plane 12,11
01  // 52 x34y101 INMUX plane 2,1
00  // 53 x34y101 INMUX plane 4,3
00  // 54 x34y101 INMUX plane 6,5
00  // 55 x34y101 INMUX plane 8,7
00  // 56 x34y101 INMUX plane 10,9
00  // 57 x34y101 INMUX plane 12,11
00  // 58 x34y102 INMUX plane 2,1
00  // 59 x34y102 INMUX plane 4,3
00  // 60 x34y102 INMUX plane 6,5
00  // 61 x34y102 INMUX plane 8,7
00  // 62 x34y102 INMUX plane 10,9
00  // 63 x34y102 INMUX plane 12,11
30  // 64 x33y101 SB_BIG plane 1
10  // 65 x33y101 SB_BIG plane 1
C6 // -- CRC low byte
8F // -- CRC high byte


// Config Latches on x35y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C774     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
33 // y_sel: 101
E7 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C77C
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x35y101 CPE[0]
00  //  1 x35y101 CPE[1]
00  //  2 x35y101 CPE[2]
00  //  3 x35y101 CPE[3]
00  //  4 x35y101 CPE[4]
00  //  5 x35y101 CPE[5]
00  //  6 x35y101 CPE[6]
00  //  7 x35y101 CPE[7]
00  //  8 x35y101 CPE[8]
00  //  9 x35y101 CPE[9]
00  // 10 x35y102 CPE[0]
00  // 11 x35y102 CPE[1]
00  // 12 x35y102 CPE[2]
00  // 13 x35y102 CPE[3]
00  // 14 x35y102 CPE[4]
00  // 15 x35y102 CPE[5]
00  // 16 x35y102 CPE[6]
00  // 17 x35y102 CPE[7]
00  // 18 x35y102 CPE[8]
00  // 19 x35y102 CPE[9]
00  // 20 x36y101 CPE[0]
00  // 21 x36y101 CPE[1]
00  // 22 x36y101 CPE[2]
00  // 23 x36y101 CPE[3]
00  // 24 x36y101 CPE[4]
00  // 25 x36y101 CPE[5]
00  // 26 x36y101 CPE[6]
00  // 27 x36y101 CPE[7]
00  // 28 x36y101 CPE[8]
00  // 29 x36y101 CPE[9]
00  // 30 x36y102 CPE[0]
00  // 31 x36y102 CPE[1]
00  // 32 x36y102 CPE[2]
00  // 33 x36y102 CPE[3]
00  // 34 x36y102 CPE[4]
00  // 35 x36y102 CPE[5]
00  // 36 x36y102 CPE[6]
00  // 37 x36y102 CPE[7]
00  // 38 x36y102 CPE[8]
00  // 39 x36y102 CPE[9]
01  // 40 x35y101 INMUX plane 2,1
88 // -- CRC low byte
46 // -- CRC high byte


// Config Latches on x161y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C7AB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
33 // y_sel: 101
E9 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C7B3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y101
00  // 14 right_edge_EN1 at x163y101
00  // 15 right_edge_EN2 at x163y101
00  // 16 right_edge_EN0 at x163y102
00  // 17 right_edge_EN1 at x163y102
00  // 18 right_edge_EN2 at x163y102
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y101 SB_BIG plane 1
12  // 65 x161y101 SB_BIG plane 1
00  // 66 x161y101 SB_DRIVE plane 2,1
48  // 67 x161y101 SB_BIG plane 2
12  // 68 x161y101 SB_BIG plane 2
48  // 69 x161y101 SB_BIG plane 3
12  // 70 x161y101 SB_BIG plane 3
00  // 71 x161y101 SB_DRIVE plane 4,3
48  // 72 x161y101 SB_BIG plane 4
12  // 73 x161y101 SB_BIG plane 4
48  // 74 x161y101 SB_BIG plane 5
12  // 75 x161y101 SB_BIG plane 5
00  // 76 x161y101 SB_DRIVE plane 6,5
48  // 77 x161y101 SB_BIG plane 6
12  // 78 x161y101 SB_BIG plane 6
48  // 79 x161y101 SB_BIG plane 7
12  // 80 x161y101 SB_BIG plane 7
00  // 81 x161y101 SB_DRIVE plane 8,7
48  // 82 x161y101 SB_BIG plane 8
12  // 83 x161y101 SB_BIG plane 8
48  // 84 x161y101 SB_BIG plane 9
12  // 85 x161y101 SB_BIG plane 9
00  // 86 x161y101 SB_DRIVE plane 10,9
48  // 87 x161y101 SB_BIG plane 10
12  // 88 x161y101 SB_BIG plane 10
48  // 89 x161y101 SB_BIG plane 11
12  // 90 x161y101 SB_BIG plane 11
00  // 91 x161y101 SB_DRIVE plane 12,11
48  // 92 x161y101 SB_BIG plane 12
12  // 93 x161y101 SB_BIG plane 12
A8  // 94 x162y102 SB_SML plane 1
82  // 95 x162y102 SB_SML plane 2,1
2A  // 96 x162y102 SB_SML plane 2
A8  // 97 x162y102 SB_SML plane 3
82  // 98 x162y102 SB_SML plane 4,3
2A  // 99 x162y102 SB_SML plane 4
A8  // 100 x162y102 SB_SML plane 5
82  // 101 x162y102 SB_SML plane 6,5
2A  // 102 x162y102 SB_SML plane 6
A8  // 103 x162y102 SB_SML plane 7
82  // 104 x162y102 SB_SML plane 8,7
2A  // 105 x162y102 SB_SML plane 8
A8  // 106 x162y102 SB_SML plane 9
82  // 107 x162y102 SB_SML plane 10,9
2A  // 108 x162y102 SB_SML plane 10
A8  // 109 x162y102 SB_SML plane 11
82  // 110 x162y102 SB_SML plane 12,11
2A  // 111 x162y102 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C829     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
34 // y_sel: 103
79 // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C831
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y103
00  // 14 left_edge_EN1 at x-2y103
00  // 15 left_edge_EN2 at x-2y103
00  // 16 left_edge_EN0 at x-2y104
00  // 17 left_edge_EN1 at x-2y104
00  // 18 left_edge_EN2 at x-2y104
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y103 SB_BIG plane 1
12  // 65 x-1y103 SB_BIG plane 1
00  // 66 x-1y103 SB_DRIVE plane 2,1
48  // 67 x-1y103 SB_BIG plane 2
12  // 68 x-1y103 SB_BIG plane 2
48  // 69 x-1y103 SB_BIG plane 3
12  // 70 x-1y103 SB_BIG plane 3
00  // 71 x-1y103 SB_DRIVE plane 4,3
48  // 72 x-1y103 SB_BIG plane 4
12  // 73 x-1y103 SB_BIG plane 4
48  // 74 x-1y103 SB_BIG plane 5
12  // 75 x-1y103 SB_BIG plane 5
00  // 76 x-1y103 SB_DRIVE plane 6,5
48  // 77 x-1y103 SB_BIG plane 6
12  // 78 x-1y103 SB_BIG plane 6
48  // 79 x-1y103 SB_BIG plane 7
12  // 80 x-1y103 SB_BIG plane 7
00  // 81 x-1y103 SB_DRIVE plane 8,7
48  // 82 x-1y103 SB_BIG plane 8
12  // 83 x-1y103 SB_BIG plane 8
48  // 84 x-1y103 SB_BIG plane 9
12  // 85 x-1y103 SB_BIG plane 9
00  // 86 x-1y103 SB_DRIVE plane 10,9
48  // 87 x-1y103 SB_BIG plane 10
12  // 88 x-1y103 SB_BIG plane 10
48  // 89 x-1y103 SB_BIG plane 11
12  // 90 x-1y103 SB_BIG plane 11
00  // 91 x-1y103 SB_DRIVE plane 12,11
48  // 92 x-1y103 SB_BIG plane 12
12  // 93 x-1y103 SB_BIG plane 12
A8  // 94 x0y104 SB_SML plane 1
82  // 95 x0y104 SB_SML plane 2,1
2A  // 96 x0y104 SB_SML plane 2
A8  // 97 x0y104 SB_SML plane 3
82  // 98 x0y104 SB_SML plane 4,3
2A  // 99 x0y104 SB_SML plane 4
A8  // 100 x0y104 SB_SML plane 5
82  // 101 x0y104 SB_SML plane 6,5
2A  // 102 x0y104 SB_SML plane 6
A8  // 103 x0y104 SB_SML plane 7
82  // 104 x0y104 SB_SML plane 8,7
2A  // 105 x0y104 SB_SML plane 8
A8  // 106 x0y104 SB_SML plane 9
82  // 107 x0y104 SB_SML plane 10,9
2A  // 108 x0y104 SB_SML plane 10
A8  // 109 x0y104 SB_SML plane 11
82  // 110 x0y104 SB_SML plane 12,11
2A  // 111 x0y104 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C8A7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
34 // y_sel: 103
56 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C8AF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y103
00  // 14 right_edge_EN1 at x163y103
00  // 15 right_edge_EN2 at x163y103
00  // 16 right_edge_EN0 at x163y104
00  // 17 right_edge_EN1 at x163y104
00  // 18 right_edge_EN2 at x163y104
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y104 SB_BIG plane 1
12  // 65 x162y104 SB_BIG plane 1
00  // 66 x162y104 SB_DRIVE plane 2,1
48  // 67 x162y104 SB_BIG plane 2
12  // 68 x162y104 SB_BIG plane 2
48  // 69 x162y104 SB_BIG plane 3
12  // 70 x162y104 SB_BIG plane 3
00  // 71 x162y104 SB_DRIVE plane 4,3
48  // 72 x162y104 SB_BIG plane 4
12  // 73 x162y104 SB_BIG plane 4
48  // 74 x162y104 SB_BIG plane 5
12  // 75 x162y104 SB_BIG plane 5
00  // 76 x162y104 SB_DRIVE plane 6,5
48  // 77 x162y104 SB_BIG plane 6
12  // 78 x162y104 SB_BIG plane 6
48  // 79 x162y104 SB_BIG plane 7
12  // 80 x162y104 SB_BIG plane 7
00  // 81 x162y104 SB_DRIVE plane 8,7
48  // 82 x162y104 SB_BIG plane 8
12  // 83 x162y104 SB_BIG plane 8
48  // 84 x162y104 SB_BIG plane 9
12  // 85 x162y104 SB_BIG plane 9
00  // 86 x162y104 SB_DRIVE plane 10,9
48  // 87 x162y104 SB_BIG plane 10
12  // 88 x162y104 SB_BIG plane 10
48  // 89 x162y104 SB_BIG plane 11
12  // 90 x162y104 SB_BIG plane 11
00  // 91 x162y104 SB_DRIVE plane 12,11
48  // 92 x162y104 SB_BIG plane 12
12  // 93 x162y104 SB_BIG plane 12
A8  // 94 x161y103 SB_SML plane 1
82  // 95 x161y103 SB_SML plane 2,1
2A  // 96 x161y103 SB_SML plane 2
A8  // 97 x161y103 SB_SML plane 3
82  // 98 x161y103 SB_SML plane 4,3
2A  // 99 x161y103 SB_SML plane 4
A8  // 100 x161y103 SB_SML plane 5
82  // 101 x161y103 SB_SML plane 6,5
2A  // 102 x161y103 SB_SML plane 6
A8  // 103 x161y103 SB_SML plane 7
82  // 104 x161y103 SB_SML plane 8,7
2A  // 105 x161y103 SB_SML plane 8
A8  // 106 x161y103 SB_SML plane 9
82  // 107 x161y103 SB_SML plane 10,9
2A  // 108 x161y103 SB_SML plane 10
A8  // 109 x161y103 SB_SML plane 11
82  // 110 x161y103 SB_SML plane 12,11
2A  // 111 x161y103 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C925     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
35 // y_sel: 105
F0 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C92D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y105
00  // 14 left_edge_EN1 at x-2y105
00  // 15 left_edge_EN2 at x-2y105
00  // 16 left_edge_EN0 at x-2y106
00  // 17 left_edge_EN1 at x-2y106
00  // 18 left_edge_EN2 at x-2y106
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y106 SB_BIG plane 1
12  // 65 x0y106 SB_BIG plane 1
00  // 66 x0y106 SB_DRIVE plane 2,1
48  // 67 x0y106 SB_BIG plane 2
12  // 68 x0y106 SB_BIG plane 2
48  // 69 x0y106 SB_BIG plane 3
12  // 70 x0y106 SB_BIG plane 3
00  // 71 x0y106 SB_DRIVE plane 4,3
48  // 72 x0y106 SB_BIG plane 4
12  // 73 x0y106 SB_BIG plane 4
48  // 74 x0y106 SB_BIG plane 5
12  // 75 x0y106 SB_BIG plane 5
00  // 76 x0y106 SB_DRIVE plane 6,5
48  // 77 x0y106 SB_BIG plane 6
12  // 78 x0y106 SB_BIG plane 6
48  // 79 x0y106 SB_BIG plane 7
12  // 80 x0y106 SB_BIG plane 7
00  // 81 x0y106 SB_DRIVE plane 8,7
48  // 82 x0y106 SB_BIG plane 8
12  // 83 x0y106 SB_BIG plane 8
48  // 84 x0y106 SB_BIG plane 9
12  // 85 x0y106 SB_BIG plane 9
00  // 86 x0y106 SB_DRIVE plane 10,9
48  // 87 x0y106 SB_BIG plane 10
12  // 88 x0y106 SB_BIG plane 10
48  // 89 x0y106 SB_BIG plane 11
12  // 90 x0y106 SB_BIG plane 11
00  // 91 x0y106 SB_DRIVE plane 12,11
48  // 92 x0y106 SB_BIG plane 12
12  // 93 x0y106 SB_BIG plane 12
A8  // 94 x-1y105 SB_SML plane 1
82  // 95 x-1y105 SB_SML plane 2,1
2A  // 96 x-1y105 SB_SML plane 2
A8  // 97 x-1y105 SB_SML plane 3
82  // 98 x-1y105 SB_SML plane 4,3
2A  // 99 x-1y105 SB_SML plane 4
A8  // 100 x-1y105 SB_SML plane 5
82  // 101 x-1y105 SB_SML plane 6,5
2A  // 102 x-1y105 SB_SML plane 6
A8  // 103 x-1y105 SB_SML plane 7
82  // 104 x-1y105 SB_SML plane 8,7
2A  // 105 x-1y105 SB_SML plane 8
A8  // 106 x-1y105 SB_SML plane 9
82  // 107 x-1y105 SB_SML plane 10,9
2A  // 108 x-1y105 SB_SML plane 10
A8  // 109 x-1y105 SB_SML plane 11
82  // 110 x-1y105 SB_SML plane 12,11
2A  // 111 x-1y105 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C9A3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
35 // y_sel: 105
DF // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C9AB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y105
00  // 14 right_edge_EN1 at x163y105
00  // 15 right_edge_EN2 at x163y105
00  // 16 right_edge_EN0 at x163y106
00  // 17 right_edge_EN1 at x163y106
00  // 18 right_edge_EN2 at x163y106
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y105 SB_BIG plane 1
12  // 65 x161y105 SB_BIG plane 1
00  // 66 x161y105 SB_DRIVE plane 2,1
48  // 67 x161y105 SB_BIG plane 2
12  // 68 x161y105 SB_BIG plane 2
48  // 69 x161y105 SB_BIG plane 3
12  // 70 x161y105 SB_BIG plane 3
00  // 71 x161y105 SB_DRIVE plane 4,3
48  // 72 x161y105 SB_BIG plane 4
12  // 73 x161y105 SB_BIG plane 4
48  // 74 x161y105 SB_BIG plane 5
12  // 75 x161y105 SB_BIG plane 5
00  // 76 x161y105 SB_DRIVE plane 6,5
48  // 77 x161y105 SB_BIG plane 6
12  // 78 x161y105 SB_BIG plane 6
48  // 79 x161y105 SB_BIG plane 7
12  // 80 x161y105 SB_BIG plane 7
00  // 81 x161y105 SB_DRIVE plane 8,7
48  // 82 x161y105 SB_BIG plane 8
12  // 83 x161y105 SB_BIG plane 8
48  // 84 x161y105 SB_BIG plane 9
12  // 85 x161y105 SB_BIG plane 9
00  // 86 x161y105 SB_DRIVE plane 10,9
48  // 87 x161y105 SB_BIG plane 10
12  // 88 x161y105 SB_BIG plane 10
48  // 89 x161y105 SB_BIG plane 11
12  // 90 x161y105 SB_BIG plane 11
00  // 91 x161y105 SB_DRIVE plane 12,11
48  // 92 x161y105 SB_BIG plane 12
12  // 93 x161y105 SB_BIG plane 12
A8  // 94 x162y106 SB_SML plane 1
82  // 95 x162y106 SB_SML plane 2,1
2A  // 96 x162y106 SB_SML plane 2
A8  // 97 x162y106 SB_SML plane 3
82  // 98 x162y106 SB_SML plane 4,3
2A  // 99 x162y106 SB_SML plane 4
A8  // 100 x162y106 SB_SML plane 5
82  // 101 x162y106 SB_SML plane 6,5
2A  // 102 x162y106 SB_SML plane 6
A8  // 103 x162y106 SB_SML plane 7
82  // 104 x162y106 SB_SML plane 8,7
2A  // 105 x162y106 SB_SML plane 8
A8  // 106 x162y106 SB_SML plane 9
82  // 107 x162y106 SB_SML plane 10,9
2A  // 108 x162y106 SB_SML plane 10
A8  // 109 x162y106 SB_SML plane 11
82  // 110 x162y106 SB_SML plane 12,11
2A  // 111 x162y106 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CA21     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
36 // y_sel: 107
6B // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CA29
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y107
00  // 14 left_edge_EN1 at x-2y107
00  // 15 left_edge_EN2 at x-2y107
00  // 16 left_edge_EN0 at x-2y108
00  // 17 left_edge_EN1 at x-2y108
00  // 18 left_edge_EN2 at x-2y108
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y107 SB_BIG plane 1
12  // 65 x-1y107 SB_BIG plane 1
00  // 66 x-1y107 SB_DRIVE plane 2,1
48  // 67 x-1y107 SB_BIG plane 2
12  // 68 x-1y107 SB_BIG plane 2
48  // 69 x-1y107 SB_BIG plane 3
12  // 70 x-1y107 SB_BIG plane 3
00  // 71 x-1y107 SB_DRIVE plane 4,3
48  // 72 x-1y107 SB_BIG plane 4
12  // 73 x-1y107 SB_BIG plane 4
48  // 74 x-1y107 SB_BIG plane 5
12  // 75 x-1y107 SB_BIG plane 5
00  // 76 x-1y107 SB_DRIVE plane 6,5
48  // 77 x-1y107 SB_BIG plane 6
12  // 78 x-1y107 SB_BIG plane 6
48  // 79 x-1y107 SB_BIG plane 7
12  // 80 x-1y107 SB_BIG plane 7
00  // 81 x-1y107 SB_DRIVE plane 8,7
48  // 82 x-1y107 SB_BIG plane 8
12  // 83 x-1y107 SB_BIG plane 8
48  // 84 x-1y107 SB_BIG plane 9
12  // 85 x-1y107 SB_BIG plane 9
00  // 86 x-1y107 SB_DRIVE plane 10,9
48  // 87 x-1y107 SB_BIG plane 10
12  // 88 x-1y107 SB_BIG plane 10
48  // 89 x-1y107 SB_BIG plane 11
12  // 90 x-1y107 SB_BIG plane 11
00  // 91 x-1y107 SB_DRIVE plane 12,11
48  // 92 x-1y107 SB_BIG plane 12
12  // 93 x-1y107 SB_BIG plane 12
A8  // 94 x0y108 SB_SML plane 1
82  // 95 x0y108 SB_SML plane 2,1
2A  // 96 x0y108 SB_SML plane 2
A8  // 97 x0y108 SB_SML plane 3
82  // 98 x0y108 SB_SML plane 4,3
2A  // 99 x0y108 SB_SML plane 4
A8  // 100 x0y108 SB_SML plane 5
82  // 101 x0y108 SB_SML plane 6,5
2A  // 102 x0y108 SB_SML plane 6
A8  // 103 x0y108 SB_SML plane 7
82  // 104 x0y108 SB_SML plane 8,7
2A  // 105 x0y108 SB_SML plane 8
A8  // 106 x0y108 SB_SML plane 9
82  // 107 x0y108 SB_SML plane 10,9
2A  // 108 x0y108 SB_SML plane 10
A8  // 109 x0y108 SB_SML plane 11
82  // 110 x0y108 SB_SML plane 12,11
2A  // 111 x0y108 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CA9F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
36 // y_sel: 107
A3 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CAA7
4F // Length: 79
6E // -- CRC low byte
82 // -- CRC high byte
00  //  0 x29y107 CPE[0]
00  //  1 x29y107 CPE[1]
00  //  2 x29y107 CPE[2]
00  //  3 x29y107 CPE[3]
00  //  4 x29y107 CPE[4]
00  //  5 x29y107 CPE[5]
00  //  6 x29y107 CPE[6]
00  //  7 x29y107 CPE[7]
00  //  8 x29y107 CPE[8]
00  //  9 x29y107 CPE[9]
00  // 10 x29y108 CPE[0]
00  // 11 x29y108 CPE[1]
00  // 12 x29y108 CPE[2]
00  // 13 x29y108 CPE[3]
00  // 14 x29y108 CPE[4]
00  // 15 x29y108 CPE[5]
00  // 16 x29y108 CPE[6]
00  // 17 x29y108 CPE[7]
00  // 18 x29y108 CPE[8]
00  // 19 x29y108 CPE[9]
00  // 20 x30y107 CPE[0]
00  // 21 x30y107 CPE[1]
00  // 22 x30y107 CPE[2]
00  // 23 x30y107 CPE[3]
00  // 24 x30y107 CPE[4]
00  // 25 x30y107 CPE[5]
00  // 26 x30y107 CPE[6]
00  // 27 x30y107 CPE[7]
00  // 28 x30y107 CPE[8]
00  // 29 x30y107 CPE[9]
00  // 30 x30y108 CPE[0]
00  // 31 x30y108 CPE[1]
00  // 32 x30y108 CPE[2]
00  // 33 x30y108 CPE[3]
00  // 34 x30y108 CPE[4]
00  // 35 x30y108 CPE[5]
00  // 36 x30y108 CPE[6]
00  // 37 x30y108 CPE[7]
00  // 38 x30y108 CPE[8]
00  // 39 x30y108 CPE[9]
00  // 40 x29y107 INMUX plane 2,1
00  // 41 x29y107 INMUX plane 4,3
00  // 42 x29y107 INMUX plane 6,5
00  // 43 x29y107 INMUX plane 8,7
00  // 44 x29y107 INMUX plane 10,9
00  // 45 x29y107 INMUX plane 12,11
00  // 46 x29y108 INMUX plane 2,1
00  // 47 x29y108 INMUX plane 4,3
00  // 48 x29y108 INMUX plane 6,5
00  // 49 x29y108 INMUX plane 8,7
00  // 50 x29y108 INMUX plane 10,9
00  // 51 x29y108 INMUX plane 12,11
00  // 52 x30y107 INMUX plane 2,1
00  // 53 x30y107 INMUX plane 4,3
00  // 54 x30y107 INMUX plane 6,5
00  // 55 x30y107 INMUX plane 8,7
00  // 56 x30y107 INMUX plane 10,9
00  // 57 x30y107 INMUX plane 12,11
00  // 58 x30y108 INMUX plane 2,1
00  // 59 x30y108 INMUX plane 4,3
00  // 60 x30y108 INMUX plane 6,5
00  // 61 x30y108 INMUX plane 8,7
00  // 62 x30y108 INMUX plane 10,9
00  // 63 x30y108 INMUX plane 12,11
00  // 64 x30y108 SB_BIG plane 1
00  // 65 x30y108 SB_BIG plane 1
00  // 66 x30y108 SB_DRIVE plane 2,1
00  // 67 x30y108 SB_BIG plane 2
00  // 68 x30y108 SB_BIG plane 2
00  // 69 x30y108 SB_BIG plane 3
00  // 70 x30y108 SB_BIG plane 3
00  // 71 x30y108 SB_DRIVE plane 4,3
00  // 72 x30y108 SB_BIG plane 4
00  // 73 x30y108 SB_BIG plane 4
00  // 74 x30y108 SB_BIG plane 5
00  // 75 x30y108 SB_BIG plane 5
80  // 76 x30y108 SB_DRIVE plane 6,5
00  // 77 x30y108 SB_BIG plane 6
70  // 78 x30y108 SB_BIG plane 6
D4 // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x161y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CAFC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
36 // y_sel: 107
44 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CB04
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y107
00  // 14 right_edge_EN1 at x163y107
00  // 15 right_edge_EN2 at x163y107
00  // 16 right_edge_EN0 at x163y108
00  // 17 right_edge_EN1 at x163y108
00  // 18 right_edge_EN2 at x163y108
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y108 SB_BIG plane 1
12  // 65 x162y108 SB_BIG plane 1
00  // 66 x162y108 SB_DRIVE plane 2,1
48  // 67 x162y108 SB_BIG plane 2
12  // 68 x162y108 SB_BIG plane 2
48  // 69 x162y108 SB_BIG plane 3
12  // 70 x162y108 SB_BIG plane 3
00  // 71 x162y108 SB_DRIVE plane 4,3
48  // 72 x162y108 SB_BIG plane 4
12  // 73 x162y108 SB_BIG plane 4
48  // 74 x162y108 SB_BIG plane 5
12  // 75 x162y108 SB_BIG plane 5
00  // 76 x162y108 SB_DRIVE plane 6,5
48  // 77 x162y108 SB_BIG plane 6
12  // 78 x162y108 SB_BIG plane 6
48  // 79 x162y108 SB_BIG plane 7
12  // 80 x162y108 SB_BIG plane 7
00  // 81 x162y108 SB_DRIVE plane 8,7
48  // 82 x162y108 SB_BIG plane 8
12  // 83 x162y108 SB_BIG plane 8
48  // 84 x162y108 SB_BIG plane 9
12  // 85 x162y108 SB_BIG plane 9
00  // 86 x162y108 SB_DRIVE plane 10,9
48  // 87 x162y108 SB_BIG plane 10
12  // 88 x162y108 SB_BIG plane 10
48  // 89 x162y108 SB_BIG plane 11
12  // 90 x162y108 SB_BIG plane 11
00  // 91 x162y108 SB_DRIVE plane 12,11
48  // 92 x162y108 SB_BIG plane 12
12  // 93 x162y108 SB_BIG plane 12
A8  // 94 x161y107 SB_SML plane 1
82  // 95 x161y107 SB_SML plane 2,1
2A  // 96 x161y107 SB_SML plane 2
A8  // 97 x161y107 SB_SML plane 3
82  // 98 x161y107 SB_SML plane 4,3
2A  // 99 x161y107 SB_SML plane 4
A8  // 100 x161y107 SB_SML plane 5
82  // 101 x161y107 SB_SML plane 6,5
2A  // 102 x161y107 SB_SML plane 6
A8  // 103 x161y107 SB_SML plane 7
82  // 104 x161y107 SB_SML plane 8,7
2A  // 105 x161y107 SB_SML plane 8
A8  // 106 x161y107 SB_SML plane 9
82  // 107 x161y107 SB_SML plane 10,9
2A  // 108 x161y107 SB_SML plane 10
A8  // 109 x161y107 SB_SML plane 11
82  // 110 x161y107 SB_SML plane 12,11
2A  // 111 x161y107 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CB7A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
37 // y_sel: 109
E2 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CB82
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y109
00  // 14 left_edge_EN1 at x-2y109
00  // 15 left_edge_EN2 at x-2y109
00  // 16 left_edge_EN0 at x-2y110
00  // 17 left_edge_EN1 at x-2y110
00  // 18 left_edge_EN2 at x-2y110
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y110 SB_BIG plane 1
12  // 65 x0y110 SB_BIG plane 1
00  // 66 x0y110 SB_DRIVE plane 2,1
48  // 67 x0y110 SB_BIG plane 2
12  // 68 x0y110 SB_BIG plane 2
48  // 69 x0y110 SB_BIG plane 3
12  // 70 x0y110 SB_BIG plane 3
00  // 71 x0y110 SB_DRIVE plane 4,3
48  // 72 x0y110 SB_BIG plane 4
12  // 73 x0y110 SB_BIG plane 4
48  // 74 x0y110 SB_BIG plane 5
12  // 75 x0y110 SB_BIG plane 5
00  // 76 x0y110 SB_DRIVE plane 6,5
48  // 77 x0y110 SB_BIG plane 6
12  // 78 x0y110 SB_BIG plane 6
48  // 79 x0y110 SB_BIG plane 7
12  // 80 x0y110 SB_BIG plane 7
00  // 81 x0y110 SB_DRIVE plane 8,7
48  // 82 x0y110 SB_BIG plane 8
12  // 83 x0y110 SB_BIG plane 8
48  // 84 x0y110 SB_BIG plane 9
12  // 85 x0y110 SB_BIG plane 9
00  // 86 x0y110 SB_DRIVE plane 10,9
48  // 87 x0y110 SB_BIG plane 10
12  // 88 x0y110 SB_BIG plane 10
48  // 89 x0y110 SB_BIG plane 11
12  // 90 x0y110 SB_BIG plane 11
00  // 91 x0y110 SB_DRIVE plane 12,11
48  // 92 x0y110 SB_BIG plane 12
12  // 93 x0y110 SB_BIG plane 12
A8  // 94 x-1y109 SB_SML plane 1
82  // 95 x-1y109 SB_SML plane 2,1
2A  // 96 x-1y109 SB_SML plane 2
A8  // 97 x-1y109 SB_SML plane 3
82  // 98 x-1y109 SB_SML plane 4,3
2A  // 99 x-1y109 SB_SML plane 4
A8  // 100 x-1y109 SB_SML plane 5
82  // 101 x-1y109 SB_SML plane 6,5
2A  // 102 x-1y109 SB_SML plane 6
A8  // 103 x-1y109 SB_SML plane 7
82  // 104 x-1y109 SB_SML plane 8,7
2A  // 105 x-1y109 SB_SML plane 8
A8  // 106 x-1y109 SB_SML plane 9
82  // 107 x-1y109 SB_SML plane 10,9
2A  // 108 x-1y109 SB_SML plane 10
A8  // 109 x-1y109 SB_SML plane 11
82  // 110 x-1y109 SB_SML plane 12,11
2A  // 111 x-1y109 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CBF8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
37 // y_sel: 109
13 // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CC00
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x39y109 CPE[0]
00  //  1 x39y109 CPE[1]
00  //  2 x39y109 CPE[2]
00  //  3 x39y109 CPE[3]
00  //  4 x39y109 CPE[4]
00  //  5 x39y109 CPE[5]
00  //  6 x39y109 CPE[6]
00  //  7 x39y109 CPE[7]
00  //  8 x39y109 CPE[8]
00  //  9 x39y109 CPE[9]
00  // 10 x39y110 CPE[0]
00  // 11 x39y110 CPE[1]
00  // 12 x39y110 CPE[2]
00  // 13 x39y110 CPE[3]
00  // 14 x39y110 CPE[4]
00  // 15 x39y110 CPE[5]
00  // 16 x39y110 CPE[6]
00  // 17 x39y110 CPE[7]
00  // 18 x39y110 CPE[8]
00  // 19 x39y110 CPE[9]
00  // 20 x40y109 CPE[0]
00  // 21 x40y109 CPE[1]
00  // 22 x40y109 CPE[2]
00  // 23 x40y109 CPE[3]
00  // 24 x40y109 CPE[4]
00  // 25 x40y109 CPE[5]
00  // 26 x40y109 CPE[6]
00  // 27 x40y109 CPE[7]
00  // 28 x40y109 CPE[8]
00  // 29 x40y109 CPE[9]
00  // 30 x40y110 CPE[0]
00  // 31 x40y110 CPE[1]
00  // 32 x40y110 CPE[2]
00  // 33 x40y110 CPE[3]
00  // 34 x40y110 CPE[4]
00  // 35 x40y110 CPE[5]
00  // 36 x40y110 CPE[6]
00  // 37 x40y110 CPE[7]
00  // 38 x40y110 CPE[8]
00  // 39 x40y110 CPE[9]
00  // 40 x39y109 INMUX plane 2,1
00  // 41 x39y109 INMUX plane 4,3
00  // 42 x39y109 INMUX plane 6,5
00  // 43 x39y109 INMUX plane 8,7
00  // 44 x39y109 INMUX plane 10,9
00  // 45 x39y109 INMUX plane 12,11
00  // 46 x39y110 INMUX plane 2,1
00  // 47 x39y110 INMUX plane 4,3
00  // 48 x39y110 INMUX plane 6,5
00  // 49 x39y110 INMUX plane 8,7
00  // 50 x39y110 INMUX plane 10,9
00  // 51 x39y110 INMUX plane 12,11
00  // 52 x40y109 INMUX plane 2,1
00  // 53 x40y109 INMUX plane 4,3
00  // 54 x40y109 INMUX plane 6,5
00  // 55 x40y109 INMUX plane 8,7
00  // 56 x40y109 INMUX plane 10,9
00  // 57 x40y109 INMUX plane 12,11
00  // 58 x40y110 INMUX plane 2,1
00  // 59 x40y110 INMUX plane 4,3
00  // 60 x40y110 INMUX plane 6,5
00  // 61 x40y110 INMUX plane 8,7
00  // 62 x40y110 INMUX plane 10,9
00  // 63 x40y110 INMUX plane 12,11
00  // 64 x40y110 SB_BIG plane 1
00  // 65 x40y110 SB_BIG plane 1
00  // 66 x40y110 SB_DRIVE plane 2,1
00  // 67 x40y110 SB_BIG plane 2
00  // 68 x40y110 SB_BIG plane 2
80  // 69 x40y110 SB_BIG plane 3
01  // 70 x40y110 SB_BIG plane 3
02  // 71 x40y110 SB_DRIVE plane 4,3
6D // -- CRC low byte
99 // -- CRC high byte


// Config Latches on x161y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CC4E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
37 // y_sel: 109
CD // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CC56
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y109
00  // 14 right_edge_EN1 at x163y109
00  // 15 right_edge_EN2 at x163y109
00  // 16 right_edge_EN0 at x163y110
00  // 17 right_edge_EN1 at x163y110
00  // 18 right_edge_EN2 at x163y110
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y109 SB_BIG plane 1
12  // 65 x161y109 SB_BIG plane 1
00  // 66 x161y109 SB_DRIVE plane 2,1
48  // 67 x161y109 SB_BIG plane 2
12  // 68 x161y109 SB_BIG plane 2
48  // 69 x161y109 SB_BIG plane 3
12  // 70 x161y109 SB_BIG plane 3
00  // 71 x161y109 SB_DRIVE plane 4,3
48  // 72 x161y109 SB_BIG plane 4
12  // 73 x161y109 SB_BIG plane 4
48  // 74 x161y109 SB_BIG plane 5
12  // 75 x161y109 SB_BIG plane 5
00  // 76 x161y109 SB_DRIVE plane 6,5
48  // 77 x161y109 SB_BIG plane 6
12  // 78 x161y109 SB_BIG plane 6
48  // 79 x161y109 SB_BIG plane 7
12  // 80 x161y109 SB_BIG plane 7
00  // 81 x161y109 SB_DRIVE plane 8,7
48  // 82 x161y109 SB_BIG plane 8
12  // 83 x161y109 SB_BIG plane 8
48  // 84 x161y109 SB_BIG plane 9
12  // 85 x161y109 SB_BIG plane 9
00  // 86 x161y109 SB_DRIVE plane 10,9
48  // 87 x161y109 SB_BIG plane 10
12  // 88 x161y109 SB_BIG plane 10
48  // 89 x161y109 SB_BIG plane 11
12  // 90 x161y109 SB_BIG plane 11
00  // 91 x161y109 SB_DRIVE plane 12,11
48  // 92 x161y109 SB_BIG plane 12
12  // 93 x161y109 SB_BIG plane 12
A8  // 94 x162y110 SB_SML plane 1
82  // 95 x162y110 SB_SML plane 2,1
2A  // 96 x162y110 SB_SML plane 2
A8  // 97 x162y110 SB_SML plane 3
82  // 98 x162y110 SB_SML plane 4,3
2A  // 99 x162y110 SB_SML plane 4
A8  // 100 x162y110 SB_SML plane 5
82  // 101 x162y110 SB_SML plane 6,5
2A  // 102 x162y110 SB_SML plane 6
A8  // 103 x162y110 SB_SML plane 7
82  // 104 x162y110 SB_SML plane 8,7
2A  // 105 x162y110 SB_SML plane 8
A8  // 106 x162y110 SB_SML plane 9
82  // 107 x162y110 SB_SML plane 10,9
2A  // 108 x162y110 SB_SML plane 10
A8  // 109 x162y110 SB_SML plane 11
82  // 110 x162y110 SB_SML plane 12,11
2A  // 111 x162y110 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CCCC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
38 // y_sel: 111
15 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CCD4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y111
00  // 14 left_edge_EN1 at x-2y111
00  // 15 left_edge_EN2 at x-2y111
00  // 16 left_edge_EN0 at x-2y112
00  // 17 left_edge_EN1 at x-2y112
00  // 18 left_edge_EN2 at x-2y112
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y111 SB_BIG plane 1
12  // 65 x-1y111 SB_BIG plane 1
00  // 66 x-1y111 SB_DRIVE plane 2,1
48  // 67 x-1y111 SB_BIG plane 2
12  // 68 x-1y111 SB_BIG plane 2
48  // 69 x-1y111 SB_BIG plane 3
12  // 70 x-1y111 SB_BIG plane 3
00  // 71 x-1y111 SB_DRIVE plane 4,3
48  // 72 x-1y111 SB_BIG plane 4
12  // 73 x-1y111 SB_BIG plane 4
48  // 74 x-1y111 SB_BIG plane 5
12  // 75 x-1y111 SB_BIG plane 5
00  // 76 x-1y111 SB_DRIVE plane 6,5
48  // 77 x-1y111 SB_BIG plane 6
12  // 78 x-1y111 SB_BIG plane 6
48  // 79 x-1y111 SB_BIG plane 7
12  // 80 x-1y111 SB_BIG plane 7
00  // 81 x-1y111 SB_DRIVE plane 8,7
48  // 82 x-1y111 SB_BIG plane 8
12  // 83 x-1y111 SB_BIG plane 8
48  // 84 x-1y111 SB_BIG plane 9
12  // 85 x-1y111 SB_BIG plane 9
00  // 86 x-1y111 SB_DRIVE plane 10,9
48  // 87 x-1y111 SB_BIG plane 10
12  // 88 x-1y111 SB_BIG plane 10
48  // 89 x-1y111 SB_BIG plane 11
12  // 90 x-1y111 SB_BIG plane 11
00  // 91 x-1y111 SB_DRIVE plane 12,11
48  // 92 x-1y111 SB_BIG plane 12
12  // 93 x-1y111 SB_BIG plane 12
A8  // 94 x0y112 SB_SML plane 1
82  // 95 x0y112 SB_SML plane 2,1
2A  // 96 x0y112 SB_SML plane 2
A8  // 97 x0y112 SB_SML plane 3
82  // 98 x0y112 SB_SML plane 4,3
2A  // 99 x0y112 SB_SML plane 4
A8  // 100 x0y112 SB_SML plane 5
82  // 101 x0y112 SB_SML plane 6,5
2A  // 102 x0y112 SB_SML plane 6
A8  // 103 x0y112 SB_SML plane 7
82  // 104 x0y112 SB_SML plane 8,7
2A  // 105 x0y112 SB_SML plane 8
A8  // 106 x0y112 SB_SML plane 9
82  // 107 x0y112 SB_SML plane 10,9
2A  // 108 x0y112 SB_SML plane 10
A8  // 109 x0y112 SB_SML plane 11
82  // 110 x0y112 SB_SML plane 12,11
2A  // 111 x0y112 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CD4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
38 // y_sel: 111
3A // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CD52
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y111
00  // 14 right_edge_EN1 at x163y111
00  // 15 right_edge_EN2 at x163y111
00  // 16 right_edge_EN0 at x163y112
00  // 17 right_edge_EN1 at x163y112
00  // 18 right_edge_EN2 at x163y112
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y112 SB_BIG plane 1
12  // 65 x162y112 SB_BIG plane 1
00  // 66 x162y112 SB_DRIVE plane 2,1
48  // 67 x162y112 SB_BIG plane 2
12  // 68 x162y112 SB_BIG plane 2
48  // 69 x162y112 SB_BIG plane 3
12  // 70 x162y112 SB_BIG plane 3
00  // 71 x162y112 SB_DRIVE plane 4,3
48  // 72 x162y112 SB_BIG plane 4
12  // 73 x162y112 SB_BIG plane 4
48  // 74 x162y112 SB_BIG plane 5
12  // 75 x162y112 SB_BIG plane 5
00  // 76 x162y112 SB_DRIVE plane 6,5
48  // 77 x162y112 SB_BIG plane 6
12  // 78 x162y112 SB_BIG plane 6
48  // 79 x162y112 SB_BIG plane 7
12  // 80 x162y112 SB_BIG plane 7
00  // 81 x162y112 SB_DRIVE plane 8,7
48  // 82 x162y112 SB_BIG plane 8
12  // 83 x162y112 SB_BIG plane 8
48  // 84 x162y112 SB_BIG plane 9
12  // 85 x162y112 SB_BIG plane 9
00  // 86 x162y112 SB_DRIVE plane 10,9
48  // 87 x162y112 SB_BIG plane 10
12  // 88 x162y112 SB_BIG plane 10
48  // 89 x162y112 SB_BIG plane 11
12  // 90 x162y112 SB_BIG plane 11
00  // 91 x162y112 SB_DRIVE plane 12,11
48  // 92 x162y112 SB_BIG plane 12
12  // 93 x162y112 SB_BIG plane 12
A8  // 94 x161y111 SB_SML plane 1
82  // 95 x161y111 SB_SML plane 2,1
2A  // 96 x161y111 SB_SML plane 2
A8  // 97 x161y111 SB_SML plane 3
82  // 98 x161y111 SB_SML plane 4,3
2A  // 99 x161y111 SB_SML plane 4
A8  // 100 x161y111 SB_SML plane 5
82  // 101 x161y111 SB_SML plane 6,5
2A  // 102 x161y111 SB_SML plane 6
A8  // 103 x161y111 SB_SML plane 7
82  // 104 x161y111 SB_SML plane 8,7
2A  // 105 x161y111 SB_SML plane 8
A8  // 106 x161y111 SB_SML plane 9
82  // 107 x161y111 SB_SML plane 10,9
2A  // 108 x161y111 SB_SML plane 10
A8  // 109 x161y111 SB_SML plane 11
82  // 110 x161y111 SB_SML plane 12,11
2A  // 111 x161y111 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CDC8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
39 // y_sel: 113
9C // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CDD0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y113
00  // 14 left_edge_EN1 at x-2y113
00  // 15 left_edge_EN2 at x-2y113
00  // 16 left_edge_EN0 at x-2y114
00  // 17 left_edge_EN1 at x-2y114
00  // 18 left_edge_EN2 at x-2y114
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y114 SB_BIG plane 1
12  // 65 x0y114 SB_BIG plane 1
00  // 66 x0y114 SB_DRIVE plane 2,1
48  // 67 x0y114 SB_BIG plane 2
12  // 68 x0y114 SB_BIG plane 2
48  // 69 x0y114 SB_BIG plane 3
12  // 70 x0y114 SB_BIG plane 3
00  // 71 x0y114 SB_DRIVE plane 4,3
48  // 72 x0y114 SB_BIG plane 4
12  // 73 x0y114 SB_BIG plane 4
48  // 74 x0y114 SB_BIG plane 5
12  // 75 x0y114 SB_BIG plane 5
00  // 76 x0y114 SB_DRIVE plane 6,5
48  // 77 x0y114 SB_BIG plane 6
12  // 78 x0y114 SB_BIG plane 6
48  // 79 x0y114 SB_BIG plane 7
12  // 80 x0y114 SB_BIG plane 7
00  // 81 x0y114 SB_DRIVE plane 8,7
48  // 82 x0y114 SB_BIG plane 8
12  // 83 x0y114 SB_BIG plane 8
48  // 84 x0y114 SB_BIG plane 9
12  // 85 x0y114 SB_BIG plane 9
00  // 86 x0y114 SB_DRIVE plane 10,9
48  // 87 x0y114 SB_BIG plane 10
12  // 88 x0y114 SB_BIG plane 10
48  // 89 x0y114 SB_BIG plane 11
12  // 90 x0y114 SB_BIG plane 11
00  // 91 x0y114 SB_DRIVE plane 12,11
48  // 92 x0y114 SB_BIG plane 12
12  // 93 x0y114 SB_BIG plane 12
A8  // 94 x-1y113 SB_SML plane 1
82  // 95 x-1y113 SB_SML plane 2,1
2A  // 96 x-1y113 SB_SML plane 2
A8  // 97 x-1y113 SB_SML plane 3
82  // 98 x-1y113 SB_SML plane 4,3
2A  // 99 x-1y113 SB_SML plane 4
A8  // 100 x-1y113 SB_SML plane 5
82  // 101 x-1y113 SB_SML plane 6,5
2A  // 102 x-1y113 SB_SML plane 6
A8  // 103 x-1y113 SB_SML plane 7
82  // 104 x-1y113 SB_SML plane 8,7
2A  // 105 x-1y113 SB_SML plane 8
A8  // 106 x-1y113 SB_SML plane 9
82  // 107 x-1y113 SB_SML plane 10,9
2A  // 108 x-1y113 SB_SML plane 10
A8  // 109 x-1y113 SB_SML plane 11
82  // 110 x-1y113 SB_SML plane 12,11
2A  // 111 x-1y113 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CE46     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
39 // y_sel: 113
B3 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CE4E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y113
00  // 14 right_edge_EN1 at x163y113
00  // 15 right_edge_EN2 at x163y113
00  // 16 right_edge_EN0 at x163y114
00  // 17 right_edge_EN1 at x163y114
00  // 18 right_edge_EN2 at x163y114
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y113 SB_BIG plane 1
12  // 65 x161y113 SB_BIG plane 1
00  // 66 x161y113 SB_DRIVE plane 2,1
48  // 67 x161y113 SB_BIG plane 2
12  // 68 x161y113 SB_BIG plane 2
48  // 69 x161y113 SB_BIG plane 3
12  // 70 x161y113 SB_BIG plane 3
00  // 71 x161y113 SB_DRIVE plane 4,3
48  // 72 x161y113 SB_BIG plane 4
12  // 73 x161y113 SB_BIG plane 4
48  // 74 x161y113 SB_BIG plane 5
12  // 75 x161y113 SB_BIG plane 5
00  // 76 x161y113 SB_DRIVE plane 6,5
48  // 77 x161y113 SB_BIG plane 6
12  // 78 x161y113 SB_BIG plane 6
48  // 79 x161y113 SB_BIG plane 7
12  // 80 x161y113 SB_BIG plane 7
00  // 81 x161y113 SB_DRIVE plane 8,7
48  // 82 x161y113 SB_BIG plane 8
12  // 83 x161y113 SB_BIG plane 8
48  // 84 x161y113 SB_BIG plane 9
12  // 85 x161y113 SB_BIG plane 9
00  // 86 x161y113 SB_DRIVE plane 10,9
48  // 87 x161y113 SB_BIG plane 10
12  // 88 x161y113 SB_BIG plane 10
48  // 89 x161y113 SB_BIG plane 11
12  // 90 x161y113 SB_BIG plane 11
00  // 91 x161y113 SB_DRIVE plane 12,11
48  // 92 x161y113 SB_BIG plane 12
12  // 93 x161y113 SB_BIG plane 12
A8  // 94 x162y114 SB_SML plane 1
82  // 95 x162y114 SB_SML plane 2,1
2A  // 96 x162y114 SB_SML plane 2
A8  // 97 x162y114 SB_SML plane 3
82  // 98 x162y114 SB_SML plane 4,3
2A  // 99 x162y114 SB_SML plane 4
A8  // 100 x162y114 SB_SML plane 5
82  // 101 x162y114 SB_SML plane 6,5
2A  // 102 x162y114 SB_SML plane 6
A8  // 103 x162y114 SB_SML plane 7
82  // 104 x162y114 SB_SML plane 8,7
2A  // 105 x162y114 SB_SML plane 8
A8  // 106 x162y114 SB_SML plane 9
82  // 107 x162y114 SB_SML plane 10,9
2A  // 108 x162y114 SB_SML plane 10
A8  // 109 x162y114 SB_SML plane 11
82  // 110 x162y114 SB_SML plane 12,11
2A  // 111 x162y114 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CEC4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3A // y_sel: 115
07 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CECC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y115
00  // 14 left_edge_EN1 at x-2y115
00  // 15 left_edge_EN2 at x-2y115
00  // 16 left_edge_EN0 at x-2y116
00  // 17 left_edge_EN1 at x-2y116
00  // 18 left_edge_EN2 at x-2y116
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y115 SB_BIG plane 1
12  // 65 x-1y115 SB_BIG plane 1
00  // 66 x-1y115 SB_DRIVE plane 2,1
48  // 67 x-1y115 SB_BIG plane 2
12  // 68 x-1y115 SB_BIG plane 2
48  // 69 x-1y115 SB_BIG plane 3
12  // 70 x-1y115 SB_BIG plane 3
00  // 71 x-1y115 SB_DRIVE plane 4,3
48  // 72 x-1y115 SB_BIG plane 4
12  // 73 x-1y115 SB_BIG plane 4
48  // 74 x-1y115 SB_BIG plane 5
12  // 75 x-1y115 SB_BIG plane 5
00  // 76 x-1y115 SB_DRIVE plane 6,5
48  // 77 x-1y115 SB_BIG plane 6
12  // 78 x-1y115 SB_BIG plane 6
48  // 79 x-1y115 SB_BIG plane 7
12  // 80 x-1y115 SB_BIG plane 7
00  // 81 x-1y115 SB_DRIVE plane 8,7
48  // 82 x-1y115 SB_BIG plane 8
12  // 83 x-1y115 SB_BIG plane 8
48  // 84 x-1y115 SB_BIG plane 9
12  // 85 x-1y115 SB_BIG plane 9
00  // 86 x-1y115 SB_DRIVE plane 10,9
48  // 87 x-1y115 SB_BIG plane 10
12  // 88 x-1y115 SB_BIG plane 10
48  // 89 x-1y115 SB_BIG plane 11
12  // 90 x-1y115 SB_BIG plane 11
00  // 91 x-1y115 SB_DRIVE plane 12,11
48  // 92 x-1y115 SB_BIG plane 12
12  // 93 x-1y115 SB_BIG plane 12
A8  // 94 x0y116 SB_SML plane 1
82  // 95 x0y116 SB_SML plane 2,1
2A  // 96 x0y116 SB_SML plane 2
A8  // 97 x0y116 SB_SML plane 3
82  // 98 x0y116 SB_SML plane 4,3
2A  // 99 x0y116 SB_SML plane 4
A8  // 100 x0y116 SB_SML plane 5
82  // 101 x0y116 SB_SML plane 6,5
2A  // 102 x0y116 SB_SML plane 6
A8  // 103 x0y116 SB_SML plane 7
82  // 104 x0y116 SB_SML plane 8,7
2A  // 105 x0y116 SB_SML plane 8
A8  // 106 x0y116 SB_SML plane 9
82  // 107 x0y116 SB_SML plane 10,9
2A  // 108 x0y116 SB_SML plane 10
A8  // 109 x0y116 SB_SML plane 11
82  // 110 x0y116 SB_SML plane 12,11
2A  // 111 x0y116 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CF42     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3A // y_sel: 115
28 // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CF4A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y115
00  // 14 right_edge_EN1 at x163y115
00  // 15 right_edge_EN2 at x163y115
00  // 16 right_edge_EN0 at x163y116
00  // 17 right_edge_EN1 at x163y116
00  // 18 right_edge_EN2 at x163y116
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y116 SB_BIG plane 1
12  // 65 x162y116 SB_BIG plane 1
00  // 66 x162y116 SB_DRIVE plane 2,1
48  // 67 x162y116 SB_BIG plane 2
12  // 68 x162y116 SB_BIG plane 2
48  // 69 x162y116 SB_BIG plane 3
12  // 70 x162y116 SB_BIG plane 3
00  // 71 x162y116 SB_DRIVE plane 4,3
48  // 72 x162y116 SB_BIG plane 4
12  // 73 x162y116 SB_BIG plane 4
48  // 74 x162y116 SB_BIG plane 5
12  // 75 x162y116 SB_BIG plane 5
00  // 76 x162y116 SB_DRIVE plane 6,5
48  // 77 x162y116 SB_BIG plane 6
12  // 78 x162y116 SB_BIG plane 6
48  // 79 x162y116 SB_BIG plane 7
12  // 80 x162y116 SB_BIG plane 7
00  // 81 x162y116 SB_DRIVE plane 8,7
48  // 82 x162y116 SB_BIG plane 8
12  // 83 x162y116 SB_BIG plane 8
48  // 84 x162y116 SB_BIG plane 9
12  // 85 x162y116 SB_BIG plane 9
00  // 86 x162y116 SB_DRIVE plane 10,9
48  // 87 x162y116 SB_BIG plane 10
12  // 88 x162y116 SB_BIG plane 10
48  // 89 x162y116 SB_BIG plane 11
12  // 90 x162y116 SB_BIG plane 11
00  // 91 x162y116 SB_DRIVE plane 12,11
48  // 92 x162y116 SB_BIG plane 12
12  // 93 x162y116 SB_BIG plane 12
A8  // 94 x161y115 SB_SML plane 1
82  // 95 x161y115 SB_SML plane 2,1
2A  // 96 x161y115 SB_SML plane 2
A8  // 97 x161y115 SB_SML plane 3
82  // 98 x161y115 SB_SML plane 4,3
2A  // 99 x161y115 SB_SML plane 4
A8  // 100 x161y115 SB_SML plane 5
82  // 101 x161y115 SB_SML plane 6,5
2A  // 102 x161y115 SB_SML plane 6
A8  // 103 x161y115 SB_SML plane 7
82  // 104 x161y115 SB_SML plane 8,7
2A  // 105 x161y115 SB_SML plane 8
A8  // 106 x161y115 SB_SML plane 9
82  // 107 x161y115 SB_SML plane 10,9
2A  // 108 x161y115 SB_SML plane 10
A8  // 109 x161y115 SB_SML plane 11
82  // 110 x161y115 SB_SML plane 12,11
2A  // 111 x161y115 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CFC0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3B // y_sel: 117
8E // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CFC8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y117
00  // 14 left_edge_EN1 at x-2y117
00  // 15 left_edge_EN2 at x-2y117
00  // 16 left_edge_EN0 at x-2y118
00  // 17 left_edge_EN1 at x-2y118
00  // 18 left_edge_EN2 at x-2y118
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y118 SB_BIG plane 1
12  // 65 x0y118 SB_BIG plane 1
00  // 66 x0y118 SB_DRIVE plane 2,1
48  // 67 x0y118 SB_BIG plane 2
12  // 68 x0y118 SB_BIG plane 2
48  // 69 x0y118 SB_BIG plane 3
12  // 70 x0y118 SB_BIG plane 3
00  // 71 x0y118 SB_DRIVE plane 4,3
48  // 72 x0y118 SB_BIG plane 4
12  // 73 x0y118 SB_BIG plane 4
48  // 74 x0y118 SB_BIG plane 5
12  // 75 x0y118 SB_BIG plane 5
00  // 76 x0y118 SB_DRIVE plane 6,5
48  // 77 x0y118 SB_BIG plane 6
12  // 78 x0y118 SB_BIG plane 6
48  // 79 x0y118 SB_BIG plane 7
12  // 80 x0y118 SB_BIG plane 7
00  // 81 x0y118 SB_DRIVE plane 8,7
48  // 82 x0y118 SB_BIG plane 8
12  // 83 x0y118 SB_BIG plane 8
48  // 84 x0y118 SB_BIG plane 9
12  // 85 x0y118 SB_BIG plane 9
00  // 86 x0y118 SB_DRIVE plane 10,9
48  // 87 x0y118 SB_BIG plane 10
12  // 88 x0y118 SB_BIG plane 10
48  // 89 x0y118 SB_BIG plane 11
12  // 90 x0y118 SB_BIG plane 11
00  // 91 x0y118 SB_DRIVE plane 12,11
48  // 92 x0y118 SB_BIG plane 12
12  // 93 x0y118 SB_BIG plane 12
A8  // 94 x-1y117 SB_SML plane 1
82  // 95 x-1y117 SB_SML plane 2,1
2A  // 96 x-1y117 SB_SML plane 2
A8  // 97 x-1y117 SB_SML plane 3
82  // 98 x-1y117 SB_SML plane 4,3
2A  // 99 x-1y117 SB_SML plane 4
A8  // 100 x-1y117 SB_SML plane 5
82  // 101 x-1y117 SB_SML plane 6,5
2A  // 102 x-1y117 SB_SML plane 6
A8  // 103 x-1y117 SB_SML plane 7
82  // 104 x-1y117 SB_SML plane 8,7
2A  // 105 x-1y117 SB_SML plane 8
A8  // 106 x-1y117 SB_SML plane 9
82  // 107 x-1y117 SB_SML plane 10,9
2A  // 108 x-1y117 SB_SML plane 10
A8  // 109 x-1y117 SB_SML plane 11
82  // 110 x-1y117 SB_SML plane 12,11
2A  // 111 x-1y117 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D03E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3B // y_sel: 117
A1 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D046
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y117
00  // 14 right_edge_EN1 at x163y117
00  // 15 right_edge_EN2 at x163y117
00  // 16 right_edge_EN0 at x163y118
00  // 17 right_edge_EN1 at x163y118
00  // 18 right_edge_EN2 at x163y118
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y117 SB_BIG plane 1
12  // 65 x161y117 SB_BIG plane 1
00  // 66 x161y117 SB_DRIVE plane 2,1
48  // 67 x161y117 SB_BIG plane 2
12  // 68 x161y117 SB_BIG plane 2
48  // 69 x161y117 SB_BIG plane 3
12  // 70 x161y117 SB_BIG plane 3
00  // 71 x161y117 SB_DRIVE plane 4,3
48  // 72 x161y117 SB_BIG plane 4
12  // 73 x161y117 SB_BIG plane 4
48  // 74 x161y117 SB_BIG plane 5
12  // 75 x161y117 SB_BIG plane 5
00  // 76 x161y117 SB_DRIVE plane 6,5
48  // 77 x161y117 SB_BIG plane 6
12  // 78 x161y117 SB_BIG plane 6
48  // 79 x161y117 SB_BIG plane 7
12  // 80 x161y117 SB_BIG plane 7
00  // 81 x161y117 SB_DRIVE plane 8,7
48  // 82 x161y117 SB_BIG plane 8
12  // 83 x161y117 SB_BIG plane 8
48  // 84 x161y117 SB_BIG plane 9
12  // 85 x161y117 SB_BIG plane 9
00  // 86 x161y117 SB_DRIVE plane 10,9
48  // 87 x161y117 SB_BIG plane 10
12  // 88 x161y117 SB_BIG plane 10
48  // 89 x161y117 SB_BIG plane 11
12  // 90 x161y117 SB_BIG plane 11
00  // 91 x161y117 SB_DRIVE plane 12,11
48  // 92 x161y117 SB_BIG plane 12
12  // 93 x161y117 SB_BIG plane 12
A8  // 94 x162y118 SB_SML plane 1
82  // 95 x162y118 SB_SML plane 2,1
2A  // 96 x162y118 SB_SML plane 2
A8  // 97 x162y118 SB_SML plane 3
82  // 98 x162y118 SB_SML plane 4,3
2A  // 99 x162y118 SB_SML plane 4
A8  // 100 x162y118 SB_SML plane 5
82  // 101 x162y118 SB_SML plane 6,5
2A  // 102 x162y118 SB_SML plane 6
A8  // 103 x162y118 SB_SML plane 7
82  // 104 x162y118 SB_SML plane 8,7
2A  // 105 x162y118 SB_SML plane 8
A8  // 106 x162y118 SB_SML plane 9
82  // 107 x162y118 SB_SML plane 10,9
2A  // 108 x162y118 SB_SML plane 10
A8  // 109 x162y118 SB_SML plane 11
82  // 110 x162y118 SB_SML plane 12,11
2A  // 111 x162y118 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D0BC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3C // y_sel: 119
31 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D0C4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y119
00  // 14 left_edge_EN1 at x-2y119
00  // 15 left_edge_EN2 at x-2y119
00  // 16 left_edge_EN0 at x-2y120
00  // 17 left_edge_EN1 at x-2y120
00  // 18 left_edge_EN2 at x-2y120
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y119 SB_BIG plane 1
12  // 65 x-1y119 SB_BIG plane 1
00  // 66 x-1y119 SB_DRIVE plane 2,1
48  // 67 x-1y119 SB_BIG plane 2
12  // 68 x-1y119 SB_BIG plane 2
48  // 69 x-1y119 SB_BIG plane 3
12  // 70 x-1y119 SB_BIG plane 3
00  // 71 x-1y119 SB_DRIVE plane 4,3
48  // 72 x-1y119 SB_BIG plane 4
12  // 73 x-1y119 SB_BIG plane 4
48  // 74 x-1y119 SB_BIG plane 5
12  // 75 x-1y119 SB_BIG plane 5
00  // 76 x-1y119 SB_DRIVE plane 6,5
48  // 77 x-1y119 SB_BIG plane 6
12  // 78 x-1y119 SB_BIG plane 6
48  // 79 x-1y119 SB_BIG plane 7
12  // 80 x-1y119 SB_BIG plane 7
00  // 81 x-1y119 SB_DRIVE plane 8,7
48  // 82 x-1y119 SB_BIG plane 8
12  // 83 x-1y119 SB_BIG plane 8
48  // 84 x-1y119 SB_BIG plane 9
12  // 85 x-1y119 SB_BIG plane 9
00  // 86 x-1y119 SB_DRIVE plane 10,9
48  // 87 x-1y119 SB_BIG plane 10
12  // 88 x-1y119 SB_BIG plane 10
48  // 89 x-1y119 SB_BIG plane 11
12  // 90 x-1y119 SB_BIG plane 11
00  // 91 x-1y119 SB_DRIVE plane 12,11
48  // 92 x-1y119 SB_BIG plane 12
12  // 93 x-1y119 SB_BIG plane 12
A8  // 94 x0y120 SB_SML plane 1
82  // 95 x0y120 SB_SML plane 2,1
2A  // 96 x0y120 SB_SML plane 2
A8  // 97 x0y120 SB_SML plane 3
82  // 98 x0y120 SB_SML plane 4,3
2A  // 99 x0y120 SB_SML plane 4
A8  // 100 x0y120 SB_SML plane 5
82  // 101 x0y120 SB_SML plane 6,5
2A  // 102 x0y120 SB_SML plane 6
A8  // 103 x0y120 SB_SML plane 7
82  // 104 x0y120 SB_SML plane 8,7
2A  // 105 x0y120 SB_SML plane 8
A8  // 106 x0y120 SB_SML plane 9
82  // 107 x0y120 SB_SML plane 10,9
2A  // 108 x0y120 SB_SML plane 10
A8  // 109 x0y120 SB_SML plane 11
82  // 110 x0y120 SB_SML plane 12,11
2A  // 111 x0y120 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D13A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3C // y_sel: 119
1E // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D142
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y119
00  // 14 right_edge_EN1 at x163y119
00  // 15 right_edge_EN2 at x163y119
00  // 16 right_edge_EN0 at x163y120
00  // 17 right_edge_EN1 at x163y120
00  // 18 right_edge_EN2 at x163y120
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y120 SB_BIG plane 1
12  // 65 x162y120 SB_BIG plane 1
00  // 66 x162y120 SB_DRIVE plane 2,1
48  // 67 x162y120 SB_BIG plane 2
12  // 68 x162y120 SB_BIG plane 2
48  // 69 x162y120 SB_BIG plane 3
12  // 70 x162y120 SB_BIG plane 3
00  // 71 x162y120 SB_DRIVE plane 4,3
48  // 72 x162y120 SB_BIG plane 4
12  // 73 x162y120 SB_BIG plane 4
48  // 74 x162y120 SB_BIG plane 5
12  // 75 x162y120 SB_BIG plane 5
00  // 76 x162y120 SB_DRIVE plane 6,5
48  // 77 x162y120 SB_BIG plane 6
12  // 78 x162y120 SB_BIG plane 6
48  // 79 x162y120 SB_BIG plane 7
12  // 80 x162y120 SB_BIG plane 7
00  // 81 x162y120 SB_DRIVE plane 8,7
48  // 82 x162y120 SB_BIG plane 8
12  // 83 x162y120 SB_BIG plane 8
48  // 84 x162y120 SB_BIG plane 9
12  // 85 x162y120 SB_BIG plane 9
00  // 86 x162y120 SB_DRIVE plane 10,9
48  // 87 x162y120 SB_BIG plane 10
12  // 88 x162y120 SB_BIG plane 10
48  // 89 x162y120 SB_BIG plane 11
12  // 90 x162y120 SB_BIG plane 11
00  // 91 x162y120 SB_DRIVE plane 12,11
48  // 92 x162y120 SB_BIG plane 12
12  // 93 x162y120 SB_BIG plane 12
A8  // 94 x161y119 SB_SML plane 1
82  // 95 x161y119 SB_SML plane 2,1
2A  // 96 x161y119 SB_SML plane 2
A8  // 97 x161y119 SB_SML plane 3
82  // 98 x161y119 SB_SML plane 4,3
2A  // 99 x161y119 SB_SML plane 4
A8  // 100 x161y119 SB_SML plane 5
82  // 101 x161y119 SB_SML plane 6,5
2A  // 102 x161y119 SB_SML plane 6
A8  // 103 x161y119 SB_SML plane 7
82  // 104 x161y119 SB_SML plane 8,7
2A  // 105 x161y119 SB_SML plane 8
A8  // 106 x161y119 SB_SML plane 9
82  // 107 x161y119 SB_SML plane 10,9
2A  // 108 x161y119 SB_SML plane 10
A8  // 109 x161y119 SB_SML plane 11
82  // 110 x161y119 SB_SML plane 12,11
2A  // 111 x161y119 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D1B8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3D // y_sel: 121
B8 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D1C0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y121
00  // 14 left_edge_EN1 at x-2y121
00  // 15 left_edge_EN2 at x-2y121
00  // 16 left_edge_EN0 at x-2y122
00  // 17 left_edge_EN1 at x-2y122
00  // 18 left_edge_EN2 at x-2y122
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y122 SB_BIG plane 1
12  // 65 x0y122 SB_BIG plane 1
00  // 66 x0y122 SB_DRIVE plane 2,1
48  // 67 x0y122 SB_BIG plane 2
12  // 68 x0y122 SB_BIG plane 2
48  // 69 x0y122 SB_BIG plane 3
12  // 70 x0y122 SB_BIG plane 3
00  // 71 x0y122 SB_DRIVE plane 4,3
48  // 72 x0y122 SB_BIG plane 4
12  // 73 x0y122 SB_BIG plane 4
48  // 74 x0y122 SB_BIG plane 5
12  // 75 x0y122 SB_BIG plane 5
00  // 76 x0y122 SB_DRIVE plane 6,5
48  // 77 x0y122 SB_BIG plane 6
12  // 78 x0y122 SB_BIG plane 6
48  // 79 x0y122 SB_BIG plane 7
12  // 80 x0y122 SB_BIG plane 7
00  // 81 x0y122 SB_DRIVE plane 8,7
48  // 82 x0y122 SB_BIG plane 8
12  // 83 x0y122 SB_BIG plane 8
48  // 84 x0y122 SB_BIG plane 9
12  // 85 x0y122 SB_BIG plane 9
00  // 86 x0y122 SB_DRIVE plane 10,9
48  // 87 x0y122 SB_BIG plane 10
12  // 88 x0y122 SB_BIG plane 10
48  // 89 x0y122 SB_BIG plane 11
12  // 90 x0y122 SB_BIG plane 11
00  // 91 x0y122 SB_DRIVE plane 12,11
48  // 92 x0y122 SB_BIG plane 12
12  // 93 x0y122 SB_BIG plane 12
A8  // 94 x-1y121 SB_SML plane 1
82  // 95 x-1y121 SB_SML plane 2,1
2A  // 96 x-1y121 SB_SML plane 2
A8  // 97 x-1y121 SB_SML plane 3
82  // 98 x-1y121 SB_SML plane 4,3
2A  // 99 x-1y121 SB_SML plane 4
A8  // 100 x-1y121 SB_SML plane 5
82  // 101 x-1y121 SB_SML plane 6,5
2A  // 102 x-1y121 SB_SML plane 6
A8  // 103 x-1y121 SB_SML plane 7
82  // 104 x-1y121 SB_SML plane 8,7
2A  // 105 x-1y121 SB_SML plane 8
A8  // 106 x-1y121 SB_SML plane 9
82  // 107 x-1y121 SB_SML plane 10,9
2A  // 108 x-1y121 SB_SML plane 10
A8  // 109 x-1y121 SB_SML plane 11
82  // 110 x-1y121 SB_SML plane 12,11
2A  // 111 x-1y121 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D236     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3D // y_sel: 121
97 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D23E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y121
00  // 14 right_edge_EN1 at x163y121
00  // 15 right_edge_EN2 at x163y121
00  // 16 right_edge_EN0 at x163y122
00  // 17 right_edge_EN1 at x163y122
00  // 18 right_edge_EN2 at x163y122
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y121 SB_BIG plane 1
12  // 65 x161y121 SB_BIG plane 1
00  // 66 x161y121 SB_DRIVE plane 2,1
48  // 67 x161y121 SB_BIG plane 2
12  // 68 x161y121 SB_BIG plane 2
48  // 69 x161y121 SB_BIG plane 3
12  // 70 x161y121 SB_BIG plane 3
00  // 71 x161y121 SB_DRIVE plane 4,3
48  // 72 x161y121 SB_BIG plane 4
12  // 73 x161y121 SB_BIG plane 4
48  // 74 x161y121 SB_BIG plane 5
12  // 75 x161y121 SB_BIG plane 5
00  // 76 x161y121 SB_DRIVE plane 6,5
48  // 77 x161y121 SB_BIG plane 6
12  // 78 x161y121 SB_BIG plane 6
48  // 79 x161y121 SB_BIG plane 7
12  // 80 x161y121 SB_BIG plane 7
00  // 81 x161y121 SB_DRIVE plane 8,7
48  // 82 x161y121 SB_BIG plane 8
12  // 83 x161y121 SB_BIG plane 8
48  // 84 x161y121 SB_BIG plane 9
12  // 85 x161y121 SB_BIG plane 9
00  // 86 x161y121 SB_DRIVE plane 10,9
48  // 87 x161y121 SB_BIG plane 10
12  // 88 x161y121 SB_BIG plane 10
48  // 89 x161y121 SB_BIG plane 11
12  // 90 x161y121 SB_BIG plane 11
00  // 91 x161y121 SB_DRIVE plane 12,11
48  // 92 x161y121 SB_BIG plane 12
12  // 93 x161y121 SB_BIG plane 12
A8  // 94 x162y122 SB_SML plane 1
82  // 95 x162y122 SB_SML plane 2,1
2A  // 96 x162y122 SB_SML plane 2
A8  // 97 x162y122 SB_SML plane 3
82  // 98 x162y122 SB_SML plane 4,3
2A  // 99 x162y122 SB_SML plane 4
A8  // 100 x162y122 SB_SML plane 5
82  // 101 x162y122 SB_SML plane 6,5
2A  // 102 x162y122 SB_SML plane 6
A8  // 103 x162y122 SB_SML plane 7
82  // 104 x162y122 SB_SML plane 8,7
2A  // 105 x162y122 SB_SML plane 8
A8  // 106 x162y122 SB_SML plane 9
82  // 107 x162y122 SB_SML plane 10,9
2A  // 108 x162y122 SB_SML plane 10
A8  // 109 x162y122 SB_SML plane 11
82  // 110 x162y122 SB_SML plane 12,11
2A  // 111 x162y122 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D2B4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3E // y_sel: 123
23 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D2BC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y123
00  // 14 left_edge_EN1 at x-2y123
00  // 15 left_edge_EN2 at x-2y123
00  // 16 left_edge_EN0 at x-2y124
00  // 17 left_edge_EN1 at x-2y124
00  // 18 left_edge_EN2 at x-2y124
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y123 SB_BIG plane 1
12  // 65 x-1y123 SB_BIG plane 1
00  // 66 x-1y123 SB_DRIVE plane 2,1
48  // 67 x-1y123 SB_BIG plane 2
12  // 68 x-1y123 SB_BIG plane 2
48  // 69 x-1y123 SB_BIG plane 3
12  // 70 x-1y123 SB_BIG plane 3
00  // 71 x-1y123 SB_DRIVE plane 4,3
48  // 72 x-1y123 SB_BIG plane 4
12  // 73 x-1y123 SB_BIG plane 4
48  // 74 x-1y123 SB_BIG plane 5
12  // 75 x-1y123 SB_BIG plane 5
00  // 76 x-1y123 SB_DRIVE plane 6,5
48  // 77 x-1y123 SB_BIG plane 6
12  // 78 x-1y123 SB_BIG plane 6
48  // 79 x-1y123 SB_BIG plane 7
12  // 80 x-1y123 SB_BIG plane 7
00  // 81 x-1y123 SB_DRIVE plane 8,7
48  // 82 x-1y123 SB_BIG plane 8
12  // 83 x-1y123 SB_BIG plane 8
48  // 84 x-1y123 SB_BIG plane 9
12  // 85 x-1y123 SB_BIG plane 9
00  // 86 x-1y123 SB_DRIVE plane 10,9
48  // 87 x-1y123 SB_BIG plane 10
12  // 88 x-1y123 SB_BIG plane 10
48  // 89 x-1y123 SB_BIG plane 11
12  // 90 x-1y123 SB_BIG plane 11
00  // 91 x-1y123 SB_DRIVE plane 12,11
48  // 92 x-1y123 SB_BIG plane 12
12  // 93 x-1y123 SB_BIG plane 12
A8  // 94 x0y124 SB_SML plane 1
82  // 95 x0y124 SB_SML plane 2,1
2A  // 96 x0y124 SB_SML plane 2
A8  // 97 x0y124 SB_SML plane 3
82  // 98 x0y124 SB_SML plane 4,3
2A  // 99 x0y124 SB_SML plane 4
A8  // 100 x0y124 SB_SML plane 5
82  // 101 x0y124 SB_SML plane 6,5
2A  // 102 x0y124 SB_SML plane 6
A8  // 103 x0y124 SB_SML plane 7
82  // 104 x0y124 SB_SML plane 8,7
2A  // 105 x0y124 SB_SML plane 8
A8  // 106 x0y124 SB_SML plane 9
82  // 107 x0y124 SB_SML plane 10,9
2A  // 108 x0y124 SB_SML plane 10
A8  // 109 x0y124 SB_SML plane 11
82  // 110 x0y124 SB_SML plane 12,11
2A  // 111 x0y124 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D332     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3E // y_sel: 123
EB // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D33A
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x29y123 CPE[0]
00  //  1 x29y123 CPE[1]
00  //  2 x29y123 CPE[2]
00  //  3 x29y123 CPE[3]
00  //  4 x29y123 CPE[4]
00  //  5 x29y123 CPE[5]
00  //  6 x29y123 CPE[6]
00  //  7 x29y123 CPE[7]
00  //  8 x29y123 CPE[8]
00  //  9 x29y123 CPE[9]
00  // 10 x29y124 CPE[0]
00  // 11 x29y124 CPE[1]
00  // 12 x29y124 CPE[2]
00  // 13 x29y124 CPE[3]
00  // 14 x29y124 CPE[4]
00  // 15 x29y124 CPE[5]
00  // 16 x29y124 CPE[6]
00  // 17 x29y124 CPE[7]
00  // 18 x29y124 CPE[8]
00  // 19 x29y124 CPE[9]
00  // 20 x30y123 CPE[0]
00  // 21 x30y123 CPE[1]
00  // 22 x30y123 CPE[2]
00  // 23 x30y123 CPE[3]
00  // 24 x30y123 CPE[4]
00  // 25 x30y123 CPE[5]
00  // 26 x30y123 CPE[6]
00  // 27 x30y123 CPE[7]
00  // 28 x30y123 CPE[8]
00  // 29 x30y123 CPE[9]
00  // 30 x30y124 CPE[0]
00  // 31 x30y124 CPE[1]
00  // 32 x30y124 CPE[2]
00  // 33 x30y124 CPE[3]
00  // 34 x30y124 CPE[4]
00  // 35 x30y124 CPE[5]
00  // 36 x30y124 CPE[6]
00  // 37 x30y124 CPE[7]
00  // 38 x30y124 CPE[8]
00  // 39 x30y124 CPE[9]
00  // 40 x29y123 INMUX plane 2,1
00  // 41 x29y123 INMUX plane 4,3
00  // 42 x29y123 INMUX plane 6,5
00  // 43 x29y123 INMUX plane 8,7
00  // 44 x29y123 INMUX plane 10,9
00  // 45 x29y123 INMUX plane 12,11
00  // 46 x29y124 INMUX plane 2,1
00  // 47 x29y124 INMUX plane 4,3
00  // 48 x29y124 INMUX plane 6,5
00  // 49 x29y124 INMUX plane 8,7
00  // 50 x29y124 INMUX plane 10,9
00  // 51 x29y124 INMUX plane 12,11
00  // 52 x30y123 INMUX plane 2,1
00  // 53 x30y123 INMUX plane 4,3
00  // 54 x30y123 INMUX plane 6,5
00  // 55 x30y123 INMUX plane 8,7
00  // 56 x30y123 INMUX plane 10,9
00  // 57 x30y123 INMUX plane 12,11
00  // 58 x30y124 INMUX plane 2,1
00  // 59 x30y124 INMUX plane 4,3
00  // 60 x30y124 INMUX plane 6,5
00  // 61 x30y124 INMUX plane 8,7
00  // 62 x30y124 INMUX plane 10,9
00  // 63 x30y124 INMUX plane 12,11
00  // 64 x30y124 SB_BIG plane 1
00  // 65 x30y124 SB_BIG plane 1
00  // 66 x30y124 SB_DRIVE plane 2,1
00  // 67 x30y124 SB_BIG plane 2
00  // 68 x30y124 SB_BIG plane 2
00  // 69 x30y124 SB_BIG plane 3
00  // 70 x30y124 SB_BIG plane 3
00  // 71 x30y124 SB_DRIVE plane 4,3
00  // 72 x30y124 SB_BIG plane 4
00  // 73 x30y124 SB_BIG plane 4
00  // 74 x30y124 SB_BIG plane 5
00  // 75 x30y124 SB_BIG plane 5
20  // 76 x30y124 SB_DRIVE plane 6,5
7F // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x161y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D38D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3E // y_sel: 123
0C // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D395
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y123
00  // 14 right_edge_EN1 at x163y123
00  // 15 right_edge_EN2 at x163y123
00  // 16 right_edge_EN0 at x163y124
00  // 17 right_edge_EN1 at x163y124
00  // 18 right_edge_EN2 at x163y124
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y124 SB_BIG plane 1
12  // 65 x162y124 SB_BIG plane 1
00  // 66 x162y124 SB_DRIVE plane 2,1
48  // 67 x162y124 SB_BIG plane 2
12  // 68 x162y124 SB_BIG plane 2
48  // 69 x162y124 SB_BIG plane 3
12  // 70 x162y124 SB_BIG plane 3
00  // 71 x162y124 SB_DRIVE plane 4,3
48  // 72 x162y124 SB_BIG plane 4
12  // 73 x162y124 SB_BIG plane 4
48  // 74 x162y124 SB_BIG plane 5
12  // 75 x162y124 SB_BIG plane 5
00  // 76 x162y124 SB_DRIVE plane 6,5
48  // 77 x162y124 SB_BIG plane 6
12  // 78 x162y124 SB_BIG plane 6
48  // 79 x162y124 SB_BIG plane 7
12  // 80 x162y124 SB_BIG plane 7
00  // 81 x162y124 SB_DRIVE plane 8,7
48  // 82 x162y124 SB_BIG plane 8
12  // 83 x162y124 SB_BIG plane 8
48  // 84 x162y124 SB_BIG plane 9
12  // 85 x162y124 SB_BIG plane 9
00  // 86 x162y124 SB_DRIVE plane 10,9
48  // 87 x162y124 SB_BIG plane 10
12  // 88 x162y124 SB_BIG plane 10
48  // 89 x162y124 SB_BIG plane 11
12  // 90 x162y124 SB_BIG plane 11
00  // 91 x162y124 SB_DRIVE plane 12,11
48  // 92 x162y124 SB_BIG plane 12
12  // 93 x162y124 SB_BIG plane 12
A8  // 94 x161y123 SB_SML plane 1
82  // 95 x161y123 SB_SML plane 2,1
2A  // 96 x161y123 SB_SML plane 2
A8  // 97 x161y123 SB_SML plane 3
82  // 98 x161y123 SB_SML plane 4,3
2A  // 99 x161y123 SB_SML plane 4
A8  // 100 x161y123 SB_SML plane 5
82  // 101 x161y123 SB_SML plane 6,5
2A  // 102 x161y123 SB_SML plane 6
A8  // 103 x161y123 SB_SML plane 7
82  // 104 x161y123 SB_SML plane 8,7
2A  // 105 x161y123 SB_SML plane 8
A8  // 106 x161y123 SB_SML plane 9
82  // 107 x161y123 SB_SML plane 10,9
2A  // 108 x161y123 SB_SML plane 10
A8  // 109 x161y123 SB_SML plane 11
82  // 110 x161y123 SB_SML plane 12,11
2A  // 111 x161y123 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D40B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3F // y_sel: 125
AA // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D413
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y125
00  // 14 left_edge_EN1 at x-2y125
00  // 15 left_edge_EN2 at x-2y125
00  // 16 left_edge_EN0 at x-2y126
00  // 17 left_edge_EN1 at x-2y126
00  // 18 left_edge_EN2 at x-2y126
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y126 SB_BIG plane 1
12  // 65 x0y126 SB_BIG plane 1
00  // 66 x0y126 SB_DRIVE plane 2,1
48  // 67 x0y126 SB_BIG plane 2
12  // 68 x0y126 SB_BIG plane 2
48  // 69 x0y126 SB_BIG plane 3
12  // 70 x0y126 SB_BIG plane 3
00  // 71 x0y126 SB_DRIVE plane 4,3
48  // 72 x0y126 SB_BIG plane 4
12  // 73 x0y126 SB_BIG plane 4
48  // 74 x0y126 SB_BIG plane 5
12  // 75 x0y126 SB_BIG plane 5
00  // 76 x0y126 SB_DRIVE plane 6,5
48  // 77 x0y126 SB_BIG plane 6
12  // 78 x0y126 SB_BIG plane 6
48  // 79 x0y126 SB_BIG plane 7
12  // 80 x0y126 SB_BIG plane 7
00  // 81 x0y126 SB_DRIVE plane 8,7
48  // 82 x0y126 SB_BIG plane 8
12  // 83 x0y126 SB_BIG plane 8
48  // 84 x0y126 SB_BIG plane 9
12  // 85 x0y126 SB_BIG plane 9
00  // 86 x0y126 SB_DRIVE plane 10,9
48  // 87 x0y126 SB_BIG plane 10
12  // 88 x0y126 SB_BIG plane 10
48  // 89 x0y126 SB_BIG plane 11
12  // 90 x0y126 SB_BIG plane 11
00  // 91 x0y126 SB_DRIVE plane 12,11
48  // 92 x0y126 SB_BIG plane 12
12  // 93 x0y126 SB_BIG plane 12
A8  // 94 x-1y125 SB_SML plane 1
82  // 95 x-1y125 SB_SML plane 2,1
2A  // 96 x-1y125 SB_SML plane 2
A8  // 97 x-1y125 SB_SML plane 3
82  // 98 x-1y125 SB_SML plane 4,3
2A  // 99 x-1y125 SB_SML plane 4
A8  // 100 x-1y125 SB_SML plane 5
82  // 101 x-1y125 SB_SML plane 6,5
2A  // 102 x-1y125 SB_SML plane 6
A8  // 103 x-1y125 SB_SML plane 7
82  // 104 x-1y125 SB_SML plane 8,7
2A  // 105 x-1y125 SB_SML plane 8
A8  // 106 x-1y125 SB_SML plane 9
82  // 107 x-1y125 SB_SML plane 10,9
2A  // 108 x-1y125 SB_SML plane 10
A8  // 109 x-1y125 SB_SML plane 11
82  // 110 x-1y125 SB_SML plane 12,11
2A  // 111 x-1y125 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D489     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3F // y_sel: 125
5B // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D491
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x39y125 CPE[0]
00  //  1 x39y125 CPE[1]
00  //  2 x39y125 CPE[2]
00  //  3 x39y125 CPE[3]
00  //  4 x39y125 CPE[4]
00  //  5 x39y125 CPE[5]
00  //  6 x39y125 CPE[6]
00  //  7 x39y125 CPE[7]
00  //  8 x39y125 CPE[8]
00  //  9 x39y125 CPE[9]
00  // 10 x39y126 CPE[0]
00  // 11 x39y126 CPE[1]
00  // 12 x39y126 CPE[2]
00  // 13 x39y126 CPE[3]
00  // 14 x39y126 CPE[4]
00  // 15 x39y126 CPE[5]
00  // 16 x39y126 CPE[6]
00  // 17 x39y126 CPE[7]
00  // 18 x39y126 CPE[8]
00  // 19 x39y126 CPE[9]
00  // 20 x40y125 CPE[0]
00  // 21 x40y125 CPE[1]
00  // 22 x40y125 CPE[2]
00  // 23 x40y125 CPE[3]
00  // 24 x40y125 CPE[4]
00  // 25 x40y125 CPE[5]
00  // 26 x40y125 CPE[6]
00  // 27 x40y125 CPE[7]
00  // 28 x40y125 CPE[8]
00  // 29 x40y125 CPE[9]
00  // 30 x40y126 CPE[0]
00  // 31 x40y126 CPE[1]
00  // 32 x40y126 CPE[2]
00  // 33 x40y126 CPE[3]
00  // 34 x40y126 CPE[4]
00  // 35 x40y126 CPE[5]
00  // 36 x40y126 CPE[6]
00  // 37 x40y126 CPE[7]
00  // 38 x40y126 CPE[8]
00  // 39 x40y126 CPE[9]
00  // 40 x39y125 INMUX plane 2,1
00  // 41 x39y125 INMUX plane 4,3
00  // 42 x39y125 INMUX plane 6,5
00  // 43 x39y125 INMUX plane 8,7
00  // 44 x39y125 INMUX plane 10,9
00  // 45 x39y125 INMUX plane 12,11
00  // 46 x39y126 INMUX plane 2,1
00  // 47 x39y126 INMUX plane 4,3
00  // 48 x39y126 INMUX plane 6,5
00  // 49 x39y126 INMUX plane 8,7
00  // 50 x39y126 INMUX plane 10,9
00  // 51 x39y126 INMUX plane 12,11
00  // 52 x40y125 INMUX plane 2,1
00  // 53 x40y125 INMUX plane 4,3
00  // 54 x40y125 INMUX plane 6,5
00  // 55 x40y125 INMUX plane 8,7
00  // 56 x40y125 INMUX plane 10,9
00  // 57 x40y125 INMUX plane 12,11
00  // 58 x40y126 INMUX plane 2,1
00  // 59 x40y126 INMUX plane 4,3
00  // 60 x40y126 INMUX plane 6,5
00  // 61 x40y126 INMUX plane 8,7
00  // 62 x40y126 INMUX plane 10,9
00  // 63 x40y126 INMUX plane 12,11
00  // 64 x40y126 SB_BIG plane 1
00  // 65 x40y126 SB_BIG plane 1
00  // 66 x40y126 SB_DRIVE plane 2,1
00  // 67 x40y126 SB_BIG plane 2
00  // 68 x40y126 SB_BIG plane 2
89  // 69 x40y126 SB_BIG plane 3
01  // 70 x40y126 SB_BIG plane 3
01  // 71 x40y126 SB_DRIVE plane 4,3
E8 // -- CRC low byte
37 // -- CRC high byte


// Config Latches on x41y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D4DF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3F // y_sel: 125
83 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D4E7
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x41y125 CPE[0]
00  //  1 x41y125 CPE[1]
00  //  2 x41y125 CPE[2]
00  //  3 x41y125 CPE[3]
00  //  4 x41y125 CPE[4]
00  //  5 x41y125 CPE[5]
00  //  6 x41y125 CPE[6]
00  //  7 x41y125 CPE[7]
00  //  8 x41y125 CPE[8]
00  //  9 x41y125 CPE[9]
00  // 10 x41y126 CPE[0]
00  // 11 x41y126 CPE[1]
00  // 12 x41y126 CPE[2]
00  // 13 x41y126 CPE[3]
00  // 14 x41y126 CPE[4]
00  // 15 x41y126 CPE[5]
00  // 16 x41y126 CPE[6]
00  // 17 x41y126 CPE[7]
00  // 18 x41y126 CPE[8]
00  // 19 x41y126 CPE[9]
00  // 20 x42y125 CPE[0]
00  // 21 x42y125 CPE[1]
00  // 22 x42y125 CPE[2]
00  // 23 x42y125 CPE[3]
00  // 24 x42y125 CPE[4]
00  // 25 x42y125 CPE[5]
00  // 26 x42y125 CPE[6]
00  // 27 x42y125 CPE[7]
00  // 28 x42y125 CPE[8]
00  // 29 x42y125 CPE[9]
00  // 30 x42y126 CPE[0]
00  // 31 x42y126 CPE[1]
00  // 32 x42y126 CPE[2]
00  // 33 x42y126 CPE[3]
00  // 34 x42y126 CPE[4]
00  // 35 x42y126 CPE[5]
00  // 36 x42y126 CPE[6]
00  // 37 x42y126 CPE[7]
00  // 38 x42y126 CPE[8]
00  // 39 x42y126 CPE[9]
00  // 40 x41y125 INMUX plane 2,1
00  // 41 x41y125 INMUX plane 4,3
00  // 42 x41y125 INMUX plane 6,5
00  // 43 x41y125 INMUX plane 8,7
00  // 44 x41y125 INMUX plane 10,9
00  // 45 x41y125 INMUX plane 12,11
00  // 46 x41y126 INMUX plane 2,1
01  // 47 x41y126 INMUX plane 4,3
00  // 48 x41y126 INMUX plane 6,5
00  // 49 x41y126 INMUX plane 8,7
00  // 50 x41y126 INMUX plane 10,9
00  // 51 x41y126 INMUX plane 12,11
00  // 52 x42y125 INMUX plane 2,1
00  // 53 x42y125 INMUX plane 4,3
00  // 54 x42y125 INMUX plane 6,5
00  // 55 x42y125 INMUX plane 8,7
00  // 56 x42y125 INMUX plane 10,9
00  // 57 x42y125 INMUX plane 12,11
00  // 58 x42y126 INMUX plane 2,1
01  // 59 x42y126 INMUX plane 4,3
48 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x55y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D529     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
3F // y_sel: 125
9B // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D531
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x55y125 CPE[0]
00  //  1 x55y125 CPE[1]
00  //  2 x55y125 CPE[2]
00  //  3 x55y125 CPE[3]
00  //  4 x55y125 CPE[4]
00  //  5 x55y125 CPE[5]
00  //  6 x55y125 CPE[6]
00  //  7 x55y125 CPE[7]
00  //  8 x55y125 CPE[8]
00  //  9 x55y125 CPE[9]
00  // 10 x55y126 CPE[0]
00  // 11 x55y126 CPE[1]
00  // 12 x55y126 CPE[2]
00  // 13 x55y126 CPE[3]
00  // 14 x55y126 CPE[4]
00  // 15 x55y126 CPE[5]
00  // 16 x55y126 CPE[6]
00  // 17 x55y126 CPE[7]
00  // 18 x55y126 CPE[8]
00  // 19 x55y126 CPE[9]
00  // 20 x56y125 CPE[0]
00  // 21 x56y125 CPE[1]
00  // 22 x56y125 CPE[2]
00  // 23 x56y125 CPE[3]
00  // 24 x56y125 CPE[4]
00  // 25 x56y125 CPE[5]
00  // 26 x56y125 CPE[6]
00  // 27 x56y125 CPE[7]
00  // 28 x56y125 CPE[8]
00  // 29 x56y125 CPE[9]
00  // 30 x56y126 CPE[0]
00  // 31 x56y126 CPE[1]
00  // 32 x56y126 CPE[2]
00  // 33 x56y126 CPE[3]
00  // 34 x56y126 CPE[4]
00  // 35 x56y126 CPE[5]
00  // 36 x56y126 CPE[6]
00  // 37 x56y126 CPE[7]
00  // 38 x56y126 CPE[8]
00  // 39 x56y126 CPE[9]
00  // 40 x55y125 INMUX plane 2,1
00  // 41 x55y125 INMUX plane 4,3
00  // 42 x55y125 INMUX plane 6,5
00  // 43 x55y125 INMUX plane 8,7
00  // 44 x55y125 INMUX plane 10,9
00  // 45 x55y125 INMUX plane 12,11
00  // 46 x55y126 INMUX plane 2,1
00  // 47 x55y126 INMUX plane 4,3
00  // 48 x55y126 INMUX plane 6,5
00  // 49 x55y126 INMUX plane 8,7
00  // 50 x55y126 INMUX plane 10,9
00  // 51 x55y126 INMUX plane 12,11
00  // 52 x56y125 INMUX plane 2,1
00  // 53 x56y125 INMUX plane 4,3
00  // 54 x56y125 INMUX plane 6,5
00  // 55 x56y125 INMUX plane 8,7
00  // 56 x56y125 INMUX plane 10,9
00  // 57 x56y125 INMUX plane 12,11
00  // 58 x56y126 INMUX plane 2,1
00  // 59 x56y126 INMUX plane 4,3
00  // 60 x56y126 INMUX plane 6,5
00  // 61 x56y126 INMUX plane 8,7
00  // 62 x56y126 INMUX plane 10,9
00  // 63 x56y126 INMUX plane 12,11
00  // 64 x56y126 SB_BIG plane 1
00  // 65 x56y126 SB_BIG plane 1
00  // 66 x56y126 SB_DRIVE plane 2,1
00  // 67 x56y126 SB_BIG plane 2
00  // 68 x56y126 SB_BIG plane 2
31  // 69 x56y126 SB_BIG plane 3
00  // 70 x56y126 SB_BIG plane 3
01  // 71 x56y126 SB_DRIVE plane 4,3
B0 // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x57y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D57F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
3F // y_sel: 125
43 // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D587
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x57y125 CPE[0]
00  //  1 x57y125 CPE[1]
00  //  2 x57y125 CPE[2]
00  //  3 x57y125 CPE[3]
00  //  4 x57y125 CPE[4]
00  //  5 x57y125 CPE[5]
00  //  6 x57y125 CPE[6]
00  //  7 x57y125 CPE[7]
00  //  8 x57y125 CPE[8]
00  //  9 x57y125 CPE[9]
00  // 10 x57y126 CPE[0]
00  // 11 x57y126 CPE[1]
00  // 12 x57y126 CPE[2]
00  // 13 x57y126 CPE[3]
00  // 14 x57y126 CPE[4]
00  // 15 x57y126 CPE[5]
00  // 16 x57y126 CPE[6]
00  // 17 x57y126 CPE[7]
00  // 18 x57y126 CPE[8]
00  // 19 x57y126 CPE[9]
00  // 20 x58y125 CPE[0]
00  // 21 x58y125 CPE[1]
00  // 22 x58y125 CPE[2]
00  // 23 x58y125 CPE[3]
00  // 24 x58y125 CPE[4]
00  // 25 x58y125 CPE[5]
00  // 26 x58y125 CPE[6]
00  // 27 x58y125 CPE[7]
00  // 28 x58y125 CPE[8]
00  // 29 x58y125 CPE[9]
00  // 30 x58y126 CPE[0]
00  // 31 x58y126 CPE[1]
00  // 32 x58y126 CPE[2]
00  // 33 x58y126 CPE[3]
00  // 34 x58y126 CPE[4]
00  // 35 x58y126 CPE[5]
00  // 36 x58y126 CPE[6]
00  // 37 x58y126 CPE[7]
00  // 38 x58y126 CPE[8]
00  // 39 x58y126 CPE[9]
00  // 40 x57y125 INMUX plane 2,1
00  // 41 x57y125 INMUX plane 4,3
00  // 42 x57y125 INMUX plane 6,5
00  // 43 x57y125 INMUX plane 8,7
00  // 44 x57y125 INMUX plane 10,9
00  // 45 x57y125 INMUX plane 12,11
00  // 46 x57y126 INMUX plane 2,1
01  // 47 x57y126 INMUX plane 4,3
00  // 48 x57y126 INMUX plane 6,5
00  // 49 x57y126 INMUX plane 8,7
00  // 50 x57y126 INMUX plane 10,9
00  // 51 x57y126 INMUX plane 12,11
00  // 52 x58y125 INMUX plane 2,1
00  // 53 x58y125 INMUX plane 4,3
00  // 54 x58y125 INMUX plane 6,5
00  // 55 x58y125 INMUX plane 8,7
00  // 56 x58y125 INMUX plane 10,9
00  // 57 x58y125 INMUX plane 12,11
00  // 58 x58y126 INMUX plane 2,1
01  // 59 x58y126 INMUX plane 4,3
48 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x71y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D5C9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
3F // y_sel: 125
F9 // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D5D1
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x71y125 CPE[0]
00  //  1 x71y125 CPE[1]
00  //  2 x71y125 CPE[2]
00  //  3 x71y125 CPE[3]
00  //  4 x71y125 CPE[4]
00  //  5 x71y125 CPE[5]
00  //  6 x71y125 CPE[6]
00  //  7 x71y125 CPE[7]
00  //  8 x71y125 CPE[8]
00  //  9 x71y125 CPE[9]
00  // 10 x71y126 CPE[0]
00  // 11 x71y126 CPE[1]
00  // 12 x71y126 CPE[2]
00  // 13 x71y126 CPE[3]
00  // 14 x71y126 CPE[4]
00  // 15 x71y126 CPE[5]
00  // 16 x71y126 CPE[6]
00  // 17 x71y126 CPE[7]
00  // 18 x71y126 CPE[8]
00  // 19 x71y126 CPE[9]
00  // 20 x72y125 CPE[0]
00  // 21 x72y125 CPE[1]
00  // 22 x72y125 CPE[2]
00  // 23 x72y125 CPE[3]
00  // 24 x72y125 CPE[4]
00  // 25 x72y125 CPE[5]
00  // 26 x72y125 CPE[6]
00  // 27 x72y125 CPE[7]
00  // 28 x72y125 CPE[8]
00  // 29 x72y125 CPE[9]
00  // 30 x72y126 CPE[0]
00  // 31 x72y126 CPE[1]
00  // 32 x72y126 CPE[2]
00  // 33 x72y126 CPE[3]
00  // 34 x72y126 CPE[4]
00  // 35 x72y126 CPE[5]
00  // 36 x72y126 CPE[6]
00  // 37 x72y126 CPE[7]
00  // 38 x72y126 CPE[8]
00  // 39 x72y126 CPE[9]
00  // 40 x71y125 INMUX plane 2,1
00  // 41 x71y125 INMUX plane 4,3
00  // 42 x71y125 INMUX plane 6,5
00  // 43 x71y125 INMUX plane 8,7
00  // 44 x71y125 INMUX plane 10,9
00  // 45 x71y125 INMUX plane 12,11
00  // 46 x71y126 INMUX plane 2,1
00  // 47 x71y126 INMUX plane 4,3
00  // 48 x71y126 INMUX plane 6,5
00  // 49 x71y126 INMUX plane 8,7
00  // 50 x71y126 INMUX plane 10,9
00  // 51 x71y126 INMUX plane 12,11
00  // 52 x72y125 INMUX plane 2,1
00  // 53 x72y125 INMUX plane 4,3
00  // 54 x72y125 INMUX plane 6,5
00  // 55 x72y125 INMUX plane 8,7
00  // 56 x72y125 INMUX plane 10,9
00  // 57 x72y125 INMUX plane 12,11
00  // 58 x72y126 INMUX plane 2,1
00  // 59 x72y126 INMUX plane 4,3
00  // 60 x72y126 INMUX plane 6,5
00  // 61 x72y126 INMUX plane 8,7
00  // 62 x72y126 INMUX plane 10,9
00  // 63 x72y126 INMUX plane 12,11
00  // 64 x72y126 SB_BIG plane 1
00  // 65 x72y126 SB_BIG plane 1
00  // 66 x72y126 SB_DRIVE plane 2,1
00  // 67 x72y126 SB_BIG plane 2
00  // 68 x72y126 SB_BIG plane 2
31  // 69 x72y126 SB_BIG plane 3
00  // 70 x72y126 SB_BIG plane 3
01  // 71 x72y126 SB_DRIVE plane 4,3
B0 // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x73y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D61F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
3F // y_sel: 125
21 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D627
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x73y125 CPE[0]
00  //  1 x73y125 CPE[1]
00  //  2 x73y125 CPE[2]
00  //  3 x73y125 CPE[3]
00  //  4 x73y125 CPE[4]
00  //  5 x73y125 CPE[5]
00  //  6 x73y125 CPE[6]
00  //  7 x73y125 CPE[7]
00  //  8 x73y125 CPE[8]
00  //  9 x73y125 CPE[9]
00  // 10 x73y126 CPE[0]
00  // 11 x73y126 CPE[1]
00  // 12 x73y126 CPE[2]
00  // 13 x73y126 CPE[3]
00  // 14 x73y126 CPE[4]
00  // 15 x73y126 CPE[5]
00  // 16 x73y126 CPE[6]
00  // 17 x73y126 CPE[7]
00  // 18 x73y126 CPE[8]
00  // 19 x73y126 CPE[9]
00  // 20 x74y125 CPE[0]
00  // 21 x74y125 CPE[1]
00  // 22 x74y125 CPE[2]
00  // 23 x74y125 CPE[3]
00  // 24 x74y125 CPE[4]
00  // 25 x74y125 CPE[5]
00  // 26 x74y125 CPE[6]
00  // 27 x74y125 CPE[7]
00  // 28 x74y125 CPE[8]
00  // 29 x74y125 CPE[9]
00  // 30 x74y126 CPE[0]
00  // 31 x74y126 CPE[1]
00  // 32 x74y126 CPE[2]
00  // 33 x74y126 CPE[3]
00  // 34 x74y126 CPE[4]
00  // 35 x74y126 CPE[5]
00  // 36 x74y126 CPE[6]
00  // 37 x74y126 CPE[7]
00  // 38 x74y126 CPE[8]
00  // 39 x74y126 CPE[9]
00  // 40 x73y125 INMUX plane 2,1
00  // 41 x73y125 INMUX plane 4,3
00  // 42 x73y125 INMUX plane 6,5
00  // 43 x73y125 INMUX plane 8,7
00  // 44 x73y125 INMUX plane 10,9
00  // 45 x73y125 INMUX plane 12,11
00  // 46 x73y126 INMUX plane 2,1
01  // 47 x73y126 INMUX plane 4,3
00  // 48 x73y126 INMUX plane 6,5
00  // 49 x73y126 INMUX plane 8,7
00  // 50 x73y126 INMUX plane 10,9
00  // 51 x73y126 INMUX plane 12,11
00  // 52 x74y125 INMUX plane 2,1
00  // 53 x74y125 INMUX plane 4,3
00  // 54 x74y125 INMUX plane 6,5
00  // 55 x74y125 INMUX plane 8,7
00  // 56 x74y125 INMUX plane 10,9
00  // 57 x74y125 INMUX plane 12,11
00  // 58 x74y126 INMUX plane 2,1
01  // 59 x74y126 INMUX plane 4,3
48 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x87y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D669     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
3F // y_sel: 125
39 // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D671
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x87y125 CPE[0]
00  //  1 x87y125 CPE[1]
00  //  2 x87y125 CPE[2]
00  //  3 x87y125 CPE[3]
00  //  4 x87y125 CPE[4]
00  //  5 x87y125 CPE[5]
00  //  6 x87y125 CPE[6]
00  //  7 x87y125 CPE[7]
00  //  8 x87y125 CPE[8]
00  //  9 x87y125 CPE[9]
00  // 10 x87y126 CPE[0]
00  // 11 x87y126 CPE[1]
00  // 12 x87y126 CPE[2]
00  // 13 x87y126 CPE[3]
00  // 14 x87y126 CPE[4]
00  // 15 x87y126 CPE[5]
00  // 16 x87y126 CPE[6]
00  // 17 x87y126 CPE[7]
00  // 18 x87y126 CPE[8]
00  // 19 x87y126 CPE[9]
00  // 20 x88y125 CPE[0]
00  // 21 x88y125 CPE[1]
00  // 22 x88y125 CPE[2]
00  // 23 x88y125 CPE[3]
00  // 24 x88y125 CPE[4]
00  // 25 x88y125 CPE[5]
00  // 26 x88y125 CPE[6]
00  // 27 x88y125 CPE[7]
00  // 28 x88y125 CPE[8]
00  // 29 x88y125 CPE[9]
00  // 30 x88y126 CPE[0]
00  // 31 x88y126 CPE[1]
00  // 32 x88y126 CPE[2]
00  // 33 x88y126 CPE[3]
00  // 34 x88y126 CPE[4]
00  // 35 x88y126 CPE[5]
00  // 36 x88y126 CPE[6]
00  // 37 x88y126 CPE[7]
00  // 38 x88y126 CPE[8]
00  // 39 x88y126 CPE[9]
00  // 40 x87y125 INMUX plane 2,1
00  // 41 x87y125 INMUX plane 4,3
00  // 42 x87y125 INMUX plane 6,5
00  // 43 x87y125 INMUX plane 8,7
00  // 44 x87y125 INMUX plane 10,9
00  // 45 x87y125 INMUX plane 12,11
00  // 46 x87y126 INMUX plane 2,1
00  // 47 x87y126 INMUX plane 4,3
00  // 48 x87y126 INMUX plane 6,5
00  // 49 x87y126 INMUX plane 8,7
00  // 50 x87y126 INMUX plane 10,9
00  // 51 x87y126 INMUX plane 12,11
00  // 52 x88y125 INMUX plane 2,1
00  // 53 x88y125 INMUX plane 4,3
00  // 54 x88y125 INMUX plane 6,5
00  // 55 x88y125 INMUX plane 8,7
00  // 56 x88y125 INMUX plane 10,9
00  // 57 x88y125 INMUX plane 12,11
00  // 58 x88y126 INMUX plane 2,1
00  // 59 x88y126 INMUX plane 4,3
00  // 60 x88y126 INMUX plane 6,5
00  // 61 x88y126 INMUX plane 8,7
00  // 62 x88y126 INMUX plane 10,9
00  // 63 x88y126 INMUX plane 12,11
00  // 64 x88y126 SB_BIG plane 1
00  // 65 x88y126 SB_BIG plane 1
00  // 66 x88y126 SB_DRIVE plane 2,1
00  // 67 x88y126 SB_BIG plane 2
00  // 68 x88y126 SB_BIG plane 2
31  // 69 x88y126 SB_BIG plane 3
00  // 70 x88y126 SB_BIG plane 3
01  // 71 x88y126 SB_DRIVE plane 4,3
B0 // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x89y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D6BF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
3F // y_sel: 125
E1 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D6C7
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x89y125 CPE[0]
00  //  1 x89y125 CPE[1]
00  //  2 x89y125 CPE[2]
00  //  3 x89y125 CPE[3]
00  //  4 x89y125 CPE[4]
00  //  5 x89y125 CPE[5]
00  //  6 x89y125 CPE[6]
00  //  7 x89y125 CPE[7]
00  //  8 x89y125 CPE[8]
00  //  9 x89y125 CPE[9]
00  // 10 x89y126 CPE[0]
00  // 11 x89y126 CPE[1]
00  // 12 x89y126 CPE[2]
00  // 13 x89y126 CPE[3]
00  // 14 x89y126 CPE[4]
00  // 15 x89y126 CPE[5]
00  // 16 x89y126 CPE[6]
00  // 17 x89y126 CPE[7]
00  // 18 x89y126 CPE[8]
00  // 19 x89y126 CPE[9]
00  // 20 x90y125 CPE[0]
00  // 21 x90y125 CPE[1]
00  // 22 x90y125 CPE[2]
00  // 23 x90y125 CPE[3]
00  // 24 x90y125 CPE[4]
00  // 25 x90y125 CPE[5]
00  // 26 x90y125 CPE[6]
00  // 27 x90y125 CPE[7]
00  // 28 x90y125 CPE[8]
00  // 29 x90y125 CPE[9]
00  // 30 x90y126 CPE[0]
00  // 31 x90y126 CPE[1]
00  // 32 x90y126 CPE[2]
00  // 33 x90y126 CPE[3]
00  // 34 x90y126 CPE[4]
00  // 35 x90y126 CPE[5]
00  // 36 x90y126 CPE[6]
00  // 37 x90y126 CPE[7]
00  // 38 x90y126 CPE[8]
00  // 39 x90y126 CPE[9]
00  // 40 x89y125 INMUX plane 2,1
00  // 41 x89y125 INMUX plane 4,3
00  // 42 x89y125 INMUX plane 6,5
00  // 43 x89y125 INMUX plane 8,7
00  // 44 x89y125 INMUX plane 10,9
00  // 45 x89y125 INMUX plane 12,11
00  // 46 x89y126 INMUX plane 2,1
01  // 47 x89y126 INMUX plane 4,3
00  // 48 x89y126 INMUX plane 6,5
00  // 49 x89y126 INMUX plane 8,7
00  // 50 x89y126 INMUX plane 10,9
00  // 51 x89y126 INMUX plane 12,11
00  // 52 x90y125 INMUX plane 2,1
00  // 53 x90y125 INMUX plane 4,3
00  // 54 x90y125 INMUX plane 6,5
00  // 55 x90y125 INMUX plane 8,7
00  // 56 x90y125 INMUX plane 10,9
00  // 57 x90y125 INMUX plane 12,11
00  // 58 x90y126 INMUX plane 2,1
01  // 59 x90y126 INMUX plane 4,3
48 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x103y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D709     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
3F // y_sel: 125
68 // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D711
46 // Length: 70
AF // -- CRC low byte
1F // -- CRC high byte
00  //  0 x103y125 CPE[0]
00  //  1 x103y125 CPE[1]
00  //  2 x103y125 CPE[2]
00  //  3 x103y125 CPE[3]
00  //  4 x103y125 CPE[4]
00  //  5 x103y125 CPE[5]
00  //  6 x103y125 CPE[6]
00  //  7 x103y125 CPE[7]
00  //  8 x103y125 CPE[8]
00  //  9 x103y125 CPE[9]
00  // 10 x103y126 CPE[0]
00  // 11 x103y126 CPE[1]
00  // 12 x103y126 CPE[2]
00  // 13 x103y126 CPE[3]
00  // 14 x103y126 CPE[4]
00  // 15 x103y126 CPE[5]
00  // 16 x103y126 CPE[6]
00  // 17 x103y126 CPE[7]
00  // 18 x103y126 CPE[8]
00  // 19 x103y126 CPE[9]
00  // 20 x104y125 CPE[0]
00  // 21 x104y125 CPE[1]
00  // 22 x104y125 CPE[2]
00  // 23 x104y125 CPE[3]
00  // 24 x104y125 CPE[4]
00  // 25 x104y125 CPE[5]
00  // 26 x104y125 CPE[6]
00  // 27 x104y125 CPE[7]
00  // 28 x104y125 CPE[8]
00  // 29 x104y125 CPE[9]
00  // 30 x104y126 CPE[0]
00  // 31 x104y126 CPE[1]
00  // 32 x104y126 CPE[2]
00  // 33 x104y126 CPE[3]
00  // 34 x104y126 CPE[4]
00  // 35 x104y126 CPE[5]
00  // 36 x104y126 CPE[6]
00  // 37 x104y126 CPE[7]
00  // 38 x104y126 CPE[8]
00  // 39 x104y126 CPE[9]
00  // 40 x103y125 INMUX plane 2,1
00  // 41 x103y125 INMUX plane 4,3
00  // 42 x103y125 INMUX plane 6,5
00  // 43 x103y125 INMUX plane 8,7
00  // 44 x103y125 INMUX plane 10,9
00  // 45 x103y125 INMUX plane 12,11
00  // 46 x103y126 INMUX plane 2,1
00  // 47 x103y126 INMUX plane 4,3
00  // 48 x103y126 INMUX plane 6,5
00  // 49 x103y126 INMUX plane 8,7
00  // 50 x103y126 INMUX plane 10,9
00  // 51 x103y126 INMUX plane 12,11
00  // 52 x104y125 INMUX plane 2,1
00  // 53 x104y125 INMUX plane 4,3
00  // 54 x104y125 INMUX plane 6,5
00  // 55 x104y125 INMUX plane 8,7
00  // 56 x104y125 INMUX plane 10,9
00  // 57 x104y125 INMUX plane 12,11
00  // 58 x104y126 INMUX plane 2,1
00  // 59 x104y126 INMUX plane 4,3
00  // 60 x104y126 INMUX plane 6,5
00  // 61 x104y126 INMUX plane 8,7
00  // 62 x104y126 INMUX plane 10,9
00  // 63 x104y126 INMUX plane 12,11
00  // 64 x104y126 SB_BIG plane 1
00  // 65 x104y126 SB_BIG plane 1
00  // 66 x104y126 SB_DRIVE plane 2,1
00  // 67 x104y126 SB_BIG plane 2
00  // 68 x104y126 SB_BIG plane 2
31  // 69 x104y126 SB_BIG plane 3
D5 // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x105y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D75D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
3F // y_sel: 125
B0 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D765
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x105y125 CPE[0]
00  //  1 x105y125 CPE[1]
00  //  2 x105y125 CPE[2]
00  //  3 x105y125 CPE[3]
00  //  4 x105y125 CPE[4]
00  //  5 x105y125 CPE[5]
00  //  6 x105y125 CPE[6]
00  //  7 x105y125 CPE[7]
00  //  8 x105y125 CPE[8]
00  //  9 x105y125 CPE[9]
00  // 10 x105y126 CPE[0]
00  // 11 x105y126 CPE[1]
00  // 12 x105y126 CPE[2]
00  // 13 x105y126 CPE[3]
00  // 14 x105y126 CPE[4]
00  // 15 x105y126 CPE[5]
00  // 16 x105y126 CPE[6]
00  // 17 x105y126 CPE[7]
00  // 18 x105y126 CPE[8]
00  // 19 x105y126 CPE[9]
00  // 20 x106y125 CPE[0]
00  // 21 x106y125 CPE[1]
00  // 22 x106y125 CPE[2]
00  // 23 x106y125 CPE[3]
00  // 24 x106y125 CPE[4]
00  // 25 x106y125 CPE[5]
00  // 26 x106y125 CPE[6]
00  // 27 x106y125 CPE[7]
00  // 28 x106y125 CPE[8]
00  // 29 x106y125 CPE[9]
00  // 30 x106y126 CPE[0]
00  // 31 x106y126 CPE[1]
00  // 32 x106y126 CPE[2]
00  // 33 x106y126 CPE[3]
00  // 34 x106y126 CPE[4]
00  // 35 x106y126 CPE[5]
00  // 36 x106y126 CPE[6]
00  // 37 x106y126 CPE[7]
00  // 38 x106y126 CPE[8]
00  // 39 x106y126 CPE[9]
00  // 40 x105y125 INMUX plane 2,1
00  // 41 x105y125 INMUX plane 4,3
00  // 42 x105y125 INMUX plane 6,5
00  // 43 x105y125 INMUX plane 8,7
00  // 44 x105y125 INMUX plane 10,9
00  // 45 x105y125 INMUX plane 12,11
00  // 46 x105y126 INMUX plane 2,1
00  // 47 x105y126 INMUX plane 4,3
00  // 48 x105y126 INMUX plane 6,5
00  // 49 x105y126 INMUX plane 8,7
00  // 50 x105y126 INMUX plane 10,9
00  // 51 x105y126 INMUX plane 12,11
00  // 52 x106y125 INMUX plane 2,1
00  // 53 x106y125 INMUX plane 4,3
00  // 54 x106y125 INMUX plane 6,5
00  // 55 x106y125 INMUX plane 8,7
00  // 56 x106y125 INMUX plane 10,9
00  // 57 x106y125 INMUX plane 12,11
00  // 58 x106y126 INMUX plane 2,1
01  // 59 x106y126 INMUX plane 4,3
E5 // -- CRC low byte
35 // -- CRC high byte


// Config Latches on x161y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D7A7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3F // y_sel: 125
85 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D7AF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y125
00  // 14 right_edge_EN1 at x163y125
00  // 15 right_edge_EN2 at x163y125
00  // 16 right_edge_EN0 at x163y126
00  // 17 right_edge_EN1 at x163y126
00  // 18 right_edge_EN2 at x163y126
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y125 SB_BIG plane 1
12  // 65 x161y125 SB_BIG plane 1
00  // 66 x161y125 SB_DRIVE plane 2,1
48  // 67 x161y125 SB_BIG plane 2
12  // 68 x161y125 SB_BIG plane 2
48  // 69 x161y125 SB_BIG plane 3
12  // 70 x161y125 SB_BIG plane 3
00  // 71 x161y125 SB_DRIVE plane 4,3
48  // 72 x161y125 SB_BIG plane 4
12  // 73 x161y125 SB_BIG plane 4
48  // 74 x161y125 SB_BIG plane 5
12  // 75 x161y125 SB_BIG plane 5
00  // 76 x161y125 SB_DRIVE plane 6,5
48  // 77 x161y125 SB_BIG plane 6
12  // 78 x161y125 SB_BIG plane 6
48  // 79 x161y125 SB_BIG plane 7
12  // 80 x161y125 SB_BIG plane 7
00  // 81 x161y125 SB_DRIVE plane 8,7
48  // 82 x161y125 SB_BIG plane 8
12  // 83 x161y125 SB_BIG plane 8
48  // 84 x161y125 SB_BIG plane 9
12  // 85 x161y125 SB_BIG plane 9
00  // 86 x161y125 SB_DRIVE plane 10,9
48  // 87 x161y125 SB_BIG plane 10
12  // 88 x161y125 SB_BIG plane 10
48  // 89 x161y125 SB_BIG plane 11
12  // 90 x161y125 SB_BIG plane 11
00  // 91 x161y125 SB_DRIVE plane 12,11
48  // 92 x161y125 SB_BIG plane 12
12  // 93 x161y125 SB_BIG plane 12
A8  // 94 x162y126 SB_SML plane 1
82  // 95 x162y126 SB_SML plane 2,1
2A  // 96 x162y126 SB_SML plane 2
A8  // 97 x162y126 SB_SML plane 3
82  // 98 x162y126 SB_SML plane 4,3
2A  // 99 x162y126 SB_SML plane 4
A8  // 100 x162y126 SB_SML plane 5
82  // 101 x162y126 SB_SML plane 6,5
2A  // 102 x162y126 SB_SML plane 6
A8  // 103 x162y126 SB_SML plane 7
82  // 104 x162y126 SB_SML plane 8,7
2A  // 105 x162y126 SB_SML plane 8
A8  // 106 x162y126 SB_SML plane 9
82  // 107 x162y126 SB_SML plane 10,9
2A  // 108 x162y126 SB_SML plane 10
A8  // 109 x162y126 SB_SML plane 11
82  // 110 x162y126 SB_SML plane 12,11
2A  // 111 x162y126 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D825     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
40 // y_sel: 127
DA // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D82D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y127
00  // 14 left_edge_EN1 at x-2y127
00  // 15 left_edge_EN2 at x-2y127
00  // 16 left_edge_EN0 at x-2y128
00  // 17 left_edge_EN1 at x-2y128
00  // 18 left_edge_EN2 at x-2y128
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y127 SB_BIG plane 1
12  // 65 x-1y127 SB_BIG plane 1
00  // 66 x-1y127 SB_DRIVE plane 2,1
48  // 67 x-1y127 SB_BIG plane 2
12  // 68 x-1y127 SB_BIG plane 2
48  // 69 x-1y127 SB_BIG plane 3
12  // 70 x-1y127 SB_BIG plane 3
00  // 71 x-1y127 SB_DRIVE plane 4,3
48  // 72 x-1y127 SB_BIG plane 4
12  // 73 x-1y127 SB_BIG plane 4
48  // 74 x-1y127 SB_BIG plane 5
12  // 75 x-1y127 SB_BIG plane 5
00  // 76 x-1y127 SB_DRIVE plane 6,5
48  // 77 x-1y127 SB_BIG plane 6
12  // 78 x-1y127 SB_BIG plane 6
48  // 79 x-1y127 SB_BIG plane 7
12  // 80 x-1y127 SB_BIG plane 7
00  // 81 x-1y127 SB_DRIVE plane 8,7
48  // 82 x-1y127 SB_BIG plane 8
12  // 83 x-1y127 SB_BIG plane 8
48  // 84 x-1y127 SB_BIG plane 9
12  // 85 x-1y127 SB_BIG plane 9
00  // 86 x-1y127 SB_DRIVE plane 10,9
48  // 87 x-1y127 SB_BIG plane 10
12  // 88 x-1y127 SB_BIG plane 10
48  // 89 x-1y127 SB_BIG plane 11
12  // 90 x-1y127 SB_BIG plane 11
00  // 91 x-1y127 SB_DRIVE plane 12,11
48  // 92 x-1y127 SB_BIG plane 12
12  // 93 x-1y127 SB_BIG plane 12
A8  // 94 x0y128 SB_SML plane 1
82  // 95 x0y128 SB_SML plane 2,1
2A  // 96 x0y128 SB_SML plane 2
A8  // 97 x0y128 SB_SML plane 3
82  // 98 x0y128 SB_SML plane 4,3
2A  // 99 x0y128 SB_SML plane 4
A8  // 100 x0y128 SB_SML plane 5
82  // 101 x0y128 SB_SML plane 6,5
2A  // 102 x0y128 SB_SML plane 6
A8  // 103 x0y128 SB_SML plane 7
82  // 104 x0y128 SB_SML plane 8,7
2A  // 105 x0y128 SB_SML plane 8
A8  // 106 x0y128 SB_SML plane 9
82  // 107 x0y128 SB_SML plane 10,9
2A  // 108 x0y128 SB_SML plane 10
A8  // 109 x0y128 SB_SML plane 11
82  // 110 x0y128 SB_SML plane 12,11
2A  // 111 x0y128 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D8A3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
40 // y_sel: 127
12 // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D8AB
4F // Length: 79
6E // -- CRC low byte
82 // -- CRC high byte
00  //  0 x29y127 CPE[0]
00  //  1 x29y127 CPE[1]
00  //  2 x29y127 CPE[2]
00  //  3 x29y127 CPE[3]
00  //  4 x29y127 CPE[4]
00  //  5 x29y127 CPE[5]
00  //  6 x29y127 CPE[6]
00  //  7 x29y127 CPE[7]
00  //  8 x29y127 CPE[8]
00  //  9 x29y127 CPE[9]
00  // 10 x29y128 CPE[0]
00  // 11 x29y128 CPE[1]
00  // 12 x29y128 CPE[2]
00  // 13 x29y128 CPE[3]
00  // 14 x29y128 CPE[4]
00  // 15 x29y128 CPE[5]
00  // 16 x29y128 CPE[6]
00  // 17 x29y128 CPE[7]
00  // 18 x29y128 CPE[8]
00  // 19 x29y128 CPE[9]
00  // 20 x30y127 CPE[0]
00  // 21 x30y127 CPE[1]
00  // 22 x30y127 CPE[2]
00  // 23 x30y127 CPE[3]
00  // 24 x30y127 CPE[4]
00  // 25 x30y127 CPE[5]
00  // 26 x30y127 CPE[6]
00  // 27 x30y127 CPE[7]
00  // 28 x30y127 CPE[8]
00  // 29 x30y127 CPE[9]
00  // 30 x30y128 CPE[0]
00  // 31 x30y128 CPE[1]
00  // 32 x30y128 CPE[2]
00  // 33 x30y128 CPE[3]
00  // 34 x30y128 CPE[4]
00  // 35 x30y128 CPE[5]
00  // 36 x30y128 CPE[6]
00  // 37 x30y128 CPE[7]
00  // 38 x30y128 CPE[8]
00  // 39 x30y128 CPE[9]
00  // 40 x29y127 INMUX plane 2,1
00  // 41 x29y127 INMUX plane 4,3
00  // 42 x29y127 INMUX plane 6,5
00  // 43 x29y127 INMUX plane 8,7
00  // 44 x29y127 INMUX plane 10,9
00  // 45 x29y127 INMUX plane 12,11
00  // 46 x29y128 INMUX plane 2,1
00  // 47 x29y128 INMUX plane 4,3
00  // 48 x29y128 INMUX plane 6,5
00  // 49 x29y128 INMUX plane 8,7
00  // 50 x29y128 INMUX plane 10,9
00  // 51 x29y128 INMUX plane 12,11
00  // 52 x30y127 INMUX plane 2,1
00  // 53 x30y127 INMUX plane 4,3
00  // 54 x30y127 INMUX plane 6,5
00  // 55 x30y127 INMUX plane 8,7
00  // 56 x30y127 INMUX plane 10,9
00  // 57 x30y127 INMUX plane 12,11
00  // 58 x30y128 INMUX plane 2,1
00  // 59 x30y128 INMUX plane 4,3
00  // 60 x30y128 INMUX plane 6,5
00  // 61 x30y128 INMUX plane 8,7
00  // 62 x30y128 INMUX plane 10,9
00  // 63 x30y128 INMUX plane 12,11
00  // 64 x30y128 SB_BIG plane 1
00  // 65 x30y128 SB_BIG plane 1
00  // 66 x30y128 SB_DRIVE plane 2,1
00  // 67 x30y128 SB_BIG plane 2
00  // 68 x30y128 SB_BIG plane 2
00  // 69 x30y128 SB_BIG plane 3
00  // 70 x30y128 SB_BIG plane 3
00  // 71 x30y128 SB_DRIVE plane 4,3
00  // 72 x30y128 SB_BIG plane 4
00  // 73 x30y128 SB_BIG plane 4
00  // 74 x30y128 SB_BIG plane 5
00  // 75 x30y128 SB_BIG plane 5
00  // 76 x30y128 SB_DRIVE plane 6,5
02  // 77 x30y128 SB_BIG plane 6
1C  // 78 x30y128 SB_BIG plane 6
E2 // -- CRC low byte
69 // -- CRC high byte


// Config Latches on x41y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D900     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
40 // y_sel: 127
F3 // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D908
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x41y127 CPE[0]
00  //  1 x41y127 CPE[1]
00  //  2 x41y127 CPE[2]
00  //  3 x41y127 CPE[3]
00  //  4 x41y127 CPE[4]
00  //  5 x41y127 CPE[5]
00  //  6 x41y127 CPE[6]
00  //  7 x41y127 CPE[7]
00  //  8 x41y127 CPE[8]
00  //  9 x41y127 CPE[9]
00  // 10 x41y128 CPE[0]
00  // 11 x41y128 CPE[1]
00  // 12 x41y128 CPE[2]
00  // 13 x41y128 CPE[3]
00  // 14 x41y128 CPE[4]
00  // 15 x41y128 CPE[5]
00  // 16 x41y128 CPE[6]
00  // 17 x41y128 CPE[7]
00  // 18 x41y128 CPE[8]
00  // 19 x41y128 CPE[9]
00  // 20 x42y127 CPE[0]
00  // 21 x42y127 CPE[1]
00  // 22 x42y127 CPE[2]
00  // 23 x42y127 CPE[3]
00  // 24 x42y127 CPE[4]
00  // 25 x42y127 CPE[5]
00  // 26 x42y127 CPE[6]
00  // 27 x42y127 CPE[7]
00  // 28 x42y127 CPE[8]
00  // 29 x42y127 CPE[9]
00  // 30 x42y128 CPE[0]
00  // 31 x42y128 CPE[1]
00  // 32 x42y128 CPE[2]
00  // 33 x42y128 CPE[3]
00  // 34 x42y128 CPE[4]
00  // 35 x42y128 CPE[5]
00  // 36 x42y128 CPE[6]
00  // 37 x42y128 CPE[7]
00  // 38 x42y128 CPE[8]
00  // 39 x42y128 CPE[9]
00  // 40 x41y127 INMUX plane 2,1
00  // 41 x41y127 INMUX plane 4,3
00  // 42 x41y127 INMUX plane 6,5
00  // 43 x41y127 INMUX plane 8,7
00  // 44 x41y127 INMUX plane 10,9
00  // 45 x41y127 INMUX plane 12,11
00  // 46 x41y128 INMUX plane 2,1
00  // 47 x41y128 INMUX plane 4,3
00  // 48 x41y128 INMUX plane 6,5
00  // 49 x41y128 INMUX plane 8,7
00  // 50 x41y128 INMUX plane 10,9
00  // 51 x41y128 INMUX plane 12,11
00  // 52 x42y127 INMUX plane 2,1
00  // 53 x42y127 INMUX plane 4,3
00  // 54 x42y127 INMUX plane 6,5
00  // 55 x42y127 INMUX plane 8,7
00  // 56 x42y127 INMUX plane 10,9
00  // 57 x42y127 INMUX plane 12,11
00  // 58 x42y128 INMUX plane 2,1
00  // 59 x42y128 INMUX plane 4,3
00  // 60 x42y128 INMUX plane 6,5
00  // 61 x42y128 INMUX plane 8,7
00  // 62 x42y128 INMUX plane 10,9
00  // 63 x42y128 INMUX plane 12,11
00  // 64 x42y128 SB_BIG plane 1
00  // 65 x42y128 SB_BIG plane 1
00  // 66 x42y128 SB_DRIVE plane 2,1
00  // 67 x42y128 SB_BIG plane 2
00  // 68 x42y128 SB_BIG plane 2
00  // 69 x42y128 SB_BIG plane 3
00  // 70 x42y128 SB_BIG plane 3
00  // 71 x42y128 SB_DRIVE plane 4,3
00  // 72 x42y128 SB_BIG plane 4
00  // 73 x42y128 SB_BIG plane 4
00  // 74 x42y128 SB_BIG plane 5
00  // 75 x42y128 SB_BIG plane 5
10  // 76 x42y128 SB_DRIVE plane 6,5
FC // -- CRC low byte
49 // -- CRC high byte


// Config Latches on x45y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D95B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
40 // y_sel: 127
43 // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D963
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x45y127 CPE[0]
00  //  1 x45y127 CPE[1]
00  //  2 x45y127 CPE[2]
00  //  3 x45y127 CPE[3]
00  //  4 x45y127 CPE[4]
00  //  5 x45y127 CPE[5]
00  //  6 x45y127 CPE[6]
00  //  7 x45y127 CPE[7]
00  //  8 x45y127 CPE[8]
00  //  9 x45y127 CPE[9]
00  // 10 x45y128 CPE[0]  _a354  C_/RAM_I1///    
00  // 11 x45y128 CPE[1]
00  // 12 x45y128 CPE[2]
00  // 13 x45y128 CPE[3]
00  // 14 x45y128 CPE[4]
00  // 15 x45y128 CPE[5]
00  // 16 x45y128 CPE[6]
00  // 17 x45y128 CPE[7]
00  // 18 x45y128 CPE[8]
00  // 19 x45y128 CPE[9]
00  // 20 x46y127 CPE[0]
00  // 21 x46y127 CPE[1]
00  // 22 x46y127 CPE[2]
00  // 23 x46y127 CPE[3]
00  // 24 x46y127 CPE[4]
00  // 25 x46y127 CPE[5]
00  // 26 x46y127 CPE[6]
00  // 27 x46y127 CPE[7]
00  // 28 x46y127 CPE[8]
00  // 29 x46y127 CPE[9]
00  // 30 x46y128 CPE[0]
00  // 31 x46y128 CPE[1]
00  // 32 x46y128 CPE[2]
00  // 33 x46y128 CPE[3]
00  // 34 x46y128 CPE[4]
00  // 35 x46y128 CPE[5]
00  // 36 x46y128 CPE[6]
00  // 37 x46y128 CPE[7]
00  // 38 x46y128 CPE[8]
00  // 39 x46y128 CPE[9]
00  // 40 x45y127 INMUX plane 2,1
00  // 41 x45y127 INMUX plane 4,3
00  // 42 x45y127 INMUX plane 6,5
00  // 43 x45y127 INMUX plane 8,7
00  // 44 x45y127 INMUX plane 10,9
00  // 45 x45y127 INMUX plane 12,11
00  // 46 x45y128 INMUX plane 2,1
00  // 47 x45y128 INMUX plane 4,3
00  // 48 x45y128 INMUX plane 6,5
00  // 49 x45y128 INMUX plane 8,7
00  // 50 x45y128 INMUX plane 10,9
00  // 51 x45y128 INMUX plane 12,11
00  // 52 x46y127 INMUX plane 2,1
00  // 53 x46y127 INMUX plane 4,3
00  // 54 x46y127 INMUX plane 6,5
00  // 55 x46y127 INMUX plane 8,7
00  // 56 x46y127 INMUX plane 10,9
00  // 57 x46y127 INMUX plane 12,11
00  // 58 x46y128 INMUX plane 2,1
00  // 59 x46y128 INMUX plane 4,3
00  // 60 x46y128 INMUX plane 6,5
00  // 61 x46y128 INMUX plane 8,7
00  // 62 x46y128 INMUX plane 10,9
00  // 63 x46y128 INMUX plane 12,11
00  // 64 x46y128 SB_BIG plane 1
00  // 65 x46y128 SB_BIG plane 1
00  // 66 x46y128 SB_DRIVE plane 2,1
48  // 67 x46y128 SB_BIG plane 2
12  // 68 x46y128 SB_BIG plane 2
00  // 69 x46y128 SB_BIG plane 3
00  // 70 x46y128 SB_BIG plane 3
00  // 71 x46y128 SB_DRIVE plane 4,3
00  // 72 x46y128 SB_BIG plane 4
00  // 73 x46y128 SB_BIG plane 4
00  // 74 x46y128 SB_BIG plane 5
00  // 75 x46y128 SB_BIG plane 5
00  // 76 x46y128 SB_DRIVE plane 6,5
48  // 77 x46y128 SB_BIG plane 6
10  // 78 x46y128 SB_BIG plane 6
00  // 79 x46y128 SB_BIG plane 7
00  // 80 x46y128 SB_BIG plane 7
00  // 81 x46y128 SB_DRIVE plane 8,7
00  // 82 x46y128 SB_BIG plane 8
00  // 83 x46y128 SB_BIG plane 8
00  // 84 x46y128 SB_BIG plane 9
00  // 85 x46y128 SB_BIG plane 9
00  // 86 x46y128 SB_DRIVE plane 10,9
00  // 87 x46y128 SB_BIG plane 10
00  // 88 x46y128 SB_BIG plane 10
00  // 89 x46y128 SB_BIG plane 11
00  // 90 x46y128 SB_BIG plane 11
00  // 91 x46y128 SB_DRIVE plane 12,11
00  // 92 x46y128 SB_BIG plane 12
00  // 93 x46y128 SB_BIG plane 12
00  // 94 x45y127 SB_SML plane 1
80  // 95 x45y127 SB_SML plane 2,1
2A  // 96 x45y127 SB_SML plane 2
00  // 97 x45y127 SB_SML plane 3
00  // 98 x45y127 SB_SML plane 4,3
00  // 99 x45y127 SB_SML plane 4
00  // 100 x45y127 SB_SML plane 5
80  // 101 x45y127 SB_SML plane 6,5
2A  // 102 x45y127 SB_SML plane 6
C0 // -- CRC low byte
0B // -- CRC high byte


// Config Latches on x105y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D9D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
40 // y_sel: 127
C0 // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D9D8
36 // Length: 54
28 // -- CRC low byte
6C // -- CRC high byte
00  //  0 x105y127 CPE[0]
00  //  1 x105y127 CPE[1]
00  //  2 x105y127 CPE[2]
00  //  3 x105y127 CPE[3]
00  //  4 x105y127 CPE[4]
00  //  5 x105y127 CPE[5]
00  //  6 x105y127 CPE[6]
00  //  7 x105y127 CPE[7]
00  //  8 x105y127 CPE[8]
00  //  9 x105y127 CPE[9]
00  // 10 x105y128 CPE[0]
00  // 11 x105y128 CPE[1]
00  // 12 x105y128 CPE[2]
00  // 13 x105y128 CPE[3]
00  // 14 x105y128 CPE[4]
00  // 15 x105y128 CPE[5]
00  // 16 x105y128 CPE[6]
00  // 17 x105y128 CPE[7]
00  // 18 x105y128 CPE[8]
00  // 19 x105y128 CPE[9]
00  // 20 x106y127 CPE[0]
00  // 21 x106y127 CPE[1]
00  // 22 x106y127 CPE[2]
00  // 23 x106y127 CPE[3]
00  // 24 x106y127 CPE[4]
00  // 25 x106y127 CPE[5]
00  // 26 x106y127 CPE[6]
00  // 27 x106y127 CPE[7]
00  // 28 x106y127 CPE[8]
00  // 29 x106y127 CPE[9]
00  // 30 x106y128 CPE[0]
00  // 31 x106y128 CPE[1]
00  // 32 x106y128 CPE[2]
00  // 33 x106y128 CPE[3]
00  // 34 x106y128 CPE[4]
00  // 35 x106y128 CPE[5]
00  // 36 x106y128 CPE[6]
00  // 37 x106y128 CPE[7]
00  // 38 x106y128 CPE[8]
00  // 39 x106y128 CPE[9]
00  // 40 x105y127 INMUX plane 2,1
00  // 41 x105y127 INMUX plane 4,3
00  // 42 x105y127 INMUX plane 6,5
00  // 43 x105y127 INMUX plane 8,7
00  // 44 x105y127 INMUX plane 10,9
00  // 45 x105y127 INMUX plane 12,11
00  // 46 x105y128 INMUX plane 2,1
00  // 47 x105y128 INMUX plane 4,3
00  // 48 x105y128 INMUX plane 6,5
00  // 49 x105y128 INMUX plane 8,7
00  // 50 x105y128 INMUX plane 10,9
00  // 51 x105y128 INMUX plane 12,11
00  // 52 x106y127 INMUX plane 2,1
04  // 53 x106y127 INMUX plane 4,3
42 // -- CRC low byte
4C // -- CRC high byte


// Config Latches on x107y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DA14     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
40 // y_sel: 127
A8 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DA1C
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x107y127 CPE[0]
00  //  1 x107y127 CPE[1]
00  //  2 x107y127 CPE[2]
00  //  3 x107y127 CPE[3]
00  //  4 x107y127 CPE[4]
00  //  5 x107y127 CPE[5]
00  //  6 x107y127 CPE[6]
00  //  7 x107y127 CPE[7]
00  //  8 x107y127 CPE[8]
00  //  9 x107y127 CPE[9]
00  // 10 x107y128 CPE[0]  _a416  C_///AND/
00  // 11 x107y128 CPE[1]
00  // 12 x107y128 CPE[2]
00  // 13 x107y128 CPE[3]
00  // 14 x107y128 CPE[4]
00  // 15 x107y128 CPE[5]
00  // 16 x107y128 CPE[6]
00  // 17 x107y128 CPE[7]
00  // 18 x107y128 CPE[8]
00  // 19 x107y128 CPE[9]
00  // 20 x108y127 CPE[0]
00  // 21 x108y127 CPE[1]
00  // 22 x108y127 CPE[2]
00  // 23 x108y127 CPE[3]
00  // 24 x108y127 CPE[4]
00  // 25 x108y127 CPE[5]
00  // 26 x108y127 CPE[6]
00  // 27 x108y127 CPE[7]
00  // 28 x108y127 CPE[8]
00  // 29 x108y127 CPE[9]
00  // 30 x108y128 CPE[0]
00  // 31 x108y128 CPE[1]
00  // 32 x108y128 CPE[2]
00  // 33 x108y128 CPE[3]
00  // 34 x108y128 CPE[4]
00  // 35 x108y128 CPE[5]
00  // 36 x108y128 CPE[6]
00  // 37 x108y128 CPE[7]
00  // 38 x108y128 CPE[8]
00  // 39 x108y128 CPE[9]
00  // 40 x107y127 INMUX plane 2,1
00  // 41 x107y127 INMUX plane 4,3
00  // 42 x107y127 INMUX plane 6,5
00  // 43 x107y127 INMUX plane 8,7
00  // 44 x107y127 INMUX plane 10,9
00  // 45 x107y127 INMUX plane 12,11
00  // 46 x107y128 INMUX plane 2,1
04  // 47 x107y128 INMUX plane 4,3
00  // 48 x107y128 INMUX plane 6,5
00  // 49 x107y128 INMUX plane 8,7
00  // 50 x107y128 INMUX plane 10,9
00  // 51 x107y128 INMUX plane 12,11
00  // 52 x108y127 INMUX plane 2,1
00  // 53 x108y127 INMUX plane 4,3
00  // 54 x108y127 INMUX plane 6,5
00  // 55 x108y127 INMUX plane 8,7
00  // 56 x108y127 INMUX plane 10,9
00  // 57 x108y127 INMUX plane 12,11
00  // 58 x108y128 INMUX plane 2,1
00  // 59 x108y128 INMUX plane 4,3
00  // 60 x108y128 INMUX plane 6,5
00  // 61 x108y128 INMUX plane 8,7
00  // 62 x108y128 INMUX plane 10,9
00  // 63 x108y128 INMUX plane 12,11
00  // 64 x107y127 SB_BIG plane 1
00  // 65 x107y127 SB_BIG plane 1
00  // 66 x107y127 SB_DRIVE plane 2,1
48  // 67 x107y127 SB_BIG plane 2
12  // 68 x107y127 SB_BIG plane 2
00  // 69 x107y127 SB_BIG plane 3
00  // 70 x107y127 SB_BIG plane 3
00  // 71 x107y127 SB_DRIVE plane 4,3
00  // 72 x107y127 SB_BIG plane 4
00  // 73 x107y127 SB_BIG plane 4
00  // 74 x107y127 SB_BIG plane 5
00  // 75 x107y127 SB_BIG plane 5
00  // 76 x107y127 SB_DRIVE plane 6,5
48  // 77 x107y127 SB_BIG plane 6
12  // 78 x107y127 SB_BIG plane 6
00  // 79 x107y127 SB_BIG plane 7
00  // 80 x107y127 SB_BIG plane 7
00  // 81 x107y127 SB_DRIVE plane 8,7
00  // 82 x107y127 SB_BIG plane 8
00  // 83 x107y127 SB_BIG plane 8
00  // 84 x107y127 SB_BIG plane 9
00  // 85 x107y127 SB_BIG plane 9
00  // 86 x107y127 SB_DRIVE plane 10,9
00  // 87 x107y127 SB_BIG plane 10
00  // 88 x107y127 SB_BIG plane 10
00  // 89 x107y127 SB_BIG plane 11
00  // 90 x107y127 SB_BIG plane 11
00  // 91 x107y127 SB_DRIVE plane 12,11
00  // 92 x107y127 SB_BIG plane 12
00  // 93 x107y127 SB_BIG plane 12
00  // 94 x108y128 SB_SML plane 1
80  // 95 x108y128 SB_SML plane 2,1
2A  // 96 x108y128 SB_SML plane 2
00  // 97 x108y128 SB_SML plane 3
00  // 98 x108y128 SB_SML plane 4,3
00  // 99 x108y128 SB_SML plane 4
00  // 100 x108y128 SB_SML plane 5
80  // 101 x108y128 SB_SML plane 6,5
2A  // 102 x108y128 SB_SML plane 6
AB // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x161y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DA89     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
40 // y_sel: 127
F5 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DA91
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y127
00  // 14 right_edge_EN1 at x163y127
00  // 15 right_edge_EN2 at x163y127
00  // 16 right_edge_EN0 at x163y128
00  // 17 right_edge_EN1 at x163y128
00  // 18 right_edge_EN2 at x163y128
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y128 SB_BIG plane 1
12  // 65 x162y128 SB_BIG plane 1
00  // 66 x162y128 SB_DRIVE plane 2,1
48  // 67 x162y128 SB_BIG plane 2
12  // 68 x162y128 SB_BIG plane 2
48  // 69 x162y128 SB_BIG plane 3
12  // 70 x162y128 SB_BIG plane 3
00  // 71 x162y128 SB_DRIVE plane 4,3
48  // 72 x162y128 SB_BIG plane 4
12  // 73 x162y128 SB_BIG plane 4
48  // 74 x162y128 SB_BIG plane 5
12  // 75 x162y128 SB_BIG plane 5
00  // 76 x162y128 SB_DRIVE plane 6,5
48  // 77 x162y128 SB_BIG plane 6
12  // 78 x162y128 SB_BIG plane 6
48  // 79 x162y128 SB_BIG plane 7
12  // 80 x162y128 SB_BIG plane 7
00  // 81 x162y128 SB_DRIVE plane 8,7
48  // 82 x162y128 SB_BIG plane 8
12  // 83 x162y128 SB_BIG plane 8
48  // 84 x162y128 SB_BIG plane 9
12  // 85 x162y128 SB_BIG plane 9
00  // 86 x162y128 SB_DRIVE plane 10,9
48  // 87 x162y128 SB_BIG plane 10
12  // 88 x162y128 SB_BIG plane 10
48  // 89 x162y128 SB_BIG plane 11
12  // 90 x162y128 SB_BIG plane 11
00  // 91 x162y128 SB_DRIVE plane 12,11
48  // 92 x162y128 SB_BIG plane 12
12  // 93 x162y128 SB_BIG plane 12
A8  // 94 x161y127 SB_SML plane 1
82  // 95 x161y127 SB_SML plane 2,1
2A  // 96 x161y127 SB_SML plane 2
A8  // 97 x161y127 SB_SML plane 3
82  // 98 x161y127 SB_SML plane 4,3
2A  // 99 x161y127 SB_SML plane 4
A8  // 100 x161y127 SB_SML plane 5
82  // 101 x161y127 SB_SML plane 6,5
2A  // 102 x161y127 SB_SML plane 6
A8  // 103 x161y127 SB_SML plane 7
82  // 104 x161y127 SB_SML plane 8,7
2A  // 105 x161y127 SB_SML plane 8
A8  // 106 x161y127 SB_SML plane 9
82  // 107 x161y127 SB_SML plane 10,9
2A  // 108 x161y127 SB_SML plane 10
A8  // 109 x161y127 SB_SML plane 11
82  // 110 x161y127 SB_SML plane 12,11
2A  // 111 x161y127 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DB07     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
41 // y_sel: 129
53 // -- CRC low byte
AF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DB0F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y129
00  // 14 left_edge_EN1 at x-2y129
00  // 15 left_edge_EN2 at x-2y129
00  // 16 left_edge_EN0 at x-2y130
00  // 17 left_edge_EN1 at x-2y130
00  // 18 left_edge_EN2 at x-2y130
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y130 SB_BIG plane 1
12  // 65 x0y130 SB_BIG plane 1
00  // 66 x0y130 SB_DRIVE plane 2,1
48  // 67 x0y130 SB_BIG plane 2
12  // 68 x0y130 SB_BIG plane 2
48  // 69 x0y130 SB_BIG plane 3
12  // 70 x0y130 SB_BIG plane 3
00  // 71 x0y130 SB_DRIVE plane 4,3
48  // 72 x0y130 SB_BIG plane 4
12  // 73 x0y130 SB_BIG plane 4
48  // 74 x0y130 SB_BIG plane 5
12  // 75 x0y130 SB_BIG plane 5
00  // 76 x0y130 SB_DRIVE plane 6,5
48  // 77 x0y130 SB_BIG plane 6
12  // 78 x0y130 SB_BIG plane 6
48  // 79 x0y130 SB_BIG plane 7
12  // 80 x0y130 SB_BIG plane 7
00  // 81 x0y130 SB_DRIVE plane 8,7
48  // 82 x0y130 SB_BIG plane 8
12  // 83 x0y130 SB_BIG plane 8
48  // 84 x0y130 SB_BIG plane 9
12  // 85 x0y130 SB_BIG plane 9
00  // 86 x0y130 SB_DRIVE plane 10,9
48  // 87 x0y130 SB_BIG plane 10
12  // 88 x0y130 SB_BIG plane 10
48  // 89 x0y130 SB_BIG plane 11
12  // 90 x0y130 SB_BIG plane 11
00  // 91 x0y130 SB_DRIVE plane 12,11
48  // 92 x0y130 SB_BIG plane 12
12  // 93 x0y130 SB_BIG plane 12
A8  // 94 x-1y129 SB_SML plane 1
82  // 95 x-1y129 SB_SML plane 2,1
2A  // 96 x-1y129 SB_SML plane 2
A8  // 97 x-1y129 SB_SML plane 3
82  // 98 x-1y129 SB_SML plane 4,3
2A  // 99 x-1y129 SB_SML plane 4
A8  // 100 x-1y129 SB_SML plane 5
82  // 101 x-1y129 SB_SML plane 6,5
2A  // 102 x-1y129 SB_SML plane 6
A8  // 103 x-1y129 SB_SML plane 7
82  // 104 x-1y129 SB_SML plane 8,7
2A  // 105 x-1y129 SB_SML plane 8
A8  // 106 x-1y129 SB_SML plane 9
82  // 107 x-1y129 SB_SML plane 10,9
2A  // 108 x-1y129 SB_SML plane 10
A8  // 109 x-1y129 SB_SML plane 11
82  // 110 x-1y129 SB_SML plane 12,11
2A  // 111 x-1y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DB85     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
41 // y_sel: 129
8B // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DB8D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x1y131
00  // 14 top_edge_EN1 at x1y131
00  // 15 top_edge_EN2 at x1y131
00  // 16 top_edge_EN0 at x2y131
00  // 17 top_edge_EN1 at x2y131
00  // 18 top_edge_EN2 at x2y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x1y129 SB_BIG plane 1
12  // 65 x1y129 SB_BIG plane 1
00  // 66 x1y129 SB_DRIVE plane 2,1
48  // 67 x1y129 SB_BIG plane 2
12  // 68 x1y129 SB_BIG plane 2
48  // 69 x1y129 SB_BIG plane 3
12  // 70 x1y129 SB_BIG plane 3
00  // 71 x1y129 SB_DRIVE plane 4,3
48  // 72 x1y129 SB_BIG plane 4
12  // 73 x1y129 SB_BIG plane 4
48  // 74 x1y129 SB_BIG plane 5
12  // 75 x1y129 SB_BIG plane 5
00  // 76 x1y129 SB_DRIVE plane 6,5
48  // 77 x1y129 SB_BIG plane 6
12  // 78 x1y129 SB_BIG plane 6
48  // 79 x1y129 SB_BIG plane 7
12  // 80 x1y129 SB_BIG plane 7
00  // 81 x1y129 SB_DRIVE plane 8,7
48  // 82 x1y129 SB_BIG plane 8
12  // 83 x1y129 SB_BIG plane 8
48  // 84 x1y129 SB_BIG plane 9
12  // 85 x1y129 SB_BIG plane 9
00  // 86 x1y129 SB_DRIVE plane 10,9
48  // 87 x1y129 SB_BIG plane 10
12  // 88 x1y129 SB_BIG plane 10
48  // 89 x1y129 SB_BIG plane 11
12  // 90 x1y129 SB_BIG plane 11
00  // 91 x1y129 SB_DRIVE plane 12,11
48  // 92 x1y129 SB_BIG plane 12
12  // 93 x1y129 SB_BIG plane 12
A8  // 94 x2y130 SB_SML plane 1
82  // 95 x2y130 SB_SML plane 2,1
2A  // 96 x2y130 SB_SML plane 2
A8  // 97 x2y130 SB_SML plane 3
82  // 98 x2y130 SB_SML plane 4,3
2A  // 99 x2y130 SB_SML plane 4
A8  // 100 x2y130 SB_SML plane 5
82  // 101 x2y130 SB_SML plane 6,5
2A  // 102 x2y130 SB_SML plane 6
A8  // 103 x2y130 SB_SML plane 7
82  // 104 x2y130 SB_SML plane 8,7
2A  // 105 x2y130 SB_SML plane 8
A8  // 106 x2y130 SB_SML plane 9
82  // 107 x2y130 SB_SML plane 10,9
2A  // 108 x2y130 SB_SML plane 10
A8  // 109 x2y130 SB_SML plane 11
82  // 110 x2y130 SB_SML plane 12,11
2A  // 111 x2y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DC03     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
41 // y_sel: 129
E3 // -- CRC low byte
9C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DC0B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x3y131
00  // 14 top_edge_EN1 at x3y131
00  // 15 top_edge_EN2 at x3y131
00  // 16 top_edge_EN0 at x4y131
00  // 17 top_edge_EN1 at x4y131
00  // 18 top_edge_EN2 at x4y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x4y130 SB_BIG plane 1
12  // 65 x4y130 SB_BIG plane 1
00  // 66 x4y130 SB_DRIVE plane 2,1
48  // 67 x4y130 SB_BIG plane 2
12  // 68 x4y130 SB_BIG plane 2
48  // 69 x4y130 SB_BIG plane 3
12  // 70 x4y130 SB_BIG plane 3
00  // 71 x4y130 SB_DRIVE plane 4,3
48  // 72 x4y130 SB_BIG plane 4
12  // 73 x4y130 SB_BIG plane 4
48  // 74 x4y130 SB_BIG plane 5
12  // 75 x4y130 SB_BIG plane 5
00  // 76 x4y130 SB_DRIVE plane 6,5
48  // 77 x4y130 SB_BIG plane 6
12  // 78 x4y130 SB_BIG plane 6
48  // 79 x4y130 SB_BIG plane 7
12  // 80 x4y130 SB_BIG plane 7
00  // 81 x4y130 SB_DRIVE plane 8,7
48  // 82 x4y130 SB_BIG plane 8
12  // 83 x4y130 SB_BIG plane 8
48  // 84 x4y130 SB_BIG plane 9
12  // 85 x4y130 SB_BIG plane 9
00  // 86 x4y130 SB_DRIVE plane 10,9
48  // 87 x4y130 SB_BIG plane 10
12  // 88 x4y130 SB_BIG plane 10
48  // 89 x4y130 SB_BIG plane 11
12  // 90 x4y130 SB_BIG plane 11
00  // 91 x4y130 SB_DRIVE plane 12,11
48  // 92 x4y130 SB_BIG plane 12
12  // 93 x4y130 SB_BIG plane 12
A8  // 94 x3y129 SB_SML plane 1
82  // 95 x3y129 SB_SML plane 2,1
2A  // 96 x3y129 SB_SML plane 2
A8  // 97 x3y129 SB_SML plane 3
82  // 98 x3y129 SB_SML plane 4,3
2A  // 99 x3y129 SB_SML plane 4
A8  // 100 x3y129 SB_SML plane 5
82  // 101 x3y129 SB_SML plane 6,5
2A  // 102 x3y129 SB_SML plane 6
A8  // 103 x3y129 SB_SML plane 7
82  // 104 x3y129 SB_SML plane 8,7
2A  // 105 x3y129 SB_SML plane 8
A8  // 106 x3y129 SB_SML plane 9
82  // 107 x3y129 SB_SML plane 10,9
2A  // 108 x3y129 SB_SML plane 10
A8  // 109 x3y129 SB_SML plane 11
82  // 110 x3y129 SB_SML plane 12,11
2A  // 111 x3y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x5y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DC81     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
41 // y_sel: 129
3B // -- CRC low byte
85 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DC89
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x5y131
00  // 14 top_edge_EN1 at x5y131
00  // 15 top_edge_EN2 at x5y131
00  // 16 top_edge_EN0 at x6y131
00  // 17 top_edge_EN1 at x6y131
00  // 18 top_edge_EN2 at x6y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x5y129 SB_BIG plane 1
12  // 65 x5y129 SB_BIG plane 1
00  // 66 x5y129 SB_DRIVE plane 2,1
48  // 67 x5y129 SB_BIG plane 2
12  // 68 x5y129 SB_BIG plane 2
48  // 69 x5y129 SB_BIG plane 3
12  // 70 x5y129 SB_BIG plane 3
00  // 71 x5y129 SB_DRIVE plane 4,3
48  // 72 x5y129 SB_BIG plane 4
12  // 73 x5y129 SB_BIG plane 4
48  // 74 x5y129 SB_BIG plane 5
12  // 75 x5y129 SB_BIG plane 5
00  // 76 x5y129 SB_DRIVE plane 6,5
48  // 77 x5y129 SB_BIG plane 6
12  // 78 x5y129 SB_BIG plane 6
48  // 79 x5y129 SB_BIG plane 7
12  // 80 x5y129 SB_BIG plane 7
00  // 81 x5y129 SB_DRIVE plane 8,7
48  // 82 x5y129 SB_BIG plane 8
12  // 83 x5y129 SB_BIG plane 8
48  // 84 x5y129 SB_BIG plane 9
12  // 85 x5y129 SB_BIG plane 9
00  // 86 x5y129 SB_DRIVE plane 10,9
48  // 87 x5y129 SB_BIG plane 10
12  // 88 x5y129 SB_BIG plane 10
48  // 89 x5y129 SB_BIG plane 11
12  // 90 x5y129 SB_BIG plane 11
00  // 91 x5y129 SB_DRIVE plane 12,11
48  // 92 x5y129 SB_BIG plane 12
12  // 93 x5y129 SB_BIG plane 12
A8  // 94 x6y130 SB_SML plane 1
82  // 95 x6y130 SB_SML plane 2,1
2A  // 96 x6y130 SB_SML plane 2
A8  // 97 x6y130 SB_SML plane 3
82  // 98 x6y130 SB_SML plane 4,3
2A  // 99 x6y130 SB_SML plane 4
A8  // 100 x6y130 SB_SML plane 5
82  // 101 x6y130 SB_SML plane 6,5
2A  // 102 x6y130 SB_SML plane 6
A8  // 103 x6y130 SB_SML plane 7
82  // 104 x6y130 SB_SML plane 8,7
2A  // 105 x6y130 SB_SML plane 8
A8  // 106 x6y130 SB_SML plane 9
82  // 107 x6y130 SB_SML plane 10,9
2A  // 108 x6y130 SB_SML plane 10
A8  // 109 x6y130 SB_SML plane 11
82  // 110 x6y130 SB_SML plane 12,11
2A  // 111 x6y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DCFF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
41 // y_sel: 129
33 // -- CRC low byte
C8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DD07
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x7y131
00  // 14 top_edge_EN1 at x7y131
00  // 15 top_edge_EN2 at x7y131
00  // 16 top_edge_EN0 at x8y131
00  // 17 top_edge_EN1 at x8y131
00  // 18 top_edge_EN2 at x8y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x8y130 SB_BIG plane 1
12  // 65 x8y130 SB_BIG plane 1
00  // 66 x8y130 SB_DRIVE plane 2,1
48  // 67 x8y130 SB_BIG plane 2
12  // 68 x8y130 SB_BIG plane 2
48  // 69 x8y130 SB_BIG plane 3
12  // 70 x8y130 SB_BIG plane 3
00  // 71 x8y130 SB_DRIVE plane 4,3
48  // 72 x8y130 SB_BIG plane 4
12  // 73 x8y130 SB_BIG plane 4
48  // 74 x8y130 SB_BIG plane 5
12  // 75 x8y130 SB_BIG plane 5
00  // 76 x8y130 SB_DRIVE plane 6,5
48  // 77 x8y130 SB_BIG plane 6
12  // 78 x8y130 SB_BIG plane 6
48  // 79 x8y130 SB_BIG plane 7
12  // 80 x8y130 SB_BIG plane 7
00  // 81 x8y130 SB_DRIVE plane 8,7
48  // 82 x8y130 SB_BIG plane 8
12  // 83 x8y130 SB_BIG plane 8
48  // 84 x8y130 SB_BIG plane 9
12  // 85 x8y130 SB_BIG plane 9
00  // 86 x8y130 SB_DRIVE plane 10,9
48  // 87 x8y130 SB_BIG plane 10
12  // 88 x8y130 SB_BIG plane 10
48  // 89 x8y130 SB_BIG plane 11
12  // 90 x8y130 SB_BIG plane 11
00  // 91 x8y130 SB_DRIVE plane 12,11
48  // 92 x8y130 SB_BIG plane 12
12  // 93 x8y130 SB_BIG plane 12
A8  // 94 x7y129 SB_SML plane 1
82  // 95 x7y129 SB_SML plane 2,1
2A  // 96 x7y129 SB_SML plane 2
A8  // 97 x7y129 SB_SML plane 3
82  // 98 x7y129 SB_SML plane 4,3
2A  // 99 x7y129 SB_SML plane 4
A8  // 100 x7y129 SB_SML plane 5
82  // 101 x7y129 SB_SML plane 6,5
2A  // 102 x7y129 SB_SML plane 6
A8  // 103 x7y129 SB_SML plane 7
82  // 104 x7y129 SB_SML plane 8,7
2A  // 105 x7y129 SB_SML plane 8
A8  // 106 x7y129 SB_SML plane 9
82  // 107 x7y129 SB_SML plane 10,9
2A  // 108 x7y129 SB_SML plane 10
A8  // 109 x7y129 SB_SML plane 11
82  // 110 x7y129 SB_SML plane 12,11
2A  // 111 x7y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x9y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DD7D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
41 // y_sel: 129
EB // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DD85
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x9y131
00  // 14 top_edge_EN1 at x9y131
00  // 15 top_edge_EN2 at x9y131
00  // 16 top_edge_EN0 at x10y131
00  // 17 top_edge_EN1 at x10y131
00  // 18 top_edge_EN2 at x10y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x9y129 SB_BIG plane 1
12  // 65 x9y129 SB_BIG plane 1
00  // 66 x9y129 SB_DRIVE plane 2,1
48  // 67 x9y129 SB_BIG plane 2
12  // 68 x9y129 SB_BIG plane 2
48  // 69 x9y129 SB_BIG plane 3
12  // 70 x9y129 SB_BIG plane 3
00  // 71 x9y129 SB_DRIVE plane 4,3
48  // 72 x9y129 SB_BIG plane 4
12  // 73 x9y129 SB_BIG plane 4
48  // 74 x9y129 SB_BIG plane 5
12  // 75 x9y129 SB_BIG plane 5
00  // 76 x9y129 SB_DRIVE plane 6,5
48  // 77 x9y129 SB_BIG plane 6
12  // 78 x9y129 SB_BIG plane 6
48  // 79 x9y129 SB_BIG plane 7
12  // 80 x9y129 SB_BIG plane 7
00  // 81 x9y129 SB_DRIVE plane 8,7
48  // 82 x9y129 SB_BIG plane 8
12  // 83 x9y129 SB_BIG plane 8
48  // 84 x9y129 SB_BIG plane 9
12  // 85 x9y129 SB_BIG plane 9
00  // 86 x9y129 SB_DRIVE plane 10,9
48  // 87 x9y129 SB_BIG plane 10
12  // 88 x9y129 SB_BIG plane 10
48  // 89 x9y129 SB_BIG plane 11
12  // 90 x9y129 SB_BIG plane 11
00  // 91 x9y129 SB_DRIVE plane 12,11
48  // 92 x9y129 SB_BIG plane 12
12  // 93 x9y129 SB_BIG plane 12
A8  // 94 x10y130 SB_SML plane 1
82  // 95 x10y130 SB_SML plane 2,1
2A  // 96 x10y130 SB_SML plane 2
A8  // 97 x10y130 SB_SML plane 3
82  // 98 x10y130 SB_SML plane 4,3
2A  // 99 x10y130 SB_SML plane 4
A8  // 100 x10y130 SB_SML plane 5
82  // 101 x10y130 SB_SML plane 6,5
2A  // 102 x10y130 SB_SML plane 6
A8  // 103 x10y130 SB_SML plane 7
82  // 104 x10y130 SB_SML plane 8,7
2A  // 105 x10y130 SB_SML plane 8
A8  // 106 x10y130 SB_SML plane 9
82  // 107 x10y130 SB_SML plane 10,9
2A  // 108 x10y130 SB_SML plane 10
A8  // 109 x10y130 SB_SML plane 11
82  // 110 x10y130 SB_SML plane 12,11
2A  // 111 x10y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x11y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DDFB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
41 // y_sel: 129
83 // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DE03
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x11y131
00  // 14 top_edge_EN1 at x11y131
00  // 15 top_edge_EN2 at x11y131
00  // 16 top_edge_EN0 at x12y131
00  // 17 top_edge_EN1 at x12y131
00  // 18 top_edge_EN2 at x12y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x12y130 SB_BIG plane 1
12  // 65 x12y130 SB_BIG plane 1
00  // 66 x12y130 SB_DRIVE plane 2,1
48  // 67 x12y130 SB_BIG plane 2
12  // 68 x12y130 SB_BIG plane 2
48  // 69 x12y130 SB_BIG plane 3
12  // 70 x12y130 SB_BIG plane 3
00  // 71 x12y130 SB_DRIVE plane 4,3
48  // 72 x12y130 SB_BIG plane 4
12  // 73 x12y130 SB_BIG plane 4
48  // 74 x12y130 SB_BIG plane 5
12  // 75 x12y130 SB_BIG plane 5
00  // 76 x12y130 SB_DRIVE plane 6,5
48  // 77 x12y130 SB_BIG plane 6
12  // 78 x12y130 SB_BIG plane 6
48  // 79 x12y130 SB_BIG plane 7
12  // 80 x12y130 SB_BIG plane 7
00  // 81 x12y130 SB_DRIVE plane 8,7
48  // 82 x12y130 SB_BIG plane 8
12  // 83 x12y130 SB_BIG plane 8
48  // 84 x12y130 SB_BIG plane 9
12  // 85 x12y130 SB_BIG plane 9
00  // 86 x12y130 SB_DRIVE plane 10,9
48  // 87 x12y130 SB_BIG plane 10
12  // 88 x12y130 SB_BIG plane 10
48  // 89 x12y130 SB_BIG plane 11
12  // 90 x12y130 SB_BIG plane 11
00  // 91 x12y130 SB_DRIVE plane 12,11
48  // 92 x12y130 SB_BIG plane 12
12  // 93 x12y130 SB_BIG plane 12
A8  // 94 x11y129 SB_SML plane 1
82  // 95 x11y129 SB_SML plane 2,1
2A  // 96 x11y129 SB_SML plane 2
A8  // 97 x11y129 SB_SML plane 3
82  // 98 x11y129 SB_SML plane 4,3
2A  // 99 x11y129 SB_SML plane 4
A8  // 100 x11y129 SB_SML plane 5
82  // 101 x11y129 SB_SML plane 6,5
2A  // 102 x11y129 SB_SML plane 6
A8  // 103 x11y129 SB_SML plane 7
82  // 104 x11y129 SB_SML plane 8,7
2A  // 105 x11y129 SB_SML plane 8
A8  // 106 x11y129 SB_SML plane 9
82  // 107 x11y129 SB_SML plane 10,9
2A  // 108 x11y129 SB_SML plane 10
A8  // 109 x11y129 SB_SML plane 11
82  // 110 x11y129 SB_SML plane 12,11
2A  // 111 x11y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x13y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DE79     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
41 // y_sel: 129
5B // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DE81
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x13y131
00  // 14 top_edge_EN1 at x13y131
00  // 15 top_edge_EN2 at x13y131
00  // 16 top_edge_EN0 at x14y131
00  // 17 top_edge_EN1 at x14y131
00  // 18 top_edge_EN2 at x14y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x13y129 SB_BIG plane 1
12  // 65 x13y129 SB_BIG plane 1
00  // 66 x13y129 SB_DRIVE plane 2,1
48  // 67 x13y129 SB_BIG plane 2
12  // 68 x13y129 SB_BIG plane 2
48  // 69 x13y129 SB_BIG plane 3
12  // 70 x13y129 SB_BIG plane 3
00  // 71 x13y129 SB_DRIVE plane 4,3
48  // 72 x13y129 SB_BIG plane 4
12  // 73 x13y129 SB_BIG plane 4
48  // 74 x13y129 SB_BIG plane 5
12  // 75 x13y129 SB_BIG plane 5
00  // 76 x13y129 SB_DRIVE plane 6,5
48  // 77 x13y129 SB_BIG plane 6
12  // 78 x13y129 SB_BIG plane 6
48  // 79 x13y129 SB_BIG plane 7
12  // 80 x13y129 SB_BIG plane 7
00  // 81 x13y129 SB_DRIVE plane 8,7
48  // 82 x13y129 SB_BIG plane 8
12  // 83 x13y129 SB_BIG plane 8
48  // 84 x13y129 SB_BIG plane 9
12  // 85 x13y129 SB_BIG plane 9
00  // 86 x13y129 SB_DRIVE plane 10,9
48  // 87 x13y129 SB_BIG plane 10
12  // 88 x13y129 SB_BIG plane 10
48  // 89 x13y129 SB_BIG plane 11
12  // 90 x13y129 SB_BIG plane 11
00  // 91 x13y129 SB_DRIVE plane 12,11
48  // 92 x13y129 SB_BIG plane 12
12  // 93 x13y129 SB_BIG plane 12
A8  // 94 x14y130 SB_SML plane 1
82  // 95 x14y130 SB_SML plane 2,1
2A  // 96 x14y130 SB_SML plane 2
A8  // 97 x14y130 SB_SML plane 3
82  // 98 x14y130 SB_SML plane 4,3
2A  // 99 x14y130 SB_SML plane 4
A8  // 100 x14y130 SB_SML plane 5
82  // 101 x14y130 SB_SML plane 6,5
2A  // 102 x14y130 SB_SML plane 6
A8  // 103 x14y130 SB_SML plane 7
82  // 104 x14y130 SB_SML plane 8,7
2A  // 105 x14y130 SB_SML plane 8
A8  // 106 x14y130 SB_SML plane 9
82  // 107 x14y130 SB_SML plane 10,9
2A  // 108 x14y130 SB_SML plane 10
A8  // 109 x14y130 SB_SML plane 11
82  // 110 x14y130 SB_SML plane 12,11
2A  // 111 x14y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DEF7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
41 // y_sel: 129
93 // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DEFF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x15y131
00  // 14 top_edge_EN1 at x15y131
00  // 15 top_edge_EN2 at x15y131
00  // 16 top_edge_EN0 at x16y131
00  // 17 top_edge_EN1 at x16y131
00  // 18 top_edge_EN2 at x16y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x16y130 SB_BIG plane 1
12  // 65 x16y130 SB_BIG plane 1
00  // 66 x16y130 SB_DRIVE plane 2,1
48  // 67 x16y130 SB_BIG plane 2
12  // 68 x16y130 SB_BIG plane 2
48  // 69 x16y130 SB_BIG plane 3
12  // 70 x16y130 SB_BIG plane 3
00  // 71 x16y130 SB_DRIVE plane 4,3
48  // 72 x16y130 SB_BIG plane 4
12  // 73 x16y130 SB_BIG plane 4
48  // 74 x16y130 SB_BIG plane 5
12  // 75 x16y130 SB_BIG plane 5
00  // 76 x16y130 SB_DRIVE plane 6,5
48  // 77 x16y130 SB_BIG plane 6
12  // 78 x16y130 SB_BIG plane 6
48  // 79 x16y130 SB_BIG plane 7
12  // 80 x16y130 SB_BIG plane 7
00  // 81 x16y130 SB_DRIVE plane 8,7
48  // 82 x16y130 SB_BIG plane 8
12  // 83 x16y130 SB_BIG plane 8
48  // 84 x16y130 SB_BIG plane 9
12  // 85 x16y130 SB_BIG plane 9
00  // 86 x16y130 SB_DRIVE plane 10,9
48  // 87 x16y130 SB_BIG plane 10
12  // 88 x16y130 SB_BIG plane 10
48  // 89 x16y130 SB_BIG plane 11
12  // 90 x16y130 SB_BIG plane 11
00  // 91 x16y130 SB_DRIVE plane 12,11
48  // 92 x16y130 SB_BIG plane 12
12  // 93 x16y130 SB_BIG plane 12
A8  // 94 x15y129 SB_SML plane 1
82  // 95 x15y129 SB_SML plane 2,1
2A  // 96 x15y129 SB_SML plane 2
A8  // 97 x15y129 SB_SML plane 3
82  // 98 x15y129 SB_SML plane 4,3
2A  // 99 x15y129 SB_SML plane 4
A8  // 100 x15y129 SB_SML plane 5
82  // 101 x15y129 SB_SML plane 6,5
2A  // 102 x15y129 SB_SML plane 6
A8  // 103 x15y129 SB_SML plane 7
82  // 104 x15y129 SB_SML plane 8,7
2A  // 105 x15y129 SB_SML plane 8
A8  // 106 x15y129 SB_SML plane 9
82  // 107 x15y129 SB_SML plane 10,9
2A  // 108 x15y129 SB_SML plane 10
A8  // 109 x15y129 SB_SML plane 11
82  // 110 x15y129 SB_SML plane 12,11
2A  // 111 x15y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x17y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DF75     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
41 // y_sel: 129
4B // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DF7D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x17y131
00  // 14 top_edge_EN1 at x17y131
00  // 15 top_edge_EN2 at x17y131
00  // 16 top_edge_EN0 at x18y131
00  // 17 top_edge_EN1 at x18y131
00  // 18 top_edge_EN2 at x18y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x17y129 SB_BIG plane 1
12  // 65 x17y129 SB_BIG plane 1
00  // 66 x17y129 SB_DRIVE plane 2,1
48  // 67 x17y129 SB_BIG plane 2
12  // 68 x17y129 SB_BIG plane 2
48  // 69 x17y129 SB_BIG plane 3
12  // 70 x17y129 SB_BIG plane 3
00  // 71 x17y129 SB_DRIVE plane 4,3
48  // 72 x17y129 SB_BIG plane 4
12  // 73 x17y129 SB_BIG plane 4
48  // 74 x17y129 SB_BIG plane 5
12  // 75 x17y129 SB_BIG plane 5
00  // 76 x17y129 SB_DRIVE plane 6,5
48  // 77 x17y129 SB_BIG plane 6
12  // 78 x17y129 SB_BIG plane 6
48  // 79 x17y129 SB_BIG plane 7
12  // 80 x17y129 SB_BIG plane 7
00  // 81 x17y129 SB_DRIVE plane 8,7
48  // 82 x17y129 SB_BIG plane 8
12  // 83 x17y129 SB_BIG plane 8
48  // 84 x17y129 SB_BIG plane 9
12  // 85 x17y129 SB_BIG plane 9
00  // 86 x17y129 SB_DRIVE plane 10,9
48  // 87 x17y129 SB_BIG plane 10
12  // 88 x17y129 SB_BIG plane 10
48  // 89 x17y129 SB_BIG plane 11
12  // 90 x17y129 SB_BIG plane 11
00  // 91 x17y129 SB_DRIVE plane 12,11
48  // 92 x17y129 SB_BIG plane 12
12  // 93 x17y129 SB_BIG plane 12
A8  // 94 x18y130 SB_SML plane 1
82  // 95 x18y130 SB_SML plane 2,1
2A  // 96 x18y130 SB_SML plane 2
A8  // 97 x18y130 SB_SML plane 3
82  // 98 x18y130 SB_SML plane 4,3
2A  // 99 x18y130 SB_SML plane 4
A8  // 100 x18y130 SB_SML plane 5
82  // 101 x18y130 SB_SML plane 6,5
2A  // 102 x18y130 SB_SML plane 6
A8  // 103 x18y130 SB_SML plane 7
82  // 104 x18y130 SB_SML plane 8,7
2A  // 105 x18y130 SB_SML plane 8
A8  // 106 x18y130 SB_SML plane 9
82  // 107 x18y130 SB_SML plane 10,9
2A  // 108 x18y130 SB_SML plane 10
A8  // 109 x18y130 SB_SML plane 11
82  // 110 x18y130 SB_SML plane 12,11
2A  // 111 x18y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DFF3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
41 // y_sel: 129
23 // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DFFB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x19y131
00  // 14 top_edge_EN1 at x19y131
00  // 15 top_edge_EN2 at x19y131
00  // 16 top_edge_EN0 at x20y131
00  // 17 top_edge_EN1 at x20y131
00  // 18 top_edge_EN2 at x20y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x20y130 SB_BIG plane 1
12  // 65 x20y130 SB_BIG plane 1
00  // 66 x20y130 SB_DRIVE plane 2,1
48  // 67 x20y130 SB_BIG plane 2
12  // 68 x20y130 SB_BIG plane 2
48  // 69 x20y130 SB_BIG plane 3
12  // 70 x20y130 SB_BIG plane 3
00  // 71 x20y130 SB_DRIVE plane 4,3
48  // 72 x20y130 SB_BIG plane 4
12  // 73 x20y130 SB_BIG plane 4
48  // 74 x20y130 SB_BIG plane 5
12  // 75 x20y130 SB_BIG plane 5
00  // 76 x20y130 SB_DRIVE plane 6,5
48  // 77 x20y130 SB_BIG plane 6
12  // 78 x20y130 SB_BIG plane 6
48  // 79 x20y130 SB_BIG plane 7
12  // 80 x20y130 SB_BIG plane 7
00  // 81 x20y130 SB_DRIVE plane 8,7
48  // 82 x20y130 SB_BIG plane 8
12  // 83 x20y130 SB_BIG plane 8
48  // 84 x20y130 SB_BIG plane 9
12  // 85 x20y130 SB_BIG plane 9
00  // 86 x20y130 SB_DRIVE plane 10,9
48  // 87 x20y130 SB_BIG plane 10
12  // 88 x20y130 SB_BIG plane 10
48  // 89 x20y130 SB_BIG plane 11
12  // 90 x20y130 SB_BIG plane 11
00  // 91 x20y130 SB_DRIVE plane 12,11
48  // 92 x20y130 SB_BIG plane 12
12  // 93 x20y130 SB_BIG plane 12
A8  // 94 x19y129 SB_SML plane 1
82  // 95 x19y129 SB_SML plane 2,1
2A  // 96 x19y129 SB_SML plane 2
A8  // 97 x19y129 SB_SML plane 3
82  // 98 x19y129 SB_SML plane 4,3
2A  // 99 x19y129 SB_SML plane 4
A8  // 100 x19y129 SB_SML plane 5
82  // 101 x19y129 SB_SML plane 6,5
2A  // 102 x19y129 SB_SML plane 6
A8  // 103 x19y129 SB_SML plane 7
82  // 104 x19y129 SB_SML plane 8,7
2A  // 105 x19y129 SB_SML plane 8
A8  // 106 x19y129 SB_SML plane 9
82  // 107 x19y129 SB_SML plane 10,9
2A  // 108 x19y129 SB_SML plane 10
A8  // 109 x19y129 SB_SML plane 11
82  // 110 x19y129 SB_SML plane 12,11
2A  // 111 x19y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E071     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
41 // y_sel: 129
FB // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E079
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x21y131
00  // 14 top_edge_EN1 at x21y131
00  // 15 top_edge_EN2 at x21y131
00  // 16 top_edge_EN0 at x22y131
00  // 17 top_edge_EN1 at x22y131
00  // 18 top_edge_EN2 at x22y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x21y129 SB_BIG plane 1
12  // 65 x21y129 SB_BIG plane 1
00  // 66 x21y129 SB_DRIVE plane 2,1
48  // 67 x21y129 SB_BIG plane 2
12  // 68 x21y129 SB_BIG plane 2
48  // 69 x21y129 SB_BIG plane 3
12  // 70 x21y129 SB_BIG plane 3
00  // 71 x21y129 SB_DRIVE plane 4,3
48  // 72 x21y129 SB_BIG plane 4
12  // 73 x21y129 SB_BIG plane 4
48  // 74 x21y129 SB_BIG plane 5
12  // 75 x21y129 SB_BIG plane 5
00  // 76 x21y129 SB_DRIVE plane 6,5
48  // 77 x21y129 SB_BIG plane 6
12  // 78 x21y129 SB_BIG plane 6
48  // 79 x21y129 SB_BIG plane 7
12  // 80 x21y129 SB_BIG plane 7
00  // 81 x21y129 SB_DRIVE plane 8,7
48  // 82 x21y129 SB_BIG plane 8
12  // 83 x21y129 SB_BIG plane 8
48  // 84 x21y129 SB_BIG plane 9
12  // 85 x21y129 SB_BIG plane 9
00  // 86 x21y129 SB_DRIVE plane 10,9
48  // 87 x21y129 SB_BIG plane 10
12  // 88 x21y129 SB_BIG plane 10
48  // 89 x21y129 SB_BIG plane 11
12  // 90 x21y129 SB_BIG plane 11
00  // 91 x21y129 SB_DRIVE plane 12,11
48  // 92 x21y129 SB_BIG plane 12
12  // 93 x21y129 SB_BIG plane 12
A8  // 94 x22y130 SB_SML plane 1
82  // 95 x22y130 SB_SML plane 2,1
2A  // 96 x22y130 SB_SML plane 2
A8  // 97 x22y130 SB_SML plane 3
82  // 98 x22y130 SB_SML plane 4,3
2A  // 99 x22y130 SB_SML plane 4
A8  // 100 x22y130 SB_SML plane 5
82  // 101 x22y130 SB_SML plane 6,5
2A  // 102 x22y130 SB_SML plane 6
A8  // 103 x22y130 SB_SML plane 7
82  // 104 x22y130 SB_SML plane 8,7
2A  // 105 x22y130 SB_SML plane 8
A8  // 106 x22y130 SB_SML plane 9
82  // 107 x22y130 SB_SML plane 10,9
2A  // 108 x22y130 SB_SML plane 10
A8  // 109 x22y130 SB_SML plane 11
82  // 110 x22y130 SB_SML plane 12,11
2A  // 111 x22y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E0EF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
41 // y_sel: 129
F3 // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E0F7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x23y131
00  // 14 top_edge_EN1 at x23y131
00  // 15 top_edge_EN2 at x23y131
00  // 16 top_edge_EN0 at x24y131
00  // 17 top_edge_EN1 at x24y131
00  // 18 top_edge_EN2 at x24y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x24y130 SB_BIG plane 1
12  // 65 x24y130 SB_BIG plane 1
00  // 66 x24y130 SB_DRIVE plane 2,1
48  // 67 x24y130 SB_BIG plane 2
12  // 68 x24y130 SB_BIG plane 2
48  // 69 x24y130 SB_BIG plane 3
12  // 70 x24y130 SB_BIG plane 3
00  // 71 x24y130 SB_DRIVE plane 4,3
48  // 72 x24y130 SB_BIG plane 4
12  // 73 x24y130 SB_BIG plane 4
48  // 74 x24y130 SB_BIG plane 5
12  // 75 x24y130 SB_BIG plane 5
00  // 76 x24y130 SB_DRIVE plane 6,5
48  // 77 x24y130 SB_BIG plane 6
12  // 78 x24y130 SB_BIG plane 6
48  // 79 x24y130 SB_BIG plane 7
12  // 80 x24y130 SB_BIG plane 7
00  // 81 x24y130 SB_DRIVE plane 8,7
48  // 82 x24y130 SB_BIG plane 8
12  // 83 x24y130 SB_BIG plane 8
48  // 84 x24y130 SB_BIG plane 9
12  // 85 x24y130 SB_BIG plane 9
00  // 86 x24y130 SB_DRIVE plane 10,9
48  // 87 x24y130 SB_BIG plane 10
12  // 88 x24y130 SB_BIG plane 10
48  // 89 x24y130 SB_BIG plane 11
12  // 90 x24y130 SB_BIG plane 11
00  // 91 x24y130 SB_DRIVE plane 12,11
48  // 92 x24y130 SB_BIG plane 12
12  // 93 x24y130 SB_BIG plane 12
A8  // 94 x23y129 SB_SML plane 1
82  // 95 x23y129 SB_SML plane 2,1
2A  // 96 x23y129 SB_SML plane 2
A8  // 97 x23y129 SB_SML plane 3
82  // 98 x23y129 SB_SML plane 4,3
2A  // 99 x23y129 SB_SML plane 4
A8  // 100 x23y129 SB_SML plane 5
82  // 101 x23y129 SB_SML plane 6,5
2A  // 102 x23y129 SB_SML plane 6
A8  // 103 x23y129 SB_SML plane 7
82  // 104 x23y129 SB_SML plane 8,7
2A  // 105 x23y129 SB_SML plane 8
A8  // 106 x23y129 SB_SML plane 9
82  // 107 x23y129 SB_SML plane 10,9
2A  // 108 x23y129 SB_SML plane 10
A8  // 109 x23y129 SB_SML plane 11
82  // 110 x23y129 SB_SML plane 12,11
2A  // 111 x23y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x25y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E16D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
41 // y_sel: 129
2B // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E175
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x25y131
00  // 14 top_edge_EN1 at x25y131
00  // 15 top_edge_EN2 at x25y131
00  // 16 top_edge_EN0 at x26y131
00  // 17 top_edge_EN1 at x26y131
00  // 18 top_edge_EN2 at x26y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x25y129 SB_BIG plane 1
12  // 65 x25y129 SB_BIG plane 1
00  // 66 x25y129 SB_DRIVE plane 2,1
48  // 67 x25y129 SB_BIG plane 2
12  // 68 x25y129 SB_BIG plane 2
48  // 69 x25y129 SB_BIG plane 3
12  // 70 x25y129 SB_BIG plane 3
00  // 71 x25y129 SB_DRIVE plane 4,3
48  // 72 x25y129 SB_BIG plane 4
12  // 73 x25y129 SB_BIG plane 4
48  // 74 x25y129 SB_BIG plane 5
12  // 75 x25y129 SB_BIG plane 5
00  // 76 x25y129 SB_DRIVE plane 6,5
48  // 77 x25y129 SB_BIG plane 6
12  // 78 x25y129 SB_BIG plane 6
48  // 79 x25y129 SB_BIG plane 7
12  // 80 x25y129 SB_BIG plane 7
00  // 81 x25y129 SB_DRIVE plane 8,7
48  // 82 x25y129 SB_BIG plane 8
12  // 83 x25y129 SB_BIG plane 8
48  // 84 x25y129 SB_BIG plane 9
12  // 85 x25y129 SB_BIG plane 9
00  // 86 x25y129 SB_DRIVE plane 10,9
48  // 87 x25y129 SB_BIG plane 10
12  // 88 x25y129 SB_BIG plane 10
48  // 89 x25y129 SB_BIG plane 11
12  // 90 x25y129 SB_BIG plane 11
00  // 91 x25y129 SB_DRIVE plane 12,11
48  // 92 x25y129 SB_BIG plane 12
12  // 93 x25y129 SB_BIG plane 12
A8  // 94 x26y130 SB_SML plane 1
82  // 95 x26y130 SB_SML plane 2,1
2A  // 96 x26y130 SB_SML plane 2
A8  // 97 x26y130 SB_SML plane 3
82  // 98 x26y130 SB_SML plane 4,3
2A  // 99 x26y130 SB_SML plane 4
A8  // 100 x26y130 SB_SML plane 5
82  // 101 x26y130 SB_SML plane 6,5
2A  // 102 x26y130 SB_SML plane 6
A8  // 103 x26y130 SB_SML plane 7
82  // 104 x26y130 SB_SML plane 8,7
2A  // 105 x26y130 SB_SML plane 8
A8  // 106 x26y130 SB_SML plane 9
82  // 107 x26y130 SB_SML plane 10,9
2A  // 108 x26y130 SB_SML plane 10
A8  // 109 x26y130 SB_SML plane 11
82  // 110 x26y130 SB_SML plane 12,11
2A  // 111 x26y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E1EB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
41 // y_sel: 129
43 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E1F3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x27y131
00  // 14 top_edge_EN1 at x27y131
00  // 15 top_edge_EN2 at x27y131
00  // 16 top_edge_EN0 at x28y131
00  // 17 top_edge_EN1 at x28y131
00  // 18 top_edge_EN2 at x28y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x28y130 SB_BIG plane 1
12  // 65 x28y130 SB_BIG plane 1
00  // 66 x28y130 SB_DRIVE plane 2,1
48  // 67 x28y130 SB_BIG plane 2
12  // 68 x28y130 SB_BIG plane 2
48  // 69 x28y130 SB_BIG plane 3
12  // 70 x28y130 SB_BIG plane 3
00  // 71 x28y130 SB_DRIVE plane 4,3
48  // 72 x28y130 SB_BIG plane 4
12  // 73 x28y130 SB_BIG plane 4
48  // 74 x28y130 SB_BIG plane 5
12  // 75 x28y130 SB_BIG plane 5
00  // 76 x28y130 SB_DRIVE plane 6,5
48  // 77 x28y130 SB_BIG plane 6
12  // 78 x28y130 SB_BIG plane 6
48  // 79 x28y130 SB_BIG plane 7
12  // 80 x28y130 SB_BIG plane 7
00  // 81 x28y130 SB_DRIVE plane 8,7
48  // 82 x28y130 SB_BIG plane 8
12  // 83 x28y130 SB_BIG plane 8
48  // 84 x28y130 SB_BIG plane 9
12  // 85 x28y130 SB_BIG plane 9
00  // 86 x28y130 SB_DRIVE plane 10,9
48  // 87 x28y130 SB_BIG plane 10
12  // 88 x28y130 SB_BIG plane 10
48  // 89 x28y130 SB_BIG plane 11
12  // 90 x28y130 SB_BIG plane 11
00  // 91 x28y130 SB_DRIVE plane 12,11
48  // 92 x28y130 SB_BIG plane 12
12  // 93 x28y130 SB_BIG plane 12
A8  // 94 x27y129 SB_SML plane 1
82  // 95 x27y129 SB_SML plane 2,1
2A  // 96 x27y129 SB_SML plane 2
A8  // 97 x27y129 SB_SML plane 3
82  // 98 x27y129 SB_SML plane 4,3
2A  // 99 x27y129 SB_SML plane 4
A8  // 100 x27y129 SB_SML plane 5
82  // 101 x27y129 SB_SML plane 6,5
2A  // 102 x27y129 SB_SML plane 6
A8  // 103 x27y129 SB_SML plane 7
82  // 104 x27y129 SB_SML plane 8,7
2A  // 105 x27y129 SB_SML plane 8
A8  // 106 x27y129 SB_SML plane 9
82  // 107 x27y129 SB_SML plane 10,9
2A  // 108 x27y129 SB_SML plane 10
A8  // 109 x27y129 SB_SML plane 11
82  // 110 x27y129 SB_SML plane 12,11
2A  // 111 x27y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E269     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
41 // y_sel: 129
9B // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E271
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x29y131
00  // 14 top_edge_EN1 at x29y131
00  // 15 top_edge_EN2 at x29y131
00  // 16 top_edge_EN0 at x30y131
00  // 17 top_edge_EN1 at x30y131
00  // 18 top_edge_EN2 at x30y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x29y129 SB_BIG plane 1
12  // 65 x29y129 SB_BIG plane 1
00  // 66 x29y129 SB_DRIVE plane 2,1
48  // 67 x29y129 SB_BIG plane 2
12  // 68 x29y129 SB_BIG plane 2
48  // 69 x29y129 SB_BIG plane 3
12  // 70 x29y129 SB_BIG plane 3
00  // 71 x29y129 SB_DRIVE plane 4,3
48  // 72 x29y129 SB_BIG plane 4
12  // 73 x29y129 SB_BIG plane 4
48  // 74 x29y129 SB_BIG plane 5
12  // 75 x29y129 SB_BIG plane 5
00  // 76 x29y129 SB_DRIVE plane 6,5
48  // 77 x29y129 SB_BIG plane 6
12  // 78 x29y129 SB_BIG plane 6
48  // 79 x29y129 SB_BIG plane 7
12  // 80 x29y129 SB_BIG plane 7
00  // 81 x29y129 SB_DRIVE plane 8,7
48  // 82 x29y129 SB_BIG plane 8
12  // 83 x29y129 SB_BIG plane 8
48  // 84 x29y129 SB_BIG plane 9
12  // 85 x29y129 SB_BIG plane 9
00  // 86 x29y129 SB_DRIVE plane 10,9
48  // 87 x29y129 SB_BIG plane 10
12  // 88 x29y129 SB_BIG plane 10
48  // 89 x29y129 SB_BIG plane 11
12  // 90 x29y129 SB_BIG plane 11
00  // 91 x29y129 SB_DRIVE plane 12,11
48  // 92 x29y129 SB_BIG plane 12
12  // 93 x29y129 SB_BIG plane 12
A8  // 94 x30y130 SB_SML plane 1
82  // 95 x30y130 SB_SML plane 2,1
2A  // 96 x30y130 SB_SML plane 2
A8  // 97 x30y130 SB_SML plane 3
82  // 98 x30y130 SB_SML plane 4,3
2A  // 99 x30y130 SB_SML plane 4
A8  // 100 x30y130 SB_SML plane 5
82  // 101 x30y130 SB_SML plane 6,5
2A  // 102 x30y130 SB_SML plane 6
A8  // 103 x30y130 SB_SML plane 7
82  // 104 x30y130 SB_SML plane 8,7
2A  // 105 x30y130 SB_SML plane 8
A8  // 106 x30y130 SB_SML plane 9
82  // 107 x30y130 SB_SML plane 10,9
2A  // 108 x30y130 SB_SML plane 10
A8  // 109 x30y130 SB_SML plane 11
82  // 110 x30y130 SB_SML plane 12,11
2A  // 111 x30y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E2E7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
41 // y_sel: 129
C2 // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E2EF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x31y131
00  // 14 top_edge_EN1 at x31y131
00  // 15 top_edge_EN2 at x31y131
00  // 16 top_edge_EN0 at x32y131
00  // 17 top_edge_EN1 at x32y131
00  // 18 top_edge_EN2 at x32y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x32y130 SB_BIG plane 1
12  // 65 x32y130 SB_BIG plane 1
00  // 66 x32y130 SB_DRIVE plane 2,1
48  // 67 x32y130 SB_BIG plane 2
12  // 68 x32y130 SB_BIG plane 2
48  // 69 x32y130 SB_BIG plane 3
12  // 70 x32y130 SB_BIG plane 3
00  // 71 x32y130 SB_DRIVE plane 4,3
48  // 72 x32y130 SB_BIG plane 4
12  // 73 x32y130 SB_BIG plane 4
48  // 74 x32y130 SB_BIG plane 5
12  // 75 x32y130 SB_BIG plane 5
00  // 76 x32y130 SB_DRIVE plane 6,5
48  // 77 x32y130 SB_BIG plane 6
12  // 78 x32y130 SB_BIG plane 6
48  // 79 x32y130 SB_BIG plane 7
12  // 80 x32y130 SB_BIG plane 7
00  // 81 x32y130 SB_DRIVE plane 8,7
48  // 82 x32y130 SB_BIG plane 8
12  // 83 x32y130 SB_BIG plane 8
48  // 84 x32y130 SB_BIG plane 9
12  // 85 x32y130 SB_BIG plane 9
00  // 86 x32y130 SB_DRIVE plane 10,9
48  // 87 x32y130 SB_BIG plane 10
12  // 88 x32y130 SB_BIG plane 10
48  // 89 x32y130 SB_BIG plane 11
12  // 90 x32y130 SB_BIG plane 11
00  // 91 x32y130 SB_DRIVE plane 12,11
48  // 92 x32y130 SB_BIG plane 12
12  // 93 x32y130 SB_BIG plane 12
A8  // 94 x31y129 SB_SML plane 1
82  // 95 x31y129 SB_SML plane 2,1
2A  // 96 x31y129 SB_SML plane 2
A8  // 97 x31y129 SB_SML plane 3
82  // 98 x31y129 SB_SML plane 4,3
2A  // 99 x31y129 SB_SML plane 4
A8  // 100 x31y129 SB_SML plane 5
82  // 101 x31y129 SB_SML plane 6,5
2A  // 102 x31y129 SB_SML plane 6
A8  // 103 x31y129 SB_SML plane 7
82  // 104 x31y129 SB_SML plane 8,7
2A  // 105 x31y129 SB_SML plane 8
A8  // 106 x31y129 SB_SML plane 9
82  // 107 x31y129 SB_SML plane 10,9
2A  // 108 x31y129 SB_SML plane 10
A8  // 109 x31y129 SB_SML plane 11
82  // 110 x31y129 SB_SML plane 12,11
2A  // 111 x31y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E365     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
41 // y_sel: 129
1A // -- CRC low byte
23 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E36D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x33y131
00  // 14 top_edge_EN1 at x33y131
00  // 15 top_edge_EN2 at x33y131
00  // 16 top_edge_EN0 at x34y131
00  // 17 top_edge_EN1 at x34y131
00  // 18 top_edge_EN2 at x34y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x33y129 SB_BIG plane 1
12  // 65 x33y129 SB_BIG plane 1
00  // 66 x33y129 SB_DRIVE plane 2,1
48  // 67 x33y129 SB_BIG plane 2
12  // 68 x33y129 SB_BIG plane 2
48  // 69 x33y129 SB_BIG plane 3
12  // 70 x33y129 SB_BIG plane 3
00  // 71 x33y129 SB_DRIVE plane 4,3
48  // 72 x33y129 SB_BIG plane 4
12  // 73 x33y129 SB_BIG plane 4
48  // 74 x33y129 SB_BIG plane 5
12  // 75 x33y129 SB_BIG plane 5
00  // 76 x33y129 SB_DRIVE plane 6,5
48  // 77 x33y129 SB_BIG plane 6
12  // 78 x33y129 SB_BIG plane 6
48  // 79 x33y129 SB_BIG plane 7
12  // 80 x33y129 SB_BIG plane 7
00  // 81 x33y129 SB_DRIVE plane 8,7
48  // 82 x33y129 SB_BIG plane 8
12  // 83 x33y129 SB_BIG plane 8
48  // 84 x33y129 SB_BIG plane 9
12  // 85 x33y129 SB_BIG plane 9
00  // 86 x33y129 SB_DRIVE plane 10,9
48  // 87 x33y129 SB_BIG plane 10
12  // 88 x33y129 SB_BIG plane 10
48  // 89 x33y129 SB_BIG plane 11
12  // 90 x33y129 SB_BIG plane 11
00  // 91 x33y129 SB_DRIVE plane 12,11
48  // 92 x33y129 SB_BIG plane 12
12  // 93 x33y129 SB_BIG plane 12
A8  // 94 x34y130 SB_SML plane 1
82  // 95 x34y130 SB_SML plane 2,1
2A  // 96 x34y130 SB_SML plane 2
A8  // 97 x34y130 SB_SML plane 3
82  // 98 x34y130 SB_SML plane 4,3
2A  // 99 x34y130 SB_SML plane 4
A8  // 100 x34y130 SB_SML plane 5
82  // 101 x34y130 SB_SML plane 6,5
2A  // 102 x34y130 SB_SML plane 6
A8  // 103 x34y130 SB_SML plane 7
82  // 104 x34y130 SB_SML plane 8,7
2A  // 105 x34y130 SB_SML plane 8
A8  // 106 x34y130 SB_SML plane 9
82  // 107 x34y130 SB_SML plane 10,9
2A  // 108 x34y130 SB_SML plane 10
A8  // 109 x34y130 SB_SML plane 11
82  // 110 x34y130 SB_SML plane 12,11
2A  // 111 x34y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E3E3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
41 // y_sel: 129
72 // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E3EB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x35y131
00  // 14 top_edge_EN1 at x35y131
00  // 15 top_edge_EN2 at x35y131
00  // 16 top_edge_EN0 at x36y131
00  // 17 top_edge_EN1 at x36y131
00  // 18 top_edge_EN2 at x36y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x36y130 SB_BIG plane 1
12  // 65 x36y130 SB_BIG plane 1
00  // 66 x36y130 SB_DRIVE plane 2,1
48  // 67 x36y130 SB_BIG plane 2
12  // 68 x36y130 SB_BIG plane 2
48  // 69 x36y130 SB_BIG plane 3
12  // 70 x36y130 SB_BIG plane 3
00  // 71 x36y130 SB_DRIVE plane 4,3
48  // 72 x36y130 SB_BIG plane 4
12  // 73 x36y130 SB_BIG plane 4
48  // 74 x36y130 SB_BIG plane 5
12  // 75 x36y130 SB_BIG plane 5
00  // 76 x36y130 SB_DRIVE plane 6,5
48  // 77 x36y130 SB_BIG plane 6
12  // 78 x36y130 SB_BIG plane 6
48  // 79 x36y130 SB_BIG plane 7
12  // 80 x36y130 SB_BIG plane 7
00  // 81 x36y130 SB_DRIVE plane 8,7
48  // 82 x36y130 SB_BIG plane 8
12  // 83 x36y130 SB_BIG plane 8
48  // 84 x36y130 SB_BIG plane 9
12  // 85 x36y130 SB_BIG plane 9
00  // 86 x36y130 SB_DRIVE plane 10,9
48  // 87 x36y130 SB_BIG plane 10
12  // 88 x36y130 SB_BIG plane 10
48  // 89 x36y130 SB_BIG plane 11
12  // 90 x36y130 SB_BIG plane 11
00  // 91 x36y130 SB_DRIVE plane 12,11
48  // 92 x36y130 SB_BIG plane 12
12  // 93 x36y130 SB_BIG plane 12
A8  // 94 x35y129 SB_SML plane 1
82  // 95 x35y129 SB_SML plane 2,1
2A  // 96 x35y129 SB_SML plane 2
A8  // 97 x35y129 SB_SML plane 3
82  // 98 x35y129 SB_SML plane 4,3
2A  // 99 x35y129 SB_SML plane 4
A8  // 100 x35y129 SB_SML plane 5
82  // 101 x35y129 SB_SML plane 6,5
2A  // 102 x35y129 SB_SML plane 6
A8  // 103 x35y129 SB_SML plane 7
82  // 104 x35y129 SB_SML plane 8,7
2A  // 105 x35y129 SB_SML plane 8
A8  // 106 x35y129 SB_SML plane 9
82  // 107 x35y129 SB_SML plane 10,9
2A  // 108 x35y129 SB_SML plane 10
A8  // 109 x35y129 SB_SML plane 11
82  // 110 x35y129 SB_SML plane 12,11
2A  // 111 x35y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x37y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E461     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
41 // y_sel: 129
AA // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E469
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x37y131
00  // 14 top_edge_EN1 at x37y131
00  // 15 top_edge_EN2 at x37y131
00  // 16 top_edge_EN0 at x38y131
00  // 17 top_edge_EN1 at x38y131
00  // 18 top_edge_EN2 at x38y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x37y129 SB_BIG plane 1
12  // 65 x37y129 SB_BIG plane 1
00  // 66 x37y129 SB_DRIVE plane 2,1
48  // 67 x37y129 SB_BIG plane 2
12  // 68 x37y129 SB_BIG plane 2
48  // 69 x37y129 SB_BIG plane 3
12  // 70 x37y129 SB_BIG plane 3
00  // 71 x37y129 SB_DRIVE plane 4,3
48  // 72 x37y129 SB_BIG plane 4
12  // 73 x37y129 SB_BIG plane 4
48  // 74 x37y129 SB_BIG plane 5
12  // 75 x37y129 SB_BIG plane 5
00  // 76 x37y129 SB_DRIVE plane 6,5
48  // 77 x37y129 SB_BIG plane 6
12  // 78 x37y129 SB_BIG plane 6
48  // 79 x37y129 SB_BIG plane 7
12  // 80 x37y129 SB_BIG plane 7
00  // 81 x37y129 SB_DRIVE plane 8,7
48  // 82 x37y129 SB_BIG plane 8
12  // 83 x37y129 SB_BIG plane 8
48  // 84 x37y129 SB_BIG plane 9
12  // 85 x37y129 SB_BIG plane 9
00  // 86 x37y129 SB_DRIVE plane 10,9
48  // 87 x37y129 SB_BIG plane 10
12  // 88 x37y129 SB_BIG plane 10
48  // 89 x37y129 SB_BIG plane 11
12  // 90 x37y129 SB_BIG plane 11
00  // 91 x37y129 SB_DRIVE plane 12,11
48  // 92 x37y129 SB_BIG plane 12
12  // 93 x37y129 SB_BIG plane 12
A8  // 94 x38y130 SB_SML plane 1
82  // 95 x38y130 SB_SML plane 2,1
2A  // 96 x38y130 SB_SML plane 2
A8  // 97 x38y130 SB_SML plane 3
82  // 98 x38y130 SB_SML plane 4,3
2A  // 99 x38y130 SB_SML plane 4
A8  // 100 x38y130 SB_SML plane 5
82  // 101 x38y130 SB_SML plane 6,5
2A  // 102 x38y130 SB_SML plane 6
A8  // 103 x38y130 SB_SML plane 7
82  // 104 x38y130 SB_SML plane 8,7
2A  // 105 x38y130 SB_SML plane 8
A8  // 106 x38y130 SB_SML plane 9
82  // 107 x38y130 SB_SML plane 10,9
2A  // 108 x38y130 SB_SML plane 10
A8  // 109 x38y130 SB_SML plane 11
82  // 110 x38y130 SB_SML plane 12,11
2A  // 111 x38y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E4DF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
41 // y_sel: 129
A2 // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E4E7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x39y131
00  // 14 top_edge_EN1 at x39y131
00  // 15 top_edge_EN2 at x39y131
00  // 16 top_edge_EN0 at x40y131
00  // 17 top_edge_EN1 at x40y131
00  // 18 top_edge_EN2 at x40y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x40y130 SB_BIG plane 1
12  // 65 x40y130 SB_BIG plane 1
00  // 66 x40y130 SB_DRIVE plane 2,1
48  // 67 x40y130 SB_BIG plane 2
12  // 68 x40y130 SB_BIG plane 2
48  // 69 x40y130 SB_BIG plane 3
12  // 70 x40y130 SB_BIG plane 3
00  // 71 x40y130 SB_DRIVE plane 4,3
48  // 72 x40y130 SB_BIG plane 4
12  // 73 x40y130 SB_BIG plane 4
48  // 74 x40y130 SB_BIG plane 5
12  // 75 x40y130 SB_BIG plane 5
00  // 76 x40y130 SB_DRIVE plane 6,5
48  // 77 x40y130 SB_BIG plane 6
12  // 78 x40y130 SB_BIG plane 6
48  // 79 x40y130 SB_BIG plane 7
12  // 80 x40y130 SB_BIG plane 7
00  // 81 x40y130 SB_DRIVE plane 8,7
48  // 82 x40y130 SB_BIG plane 8
12  // 83 x40y130 SB_BIG plane 8
48  // 84 x40y130 SB_BIG plane 9
12  // 85 x40y130 SB_BIG plane 9
00  // 86 x40y130 SB_DRIVE plane 10,9
48  // 87 x40y130 SB_BIG plane 10
12  // 88 x40y130 SB_BIG plane 10
48  // 89 x40y130 SB_BIG plane 11
12  // 90 x40y130 SB_BIG plane 11
00  // 91 x40y130 SB_DRIVE plane 12,11
48  // 92 x40y130 SB_BIG plane 12
12  // 93 x40y130 SB_BIG plane 12
A8  // 94 x39y129 SB_SML plane 1
82  // 95 x39y129 SB_SML plane 2,1
2A  // 96 x39y129 SB_SML plane 2
A8  // 97 x39y129 SB_SML plane 3
82  // 98 x39y129 SB_SML plane 4,3
2A  // 99 x39y129 SB_SML plane 4
A8  // 100 x39y129 SB_SML plane 5
82  // 101 x39y129 SB_SML plane 6,5
2A  // 102 x39y129 SB_SML plane 6
A8  // 103 x39y129 SB_SML plane 7
82  // 104 x39y129 SB_SML plane 8,7
2A  // 105 x39y129 SB_SML plane 8
A8  // 106 x39y129 SB_SML plane 9
82  // 107 x39y129 SB_SML plane 10,9
2A  // 108 x39y129 SB_SML plane 10
A8  // 109 x39y129 SB_SML plane 11
82  // 110 x39y129 SB_SML plane 12,11
2A  // 111 x39y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x41y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E55D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
41 // y_sel: 129
7A // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E565
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x41y131
00  // 14 top_edge_EN1 at x41y131
00  // 15 top_edge_EN2 at x41y131
00  // 16 top_edge_EN0 at x42y131
00  // 17 top_edge_EN1 at x42y131
00  // 18 top_edge_EN2 at x42y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x41y129 SB_BIG plane 1
12  // 65 x41y129 SB_BIG plane 1
00  // 66 x41y129 SB_DRIVE plane 2,1
48  // 67 x41y129 SB_BIG plane 2
12  // 68 x41y129 SB_BIG plane 2
48  // 69 x41y129 SB_BIG plane 3
12  // 70 x41y129 SB_BIG plane 3
00  // 71 x41y129 SB_DRIVE plane 4,3
48  // 72 x41y129 SB_BIG plane 4
12  // 73 x41y129 SB_BIG plane 4
48  // 74 x41y129 SB_BIG plane 5
12  // 75 x41y129 SB_BIG plane 5
00  // 76 x41y129 SB_DRIVE plane 6,5
48  // 77 x41y129 SB_BIG plane 6
12  // 78 x41y129 SB_BIG plane 6
48  // 79 x41y129 SB_BIG plane 7
12  // 80 x41y129 SB_BIG plane 7
00  // 81 x41y129 SB_DRIVE plane 8,7
48  // 82 x41y129 SB_BIG plane 8
12  // 83 x41y129 SB_BIG plane 8
48  // 84 x41y129 SB_BIG plane 9
12  // 85 x41y129 SB_BIG plane 9
00  // 86 x41y129 SB_DRIVE plane 10,9
48  // 87 x41y129 SB_BIG plane 10
12  // 88 x41y129 SB_BIG plane 10
48  // 89 x41y129 SB_BIG plane 11
12  // 90 x41y129 SB_BIG plane 11
00  // 91 x41y129 SB_DRIVE plane 12,11
48  // 92 x41y129 SB_BIG plane 12
12  // 93 x41y129 SB_BIG plane 12
A8  // 94 x42y130 SB_SML plane 1
82  // 95 x42y130 SB_SML plane 2,1
2A  // 96 x42y130 SB_SML plane 2
A8  // 97 x42y130 SB_SML plane 3
82  // 98 x42y130 SB_SML plane 4,3
2A  // 99 x42y130 SB_SML plane 4
A8  // 100 x42y130 SB_SML plane 5
82  // 101 x42y130 SB_SML plane 6,5
2A  // 102 x42y130 SB_SML plane 6
A8  // 103 x42y130 SB_SML plane 7
82  // 104 x42y130 SB_SML plane 8,7
2A  // 105 x42y130 SB_SML plane 8
A8  // 106 x42y130 SB_SML plane 9
82  // 107 x42y130 SB_SML plane 10,9
2A  // 108 x42y130 SB_SML plane 10
A8  // 109 x42y130 SB_SML plane 11
82  // 110 x42y130 SB_SML plane 12,11
2A  // 111 x42y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x43y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E5DB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
41 // y_sel: 129
12 // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E5E3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x43y131
00  // 14 top_edge_EN1 at x43y131
00  // 15 top_edge_EN2 at x43y131
00  // 16 top_edge_EN0 at x44y131
00  // 17 top_edge_EN1 at x44y131
00  // 18 top_edge_EN2 at x44y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x44y130 SB_BIG plane 1
12  // 65 x44y130 SB_BIG plane 1
00  // 66 x44y130 SB_DRIVE plane 2,1
48  // 67 x44y130 SB_BIG plane 2
12  // 68 x44y130 SB_BIG plane 2
48  // 69 x44y130 SB_BIG plane 3
12  // 70 x44y130 SB_BIG plane 3
00  // 71 x44y130 SB_DRIVE plane 4,3
48  // 72 x44y130 SB_BIG plane 4
12  // 73 x44y130 SB_BIG plane 4
48  // 74 x44y130 SB_BIG plane 5
12  // 75 x44y130 SB_BIG plane 5
00  // 76 x44y130 SB_DRIVE plane 6,5
48  // 77 x44y130 SB_BIG plane 6
12  // 78 x44y130 SB_BIG plane 6
48  // 79 x44y130 SB_BIG plane 7
12  // 80 x44y130 SB_BIG plane 7
00  // 81 x44y130 SB_DRIVE plane 8,7
48  // 82 x44y130 SB_BIG plane 8
12  // 83 x44y130 SB_BIG plane 8
48  // 84 x44y130 SB_BIG plane 9
12  // 85 x44y130 SB_BIG plane 9
00  // 86 x44y130 SB_DRIVE plane 10,9
48  // 87 x44y130 SB_BIG plane 10
12  // 88 x44y130 SB_BIG plane 10
48  // 89 x44y130 SB_BIG plane 11
12  // 90 x44y130 SB_BIG plane 11
00  // 91 x44y130 SB_DRIVE plane 12,11
48  // 92 x44y130 SB_BIG plane 12
12  // 93 x44y130 SB_BIG plane 12
A8  // 94 x43y129 SB_SML plane 1
82  // 95 x43y129 SB_SML plane 2,1
2A  // 96 x43y129 SB_SML plane 2
A8  // 97 x43y129 SB_SML plane 3
82  // 98 x43y129 SB_SML plane 4,3
2A  // 99 x43y129 SB_SML plane 4
A8  // 100 x43y129 SB_SML plane 5
82  // 101 x43y129 SB_SML plane 6,5
2A  // 102 x43y129 SB_SML plane 6
A8  // 103 x43y129 SB_SML plane 7
82  // 104 x43y129 SB_SML plane 8,7
2A  // 105 x43y129 SB_SML plane 8
A8  // 106 x43y129 SB_SML plane 9
82  // 107 x43y129 SB_SML plane 10,9
2A  // 108 x43y129 SB_SML plane 10
A8  // 109 x43y129 SB_SML plane 11
82  // 110 x43y129 SB_SML plane 12,11
2A  // 111 x43y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x45y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E659     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
41 // y_sel: 129
CA // -- CRC low byte
77 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E661
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x45y131
00  // 14 top_edge_EN1 at x45y131
00  // 15 top_edge_EN2 at x45y131
00  // 16 top_edge_EN0 at x46y131
00  // 17 top_edge_EN1 at x46y131
00  // 18 top_edge_EN2 at x46y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x45y129 SB_BIG plane 1
12  // 65 x45y129 SB_BIG plane 1
00  // 66 x45y129 SB_DRIVE plane 2,1
48  // 67 x45y129 SB_BIG plane 2
12  // 68 x45y129 SB_BIG plane 2
48  // 69 x45y129 SB_BIG plane 3
12  // 70 x45y129 SB_BIG plane 3
00  // 71 x45y129 SB_DRIVE plane 4,3
48  // 72 x45y129 SB_BIG plane 4
12  // 73 x45y129 SB_BIG plane 4
48  // 74 x45y129 SB_BIG plane 5
12  // 75 x45y129 SB_BIG plane 5
00  // 76 x45y129 SB_DRIVE plane 6,5
48  // 77 x45y129 SB_BIG plane 6
12  // 78 x45y129 SB_BIG plane 6
48  // 79 x45y129 SB_BIG plane 7
12  // 80 x45y129 SB_BIG plane 7
00  // 81 x45y129 SB_DRIVE plane 8,7
48  // 82 x45y129 SB_BIG plane 8
12  // 83 x45y129 SB_BIG plane 8
48  // 84 x45y129 SB_BIG plane 9
12  // 85 x45y129 SB_BIG plane 9
00  // 86 x45y129 SB_DRIVE plane 10,9
48  // 87 x45y129 SB_BIG plane 10
12  // 88 x45y129 SB_BIG plane 10
48  // 89 x45y129 SB_BIG plane 11
12  // 90 x45y129 SB_BIG plane 11
00  // 91 x45y129 SB_DRIVE plane 12,11
48  // 92 x45y129 SB_BIG plane 12
12  // 93 x45y129 SB_BIG plane 12
A8  // 94 x46y130 SB_SML plane 1
82  // 95 x46y130 SB_SML plane 2,1
2A  // 96 x46y130 SB_SML plane 2
A8  // 97 x46y130 SB_SML plane 3
82  // 98 x46y130 SB_SML plane 4,3
2A  // 99 x46y130 SB_SML plane 4
A8  // 100 x46y130 SB_SML plane 5
82  // 101 x46y130 SB_SML plane 6,5
2A  // 102 x46y130 SB_SML plane 6
A8  // 103 x46y130 SB_SML plane 7
82  // 104 x46y130 SB_SML plane 8,7
2A  // 105 x46y130 SB_SML plane 8
A8  // 106 x46y130 SB_SML plane 9
82  // 107 x46y130 SB_SML plane 10,9
2A  // 108 x46y130 SB_SML plane 10
A8  // 109 x46y130 SB_SML plane 11
82  // 110 x46y130 SB_SML plane 12,11
2A  // 111 x46y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E6D7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
41 // y_sel: 129
02 // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E6DF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x47y131
00  // 14 top_edge_EN1 at x47y131
00  // 15 top_edge_EN2 at x47y131
00  // 16 top_edge_EN0 at x48y131
00  // 17 top_edge_EN1 at x48y131
00  // 18 top_edge_EN2 at x48y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x48y130 SB_BIG plane 1
12  // 65 x48y130 SB_BIG plane 1
00  // 66 x48y130 SB_DRIVE plane 2,1
48  // 67 x48y130 SB_BIG plane 2
12  // 68 x48y130 SB_BIG plane 2
48  // 69 x48y130 SB_BIG plane 3
12  // 70 x48y130 SB_BIG plane 3
00  // 71 x48y130 SB_DRIVE plane 4,3
48  // 72 x48y130 SB_BIG plane 4
12  // 73 x48y130 SB_BIG plane 4
48  // 74 x48y130 SB_BIG plane 5
12  // 75 x48y130 SB_BIG plane 5
00  // 76 x48y130 SB_DRIVE plane 6,5
48  // 77 x48y130 SB_BIG plane 6
12  // 78 x48y130 SB_BIG plane 6
48  // 79 x48y130 SB_BIG plane 7
12  // 80 x48y130 SB_BIG plane 7
00  // 81 x48y130 SB_DRIVE plane 8,7
48  // 82 x48y130 SB_BIG plane 8
12  // 83 x48y130 SB_BIG plane 8
48  // 84 x48y130 SB_BIG plane 9
12  // 85 x48y130 SB_BIG plane 9
00  // 86 x48y130 SB_DRIVE plane 10,9
48  // 87 x48y130 SB_BIG plane 10
12  // 88 x48y130 SB_BIG plane 10
48  // 89 x48y130 SB_BIG plane 11
12  // 90 x48y130 SB_BIG plane 11
00  // 91 x48y130 SB_DRIVE plane 12,11
48  // 92 x48y130 SB_BIG plane 12
12  // 93 x48y130 SB_BIG plane 12
A8  // 94 x47y129 SB_SML plane 1
82  // 95 x47y129 SB_SML plane 2,1
2A  // 96 x47y129 SB_SML plane 2
A8  // 97 x47y129 SB_SML plane 3
82  // 98 x47y129 SB_SML plane 4,3
2A  // 99 x47y129 SB_SML plane 4
A8  // 100 x47y129 SB_SML plane 5
82  // 101 x47y129 SB_SML plane 6,5
2A  // 102 x47y129 SB_SML plane 6
A8  // 103 x47y129 SB_SML plane 7
82  // 104 x47y129 SB_SML plane 8,7
2A  // 105 x47y129 SB_SML plane 8
A8  // 106 x47y129 SB_SML plane 9
82  // 107 x47y129 SB_SML plane 10,9
2A  // 108 x47y129 SB_SML plane 10
A8  // 109 x47y129 SB_SML plane 11
82  // 110 x47y129 SB_SML plane 12,11
2A  // 111 x47y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x49y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E755     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
41 // y_sel: 129
DA // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E75D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x49y131
00  // 14 top_edge_EN1 at x49y131
00  // 15 top_edge_EN2 at x49y131
00  // 16 top_edge_EN0 at x50y131
00  // 17 top_edge_EN1 at x50y131
00  // 18 top_edge_EN2 at x50y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x49y129 SB_BIG plane 1
12  // 65 x49y129 SB_BIG plane 1
00  // 66 x49y129 SB_DRIVE plane 2,1
48  // 67 x49y129 SB_BIG plane 2
12  // 68 x49y129 SB_BIG plane 2
48  // 69 x49y129 SB_BIG plane 3
12  // 70 x49y129 SB_BIG plane 3
00  // 71 x49y129 SB_DRIVE plane 4,3
48  // 72 x49y129 SB_BIG plane 4
12  // 73 x49y129 SB_BIG plane 4
48  // 74 x49y129 SB_BIG plane 5
12  // 75 x49y129 SB_BIG plane 5
00  // 76 x49y129 SB_DRIVE plane 6,5
48  // 77 x49y129 SB_BIG plane 6
12  // 78 x49y129 SB_BIG plane 6
48  // 79 x49y129 SB_BIG plane 7
12  // 80 x49y129 SB_BIG plane 7
00  // 81 x49y129 SB_DRIVE plane 8,7
48  // 82 x49y129 SB_BIG plane 8
12  // 83 x49y129 SB_BIG plane 8
48  // 84 x49y129 SB_BIG plane 9
12  // 85 x49y129 SB_BIG plane 9
00  // 86 x49y129 SB_DRIVE plane 10,9
48  // 87 x49y129 SB_BIG plane 10
12  // 88 x49y129 SB_BIG plane 10
48  // 89 x49y129 SB_BIG plane 11
12  // 90 x49y129 SB_BIG plane 11
00  // 91 x49y129 SB_DRIVE plane 12,11
48  // 92 x49y129 SB_BIG plane 12
12  // 93 x49y129 SB_BIG plane 12
A8  // 94 x50y130 SB_SML plane 1
82  // 95 x50y130 SB_SML plane 2,1
2A  // 96 x50y130 SB_SML plane 2
A8  // 97 x50y130 SB_SML plane 3
82  // 98 x50y130 SB_SML plane 4,3
2A  // 99 x50y130 SB_SML plane 4
A8  // 100 x50y130 SB_SML plane 5
82  // 101 x50y130 SB_SML plane 6,5
2A  // 102 x50y130 SB_SML plane 6
A8  // 103 x50y130 SB_SML plane 7
82  // 104 x50y130 SB_SML plane 8,7
2A  // 105 x50y130 SB_SML plane 8
A8  // 106 x50y130 SB_SML plane 9
82  // 107 x50y130 SB_SML plane 10,9
2A  // 108 x50y130 SB_SML plane 10
A8  // 109 x50y130 SB_SML plane 11
82  // 110 x50y130 SB_SML plane 12,11
2A  // 111 x50y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x51y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E7D3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
41 // y_sel: 129
B2 // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E7DB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x51y131
00  // 14 top_edge_EN1 at x51y131
00  // 15 top_edge_EN2 at x51y131
00  // 16 top_edge_EN0 at x52y131
00  // 17 top_edge_EN1 at x52y131
00  // 18 top_edge_EN2 at x52y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x52y130 SB_BIG plane 1
12  // 65 x52y130 SB_BIG plane 1
00  // 66 x52y130 SB_DRIVE plane 2,1
48  // 67 x52y130 SB_BIG plane 2
12  // 68 x52y130 SB_BIG plane 2
48  // 69 x52y130 SB_BIG plane 3
12  // 70 x52y130 SB_BIG plane 3
00  // 71 x52y130 SB_DRIVE plane 4,3
48  // 72 x52y130 SB_BIG plane 4
12  // 73 x52y130 SB_BIG plane 4
48  // 74 x52y130 SB_BIG plane 5
12  // 75 x52y130 SB_BIG plane 5
00  // 76 x52y130 SB_DRIVE plane 6,5
48  // 77 x52y130 SB_BIG plane 6
12  // 78 x52y130 SB_BIG plane 6
48  // 79 x52y130 SB_BIG plane 7
12  // 80 x52y130 SB_BIG plane 7
00  // 81 x52y130 SB_DRIVE plane 8,7
48  // 82 x52y130 SB_BIG plane 8
12  // 83 x52y130 SB_BIG plane 8
48  // 84 x52y130 SB_BIG plane 9
12  // 85 x52y130 SB_BIG plane 9
00  // 86 x52y130 SB_DRIVE plane 10,9
48  // 87 x52y130 SB_BIG plane 10
12  // 88 x52y130 SB_BIG plane 10
48  // 89 x52y130 SB_BIG plane 11
12  // 90 x52y130 SB_BIG plane 11
00  // 91 x52y130 SB_DRIVE plane 12,11
48  // 92 x52y130 SB_BIG plane 12
12  // 93 x52y130 SB_BIG plane 12
A8  // 94 x51y129 SB_SML plane 1
82  // 95 x51y129 SB_SML plane 2,1
2A  // 96 x51y129 SB_SML plane 2
A8  // 97 x51y129 SB_SML plane 3
82  // 98 x51y129 SB_SML plane 4,3
2A  // 99 x51y129 SB_SML plane 4
A8  // 100 x51y129 SB_SML plane 5
82  // 101 x51y129 SB_SML plane 6,5
2A  // 102 x51y129 SB_SML plane 6
A8  // 103 x51y129 SB_SML plane 7
82  // 104 x51y129 SB_SML plane 8,7
2A  // 105 x51y129 SB_SML plane 8
A8  // 106 x51y129 SB_SML plane 9
82  // 107 x51y129 SB_SML plane 10,9
2A  // 108 x51y129 SB_SML plane 10
A8  // 109 x51y129 SB_SML plane 11
82  // 110 x51y129 SB_SML plane 12,11
2A  // 111 x51y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E851     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
41 // y_sel: 129
6A // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E859
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x53y131
00  // 14 top_edge_EN1 at x53y131
00  // 15 top_edge_EN2 at x53y131
00  // 16 top_edge_EN0 at x54y131
00  // 17 top_edge_EN1 at x54y131
00  // 18 top_edge_EN2 at x54y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x53y129 SB_BIG plane 1
12  // 65 x53y129 SB_BIG plane 1
00  // 66 x53y129 SB_DRIVE plane 2,1
48  // 67 x53y129 SB_BIG plane 2
12  // 68 x53y129 SB_BIG plane 2
48  // 69 x53y129 SB_BIG plane 3
12  // 70 x53y129 SB_BIG plane 3
00  // 71 x53y129 SB_DRIVE plane 4,3
48  // 72 x53y129 SB_BIG plane 4
12  // 73 x53y129 SB_BIG plane 4
48  // 74 x53y129 SB_BIG plane 5
12  // 75 x53y129 SB_BIG plane 5
00  // 76 x53y129 SB_DRIVE plane 6,5
48  // 77 x53y129 SB_BIG plane 6
12  // 78 x53y129 SB_BIG plane 6
48  // 79 x53y129 SB_BIG plane 7
12  // 80 x53y129 SB_BIG plane 7
00  // 81 x53y129 SB_DRIVE plane 8,7
48  // 82 x53y129 SB_BIG plane 8
12  // 83 x53y129 SB_BIG plane 8
48  // 84 x53y129 SB_BIG plane 9
12  // 85 x53y129 SB_BIG plane 9
00  // 86 x53y129 SB_DRIVE plane 10,9
48  // 87 x53y129 SB_BIG plane 10
12  // 88 x53y129 SB_BIG plane 10
48  // 89 x53y129 SB_BIG plane 11
12  // 90 x53y129 SB_BIG plane 11
00  // 91 x53y129 SB_DRIVE plane 12,11
48  // 92 x53y129 SB_BIG plane 12
12  // 93 x53y129 SB_BIG plane 12
A8  // 94 x54y130 SB_SML plane 1
82  // 95 x54y130 SB_SML plane 2,1
2A  // 96 x54y130 SB_SML plane 2
A8  // 97 x54y130 SB_SML plane 3
82  // 98 x54y130 SB_SML plane 4,3
2A  // 99 x54y130 SB_SML plane 4
A8  // 100 x54y130 SB_SML plane 5
82  // 101 x54y130 SB_SML plane 6,5
2A  // 102 x54y130 SB_SML plane 6
A8  // 103 x54y130 SB_SML plane 7
82  // 104 x54y130 SB_SML plane 8,7
2A  // 105 x54y130 SB_SML plane 8
A8  // 106 x54y130 SB_SML plane 9
82  // 107 x54y130 SB_SML plane 10,9
2A  // 108 x54y130 SB_SML plane 10
A8  // 109 x54y130 SB_SML plane 11
82  // 110 x54y130 SB_SML plane 12,11
2A  // 111 x54y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x55y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E8CF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
41 // y_sel: 129
62 // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E8D7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x55y131
00  // 14 top_edge_EN1 at x55y131
00  // 15 top_edge_EN2 at x55y131
00  // 16 top_edge_EN0 at x56y131
00  // 17 top_edge_EN1 at x56y131
00  // 18 top_edge_EN2 at x56y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x56y130 SB_BIG plane 1
12  // 65 x56y130 SB_BIG plane 1
00  // 66 x56y130 SB_DRIVE plane 2,1
48  // 67 x56y130 SB_BIG plane 2
12  // 68 x56y130 SB_BIG plane 2
48  // 69 x56y130 SB_BIG plane 3
12  // 70 x56y130 SB_BIG plane 3
00  // 71 x56y130 SB_DRIVE plane 4,3
48  // 72 x56y130 SB_BIG plane 4
12  // 73 x56y130 SB_BIG plane 4
48  // 74 x56y130 SB_BIG plane 5
12  // 75 x56y130 SB_BIG plane 5
00  // 76 x56y130 SB_DRIVE plane 6,5
48  // 77 x56y130 SB_BIG plane 6
12  // 78 x56y130 SB_BIG plane 6
48  // 79 x56y130 SB_BIG plane 7
12  // 80 x56y130 SB_BIG plane 7
00  // 81 x56y130 SB_DRIVE plane 8,7
48  // 82 x56y130 SB_BIG plane 8
12  // 83 x56y130 SB_BIG plane 8
48  // 84 x56y130 SB_BIG plane 9
12  // 85 x56y130 SB_BIG plane 9
00  // 86 x56y130 SB_DRIVE plane 10,9
48  // 87 x56y130 SB_BIG plane 10
12  // 88 x56y130 SB_BIG plane 10
48  // 89 x56y130 SB_BIG plane 11
12  // 90 x56y130 SB_BIG plane 11
00  // 91 x56y130 SB_DRIVE plane 12,11
48  // 92 x56y130 SB_BIG plane 12
12  // 93 x56y130 SB_BIG plane 12
A8  // 94 x55y129 SB_SML plane 1
82  // 95 x55y129 SB_SML plane 2,1
2A  // 96 x55y129 SB_SML plane 2
A8  // 97 x55y129 SB_SML plane 3
82  // 98 x55y129 SB_SML plane 4,3
2A  // 99 x55y129 SB_SML plane 4
A8  // 100 x55y129 SB_SML plane 5
82  // 101 x55y129 SB_SML plane 6,5
2A  // 102 x55y129 SB_SML plane 6
A8  // 103 x55y129 SB_SML plane 7
82  // 104 x55y129 SB_SML plane 8,7
2A  // 105 x55y129 SB_SML plane 8
A8  // 106 x55y129 SB_SML plane 9
82  // 107 x55y129 SB_SML plane 10,9
2A  // 108 x55y129 SB_SML plane 10
A8  // 109 x55y129 SB_SML plane 11
82  // 110 x55y129 SB_SML plane 12,11
2A  // 111 x55y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E94D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
41 // y_sel: 129
BA // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E955
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x57y131
00  // 14 top_edge_EN1 at x57y131
00  // 15 top_edge_EN2 at x57y131
00  // 16 top_edge_EN0 at x58y131
00  // 17 top_edge_EN1 at x58y131
00  // 18 top_edge_EN2 at x58y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x57y129 SB_BIG plane 1
12  // 65 x57y129 SB_BIG plane 1
00  // 66 x57y129 SB_DRIVE plane 2,1
48  // 67 x57y129 SB_BIG plane 2
12  // 68 x57y129 SB_BIG plane 2
48  // 69 x57y129 SB_BIG plane 3
12  // 70 x57y129 SB_BIG plane 3
00  // 71 x57y129 SB_DRIVE plane 4,3
48  // 72 x57y129 SB_BIG plane 4
12  // 73 x57y129 SB_BIG plane 4
48  // 74 x57y129 SB_BIG plane 5
12  // 75 x57y129 SB_BIG plane 5
00  // 76 x57y129 SB_DRIVE plane 6,5
48  // 77 x57y129 SB_BIG plane 6
12  // 78 x57y129 SB_BIG plane 6
48  // 79 x57y129 SB_BIG plane 7
12  // 80 x57y129 SB_BIG plane 7
00  // 81 x57y129 SB_DRIVE plane 8,7
48  // 82 x57y129 SB_BIG plane 8
12  // 83 x57y129 SB_BIG plane 8
48  // 84 x57y129 SB_BIG plane 9
12  // 85 x57y129 SB_BIG plane 9
00  // 86 x57y129 SB_DRIVE plane 10,9
48  // 87 x57y129 SB_BIG plane 10
12  // 88 x57y129 SB_BIG plane 10
48  // 89 x57y129 SB_BIG plane 11
12  // 90 x57y129 SB_BIG plane 11
00  // 91 x57y129 SB_DRIVE plane 12,11
48  // 92 x57y129 SB_BIG plane 12
12  // 93 x57y129 SB_BIG plane 12
A8  // 94 x58y130 SB_SML plane 1
82  // 95 x58y130 SB_SML plane 2,1
2A  // 96 x58y130 SB_SML plane 2
A8  // 97 x58y130 SB_SML plane 3
82  // 98 x58y130 SB_SML plane 4,3
2A  // 99 x58y130 SB_SML plane 4
A8  // 100 x58y130 SB_SML plane 5
82  // 101 x58y130 SB_SML plane 6,5
2A  // 102 x58y130 SB_SML plane 6
A8  // 103 x58y130 SB_SML plane 7
82  // 104 x58y130 SB_SML plane 8,7
2A  // 105 x58y130 SB_SML plane 8
A8  // 106 x58y130 SB_SML plane 9
82  // 107 x58y130 SB_SML plane 10,9
2A  // 108 x58y130 SB_SML plane 10
A8  // 109 x58y130 SB_SML plane 11
82  // 110 x58y130 SB_SML plane 12,11
2A  // 111 x58y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E9CB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
41 // y_sel: 129
D2 // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E9D3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x59y131
00  // 14 top_edge_EN1 at x59y131
00  // 15 top_edge_EN2 at x59y131
00  // 16 top_edge_EN0 at x60y131
00  // 17 top_edge_EN1 at x60y131
00  // 18 top_edge_EN2 at x60y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x60y130 SB_BIG plane 1
12  // 65 x60y130 SB_BIG plane 1
00  // 66 x60y130 SB_DRIVE plane 2,1
48  // 67 x60y130 SB_BIG plane 2
12  // 68 x60y130 SB_BIG plane 2
48  // 69 x60y130 SB_BIG plane 3
12  // 70 x60y130 SB_BIG plane 3
00  // 71 x60y130 SB_DRIVE plane 4,3
48  // 72 x60y130 SB_BIG plane 4
12  // 73 x60y130 SB_BIG plane 4
48  // 74 x60y130 SB_BIG plane 5
12  // 75 x60y130 SB_BIG plane 5
00  // 76 x60y130 SB_DRIVE plane 6,5
48  // 77 x60y130 SB_BIG plane 6
12  // 78 x60y130 SB_BIG plane 6
48  // 79 x60y130 SB_BIG plane 7
12  // 80 x60y130 SB_BIG plane 7
00  // 81 x60y130 SB_DRIVE plane 8,7
48  // 82 x60y130 SB_BIG plane 8
12  // 83 x60y130 SB_BIG plane 8
48  // 84 x60y130 SB_BIG plane 9
12  // 85 x60y130 SB_BIG plane 9
00  // 86 x60y130 SB_DRIVE plane 10,9
48  // 87 x60y130 SB_BIG plane 10
12  // 88 x60y130 SB_BIG plane 10
48  // 89 x60y130 SB_BIG plane 11
12  // 90 x60y130 SB_BIG plane 11
00  // 91 x60y130 SB_DRIVE plane 12,11
48  // 92 x60y130 SB_BIG plane 12
12  // 93 x60y130 SB_BIG plane 12
A8  // 94 x59y129 SB_SML plane 1
82  // 95 x59y129 SB_SML plane 2,1
2A  // 96 x59y129 SB_SML plane 2
A8  // 97 x59y129 SB_SML plane 3
82  // 98 x59y129 SB_SML plane 4,3
2A  // 99 x59y129 SB_SML plane 4
A8  // 100 x59y129 SB_SML plane 5
82  // 101 x59y129 SB_SML plane 6,5
2A  // 102 x59y129 SB_SML plane 6
A8  // 103 x59y129 SB_SML plane 7
82  // 104 x59y129 SB_SML plane 8,7
2A  // 105 x59y129 SB_SML plane 8
A8  // 106 x59y129 SB_SML plane 9
82  // 107 x59y129 SB_SML plane 10,9
2A  // 108 x59y129 SB_SML plane 10
A8  // 109 x59y129 SB_SML plane 11
82  // 110 x59y129 SB_SML plane 12,11
2A  // 111 x59y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x61y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EA49     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
41 // y_sel: 129
0A // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EA51
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x61y131
00  // 14 top_edge_EN1 at x61y131
00  // 15 top_edge_EN2 at x61y131
00  // 16 top_edge_EN0 at x62y131
00  // 17 top_edge_EN1 at x62y131
00  // 18 top_edge_EN2 at x62y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x61y129 SB_BIG plane 1
12  // 65 x61y129 SB_BIG plane 1
00  // 66 x61y129 SB_DRIVE plane 2,1
48  // 67 x61y129 SB_BIG plane 2
12  // 68 x61y129 SB_BIG plane 2
48  // 69 x61y129 SB_BIG plane 3
12  // 70 x61y129 SB_BIG plane 3
00  // 71 x61y129 SB_DRIVE plane 4,3
48  // 72 x61y129 SB_BIG plane 4
12  // 73 x61y129 SB_BIG plane 4
48  // 74 x61y129 SB_BIG plane 5
12  // 75 x61y129 SB_BIG plane 5
00  // 76 x61y129 SB_DRIVE plane 6,5
48  // 77 x61y129 SB_BIG plane 6
12  // 78 x61y129 SB_BIG plane 6
48  // 79 x61y129 SB_BIG plane 7
12  // 80 x61y129 SB_BIG plane 7
00  // 81 x61y129 SB_DRIVE plane 8,7
48  // 82 x61y129 SB_BIG plane 8
12  // 83 x61y129 SB_BIG plane 8
48  // 84 x61y129 SB_BIG plane 9
12  // 85 x61y129 SB_BIG plane 9
00  // 86 x61y129 SB_DRIVE plane 10,9
48  // 87 x61y129 SB_BIG plane 10
12  // 88 x61y129 SB_BIG plane 10
48  // 89 x61y129 SB_BIG plane 11
12  // 90 x61y129 SB_BIG plane 11
00  // 91 x61y129 SB_DRIVE plane 12,11
48  // 92 x61y129 SB_BIG plane 12
12  // 93 x61y129 SB_BIG plane 12
A8  // 94 x62y130 SB_SML plane 1
82  // 95 x62y130 SB_SML plane 2,1
2A  // 96 x62y130 SB_SML plane 2
A8  // 97 x62y130 SB_SML plane 3
82  // 98 x62y130 SB_SML plane 4,3
2A  // 99 x62y130 SB_SML plane 4
A8  // 100 x62y130 SB_SML plane 5
82  // 101 x62y130 SB_SML plane 6,5
2A  // 102 x62y130 SB_SML plane 6
A8  // 103 x62y130 SB_SML plane 7
82  // 104 x62y130 SB_SML plane 8,7
2A  // 105 x62y130 SB_SML plane 8
A8  // 106 x62y130 SB_SML plane 9
82  // 107 x62y130 SB_SML plane 10,9
2A  // 108 x62y130 SB_SML plane 10
A8  // 109 x62y130 SB_SML plane 11
82  // 110 x62y130 SB_SML plane 12,11
2A  // 111 x62y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x63y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EAC7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
41 // y_sel: 129
60 // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EACF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x63y131
00  // 14 top_edge_EN1 at x63y131
00  // 15 top_edge_EN2 at x63y131
00  // 16 top_edge_EN0 at x64y131
00  // 17 top_edge_EN1 at x64y131
00  // 18 top_edge_EN2 at x64y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x64y130 SB_BIG plane 1
12  // 65 x64y130 SB_BIG plane 1
00  // 66 x64y130 SB_DRIVE plane 2,1
48  // 67 x64y130 SB_BIG plane 2
12  // 68 x64y130 SB_BIG plane 2
48  // 69 x64y130 SB_BIG plane 3
12  // 70 x64y130 SB_BIG plane 3
00  // 71 x64y130 SB_DRIVE plane 4,3
48  // 72 x64y130 SB_BIG plane 4
12  // 73 x64y130 SB_BIG plane 4
48  // 74 x64y130 SB_BIG plane 5
12  // 75 x64y130 SB_BIG plane 5
00  // 76 x64y130 SB_DRIVE plane 6,5
48  // 77 x64y130 SB_BIG plane 6
12  // 78 x64y130 SB_BIG plane 6
48  // 79 x64y130 SB_BIG plane 7
12  // 80 x64y130 SB_BIG plane 7
00  // 81 x64y130 SB_DRIVE plane 8,7
48  // 82 x64y130 SB_BIG plane 8
12  // 83 x64y130 SB_BIG plane 8
48  // 84 x64y130 SB_BIG plane 9
12  // 85 x64y130 SB_BIG plane 9
00  // 86 x64y130 SB_DRIVE plane 10,9
48  // 87 x64y130 SB_BIG plane 10
12  // 88 x64y130 SB_BIG plane 10
48  // 89 x64y130 SB_BIG plane 11
12  // 90 x64y130 SB_BIG plane 11
00  // 91 x64y130 SB_DRIVE plane 12,11
48  // 92 x64y130 SB_BIG plane 12
12  // 93 x64y130 SB_BIG plane 12
A8  // 94 x63y129 SB_SML plane 1
82  // 95 x63y129 SB_SML plane 2,1
2A  // 96 x63y129 SB_SML plane 2
A8  // 97 x63y129 SB_SML plane 3
82  // 98 x63y129 SB_SML plane 4,3
2A  // 99 x63y129 SB_SML plane 4
A8  // 100 x63y129 SB_SML plane 5
82  // 101 x63y129 SB_SML plane 6,5
2A  // 102 x63y129 SB_SML plane 6
A8  // 103 x63y129 SB_SML plane 7
82  // 104 x63y129 SB_SML plane 8,7
2A  // 105 x63y129 SB_SML plane 8
A8  // 106 x63y129 SB_SML plane 9
82  // 107 x63y129 SB_SML plane 10,9
2A  // 108 x63y129 SB_SML plane 10
A8  // 109 x63y129 SB_SML plane 11
82  // 110 x63y129 SB_SML plane 12,11
2A  // 111 x63y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x65y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EB45     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
41 // y_sel: 129
B8 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EB4D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x65y131
00  // 14 top_edge_EN1 at x65y131
00  // 15 top_edge_EN2 at x65y131
00  // 16 top_edge_EN0 at x66y131
00  // 17 top_edge_EN1 at x66y131
00  // 18 top_edge_EN2 at x66y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x65y129 SB_BIG plane 1
12  // 65 x65y129 SB_BIG plane 1
00  // 66 x65y129 SB_DRIVE plane 2,1
48  // 67 x65y129 SB_BIG plane 2
12  // 68 x65y129 SB_BIG plane 2
48  // 69 x65y129 SB_BIG plane 3
12  // 70 x65y129 SB_BIG plane 3
00  // 71 x65y129 SB_DRIVE plane 4,3
48  // 72 x65y129 SB_BIG plane 4
12  // 73 x65y129 SB_BIG plane 4
48  // 74 x65y129 SB_BIG plane 5
12  // 75 x65y129 SB_BIG plane 5
00  // 76 x65y129 SB_DRIVE plane 6,5
48  // 77 x65y129 SB_BIG plane 6
12  // 78 x65y129 SB_BIG plane 6
48  // 79 x65y129 SB_BIG plane 7
12  // 80 x65y129 SB_BIG plane 7
00  // 81 x65y129 SB_DRIVE plane 8,7
48  // 82 x65y129 SB_BIG plane 8
12  // 83 x65y129 SB_BIG plane 8
48  // 84 x65y129 SB_BIG plane 9
12  // 85 x65y129 SB_BIG plane 9
00  // 86 x65y129 SB_DRIVE plane 10,9
48  // 87 x65y129 SB_BIG plane 10
12  // 88 x65y129 SB_BIG plane 10
48  // 89 x65y129 SB_BIG plane 11
12  // 90 x65y129 SB_BIG plane 11
00  // 91 x65y129 SB_DRIVE plane 12,11
48  // 92 x65y129 SB_BIG plane 12
12  // 93 x65y129 SB_BIG plane 12
A8  // 94 x66y130 SB_SML plane 1
82  // 95 x66y130 SB_SML plane 2,1
2A  // 96 x66y130 SB_SML plane 2
A8  // 97 x66y130 SB_SML plane 3
82  // 98 x66y130 SB_SML plane 4,3
2A  // 99 x66y130 SB_SML plane 4
A8  // 100 x66y130 SB_SML plane 5
82  // 101 x66y130 SB_SML plane 6,5
2A  // 102 x66y130 SB_SML plane 6
A8  // 103 x66y130 SB_SML plane 7
82  // 104 x66y130 SB_SML plane 8,7
2A  // 105 x66y130 SB_SML plane 8
A8  // 106 x66y130 SB_SML plane 9
82  // 107 x66y130 SB_SML plane 10,9
2A  // 108 x66y130 SB_SML plane 10
A8  // 109 x66y130 SB_SML plane 11
82  // 110 x66y130 SB_SML plane 12,11
2A  // 111 x66y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x67y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EBC3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
41 // y_sel: 129
D0 // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EBCB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x67y131
00  // 14 top_edge_EN1 at x67y131
00  // 15 top_edge_EN2 at x67y131
00  // 16 top_edge_EN0 at x68y131
00  // 17 top_edge_EN1 at x68y131
00  // 18 top_edge_EN2 at x68y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x68y130 SB_BIG plane 1
12  // 65 x68y130 SB_BIG plane 1
00  // 66 x68y130 SB_DRIVE plane 2,1
48  // 67 x68y130 SB_BIG plane 2
12  // 68 x68y130 SB_BIG plane 2
48  // 69 x68y130 SB_BIG plane 3
12  // 70 x68y130 SB_BIG plane 3
00  // 71 x68y130 SB_DRIVE plane 4,3
48  // 72 x68y130 SB_BIG plane 4
12  // 73 x68y130 SB_BIG plane 4
48  // 74 x68y130 SB_BIG plane 5
12  // 75 x68y130 SB_BIG plane 5
00  // 76 x68y130 SB_DRIVE plane 6,5
48  // 77 x68y130 SB_BIG plane 6
12  // 78 x68y130 SB_BIG plane 6
48  // 79 x68y130 SB_BIG plane 7
12  // 80 x68y130 SB_BIG plane 7
00  // 81 x68y130 SB_DRIVE plane 8,7
48  // 82 x68y130 SB_BIG plane 8
12  // 83 x68y130 SB_BIG plane 8
48  // 84 x68y130 SB_BIG plane 9
12  // 85 x68y130 SB_BIG plane 9
00  // 86 x68y130 SB_DRIVE plane 10,9
48  // 87 x68y130 SB_BIG plane 10
12  // 88 x68y130 SB_BIG plane 10
48  // 89 x68y130 SB_BIG plane 11
12  // 90 x68y130 SB_BIG plane 11
00  // 91 x68y130 SB_DRIVE plane 12,11
48  // 92 x68y130 SB_BIG plane 12
12  // 93 x68y130 SB_BIG plane 12
A8  // 94 x67y129 SB_SML plane 1
82  // 95 x67y129 SB_SML plane 2,1
2A  // 96 x67y129 SB_SML plane 2
A8  // 97 x67y129 SB_SML plane 3
82  // 98 x67y129 SB_SML plane 4,3
2A  // 99 x67y129 SB_SML plane 4
A8  // 100 x67y129 SB_SML plane 5
82  // 101 x67y129 SB_SML plane 6,5
2A  // 102 x67y129 SB_SML plane 6
A8  // 103 x67y129 SB_SML plane 7
82  // 104 x67y129 SB_SML plane 8,7
2A  // 105 x67y129 SB_SML plane 8
A8  // 106 x67y129 SB_SML plane 9
82  // 107 x67y129 SB_SML plane 10,9
2A  // 108 x67y129 SB_SML plane 10
A8  // 109 x67y129 SB_SML plane 11
82  // 110 x67y129 SB_SML plane 12,11
2A  // 111 x67y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x69y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EC41     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
41 // y_sel: 129
08 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EC49
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x69y131
00  // 14 top_edge_EN1 at x69y131
00  // 15 top_edge_EN2 at x69y131
00  // 16 top_edge_EN0 at x70y131
00  // 17 top_edge_EN1 at x70y131
00  // 18 top_edge_EN2 at x70y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x69y129 SB_BIG plane 1
12  // 65 x69y129 SB_BIG plane 1
00  // 66 x69y129 SB_DRIVE plane 2,1
48  // 67 x69y129 SB_BIG plane 2
12  // 68 x69y129 SB_BIG plane 2
48  // 69 x69y129 SB_BIG plane 3
12  // 70 x69y129 SB_BIG plane 3
00  // 71 x69y129 SB_DRIVE plane 4,3
48  // 72 x69y129 SB_BIG plane 4
12  // 73 x69y129 SB_BIG plane 4
48  // 74 x69y129 SB_BIG plane 5
12  // 75 x69y129 SB_BIG plane 5
00  // 76 x69y129 SB_DRIVE plane 6,5
48  // 77 x69y129 SB_BIG plane 6
12  // 78 x69y129 SB_BIG plane 6
48  // 79 x69y129 SB_BIG plane 7
12  // 80 x69y129 SB_BIG plane 7
00  // 81 x69y129 SB_DRIVE plane 8,7
48  // 82 x69y129 SB_BIG plane 8
12  // 83 x69y129 SB_BIG plane 8
48  // 84 x69y129 SB_BIG plane 9
12  // 85 x69y129 SB_BIG plane 9
00  // 86 x69y129 SB_DRIVE plane 10,9
48  // 87 x69y129 SB_BIG plane 10
12  // 88 x69y129 SB_BIG plane 10
48  // 89 x69y129 SB_BIG plane 11
12  // 90 x69y129 SB_BIG plane 11
00  // 91 x69y129 SB_DRIVE plane 12,11
48  // 92 x69y129 SB_BIG plane 12
12  // 93 x69y129 SB_BIG plane 12
A8  // 94 x70y130 SB_SML plane 1
82  // 95 x70y130 SB_SML plane 2,1
2A  // 96 x70y130 SB_SML plane 2
A8  // 97 x70y130 SB_SML plane 3
82  // 98 x70y130 SB_SML plane 4,3
2A  // 99 x70y130 SB_SML plane 4
A8  // 100 x70y130 SB_SML plane 5
82  // 101 x70y130 SB_SML plane 6,5
2A  // 102 x70y130 SB_SML plane 6
A8  // 103 x70y130 SB_SML plane 7
82  // 104 x70y130 SB_SML plane 8,7
2A  // 105 x70y130 SB_SML plane 8
A8  // 106 x70y130 SB_SML plane 9
82  // 107 x70y130 SB_SML plane 10,9
2A  // 108 x70y130 SB_SML plane 10
A8  // 109 x70y130 SB_SML plane 11
82  // 110 x70y130 SB_SML plane 12,11
2A  // 111 x70y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x71y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ECBF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
41 // y_sel: 129
00 // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ECC7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x71y131
00  // 14 top_edge_EN1 at x71y131
00  // 15 top_edge_EN2 at x71y131
00  // 16 top_edge_EN0 at x72y131
00  // 17 top_edge_EN1 at x72y131
00  // 18 top_edge_EN2 at x72y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x72y130 SB_BIG plane 1
12  // 65 x72y130 SB_BIG plane 1
00  // 66 x72y130 SB_DRIVE plane 2,1
48  // 67 x72y130 SB_BIG plane 2
12  // 68 x72y130 SB_BIG plane 2
48  // 69 x72y130 SB_BIG plane 3
12  // 70 x72y130 SB_BIG plane 3
00  // 71 x72y130 SB_DRIVE plane 4,3
48  // 72 x72y130 SB_BIG plane 4
12  // 73 x72y130 SB_BIG plane 4
48  // 74 x72y130 SB_BIG plane 5
12  // 75 x72y130 SB_BIG plane 5
00  // 76 x72y130 SB_DRIVE plane 6,5
48  // 77 x72y130 SB_BIG plane 6
12  // 78 x72y130 SB_BIG plane 6
48  // 79 x72y130 SB_BIG plane 7
12  // 80 x72y130 SB_BIG plane 7
00  // 81 x72y130 SB_DRIVE plane 8,7
48  // 82 x72y130 SB_BIG plane 8
12  // 83 x72y130 SB_BIG plane 8
48  // 84 x72y130 SB_BIG plane 9
12  // 85 x72y130 SB_BIG plane 9
00  // 86 x72y130 SB_DRIVE plane 10,9
48  // 87 x72y130 SB_BIG plane 10
12  // 88 x72y130 SB_BIG plane 10
48  // 89 x72y130 SB_BIG plane 11
12  // 90 x72y130 SB_BIG plane 11
00  // 91 x72y130 SB_DRIVE plane 12,11
48  // 92 x72y130 SB_BIG plane 12
12  // 93 x72y130 SB_BIG plane 12
A8  // 94 x71y129 SB_SML plane 1
82  // 95 x71y129 SB_SML plane 2,1
2A  // 96 x71y129 SB_SML plane 2
A8  // 97 x71y129 SB_SML plane 3
82  // 98 x71y129 SB_SML plane 4,3
2A  // 99 x71y129 SB_SML plane 4
A8  // 100 x71y129 SB_SML plane 5
82  // 101 x71y129 SB_SML plane 6,5
2A  // 102 x71y129 SB_SML plane 6
A8  // 103 x71y129 SB_SML plane 7
82  // 104 x71y129 SB_SML plane 8,7
2A  // 105 x71y129 SB_SML plane 8
A8  // 106 x71y129 SB_SML plane 9
82  // 107 x71y129 SB_SML plane 10,9
2A  // 108 x71y129 SB_SML plane 10
A8  // 109 x71y129 SB_SML plane 11
82  // 110 x71y129 SB_SML plane 12,11
2A  // 111 x71y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ED3D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
41 // y_sel: 129
D8 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ED45
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x73y131
00  // 14 top_edge_EN1 at x73y131
00  // 15 top_edge_EN2 at x73y131
00  // 16 top_edge_EN0 at x74y131
00  // 17 top_edge_EN1 at x74y131
00  // 18 top_edge_EN2 at x74y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x73y129 SB_BIG plane 1
12  // 65 x73y129 SB_BIG plane 1
00  // 66 x73y129 SB_DRIVE plane 2,1
48  // 67 x73y129 SB_BIG plane 2
12  // 68 x73y129 SB_BIG plane 2
48  // 69 x73y129 SB_BIG plane 3
12  // 70 x73y129 SB_BIG plane 3
00  // 71 x73y129 SB_DRIVE plane 4,3
48  // 72 x73y129 SB_BIG plane 4
12  // 73 x73y129 SB_BIG plane 4
48  // 74 x73y129 SB_BIG plane 5
12  // 75 x73y129 SB_BIG plane 5
00  // 76 x73y129 SB_DRIVE plane 6,5
48  // 77 x73y129 SB_BIG plane 6
12  // 78 x73y129 SB_BIG plane 6
48  // 79 x73y129 SB_BIG plane 7
12  // 80 x73y129 SB_BIG plane 7
00  // 81 x73y129 SB_DRIVE plane 8,7
48  // 82 x73y129 SB_BIG plane 8
12  // 83 x73y129 SB_BIG plane 8
48  // 84 x73y129 SB_BIG plane 9
12  // 85 x73y129 SB_BIG plane 9
00  // 86 x73y129 SB_DRIVE plane 10,9
48  // 87 x73y129 SB_BIG plane 10
12  // 88 x73y129 SB_BIG plane 10
48  // 89 x73y129 SB_BIG plane 11
12  // 90 x73y129 SB_BIG plane 11
00  // 91 x73y129 SB_DRIVE plane 12,11
48  // 92 x73y129 SB_BIG plane 12
12  // 93 x73y129 SB_BIG plane 12
A8  // 94 x74y130 SB_SML plane 1
82  // 95 x74y130 SB_SML plane 2,1
2A  // 96 x74y130 SB_SML plane 2
A8  // 97 x74y130 SB_SML plane 3
82  // 98 x74y130 SB_SML plane 4,3
2A  // 99 x74y130 SB_SML plane 4
A8  // 100 x74y130 SB_SML plane 5
82  // 101 x74y130 SB_SML plane 6,5
2A  // 102 x74y130 SB_SML plane 6
A8  // 103 x74y130 SB_SML plane 7
82  // 104 x74y130 SB_SML plane 8,7
2A  // 105 x74y130 SB_SML plane 8
A8  // 106 x74y130 SB_SML plane 9
82  // 107 x74y130 SB_SML plane 10,9
2A  // 108 x74y130 SB_SML plane 10
A8  // 109 x74y130 SB_SML plane 11
82  // 110 x74y130 SB_SML plane 12,11
2A  // 111 x74y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x75y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EDBB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
41 // y_sel: 129
B0 // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EDC3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x75y131
00  // 14 top_edge_EN1 at x75y131
00  // 15 top_edge_EN2 at x75y131
00  // 16 top_edge_EN0 at x76y131
00  // 17 top_edge_EN1 at x76y131
00  // 18 top_edge_EN2 at x76y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x76y130 SB_BIG plane 1
12  // 65 x76y130 SB_BIG plane 1
00  // 66 x76y130 SB_DRIVE plane 2,1
48  // 67 x76y130 SB_BIG plane 2
12  // 68 x76y130 SB_BIG plane 2
48  // 69 x76y130 SB_BIG plane 3
12  // 70 x76y130 SB_BIG plane 3
00  // 71 x76y130 SB_DRIVE plane 4,3
48  // 72 x76y130 SB_BIG plane 4
12  // 73 x76y130 SB_BIG plane 4
48  // 74 x76y130 SB_BIG plane 5
12  // 75 x76y130 SB_BIG plane 5
00  // 76 x76y130 SB_DRIVE plane 6,5
48  // 77 x76y130 SB_BIG plane 6
12  // 78 x76y130 SB_BIG plane 6
48  // 79 x76y130 SB_BIG plane 7
12  // 80 x76y130 SB_BIG plane 7
00  // 81 x76y130 SB_DRIVE plane 8,7
48  // 82 x76y130 SB_BIG plane 8
12  // 83 x76y130 SB_BIG plane 8
48  // 84 x76y130 SB_BIG plane 9
12  // 85 x76y130 SB_BIG plane 9
00  // 86 x76y130 SB_DRIVE plane 10,9
48  // 87 x76y130 SB_BIG plane 10
12  // 88 x76y130 SB_BIG plane 10
48  // 89 x76y130 SB_BIG plane 11
12  // 90 x76y130 SB_BIG plane 11
00  // 91 x76y130 SB_DRIVE plane 12,11
48  // 92 x76y130 SB_BIG plane 12
12  // 93 x76y130 SB_BIG plane 12
A8  // 94 x75y129 SB_SML plane 1
82  // 95 x75y129 SB_SML plane 2,1
2A  // 96 x75y129 SB_SML plane 2
A8  // 97 x75y129 SB_SML plane 3
82  // 98 x75y129 SB_SML plane 4,3
2A  // 99 x75y129 SB_SML plane 4
A8  // 100 x75y129 SB_SML plane 5
82  // 101 x75y129 SB_SML plane 6,5
2A  // 102 x75y129 SB_SML plane 6
A8  // 103 x75y129 SB_SML plane 7
82  // 104 x75y129 SB_SML plane 8,7
2A  // 105 x75y129 SB_SML plane 8
A8  // 106 x75y129 SB_SML plane 9
82  // 107 x75y129 SB_SML plane 10,9
2A  // 108 x75y129 SB_SML plane 10
A8  // 109 x75y129 SB_SML plane 11
82  // 110 x75y129 SB_SML plane 12,11
2A  // 111 x75y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x77y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EE39     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
41 // y_sel: 129
68 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EE41
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x77y131
00  // 14 top_edge_EN1 at x77y131
00  // 15 top_edge_EN2 at x77y131
00  // 16 top_edge_EN0 at x78y131
00  // 17 top_edge_EN1 at x78y131
00  // 18 top_edge_EN2 at x78y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x77y129 SB_BIG plane 1
12  // 65 x77y129 SB_BIG plane 1
00  // 66 x77y129 SB_DRIVE plane 2,1
48  // 67 x77y129 SB_BIG plane 2
12  // 68 x77y129 SB_BIG plane 2
48  // 69 x77y129 SB_BIG plane 3
12  // 70 x77y129 SB_BIG plane 3
00  // 71 x77y129 SB_DRIVE plane 4,3
48  // 72 x77y129 SB_BIG plane 4
12  // 73 x77y129 SB_BIG plane 4
48  // 74 x77y129 SB_BIG plane 5
12  // 75 x77y129 SB_BIG plane 5
00  // 76 x77y129 SB_DRIVE plane 6,5
48  // 77 x77y129 SB_BIG plane 6
12  // 78 x77y129 SB_BIG plane 6
48  // 79 x77y129 SB_BIG plane 7
12  // 80 x77y129 SB_BIG plane 7
00  // 81 x77y129 SB_DRIVE plane 8,7
48  // 82 x77y129 SB_BIG plane 8
12  // 83 x77y129 SB_BIG plane 8
48  // 84 x77y129 SB_BIG plane 9
12  // 85 x77y129 SB_BIG plane 9
00  // 86 x77y129 SB_DRIVE plane 10,9
48  // 87 x77y129 SB_BIG plane 10
12  // 88 x77y129 SB_BIG plane 10
48  // 89 x77y129 SB_BIG plane 11
12  // 90 x77y129 SB_BIG plane 11
00  // 91 x77y129 SB_DRIVE plane 12,11
48  // 92 x77y129 SB_BIG plane 12
12  // 93 x77y129 SB_BIG plane 12
A8  // 94 x78y130 SB_SML plane 1
82  // 95 x78y130 SB_SML plane 2,1
2A  // 96 x78y130 SB_SML plane 2
A8  // 97 x78y130 SB_SML plane 3
82  // 98 x78y130 SB_SML plane 4,3
2A  // 99 x78y130 SB_SML plane 4
A8  // 100 x78y130 SB_SML plane 5
82  // 101 x78y130 SB_SML plane 6,5
2A  // 102 x78y130 SB_SML plane 6
A8  // 103 x78y130 SB_SML plane 7
82  // 104 x78y130 SB_SML plane 8,7
2A  // 105 x78y130 SB_SML plane 8
A8  // 106 x78y130 SB_SML plane 9
82  // 107 x78y130 SB_SML plane 10,9
2A  // 108 x78y130 SB_SML plane 10
A8  // 109 x78y130 SB_SML plane 11
82  // 110 x78y130 SB_SML plane 12,11
2A  // 111 x78y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x79y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EEB7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
41 // y_sel: 129
A0 // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EEBF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x79y131
00  // 14 top_edge_EN1 at x79y131
00  // 15 top_edge_EN2 at x79y131
00  // 16 top_edge_EN0 at x80y131
00  // 17 top_edge_EN1 at x80y131
00  // 18 top_edge_EN2 at x80y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x80y130 SB_BIG plane 1
12  // 65 x80y130 SB_BIG plane 1
00  // 66 x80y130 SB_DRIVE plane 2,1
48  // 67 x80y130 SB_BIG plane 2
12  // 68 x80y130 SB_BIG plane 2
48  // 69 x80y130 SB_BIG plane 3
12  // 70 x80y130 SB_BIG plane 3
00  // 71 x80y130 SB_DRIVE plane 4,3
48  // 72 x80y130 SB_BIG plane 4
12  // 73 x80y130 SB_BIG plane 4
48  // 74 x80y130 SB_BIG plane 5
12  // 75 x80y130 SB_BIG plane 5
00  // 76 x80y130 SB_DRIVE plane 6,5
48  // 77 x80y130 SB_BIG plane 6
12  // 78 x80y130 SB_BIG plane 6
48  // 79 x80y130 SB_BIG plane 7
12  // 80 x80y130 SB_BIG plane 7
00  // 81 x80y130 SB_DRIVE plane 8,7
48  // 82 x80y130 SB_BIG plane 8
12  // 83 x80y130 SB_BIG plane 8
48  // 84 x80y130 SB_BIG plane 9
12  // 85 x80y130 SB_BIG plane 9
00  // 86 x80y130 SB_DRIVE plane 10,9
48  // 87 x80y130 SB_BIG plane 10
12  // 88 x80y130 SB_BIG plane 10
48  // 89 x80y130 SB_BIG plane 11
12  // 90 x80y130 SB_BIG plane 11
00  // 91 x80y130 SB_DRIVE plane 12,11
48  // 92 x80y130 SB_BIG plane 12
12  // 93 x80y130 SB_BIG plane 12
A8  // 94 x79y129 SB_SML plane 1
82  // 95 x79y129 SB_SML plane 2,1
2A  // 96 x79y129 SB_SML plane 2
A8  // 97 x79y129 SB_SML plane 3
82  // 98 x79y129 SB_SML plane 4,3
2A  // 99 x79y129 SB_SML plane 4
A8  // 100 x79y129 SB_SML plane 5
82  // 101 x79y129 SB_SML plane 6,5
2A  // 102 x79y129 SB_SML plane 6
A8  // 103 x79y129 SB_SML plane 7
82  // 104 x79y129 SB_SML plane 8,7
2A  // 105 x79y129 SB_SML plane 8
A8  // 106 x79y129 SB_SML plane 9
82  // 107 x79y129 SB_SML plane 10,9
2A  // 108 x79y129 SB_SML plane 10
A8  // 109 x79y129 SB_SML plane 11
82  // 110 x79y129 SB_SML plane 12,11
2A  // 111 x79y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x81y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EF35     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
41 // y_sel: 129
78 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EF3D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x81y131
00  // 14 top_edge_EN1 at x81y131
00  // 15 top_edge_EN2 at x81y131
00  // 16 top_edge_EN0 at x82y131
00  // 17 top_edge_EN1 at x82y131
00  // 18 top_edge_EN2 at x82y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x81y129 SB_BIG plane 1
12  // 65 x81y129 SB_BIG plane 1
00  // 66 x81y129 SB_DRIVE plane 2,1
48  // 67 x81y129 SB_BIG plane 2
12  // 68 x81y129 SB_BIG plane 2
48  // 69 x81y129 SB_BIG plane 3
12  // 70 x81y129 SB_BIG plane 3
00  // 71 x81y129 SB_DRIVE plane 4,3
48  // 72 x81y129 SB_BIG plane 4
12  // 73 x81y129 SB_BIG plane 4
48  // 74 x81y129 SB_BIG plane 5
12  // 75 x81y129 SB_BIG plane 5
00  // 76 x81y129 SB_DRIVE plane 6,5
48  // 77 x81y129 SB_BIG plane 6
12  // 78 x81y129 SB_BIG plane 6
48  // 79 x81y129 SB_BIG plane 7
12  // 80 x81y129 SB_BIG plane 7
00  // 81 x81y129 SB_DRIVE plane 8,7
48  // 82 x81y129 SB_BIG plane 8
12  // 83 x81y129 SB_BIG plane 8
48  // 84 x81y129 SB_BIG plane 9
12  // 85 x81y129 SB_BIG plane 9
00  // 86 x81y129 SB_DRIVE plane 10,9
48  // 87 x81y129 SB_BIG plane 10
12  // 88 x81y129 SB_BIG plane 10
48  // 89 x81y129 SB_BIG plane 11
12  // 90 x81y129 SB_BIG plane 11
00  // 91 x81y129 SB_DRIVE plane 12,11
48  // 92 x81y129 SB_BIG plane 12
12  // 93 x81y129 SB_BIG plane 12
A8  // 94 x82y130 SB_SML plane 1
82  // 95 x82y130 SB_SML plane 2,1
2A  // 96 x82y130 SB_SML plane 2
A8  // 97 x82y130 SB_SML plane 3
82  // 98 x82y130 SB_SML plane 4,3
2A  // 99 x82y130 SB_SML plane 4
A8  // 100 x82y130 SB_SML plane 5
82  // 101 x82y130 SB_SML plane 6,5
2A  // 102 x82y130 SB_SML plane 6
A8  // 103 x82y130 SB_SML plane 7
82  // 104 x82y130 SB_SML plane 8,7
2A  // 105 x82y130 SB_SML plane 8
A8  // 106 x82y130 SB_SML plane 9
82  // 107 x82y130 SB_SML plane 10,9
2A  // 108 x82y130 SB_SML plane 10
A8  // 109 x82y130 SB_SML plane 11
82  // 110 x82y130 SB_SML plane 12,11
2A  // 111 x82y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x83y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EFB3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
41 // y_sel: 129
10 // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EFBB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x83y131
00  // 14 top_edge_EN1 at x83y131
00  // 15 top_edge_EN2 at x83y131
00  // 16 top_edge_EN0 at x84y131
00  // 17 top_edge_EN1 at x84y131
00  // 18 top_edge_EN2 at x84y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x84y130 SB_BIG plane 1
12  // 65 x84y130 SB_BIG plane 1
00  // 66 x84y130 SB_DRIVE plane 2,1
48  // 67 x84y130 SB_BIG plane 2
12  // 68 x84y130 SB_BIG plane 2
48  // 69 x84y130 SB_BIG plane 3
12  // 70 x84y130 SB_BIG plane 3
00  // 71 x84y130 SB_DRIVE plane 4,3
48  // 72 x84y130 SB_BIG plane 4
12  // 73 x84y130 SB_BIG plane 4
48  // 74 x84y130 SB_BIG plane 5
12  // 75 x84y130 SB_BIG plane 5
00  // 76 x84y130 SB_DRIVE plane 6,5
48  // 77 x84y130 SB_BIG plane 6
12  // 78 x84y130 SB_BIG plane 6
48  // 79 x84y130 SB_BIG plane 7
12  // 80 x84y130 SB_BIG plane 7
00  // 81 x84y130 SB_DRIVE plane 8,7
48  // 82 x84y130 SB_BIG plane 8
12  // 83 x84y130 SB_BIG plane 8
48  // 84 x84y130 SB_BIG plane 9
12  // 85 x84y130 SB_BIG plane 9
00  // 86 x84y130 SB_DRIVE plane 10,9
48  // 87 x84y130 SB_BIG plane 10
12  // 88 x84y130 SB_BIG plane 10
48  // 89 x84y130 SB_BIG plane 11
12  // 90 x84y130 SB_BIG plane 11
00  // 91 x84y130 SB_DRIVE plane 12,11
48  // 92 x84y130 SB_BIG plane 12
12  // 93 x84y130 SB_BIG plane 12
A8  // 94 x83y129 SB_SML plane 1
82  // 95 x83y129 SB_SML plane 2,1
2A  // 96 x83y129 SB_SML plane 2
A8  // 97 x83y129 SB_SML plane 3
82  // 98 x83y129 SB_SML plane 4,3
2A  // 99 x83y129 SB_SML plane 4
A8  // 100 x83y129 SB_SML plane 5
82  // 101 x83y129 SB_SML plane 6,5
2A  // 102 x83y129 SB_SML plane 6
A8  // 103 x83y129 SB_SML plane 7
82  // 104 x83y129 SB_SML plane 8,7
2A  // 105 x83y129 SB_SML plane 8
A8  // 106 x83y129 SB_SML plane 9
82  // 107 x83y129 SB_SML plane 10,9
2A  // 108 x83y129 SB_SML plane 10
A8  // 109 x83y129 SB_SML plane 11
82  // 110 x83y129 SB_SML plane 12,11
2A  // 111 x83y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x85y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F031     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
41 // y_sel: 129
C8 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F039
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x85y131
00  // 14 top_edge_EN1 at x85y131
00  // 15 top_edge_EN2 at x85y131
00  // 16 top_edge_EN0 at x86y131
00  // 17 top_edge_EN1 at x86y131
00  // 18 top_edge_EN2 at x86y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x85y129 SB_BIG plane 1
12  // 65 x85y129 SB_BIG plane 1
00  // 66 x85y129 SB_DRIVE plane 2,1
48  // 67 x85y129 SB_BIG plane 2
12  // 68 x85y129 SB_BIG plane 2
48  // 69 x85y129 SB_BIG plane 3
12  // 70 x85y129 SB_BIG plane 3
00  // 71 x85y129 SB_DRIVE plane 4,3
48  // 72 x85y129 SB_BIG plane 4
12  // 73 x85y129 SB_BIG plane 4
48  // 74 x85y129 SB_BIG plane 5
12  // 75 x85y129 SB_BIG plane 5
00  // 76 x85y129 SB_DRIVE plane 6,5
48  // 77 x85y129 SB_BIG plane 6
12  // 78 x85y129 SB_BIG plane 6
48  // 79 x85y129 SB_BIG plane 7
12  // 80 x85y129 SB_BIG plane 7
00  // 81 x85y129 SB_DRIVE plane 8,7
48  // 82 x85y129 SB_BIG plane 8
12  // 83 x85y129 SB_BIG plane 8
48  // 84 x85y129 SB_BIG plane 9
12  // 85 x85y129 SB_BIG plane 9
00  // 86 x85y129 SB_DRIVE plane 10,9
48  // 87 x85y129 SB_BIG plane 10
12  // 88 x85y129 SB_BIG plane 10
48  // 89 x85y129 SB_BIG plane 11
12  // 90 x85y129 SB_BIG plane 11
00  // 91 x85y129 SB_DRIVE plane 12,11
48  // 92 x85y129 SB_BIG plane 12
12  // 93 x85y129 SB_BIG plane 12
A8  // 94 x86y130 SB_SML plane 1
82  // 95 x86y130 SB_SML plane 2,1
2A  // 96 x86y130 SB_SML plane 2
A8  // 97 x86y130 SB_SML plane 3
82  // 98 x86y130 SB_SML plane 4,3
2A  // 99 x86y130 SB_SML plane 4
A8  // 100 x86y130 SB_SML plane 5
82  // 101 x86y130 SB_SML plane 6,5
2A  // 102 x86y130 SB_SML plane 6
A8  // 103 x86y130 SB_SML plane 7
82  // 104 x86y130 SB_SML plane 8,7
2A  // 105 x86y130 SB_SML plane 8
A8  // 106 x86y130 SB_SML plane 9
82  // 107 x86y130 SB_SML plane 10,9
2A  // 108 x86y130 SB_SML plane 10
A8  // 109 x86y130 SB_SML plane 11
82  // 110 x86y130 SB_SML plane 12,11
2A  // 111 x86y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F0AF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
41 // y_sel: 129
C0 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F0B7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x87y131
00  // 14 top_edge_EN1 at x87y131
00  // 15 top_edge_EN2 at x87y131
00  // 16 top_edge_EN0 at x88y131
00  // 17 top_edge_EN1 at x88y131
00  // 18 top_edge_EN2 at x88y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x88y130 SB_BIG plane 1
12  // 65 x88y130 SB_BIG plane 1
00  // 66 x88y130 SB_DRIVE plane 2,1
48  // 67 x88y130 SB_BIG plane 2
12  // 68 x88y130 SB_BIG plane 2
48  // 69 x88y130 SB_BIG plane 3
12  // 70 x88y130 SB_BIG plane 3
00  // 71 x88y130 SB_DRIVE plane 4,3
48  // 72 x88y130 SB_BIG plane 4
12  // 73 x88y130 SB_BIG plane 4
48  // 74 x88y130 SB_BIG plane 5
12  // 75 x88y130 SB_BIG plane 5
00  // 76 x88y130 SB_DRIVE plane 6,5
48  // 77 x88y130 SB_BIG plane 6
12  // 78 x88y130 SB_BIG plane 6
48  // 79 x88y130 SB_BIG plane 7
12  // 80 x88y130 SB_BIG plane 7
00  // 81 x88y130 SB_DRIVE plane 8,7
48  // 82 x88y130 SB_BIG plane 8
12  // 83 x88y130 SB_BIG plane 8
48  // 84 x88y130 SB_BIG plane 9
12  // 85 x88y130 SB_BIG plane 9
00  // 86 x88y130 SB_DRIVE plane 10,9
48  // 87 x88y130 SB_BIG plane 10
12  // 88 x88y130 SB_BIG plane 10
48  // 89 x88y130 SB_BIG plane 11
12  // 90 x88y130 SB_BIG plane 11
00  // 91 x88y130 SB_DRIVE plane 12,11
48  // 92 x88y130 SB_BIG plane 12
12  // 93 x88y130 SB_BIG plane 12
A8  // 94 x87y129 SB_SML plane 1
82  // 95 x87y129 SB_SML plane 2,1
2A  // 96 x87y129 SB_SML plane 2
A8  // 97 x87y129 SB_SML plane 3
82  // 98 x87y129 SB_SML plane 4,3
2A  // 99 x87y129 SB_SML plane 4
A8  // 100 x87y129 SB_SML plane 5
82  // 101 x87y129 SB_SML plane 6,5
2A  // 102 x87y129 SB_SML plane 6
A8  // 103 x87y129 SB_SML plane 7
82  // 104 x87y129 SB_SML plane 8,7
2A  // 105 x87y129 SB_SML plane 8
A8  // 106 x87y129 SB_SML plane 9
82  // 107 x87y129 SB_SML plane 10,9
2A  // 108 x87y129 SB_SML plane 10
A8  // 109 x87y129 SB_SML plane 11
82  // 110 x87y129 SB_SML plane 12,11
2A  // 111 x87y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F12D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
41 // y_sel: 129
18 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F135
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x89y131
00  // 14 top_edge_EN1 at x89y131
00  // 15 top_edge_EN2 at x89y131
00  // 16 top_edge_EN0 at x90y131
00  // 17 top_edge_EN1 at x90y131
00  // 18 top_edge_EN2 at x90y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x89y129 SB_BIG plane 1
12  // 65 x89y129 SB_BIG plane 1
00  // 66 x89y129 SB_DRIVE plane 2,1
48  // 67 x89y129 SB_BIG plane 2
12  // 68 x89y129 SB_BIG plane 2
48  // 69 x89y129 SB_BIG plane 3
12  // 70 x89y129 SB_BIG plane 3
00  // 71 x89y129 SB_DRIVE plane 4,3
48  // 72 x89y129 SB_BIG plane 4
12  // 73 x89y129 SB_BIG plane 4
48  // 74 x89y129 SB_BIG plane 5
12  // 75 x89y129 SB_BIG plane 5
00  // 76 x89y129 SB_DRIVE plane 6,5
48  // 77 x89y129 SB_BIG plane 6
12  // 78 x89y129 SB_BIG plane 6
48  // 79 x89y129 SB_BIG plane 7
12  // 80 x89y129 SB_BIG plane 7
00  // 81 x89y129 SB_DRIVE plane 8,7
48  // 82 x89y129 SB_BIG plane 8
12  // 83 x89y129 SB_BIG plane 8
48  // 84 x89y129 SB_BIG plane 9
12  // 85 x89y129 SB_BIG plane 9
00  // 86 x89y129 SB_DRIVE plane 10,9
48  // 87 x89y129 SB_BIG plane 10
12  // 88 x89y129 SB_BIG plane 10
48  // 89 x89y129 SB_BIG plane 11
12  // 90 x89y129 SB_BIG plane 11
00  // 91 x89y129 SB_DRIVE plane 12,11
48  // 92 x89y129 SB_BIG plane 12
12  // 93 x89y129 SB_BIG plane 12
A8  // 94 x90y130 SB_SML plane 1
82  // 95 x90y130 SB_SML plane 2,1
2A  // 96 x90y130 SB_SML plane 2
A8  // 97 x90y130 SB_SML plane 3
82  // 98 x90y130 SB_SML plane 4,3
2A  // 99 x90y130 SB_SML plane 4
A8  // 100 x90y130 SB_SML plane 5
82  // 101 x90y130 SB_SML plane 6,5
2A  // 102 x90y130 SB_SML plane 6
A8  // 103 x90y130 SB_SML plane 7
82  // 104 x90y130 SB_SML plane 8,7
2A  // 105 x90y130 SB_SML plane 8
A8  // 106 x90y130 SB_SML plane 9
82  // 107 x90y130 SB_SML plane 10,9
2A  // 108 x90y130 SB_SML plane 10
A8  // 109 x90y130 SB_SML plane 11
82  // 110 x90y130 SB_SML plane 12,11
2A  // 111 x90y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x91y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F1AB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
41 // y_sel: 129
70 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F1B3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x91y131
00  // 14 top_edge_EN1 at x91y131
00  // 15 top_edge_EN2 at x91y131
00  // 16 top_edge_EN0 at x92y131
00  // 17 top_edge_EN1 at x92y131
00  // 18 top_edge_EN2 at x92y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x92y130 SB_BIG plane 1
12  // 65 x92y130 SB_BIG plane 1
00  // 66 x92y130 SB_DRIVE plane 2,1
48  // 67 x92y130 SB_BIG plane 2
12  // 68 x92y130 SB_BIG plane 2
48  // 69 x92y130 SB_BIG plane 3
12  // 70 x92y130 SB_BIG plane 3
00  // 71 x92y130 SB_DRIVE plane 4,3
48  // 72 x92y130 SB_BIG plane 4
12  // 73 x92y130 SB_BIG plane 4
48  // 74 x92y130 SB_BIG plane 5
12  // 75 x92y130 SB_BIG plane 5
00  // 76 x92y130 SB_DRIVE plane 6,5
48  // 77 x92y130 SB_BIG plane 6
12  // 78 x92y130 SB_BIG plane 6
48  // 79 x92y130 SB_BIG plane 7
12  // 80 x92y130 SB_BIG plane 7
00  // 81 x92y130 SB_DRIVE plane 8,7
48  // 82 x92y130 SB_BIG plane 8
12  // 83 x92y130 SB_BIG plane 8
48  // 84 x92y130 SB_BIG plane 9
12  // 85 x92y130 SB_BIG plane 9
00  // 86 x92y130 SB_DRIVE plane 10,9
48  // 87 x92y130 SB_BIG plane 10
12  // 88 x92y130 SB_BIG plane 10
48  // 89 x92y130 SB_BIG plane 11
12  // 90 x92y130 SB_BIG plane 11
00  // 91 x92y130 SB_DRIVE plane 12,11
48  // 92 x92y130 SB_BIG plane 12
12  // 93 x92y130 SB_BIG plane 12
A8  // 94 x91y129 SB_SML plane 1
82  // 95 x91y129 SB_SML plane 2,1
2A  // 96 x91y129 SB_SML plane 2
A8  // 97 x91y129 SB_SML plane 3
82  // 98 x91y129 SB_SML plane 4,3
2A  // 99 x91y129 SB_SML plane 4
A8  // 100 x91y129 SB_SML plane 5
82  // 101 x91y129 SB_SML plane 6,5
2A  // 102 x91y129 SB_SML plane 6
A8  // 103 x91y129 SB_SML plane 7
82  // 104 x91y129 SB_SML plane 8,7
2A  // 105 x91y129 SB_SML plane 8
A8  // 106 x91y129 SB_SML plane 9
82  // 107 x91y129 SB_SML plane 10,9
2A  // 108 x91y129 SB_SML plane 10
A8  // 109 x91y129 SB_SML plane 11
82  // 110 x91y129 SB_SML plane 12,11
2A  // 111 x91y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x93y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F229     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
41 // y_sel: 129
A8 // -- CRC low byte
0F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F231
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x93y131
00  // 14 top_edge_EN1 at x93y131
00  // 15 top_edge_EN2 at x93y131
00  // 16 top_edge_EN0 at x94y131
00  // 17 top_edge_EN1 at x94y131
00  // 18 top_edge_EN2 at x94y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x93y129 SB_BIG plane 1
12  // 65 x93y129 SB_BIG plane 1
00  // 66 x93y129 SB_DRIVE plane 2,1
48  // 67 x93y129 SB_BIG plane 2
12  // 68 x93y129 SB_BIG plane 2
48  // 69 x93y129 SB_BIG plane 3
12  // 70 x93y129 SB_BIG plane 3
00  // 71 x93y129 SB_DRIVE plane 4,3
48  // 72 x93y129 SB_BIG plane 4
12  // 73 x93y129 SB_BIG plane 4
48  // 74 x93y129 SB_BIG plane 5
12  // 75 x93y129 SB_BIG plane 5
00  // 76 x93y129 SB_DRIVE plane 6,5
48  // 77 x93y129 SB_BIG plane 6
12  // 78 x93y129 SB_BIG plane 6
48  // 79 x93y129 SB_BIG plane 7
12  // 80 x93y129 SB_BIG plane 7
00  // 81 x93y129 SB_DRIVE plane 8,7
48  // 82 x93y129 SB_BIG plane 8
12  // 83 x93y129 SB_BIG plane 8
48  // 84 x93y129 SB_BIG plane 9
12  // 85 x93y129 SB_BIG plane 9
00  // 86 x93y129 SB_DRIVE plane 10,9
48  // 87 x93y129 SB_BIG plane 10
12  // 88 x93y129 SB_BIG plane 10
48  // 89 x93y129 SB_BIG plane 11
12  // 90 x93y129 SB_BIG plane 11
00  // 91 x93y129 SB_DRIVE plane 12,11
48  // 92 x93y129 SB_BIG plane 12
12  // 93 x93y129 SB_BIG plane 12
A8  // 94 x94y130 SB_SML plane 1
82  // 95 x94y130 SB_SML plane 2,1
2A  // 96 x94y130 SB_SML plane 2
A8  // 97 x94y130 SB_SML plane 3
82  // 98 x94y130 SB_SML plane 4,3
2A  // 99 x94y130 SB_SML plane 4
A8  // 100 x94y130 SB_SML plane 5
82  // 101 x94y130 SB_SML plane 6,5
2A  // 102 x94y130 SB_SML plane 6
A8  // 103 x94y130 SB_SML plane 7
82  // 104 x94y130 SB_SML plane 8,7
2A  // 105 x94y130 SB_SML plane 8
A8  // 106 x94y130 SB_SML plane 9
82  // 107 x94y130 SB_SML plane 10,9
2A  // 108 x94y130 SB_SML plane 10
A8  // 109 x94y130 SB_SML plane 11
82  // 110 x94y130 SB_SML plane 12,11
2A  // 111 x94y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F2A7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
41 // y_sel: 129
F1 // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F2AF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x95y131
00  // 14 top_edge_EN1 at x95y131
00  // 15 top_edge_EN2 at x95y131
00  // 16 top_edge_EN0 at x96y131
00  // 17 top_edge_EN1 at x96y131
00  // 18 top_edge_EN2 at x96y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x96y130 SB_BIG plane 1
12  // 65 x96y130 SB_BIG plane 1
00  // 66 x96y130 SB_DRIVE plane 2,1
48  // 67 x96y130 SB_BIG plane 2
12  // 68 x96y130 SB_BIG plane 2
48  // 69 x96y130 SB_BIG plane 3
12  // 70 x96y130 SB_BIG plane 3
00  // 71 x96y130 SB_DRIVE plane 4,3
48  // 72 x96y130 SB_BIG plane 4
12  // 73 x96y130 SB_BIG plane 4
48  // 74 x96y130 SB_BIG plane 5
12  // 75 x96y130 SB_BIG plane 5
00  // 76 x96y130 SB_DRIVE plane 6,5
48  // 77 x96y130 SB_BIG plane 6
12  // 78 x96y130 SB_BIG plane 6
48  // 79 x96y130 SB_BIG plane 7
12  // 80 x96y130 SB_BIG plane 7
00  // 81 x96y130 SB_DRIVE plane 8,7
48  // 82 x96y130 SB_BIG plane 8
12  // 83 x96y130 SB_BIG plane 8
48  // 84 x96y130 SB_BIG plane 9
12  // 85 x96y130 SB_BIG plane 9
00  // 86 x96y130 SB_DRIVE plane 10,9
48  // 87 x96y130 SB_BIG plane 10
12  // 88 x96y130 SB_BIG plane 10
48  // 89 x96y130 SB_BIG plane 11
12  // 90 x96y130 SB_BIG plane 11
00  // 91 x96y130 SB_DRIVE plane 12,11
48  // 92 x96y130 SB_BIG plane 12
12  // 93 x96y130 SB_BIG plane 12
A8  // 94 x95y129 SB_SML plane 1
82  // 95 x95y129 SB_SML plane 2,1
2A  // 96 x95y129 SB_SML plane 2
A8  // 97 x95y129 SB_SML plane 3
82  // 98 x95y129 SB_SML plane 4,3
2A  // 99 x95y129 SB_SML plane 4
A8  // 100 x95y129 SB_SML plane 5
82  // 101 x95y129 SB_SML plane 6,5
2A  // 102 x95y129 SB_SML plane 6
A8  // 103 x95y129 SB_SML plane 7
82  // 104 x95y129 SB_SML plane 8,7
2A  // 105 x95y129 SB_SML plane 8
A8  // 106 x95y129 SB_SML plane 9
82  // 107 x95y129 SB_SML plane 10,9
2A  // 108 x95y129 SB_SML plane 10
A8  // 109 x95y129 SB_SML plane 11
82  // 110 x95y129 SB_SML plane 12,11
2A  // 111 x95y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x97y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F325     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
41 // y_sel: 129
29 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F32D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x97y131
00  // 14 top_edge_EN1 at x97y131
00  // 15 top_edge_EN2 at x97y131
00  // 16 top_edge_EN0 at x98y131
00  // 17 top_edge_EN1 at x98y131
00  // 18 top_edge_EN2 at x98y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x97y129 SB_BIG plane 1
12  // 65 x97y129 SB_BIG plane 1
00  // 66 x97y129 SB_DRIVE plane 2,1
48  // 67 x97y129 SB_BIG plane 2
12  // 68 x97y129 SB_BIG plane 2
48  // 69 x97y129 SB_BIG plane 3
12  // 70 x97y129 SB_BIG plane 3
00  // 71 x97y129 SB_DRIVE plane 4,3
48  // 72 x97y129 SB_BIG plane 4
12  // 73 x97y129 SB_BIG plane 4
48  // 74 x97y129 SB_BIG plane 5
12  // 75 x97y129 SB_BIG plane 5
00  // 76 x97y129 SB_DRIVE plane 6,5
48  // 77 x97y129 SB_BIG plane 6
12  // 78 x97y129 SB_BIG plane 6
48  // 79 x97y129 SB_BIG plane 7
12  // 80 x97y129 SB_BIG plane 7
00  // 81 x97y129 SB_DRIVE plane 8,7
48  // 82 x97y129 SB_BIG plane 8
12  // 83 x97y129 SB_BIG plane 8
48  // 84 x97y129 SB_BIG plane 9
12  // 85 x97y129 SB_BIG plane 9
00  // 86 x97y129 SB_DRIVE plane 10,9
48  // 87 x97y129 SB_BIG plane 10
12  // 88 x97y129 SB_BIG plane 10
48  // 89 x97y129 SB_BIG plane 11
12  // 90 x97y129 SB_BIG plane 11
00  // 91 x97y129 SB_DRIVE plane 12,11
48  // 92 x97y129 SB_BIG plane 12
12  // 93 x97y129 SB_BIG plane 12
A8  // 94 x98y130 SB_SML plane 1
82  // 95 x98y130 SB_SML plane 2,1
2A  // 96 x98y130 SB_SML plane 2
A8  // 97 x98y130 SB_SML plane 3
82  // 98 x98y130 SB_SML plane 4,3
2A  // 99 x98y130 SB_SML plane 4
A8  // 100 x98y130 SB_SML plane 5
82  // 101 x98y130 SB_SML plane 6,5
2A  // 102 x98y130 SB_SML plane 6
A8  // 103 x98y130 SB_SML plane 7
82  // 104 x98y130 SB_SML plane 8,7
2A  // 105 x98y130 SB_SML plane 8
A8  // 106 x98y130 SB_SML plane 9
82  // 107 x98y130 SB_SML plane 10,9
2A  // 108 x98y130 SB_SML plane 10
A8  // 109 x98y130 SB_SML plane 11
82  // 110 x98y130 SB_SML plane 12,11
2A  // 111 x98y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F3A3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
41 // y_sel: 129
41 // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F3AB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x99y131
00  // 14 top_edge_EN1 at x99y131
00  // 15 top_edge_EN2 at x99y131
00  // 16 top_edge_EN0 at x100y131
00  // 17 top_edge_EN1 at x100y131
00  // 18 top_edge_EN2 at x100y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x100y130 SB_BIG plane 1
12  // 65 x100y130 SB_BIG plane 1
00  // 66 x100y130 SB_DRIVE plane 2,1
48  // 67 x100y130 SB_BIG plane 2
12  // 68 x100y130 SB_BIG plane 2
48  // 69 x100y130 SB_BIG plane 3
12  // 70 x100y130 SB_BIG plane 3
00  // 71 x100y130 SB_DRIVE plane 4,3
48  // 72 x100y130 SB_BIG plane 4
12  // 73 x100y130 SB_BIG plane 4
48  // 74 x100y130 SB_BIG plane 5
12  // 75 x100y130 SB_BIG plane 5
00  // 76 x100y130 SB_DRIVE plane 6,5
48  // 77 x100y130 SB_BIG plane 6
12  // 78 x100y130 SB_BIG plane 6
48  // 79 x100y130 SB_BIG plane 7
12  // 80 x100y130 SB_BIG plane 7
00  // 81 x100y130 SB_DRIVE plane 8,7
48  // 82 x100y130 SB_BIG plane 8
12  // 83 x100y130 SB_BIG plane 8
48  // 84 x100y130 SB_BIG plane 9
12  // 85 x100y130 SB_BIG plane 9
00  // 86 x100y130 SB_DRIVE plane 10,9
48  // 87 x100y130 SB_BIG plane 10
12  // 88 x100y130 SB_BIG plane 10
48  // 89 x100y130 SB_BIG plane 11
12  // 90 x100y130 SB_BIG plane 11
00  // 91 x100y130 SB_DRIVE plane 12,11
48  // 92 x100y130 SB_BIG plane 12
12  // 93 x100y130 SB_BIG plane 12
A8  // 94 x99y129 SB_SML plane 1
82  // 95 x99y129 SB_SML plane 2,1
2A  // 96 x99y129 SB_SML plane 2
A8  // 97 x99y129 SB_SML plane 3
82  // 98 x99y129 SB_SML plane 4,3
2A  // 99 x99y129 SB_SML plane 4
A8  // 100 x99y129 SB_SML plane 5
82  // 101 x99y129 SB_SML plane 6,5
2A  // 102 x99y129 SB_SML plane 6
A8  // 103 x99y129 SB_SML plane 7
82  // 104 x99y129 SB_SML plane 8,7
2A  // 105 x99y129 SB_SML plane 8
A8  // 106 x99y129 SB_SML plane 9
82  // 107 x99y129 SB_SML plane 10,9
2A  // 108 x99y129 SB_SML plane 10
A8  // 109 x99y129 SB_SML plane 11
82  // 110 x99y129 SB_SML plane 12,11
2A  // 111 x99y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x101y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F421     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
41 // y_sel: 129
99 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F429
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x101y131
00  // 14 top_edge_EN1 at x101y131
00  // 15 top_edge_EN2 at x101y131
00  // 16 top_edge_EN0 at x102y131
00  // 17 top_edge_EN1 at x102y131
00  // 18 top_edge_EN2 at x102y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x101y129 SB_BIG plane 1
12  // 65 x101y129 SB_BIG plane 1
00  // 66 x101y129 SB_DRIVE plane 2,1
48  // 67 x101y129 SB_BIG plane 2
12  // 68 x101y129 SB_BIG plane 2
48  // 69 x101y129 SB_BIG plane 3
12  // 70 x101y129 SB_BIG plane 3
00  // 71 x101y129 SB_DRIVE plane 4,3
48  // 72 x101y129 SB_BIG plane 4
12  // 73 x101y129 SB_BIG plane 4
48  // 74 x101y129 SB_BIG plane 5
12  // 75 x101y129 SB_BIG plane 5
00  // 76 x101y129 SB_DRIVE plane 6,5
48  // 77 x101y129 SB_BIG plane 6
12  // 78 x101y129 SB_BIG plane 6
48  // 79 x101y129 SB_BIG plane 7
12  // 80 x101y129 SB_BIG plane 7
00  // 81 x101y129 SB_DRIVE plane 8,7
48  // 82 x101y129 SB_BIG plane 8
12  // 83 x101y129 SB_BIG plane 8
48  // 84 x101y129 SB_BIG plane 9
12  // 85 x101y129 SB_BIG plane 9
00  // 86 x101y129 SB_DRIVE plane 10,9
48  // 87 x101y129 SB_BIG plane 10
12  // 88 x101y129 SB_BIG plane 10
48  // 89 x101y129 SB_BIG plane 11
12  // 90 x101y129 SB_BIG plane 11
00  // 91 x101y129 SB_DRIVE plane 12,11
48  // 92 x101y129 SB_BIG plane 12
12  // 93 x101y129 SB_BIG plane 12
A8  // 94 x102y130 SB_SML plane 1
82  // 95 x102y130 SB_SML plane 2,1
2A  // 96 x102y130 SB_SML plane 2
A8  // 97 x102y130 SB_SML plane 3
82  // 98 x102y130 SB_SML plane 4,3
2A  // 99 x102y130 SB_SML plane 4
A8  // 100 x102y130 SB_SML plane 5
82  // 101 x102y130 SB_SML plane 6,5
2A  // 102 x102y130 SB_SML plane 6
A8  // 103 x102y130 SB_SML plane 7
82  // 104 x102y130 SB_SML plane 8,7
2A  // 105 x102y130 SB_SML plane 8
A8  // 106 x102y130 SB_SML plane 9
82  // 107 x102y130 SB_SML plane 10,9
2A  // 108 x102y130 SB_SML plane 10
A8  // 109 x102y130 SB_SML plane 11
82  // 110 x102y130 SB_SML plane 12,11
2A  // 111 x102y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x103y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F49F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
41 // y_sel: 129
91 // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F4A7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x103y131
00  // 14 top_edge_EN1 at x103y131
00  // 15 top_edge_EN2 at x103y131
00  // 16 top_edge_EN0 at x104y131
00  // 17 top_edge_EN1 at x104y131
00  // 18 top_edge_EN2 at x104y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x104y130 SB_BIG plane 1
12  // 65 x104y130 SB_BIG plane 1
00  // 66 x104y130 SB_DRIVE plane 2,1
48  // 67 x104y130 SB_BIG plane 2
12  // 68 x104y130 SB_BIG plane 2
48  // 69 x104y130 SB_BIG plane 3
12  // 70 x104y130 SB_BIG plane 3
00  // 71 x104y130 SB_DRIVE plane 4,3
48  // 72 x104y130 SB_BIG plane 4
12  // 73 x104y130 SB_BIG plane 4
48  // 74 x104y130 SB_BIG plane 5
12  // 75 x104y130 SB_BIG plane 5
00  // 76 x104y130 SB_DRIVE plane 6,5
48  // 77 x104y130 SB_BIG plane 6
12  // 78 x104y130 SB_BIG plane 6
48  // 79 x104y130 SB_BIG plane 7
12  // 80 x104y130 SB_BIG plane 7
00  // 81 x104y130 SB_DRIVE plane 8,7
48  // 82 x104y130 SB_BIG plane 8
12  // 83 x104y130 SB_BIG plane 8
48  // 84 x104y130 SB_BIG plane 9
12  // 85 x104y130 SB_BIG plane 9
00  // 86 x104y130 SB_DRIVE plane 10,9
48  // 87 x104y130 SB_BIG plane 10
12  // 88 x104y130 SB_BIG plane 10
48  // 89 x104y130 SB_BIG plane 11
12  // 90 x104y130 SB_BIG plane 11
00  // 91 x104y130 SB_DRIVE plane 12,11
48  // 92 x104y130 SB_BIG plane 12
12  // 93 x104y130 SB_BIG plane 12
A8  // 94 x103y129 SB_SML plane 1
82  // 95 x103y129 SB_SML plane 2,1
2A  // 96 x103y129 SB_SML plane 2
A8  // 97 x103y129 SB_SML plane 3
82  // 98 x103y129 SB_SML plane 4,3
2A  // 99 x103y129 SB_SML plane 4
A8  // 100 x103y129 SB_SML plane 5
82  // 101 x103y129 SB_SML plane 6,5
2A  // 102 x103y129 SB_SML plane 6
A8  // 103 x103y129 SB_SML plane 7
82  // 104 x103y129 SB_SML plane 8,7
2A  // 105 x103y129 SB_SML plane 8
A8  // 106 x103y129 SB_SML plane 9
82  // 107 x103y129 SB_SML plane 10,9
2A  // 108 x103y129 SB_SML plane 10
A8  // 109 x103y129 SB_SML plane 11
82  // 110 x103y129 SB_SML plane 12,11
2A  // 111 x103y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x105y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F51D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
41 // y_sel: 129
49 // -- CRC low byte
67 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F525
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x105y131
00  // 14 top_edge_EN1 at x105y131
00  // 15 top_edge_EN2 at x105y131
00  // 16 top_edge_EN0 at x106y131
00  // 17 top_edge_EN1 at x106y131
00  // 18 top_edge_EN2 at x106y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x105y129 SB_BIG plane 1
12  // 65 x105y129 SB_BIG plane 1
00  // 66 x105y129 SB_DRIVE plane 2,1
48  // 67 x105y129 SB_BIG plane 2
12  // 68 x105y129 SB_BIG plane 2
48  // 69 x105y129 SB_BIG plane 3
12  // 70 x105y129 SB_BIG plane 3
00  // 71 x105y129 SB_DRIVE plane 4,3
48  // 72 x105y129 SB_BIG plane 4
12  // 73 x105y129 SB_BIG plane 4
48  // 74 x105y129 SB_BIG plane 5
12  // 75 x105y129 SB_BIG plane 5
00  // 76 x105y129 SB_DRIVE plane 6,5
48  // 77 x105y129 SB_BIG plane 6
12  // 78 x105y129 SB_BIG plane 6
48  // 79 x105y129 SB_BIG plane 7
12  // 80 x105y129 SB_BIG plane 7
00  // 81 x105y129 SB_DRIVE plane 8,7
48  // 82 x105y129 SB_BIG plane 8
12  // 83 x105y129 SB_BIG plane 8
48  // 84 x105y129 SB_BIG plane 9
12  // 85 x105y129 SB_BIG plane 9
00  // 86 x105y129 SB_DRIVE plane 10,9
48  // 87 x105y129 SB_BIG plane 10
12  // 88 x105y129 SB_BIG plane 10
48  // 89 x105y129 SB_BIG plane 11
12  // 90 x105y129 SB_BIG plane 11
00  // 91 x105y129 SB_DRIVE plane 12,11
48  // 92 x105y129 SB_BIG plane 12
12  // 93 x105y129 SB_BIG plane 12
A8  // 94 x106y130 SB_SML plane 1
82  // 95 x106y130 SB_SML plane 2,1
2A  // 96 x106y130 SB_SML plane 2
A8  // 97 x106y130 SB_SML plane 3
82  // 98 x106y130 SB_SML plane 4,3
2A  // 99 x106y130 SB_SML plane 4
A8  // 100 x106y130 SB_SML plane 5
82  // 101 x106y130 SB_SML plane 6,5
2A  // 102 x106y130 SB_SML plane 6
A8  // 103 x106y130 SB_SML plane 7
82  // 104 x106y130 SB_SML plane 8,7
2A  // 105 x106y130 SB_SML plane 8
A8  // 106 x106y130 SB_SML plane 9
82  // 107 x106y130 SB_SML plane 10,9
2A  // 108 x106y130 SB_SML plane 10
A8  // 109 x106y130 SB_SML plane 11
82  // 110 x106y130 SB_SML plane 12,11
2A  // 111 x106y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x107y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F59B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
41 // y_sel: 129
21 // -- CRC low byte
4D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F5A3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_N2_B[1]  _a347  OBF  at x107y129
09  //  1 GPIO_N2_B[1]
01  //  2 GPIO_N2_B[1]
00  //  3 GPIO_N2_B[1]
01  //  4 GPIO_N2_B[1]
00  //  5 GPIO_N2_B[1]
00  //  6 GPIO_N2_B[1]
00  //  7 GPIO_N2_B[1]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x107y131
00  // 10 edge_io_EN1 at x107y131
00  // 11 edge_io_EN0 at x108y131
00  // 12 edge_io_EN1 at x108y131
00  // 13 top_edge_EN0 at x107y131
00  // 14 top_edge_EN1 at x107y131
00  // 15 top_edge_EN2 at x107y131
00  // 16 top_edge_EN0 at x108y131
00  // 17 top_edge_EN1 at x108y131
00  // 18 top_edge_EN2 at x108y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x108y130 SB_BIG plane 1
12  // 65 x108y130 SB_BIG plane 1
00  // 66 x108y130 SB_DRIVE plane 2,1
48  // 67 x108y130 SB_BIG plane 2
12  // 68 x108y130 SB_BIG plane 2
48  // 69 x108y130 SB_BIG plane 3
12  // 70 x108y130 SB_BIG plane 3
00  // 71 x108y130 SB_DRIVE plane 4,3
48  // 72 x108y130 SB_BIG plane 4
12  // 73 x108y130 SB_BIG plane 4
48  // 74 x108y130 SB_BIG plane 5
12  // 75 x108y130 SB_BIG plane 5
00  // 76 x108y130 SB_DRIVE plane 6,5
48  // 77 x108y130 SB_BIG plane 6
12  // 78 x108y130 SB_BIG plane 6
48  // 79 x108y130 SB_BIG plane 7
12  // 80 x108y130 SB_BIG plane 7
00  // 81 x108y130 SB_DRIVE plane 8,7
48  // 82 x108y130 SB_BIG plane 8
12  // 83 x108y130 SB_BIG plane 8
48  // 84 x108y130 SB_BIG plane 9
12  // 85 x108y130 SB_BIG plane 9
00  // 86 x108y130 SB_DRIVE plane 10,9
48  // 87 x108y130 SB_BIG plane 10
12  // 88 x108y130 SB_BIG plane 10
48  // 89 x108y130 SB_BIG plane 11
12  // 90 x108y130 SB_BIG plane 11
00  // 91 x108y130 SB_DRIVE plane 12,11
48  // 92 x108y130 SB_BIG plane 12
12  // 93 x108y130 SB_BIG plane 12
A8  // 94 x107y129 SB_SML plane 1
82  // 95 x107y129 SB_SML plane 2,1
2A  // 96 x107y129 SB_SML plane 2
A8  // 97 x107y129 SB_SML plane 3
82  // 98 x107y129 SB_SML plane 4,3
2A  // 99 x107y129 SB_SML plane 4
A8  // 100 x107y129 SB_SML plane 5
82  // 101 x107y129 SB_SML plane 6,5
2A  // 102 x107y129 SB_SML plane 6
A8  // 103 x107y129 SB_SML plane 7
82  // 104 x107y129 SB_SML plane 8,7
2A  // 105 x107y129 SB_SML plane 8
A8  // 106 x107y129 SB_SML plane 9
82  // 107 x107y129 SB_SML plane 10,9
2A  // 108 x107y129 SB_SML plane 10
A8  // 109 x107y129 SB_SML plane 11
82  // 110 x107y129 SB_SML plane 12,11
2A  // 111 x107y129 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x109y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F619     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
41 // y_sel: 129
F9 // -- CRC low byte
54 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F621
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x109y131
00  // 14 top_edge_EN1 at x109y131
00  // 15 top_edge_EN2 at x109y131
00  // 16 top_edge_EN0 at x110y131
00  // 17 top_edge_EN1 at x110y131
00  // 18 top_edge_EN2 at x110y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x109y129 SB_BIG plane 1
12  // 65 x109y129 SB_BIG plane 1
00  // 66 x109y129 SB_DRIVE plane 2,1
48  // 67 x109y129 SB_BIG plane 2
12  // 68 x109y129 SB_BIG plane 2
48  // 69 x109y129 SB_BIG plane 3
12  // 70 x109y129 SB_BIG plane 3
00  // 71 x109y129 SB_DRIVE plane 4,3
48  // 72 x109y129 SB_BIG plane 4
12  // 73 x109y129 SB_BIG plane 4
48  // 74 x109y129 SB_BIG plane 5
12  // 75 x109y129 SB_BIG plane 5
00  // 76 x109y129 SB_DRIVE plane 6,5
48  // 77 x109y129 SB_BIG plane 6
12  // 78 x109y129 SB_BIG plane 6
48  // 79 x109y129 SB_BIG plane 7
12  // 80 x109y129 SB_BIG plane 7
00  // 81 x109y129 SB_DRIVE plane 8,7
48  // 82 x109y129 SB_BIG plane 8
12  // 83 x109y129 SB_BIG plane 8
48  // 84 x109y129 SB_BIG plane 9
12  // 85 x109y129 SB_BIG plane 9
00  // 86 x109y129 SB_DRIVE plane 10,9
48  // 87 x109y129 SB_BIG plane 10
12  // 88 x109y129 SB_BIG plane 10
48  // 89 x109y129 SB_BIG plane 11
12  // 90 x109y129 SB_BIG plane 11
00  // 91 x109y129 SB_DRIVE plane 12,11
48  // 92 x109y129 SB_BIG plane 12
12  // 93 x109y129 SB_BIG plane 12
A8  // 94 x110y130 SB_SML plane 1
82  // 95 x110y130 SB_SML plane 2,1
2A  // 96 x110y130 SB_SML plane 2
A8  // 97 x110y130 SB_SML plane 3
82  // 98 x110y130 SB_SML plane 4,3
2A  // 99 x110y130 SB_SML plane 4
A8  // 100 x110y130 SB_SML plane 5
82  // 101 x110y130 SB_SML plane 6,5
2A  // 102 x110y130 SB_SML plane 6
A8  // 103 x110y130 SB_SML plane 7
82  // 104 x110y130 SB_SML plane 8,7
2A  // 105 x110y130 SB_SML plane 8
A8  // 106 x110y130 SB_SML plane 9
82  // 107 x110y130 SB_SML plane 10,9
2A  // 108 x110y130 SB_SML plane 10
A8  // 109 x110y130 SB_SML plane 11
82  // 110 x110y130 SB_SML plane 12,11
2A  // 111 x110y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x111y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F697     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
41 // y_sel: 129
31 // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F69F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x111y131
00  // 14 top_edge_EN1 at x111y131
00  // 15 top_edge_EN2 at x111y131
00  // 16 top_edge_EN0 at x112y131
00  // 17 top_edge_EN1 at x112y131
00  // 18 top_edge_EN2 at x112y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x112y130 SB_BIG plane 1
12  // 65 x112y130 SB_BIG plane 1
00  // 66 x112y130 SB_DRIVE plane 2,1
48  // 67 x112y130 SB_BIG plane 2
12  // 68 x112y130 SB_BIG plane 2
48  // 69 x112y130 SB_BIG plane 3
12  // 70 x112y130 SB_BIG plane 3
00  // 71 x112y130 SB_DRIVE plane 4,3
48  // 72 x112y130 SB_BIG plane 4
12  // 73 x112y130 SB_BIG plane 4
48  // 74 x112y130 SB_BIG plane 5
12  // 75 x112y130 SB_BIG plane 5
00  // 76 x112y130 SB_DRIVE plane 6,5
48  // 77 x112y130 SB_BIG plane 6
12  // 78 x112y130 SB_BIG plane 6
48  // 79 x112y130 SB_BIG plane 7
12  // 80 x112y130 SB_BIG plane 7
00  // 81 x112y130 SB_DRIVE plane 8,7
48  // 82 x112y130 SB_BIG plane 8
12  // 83 x112y130 SB_BIG plane 8
48  // 84 x112y130 SB_BIG plane 9
12  // 85 x112y130 SB_BIG plane 9
00  // 86 x112y130 SB_DRIVE plane 10,9
48  // 87 x112y130 SB_BIG plane 10
12  // 88 x112y130 SB_BIG plane 10
48  // 89 x112y130 SB_BIG plane 11
12  // 90 x112y130 SB_BIG plane 11
00  // 91 x112y130 SB_DRIVE plane 12,11
48  // 92 x112y130 SB_BIG plane 12
12  // 93 x112y130 SB_BIG plane 12
A8  // 94 x111y129 SB_SML plane 1
82  // 95 x111y129 SB_SML plane 2,1
2A  // 96 x111y129 SB_SML plane 2
A8  // 97 x111y129 SB_SML plane 3
82  // 98 x111y129 SB_SML plane 4,3
2A  // 99 x111y129 SB_SML plane 4
A8  // 100 x111y129 SB_SML plane 5
82  // 101 x111y129 SB_SML plane 6,5
2A  // 102 x111y129 SB_SML plane 6
A8  // 103 x111y129 SB_SML plane 7
82  // 104 x111y129 SB_SML plane 8,7
2A  // 105 x111y129 SB_SML plane 8
A8  // 106 x111y129 SB_SML plane 9
82  // 107 x111y129 SB_SML plane 10,9
2A  // 108 x111y129 SB_SML plane 10
A8  // 109 x111y129 SB_SML plane 11
82  // 110 x111y129 SB_SML plane 12,11
2A  // 111 x111y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x113y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F715     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
41 // y_sel: 129
E9 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F71D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x113y131
00  // 14 top_edge_EN1 at x113y131
00  // 15 top_edge_EN2 at x113y131
00  // 16 top_edge_EN0 at x114y131
00  // 17 top_edge_EN1 at x114y131
00  // 18 top_edge_EN2 at x114y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x113y129 SB_BIG plane 1
12  // 65 x113y129 SB_BIG plane 1
00  // 66 x113y129 SB_DRIVE plane 2,1
48  // 67 x113y129 SB_BIG plane 2
12  // 68 x113y129 SB_BIG plane 2
48  // 69 x113y129 SB_BIG plane 3
12  // 70 x113y129 SB_BIG plane 3
00  // 71 x113y129 SB_DRIVE plane 4,3
48  // 72 x113y129 SB_BIG plane 4
12  // 73 x113y129 SB_BIG plane 4
48  // 74 x113y129 SB_BIG plane 5
12  // 75 x113y129 SB_BIG plane 5
00  // 76 x113y129 SB_DRIVE plane 6,5
48  // 77 x113y129 SB_BIG plane 6
12  // 78 x113y129 SB_BIG plane 6
48  // 79 x113y129 SB_BIG plane 7
12  // 80 x113y129 SB_BIG plane 7
00  // 81 x113y129 SB_DRIVE plane 8,7
48  // 82 x113y129 SB_BIG plane 8
12  // 83 x113y129 SB_BIG plane 8
48  // 84 x113y129 SB_BIG plane 9
12  // 85 x113y129 SB_BIG plane 9
00  // 86 x113y129 SB_DRIVE plane 10,9
48  // 87 x113y129 SB_BIG plane 10
12  // 88 x113y129 SB_BIG plane 10
48  // 89 x113y129 SB_BIG plane 11
12  // 90 x113y129 SB_BIG plane 11
00  // 91 x113y129 SB_DRIVE plane 12,11
48  // 92 x113y129 SB_BIG plane 12
12  // 93 x113y129 SB_BIG plane 12
A8  // 94 x114y130 SB_SML plane 1
82  // 95 x114y130 SB_SML plane 2,1
2A  // 96 x114y130 SB_SML plane 2
A8  // 97 x114y130 SB_SML plane 3
82  // 98 x114y130 SB_SML plane 4,3
2A  // 99 x114y130 SB_SML plane 4
A8  // 100 x114y130 SB_SML plane 5
82  // 101 x114y130 SB_SML plane 6,5
2A  // 102 x114y130 SB_SML plane 6
A8  // 103 x114y130 SB_SML plane 7
82  // 104 x114y130 SB_SML plane 8,7
2A  // 105 x114y130 SB_SML plane 8
A8  // 106 x114y130 SB_SML plane 9
82  // 107 x114y130 SB_SML plane 10,9
2A  // 108 x114y130 SB_SML plane 10
A8  // 109 x114y130 SB_SML plane 11
82  // 110 x114y130 SB_SML plane 12,11
2A  // 111 x114y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x115y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F793     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
41 // y_sel: 129
81 // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F79B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x115y131
00  // 14 top_edge_EN1 at x115y131
00  // 15 top_edge_EN2 at x115y131
00  // 16 top_edge_EN0 at x116y131
00  // 17 top_edge_EN1 at x116y131
00  // 18 top_edge_EN2 at x116y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x116y130 SB_BIG plane 1
12  // 65 x116y130 SB_BIG plane 1
00  // 66 x116y130 SB_DRIVE plane 2,1
48  // 67 x116y130 SB_BIG plane 2
12  // 68 x116y130 SB_BIG plane 2
48  // 69 x116y130 SB_BIG plane 3
12  // 70 x116y130 SB_BIG plane 3
00  // 71 x116y130 SB_DRIVE plane 4,3
48  // 72 x116y130 SB_BIG plane 4
12  // 73 x116y130 SB_BIG plane 4
48  // 74 x116y130 SB_BIG plane 5
12  // 75 x116y130 SB_BIG plane 5
00  // 76 x116y130 SB_DRIVE plane 6,5
48  // 77 x116y130 SB_BIG plane 6
12  // 78 x116y130 SB_BIG plane 6
48  // 79 x116y130 SB_BIG plane 7
12  // 80 x116y130 SB_BIG plane 7
00  // 81 x116y130 SB_DRIVE plane 8,7
48  // 82 x116y130 SB_BIG plane 8
12  // 83 x116y130 SB_BIG plane 8
48  // 84 x116y130 SB_BIG plane 9
12  // 85 x116y130 SB_BIG plane 9
00  // 86 x116y130 SB_DRIVE plane 10,9
48  // 87 x116y130 SB_BIG plane 10
12  // 88 x116y130 SB_BIG plane 10
48  // 89 x116y130 SB_BIG plane 11
12  // 90 x116y130 SB_BIG plane 11
00  // 91 x116y130 SB_DRIVE plane 12,11
48  // 92 x116y130 SB_BIG plane 12
12  // 93 x116y130 SB_BIG plane 12
A8  // 94 x115y129 SB_SML plane 1
82  // 95 x115y129 SB_SML plane 2,1
2A  // 96 x115y129 SB_SML plane 2
A8  // 97 x115y129 SB_SML plane 3
82  // 98 x115y129 SB_SML plane 4,3
2A  // 99 x115y129 SB_SML plane 4
A8  // 100 x115y129 SB_SML plane 5
82  // 101 x115y129 SB_SML plane 6,5
2A  // 102 x115y129 SB_SML plane 6
A8  // 103 x115y129 SB_SML plane 7
82  // 104 x115y129 SB_SML plane 8,7
2A  // 105 x115y129 SB_SML plane 8
A8  // 106 x115y129 SB_SML plane 9
82  // 107 x115y129 SB_SML plane 10,9
2A  // 108 x115y129 SB_SML plane 10
A8  // 109 x115y129 SB_SML plane 11
82  // 110 x115y129 SB_SML plane 12,11
2A  // 111 x115y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x117y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F811     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
41 // y_sel: 129
59 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F819
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x117y131
00  // 14 top_edge_EN1 at x117y131
00  // 15 top_edge_EN2 at x117y131
00  // 16 top_edge_EN0 at x118y131
00  // 17 top_edge_EN1 at x118y131
00  // 18 top_edge_EN2 at x118y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x117y129 SB_BIG plane 1
12  // 65 x117y129 SB_BIG plane 1
00  // 66 x117y129 SB_DRIVE plane 2,1
48  // 67 x117y129 SB_BIG plane 2
12  // 68 x117y129 SB_BIG plane 2
48  // 69 x117y129 SB_BIG plane 3
12  // 70 x117y129 SB_BIG plane 3
00  // 71 x117y129 SB_DRIVE plane 4,3
48  // 72 x117y129 SB_BIG plane 4
12  // 73 x117y129 SB_BIG plane 4
48  // 74 x117y129 SB_BIG plane 5
12  // 75 x117y129 SB_BIG plane 5
00  // 76 x117y129 SB_DRIVE plane 6,5
48  // 77 x117y129 SB_BIG plane 6
12  // 78 x117y129 SB_BIG plane 6
48  // 79 x117y129 SB_BIG plane 7
12  // 80 x117y129 SB_BIG plane 7
00  // 81 x117y129 SB_DRIVE plane 8,7
48  // 82 x117y129 SB_BIG plane 8
12  // 83 x117y129 SB_BIG plane 8
48  // 84 x117y129 SB_BIG plane 9
12  // 85 x117y129 SB_BIG plane 9
00  // 86 x117y129 SB_DRIVE plane 10,9
48  // 87 x117y129 SB_BIG plane 10
12  // 88 x117y129 SB_BIG plane 10
48  // 89 x117y129 SB_BIG plane 11
12  // 90 x117y129 SB_BIG plane 11
00  // 91 x117y129 SB_DRIVE plane 12,11
48  // 92 x117y129 SB_BIG plane 12
12  // 93 x117y129 SB_BIG plane 12
A8  // 94 x118y130 SB_SML plane 1
82  // 95 x118y130 SB_SML plane 2,1
2A  // 96 x118y130 SB_SML plane 2
A8  // 97 x118y130 SB_SML plane 3
82  // 98 x118y130 SB_SML plane 4,3
2A  // 99 x118y130 SB_SML plane 4
A8  // 100 x118y130 SB_SML plane 5
82  // 101 x118y130 SB_SML plane 6,5
2A  // 102 x118y130 SB_SML plane 6
A8  // 103 x118y130 SB_SML plane 7
82  // 104 x118y130 SB_SML plane 8,7
2A  // 105 x118y130 SB_SML plane 8
A8  // 106 x118y130 SB_SML plane 9
82  // 107 x118y130 SB_SML plane 10,9
2A  // 108 x118y130 SB_SML plane 10
A8  // 109 x118y130 SB_SML plane 11
82  // 110 x118y130 SB_SML plane 12,11
2A  // 111 x118y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x119y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F88F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
41 // y_sel: 129
51 // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F897
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x119y131
00  // 14 top_edge_EN1 at x119y131
00  // 15 top_edge_EN2 at x119y131
00  // 16 top_edge_EN0 at x120y131
00  // 17 top_edge_EN1 at x120y131
00  // 18 top_edge_EN2 at x120y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x120y130 SB_BIG plane 1
12  // 65 x120y130 SB_BIG plane 1
00  // 66 x120y130 SB_DRIVE plane 2,1
48  // 67 x120y130 SB_BIG plane 2
12  // 68 x120y130 SB_BIG plane 2
48  // 69 x120y130 SB_BIG plane 3
12  // 70 x120y130 SB_BIG plane 3
00  // 71 x120y130 SB_DRIVE plane 4,3
48  // 72 x120y130 SB_BIG plane 4
12  // 73 x120y130 SB_BIG plane 4
48  // 74 x120y130 SB_BIG plane 5
12  // 75 x120y130 SB_BIG plane 5
00  // 76 x120y130 SB_DRIVE plane 6,5
48  // 77 x120y130 SB_BIG plane 6
12  // 78 x120y130 SB_BIG plane 6
48  // 79 x120y130 SB_BIG plane 7
12  // 80 x120y130 SB_BIG plane 7
00  // 81 x120y130 SB_DRIVE plane 8,7
48  // 82 x120y130 SB_BIG plane 8
12  // 83 x120y130 SB_BIG plane 8
48  // 84 x120y130 SB_BIG plane 9
12  // 85 x120y130 SB_BIG plane 9
00  // 86 x120y130 SB_DRIVE plane 10,9
48  // 87 x120y130 SB_BIG plane 10
12  // 88 x120y130 SB_BIG plane 10
48  // 89 x120y130 SB_BIG plane 11
12  // 90 x120y130 SB_BIG plane 11
00  // 91 x120y130 SB_DRIVE plane 12,11
48  // 92 x120y130 SB_BIG plane 12
12  // 93 x120y130 SB_BIG plane 12
A8  // 94 x119y129 SB_SML plane 1
82  // 95 x119y129 SB_SML plane 2,1
2A  // 96 x119y129 SB_SML plane 2
A8  // 97 x119y129 SB_SML plane 3
82  // 98 x119y129 SB_SML plane 4,3
2A  // 99 x119y129 SB_SML plane 4
A8  // 100 x119y129 SB_SML plane 5
82  // 101 x119y129 SB_SML plane 6,5
2A  // 102 x119y129 SB_SML plane 6
A8  // 103 x119y129 SB_SML plane 7
82  // 104 x119y129 SB_SML plane 8,7
2A  // 105 x119y129 SB_SML plane 8
A8  // 106 x119y129 SB_SML plane 9
82  // 107 x119y129 SB_SML plane 10,9
2A  // 108 x119y129 SB_SML plane 10
A8  // 109 x119y129 SB_SML plane 11
82  // 110 x119y129 SB_SML plane 12,11
2A  // 111 x119y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x121y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F90D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
41 // y_sel: 129
89 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F915
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x121y131
00  // 14 top_edge_EN1 at x121y131
00  // 15 top_edge_EN2 at x121y131
00  // 16 top_edge_EN0 at x122y131
00  // 17 top_edge_EN1 at x122y131
00  // 18 top_edge_EN2 at x122y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x121y129 SB_BIG plane 1
12  // 65 x121y129 SB_BIG plane 1
00  // 66 x121y129 SB_DRIVE plane 2,1
48  // 67 x121y129 SB_BIG plane 2
12  // 68 x121y129 SB_BIG plane 2
48  // 69 x121y129 SB_BIG plane 3
12  // 70 x121y129 SB_BIG plane 3
00  // 71 x121y129 SB_DRIVE plane 4,3
48  // 72 x121y129 SB_BIG plane 4
12  // 73 x121y129 SB_BIG plane 4
48  // 74 x121y129 SB_BIG plane 5
12  // 75 x121y129 SB_BIG plane 5
00  // 76 x121y129 SB_DRIVE plane 6,5
48  // 77 x121y129 SB_BIG plane 6
12  // 78 x121y129 SB_BIG plane 6
48  // 79 x121y129 SB_BIG plane 7
12  // 80 x121y129 SB_BIG plane 7
00  // 81 x121y129 SB_DRIVE plane 8,7
48  // 82 x121y129 SB_BIG plane 8
12  // 83 x121y129 SB_BIG plane 8
48  // 84 x121y129 SB_BIG plane 9
12  // 85 x121y129 SB_BIG plane 9
00  // 86 x121y129 SB_DRIVE plane 10,9
48  // 87 x121y129 SB_BIG plane 10
12  // 88 x121y129 SB_BIG plane 10
48  // 89 x121y129 SB_BIG plane 11
12  // 90 x121y129 SB_BIG plane 11
00  // 91 x121y129 SB_DRIVE plane 12,11
48  // 92 x121y129 SB_BIG plane 12
12  // 93 x121y129 SB_BIG plane 12
A8  // 94 x122y130 SB_SML plane 1
82  // 95 x122y130 SB_SML plane 2,1
2A  // 96 x122y130 SB_SML plane 2
A8  // 97 x122y130 SB_SML plane 3
82  // 98 x122y130 SB_SML plane 4,3
2A  // 99 x122y130 SB_SML plane 4
A8  // 100 x122y130 SB_SML plane 5
82  // 101 x122y130 SB_SML plane 6,5
2A  // 102 x122y130 SB_SML plane 6
A8  // 103 x122y130 SB_SML plane 7
82  // 104 x122y130 SB_SML plane 8,7
2A  // 105 x122y130 SB_SML plane 8
A8  // 106 x122y130 SB_SML plane 9
82  // 107 x122y130 SB_SML plane 10,9
2A  // 108 x122y130 SB_SML plane 10
A8  // 109 x122y130 SB_SML plane 11
82  // 110 x122y130 SB_SML plane 12,11
2A  // 111 x122y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x123y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F98B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
41 // y_sel: 129
E1 // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F993
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x123y131
00  // 14 top_edge_EN1 at x123y131
00  // 15 top_edge_EN2 at x123y131
00  // 16 top_edge_EN0 at x124y131
00  // 17 top_edge_EN1 at x124y131
00  // 18 top_edge_EN2 at x124y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x124y130 SB_BIG plane 1
12  // 65 x124y130 SB_BIG plane 1
00  // 66 x124y130 SB_DRIVE plane 2,1
48  // 67 x124y130 SB_BIG plane 2
12  // 68 x124y130 SB_BIG plane 2
48  // 69 x124y130 SB_BIG plane 3
12  // 70 x124y130 SB_BIG plane 3
00  // 71 x124y130 SB_DRIVE plane 4,3
48  // 72 x124y130 SB_BIG plane 4
12  // 73 x124y130 SB_BIG plane 4
48  // 74 x124y130 SB_BIG plane 5
12  // 75 x124y130 SB_BIG plane 5
00  // 76 x124y130 SB_DRIVE plane 6,5
48  // 77 x124y130 SB_BIG plane 6
12  // 78 x124y130 SB_BIG plane 6
48  // 79 x124y130 SB_BIG plane 7
12  // 80 x124y130 SB_BIG plane 7
00  // 81 x124y130 SB_DRIVE plane 8,7
48  // 82 x124y130 SB_BIG plane 8
12  // 83 x124y130 SB_BIG plane 8
48  // 84 x124y130 SB_BIG plane 9
12  // 85 x124y130 SB_BIG plane 9
00  // 86 x124y130 SB_DRIVE plane 10,9
48  // 87 x124y130 SB_BIG plane 10
12  // 88 x124y130 SB_BIG plane 10
48  // 89 x124y130 SB_BIG plane 11
12  // 90 x124y130 SB_BIG plane 11
00  // 91 x124y130 SB_DRIVE plane 12,11
48  // 92 x124y130 SB_BIG plane 12
12  // 93 x124y130 SB_BIG plane 12
A8  // 94 x123y129 SB_SML plane 1
82  // 95 x123y129 SB_SML plane 2,1
2A  // 96 x123y129 SB_SML plane 2
A8  // 97 x123y129 SB_SML plane 3
82  // 98 x123y129 SB_SML plane 4,3
2A  // 99 x123y129 SB_SML plane 4
A8  // 100 x123y129 SB_SML plane 5
82  // 101 x123y129 SB_SML plane 6,5
2A  // 102 x123y129 SB_SML plane 6
A8  // 103 x123y129 SB_SML plane 7
82  // 104 x123y129 SB_SML plane 8,7
2A  // 105 x123y129 SB_SML plane 8
A8  // 106 x123y129 SB_SML plane 9
82  // 107 x123y129 SB_SML plane 10,9
2A  // 108 x123y129 SB_SML plane 10
A8  // 109 x123y129 SB_SML plane 11
82  // 110 x123y129 SB_SML plane 12,11
2A  // 111 x123y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x125y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FA09     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
41 // y_sel: 129
39 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FA11
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x125y131
00  // 14 top_edge_EN1 at x125y131
00  // 15 top_edge_EN2 at x125y131
00  // 16 top_edge_EN0 at x126y131
00  // 17 top_edge_EN1 at x126y131
00  // 18 top_edge_EN2 at x126y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x125y129 SB_BIG plane 1
12  // 65 x125y129 SB_BIG plane 1
00  // 66 x125y129 SB_DRIVE plane 2,1
48  // 67 x125y129 SB_BIG plane 2
12  // 68 x125y129 SB_BIG plane 2
48  // 69 x125y129 SB_BIG plane 3
12  // 70 x125y129 SB_BIG plane 3
00  // 71 x125y129 SB_DRIVE plane 4,3
48  // 72 x125y129 SB_BIG plane 4
12  // 73 x125y129 SB_BIG plane 4
48  // 74 x125y129 SB_BIG plane 5
12  // 75 x125y129 SB_BIG plane 5
00  // 76 x125y129 SB_DRIVE plane 6,5
48  // 77 x125y129 SB_BIG plane 6
12  // 78 x125y129 SB_BIG plane 6
48  // 79 x125y129 SB_BIG plane 7
12  // 80 x125y129 SB_BIG plane 7
00  // 81 x125y129 SB_DRIVE plane 8,7
48  // 82 x125y129 SB_BIG plane 8
12  // 83 x125y129 SB_BIG plane 8
48  // 84 x125y129 SB_BIG plane 9
12  // 85 x125y129 SB_BIG plane 9
00  // 86 x125y129 SB_DRIVE plane 10,9
48  // 87 x125y129 SB_BIG plane 10
12  // 88 x125y129 SB_BIG plane 10
48  // 89 x125y129 SB_BIG plane 11
12  // 90 x125y129 SB_BIG plane 11
00  // 91 x125y129 SB_DRIVE plane 12,11
48  // 92 x125y129 SB_BIG plane 12
12  // 93 x125y129 SB_BIG plane 12
A8  // 94 x126y130 SB_SML plane 1
82  // 95 x126y130 SB_SML plane 2,1
2A  // 96 x126y130 SB_SML plane 2
A8  // 97 x126y130 SB_SML plane 3
82  // 98 x126y130 SB_SML plane 4,3
2A  // 99 x126y130 SB_SML plane 4
A8  // 100 x126y130 SB_SML plane 5
82  // 101 x126y130 SB_SML plane 6,5
2A  // 102 x126y130 SB_SML plane 6
A8  // 103 x126y130 SB_SML plane 7
82  // 104 x126y130 SB_SML plane 8,7
2A  // 105 x126y130 SB_SML plane 8
A8  // 106 x126y130 SB_SML plane 9
82  // 107 x126y130 SB_SML plane 10,9
2A  // 108 x126y130 SB_SML plane 10
A8  // 109 x126y130 SB_SML plane 11
82  // 110 x126y130 SB_SML plane 12,11
2A  // 111 x126y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x127y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FA87     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
41 // y_sel: 129
35 // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FA8F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x127y131
00  // 14 top_edge_EN1 at x127y131
00  // 15 top_edge_EN2 at x127y131
00  // 16 top_edge_EN0 at x128y131
00  // 17 top_edge_EN1 at x128y131
00  // 18 top_edge_EN2 at x128y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x128y130 SB_BIG plane 1
12  // 65 x128y130 SB_BIG plane 1
00  // 66 x128y130 SB_DRIVE plane 2,1
48  // 67 x128y130 SB_BIG plane 2
12  // 68 x128y130 SB_BIG plane 2
48  // 69 x128y130 SB_BIG plane 3
12  // 70 x128y130 SB_BIG plane 3
00  // 71 x128y130 SB_DRIVE plane 4,3
48  // 72 x128y130 SB_BIG plane 4
12  // 73 x128y130 SB_BIG plane 4
48  // 74 x128y130 SB_BIG plane 5
12  // 75 x128y130 SB_BIG plane 5
00  // 76 x128y130 SB_DRIVE plane 6,5
48  // 77 x128y130 SB_BIG plane 6
12  // 78 x128y130 SB_BIG plane 6
48  // 79 x128y130 SB_BIG plane 7
12  // 80 x128y130 SB_BIG plane 7
00  // 81 x128y130 SB_DRIVE plane 8,7
48  // 82 x128y130 SB_BIG plane 8
12  // 83 x128y130 SB_BIG plane 8
48  // 84 x128y130 SB_BIG plane 9
12  // 85 x128y130 SB_BIG plane 9
00  // 86 x128y130 SB_DRIVE plane 10,9
48  // 87 x128y130 SB_BIG plane 10
12  // 88 x128y130 SB_BIG plane 10
48  // 89 x128y130 SB_BIG plane 11
12  // 90 x128y130 SB_BIG plane 11
00  // 91 x128y130 SB_DRIVE plane 12,11
48  // 92 x128y130 SB_BIG plane 12
12  // 93 x128y130 SB_BIG plane 12
A8  // 94 x127y129 SB_SML plane 1
82  // 95 x127y129 SB_SML plane 2,1
2A  // 96 x127y129 SB_SML plane 2
A8  // 97 x127y129 SB_SML plane 3
82  // 98 x127y129 SB_SML plane 4,3
2A  // 99 x127y129 SB_SML plane 4
A8  // 100 x127y129 SB_SML plane 5
82  // 101 x127y129 SB_SML plane 6,5
2A  // 102 x127y129 SB_SML plane 6
A8  // 103 x127y129 SB_SML plane 7
82  // 104 x127y129 SB_SML plane 8,7
2A  // 105 x127y129 SB_SML plane 8
A8  // 106 x127y129 SB_SML plane 9
82  // 107 x127y129 SB_SML plane 10,9
2A  // 108 x127y129 SB_SML plane 10
A8  // 109 x127y129 SB_SML plane 11
82  // 110 x127y129 SB_SML plane 12,11
2A  // 111 x127y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x129y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FB05     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
41 // y_sel: 129
ED // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FB0D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x129y131
00  // 14 top_edge_EN1 at x129y131
00  // 15 top_edge_EN2 at x129y131
00  // 16 top_edge_EN0 at x130y131
00  // 17 top_edge_EN1 at x130y131
00  // 18 top_edge_EN2 at x130y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x129y129 SB_BIG plane 1
12  // 65 x129y129 SB_BIG plane 1
00  // 66 x129y129 SB_DRIVE plane 2,1
48  // 67 x129y129 SB_BIG plane 2
12  // 68 x129y129 SB_BIG plane 2
48  // 69 x129y129 SB_BIG plane 3
12  // 70 x129y129 SB_BIG plane 3
00  // 71 x129y129 SB_DRIVE plane 4,3
48  // 72 x129y129 SB_BIG plane 4
12  // 73 x129y129 SB_BIG plane 4
48  // 74 x129y129 SB_BIG plane 5
12  // 75 x129y129 SB_BIG plane 5
00  // 76 x129y129 SB_DRIVE plane 6,5
48  // 77 x129y129 SB_BIG plane 6
12  // 78 x129y129 SB_BIG plane 6
48  // 79 x129y129 SB_BIG plane 7
12  // 80 x129y129 SB_BIG plane 7
00  // 81 x129y129 SB_DRIVE plane 8,7
48  // 82 x129y129 SB_BIG plane 8
12  // 83 x129y129 SB_BIG plane 8
48  // 84 x129y129 SB_BIG plane 9
12  // 85 x129y129 SB_BIG plane 9
00  // 86 x129y129 SB_DRIVE plane 10,9
48  // 87 x129y129 SB_BIG plane 10
12  // 88 x129y129 SB_BIG plane 10
48  // 89 x129y129 SB_BIG plane 11
12  // 90 x129y129 SB_BIG plane 11
00  // 91 x129y129 SB_DRIVE plane 12,11
48  // 92 x129y129 SB_BIG plane 12
12  // 93 x129y129 SB_BIG plane 12
A8  // 94 x130y130 SB_SML plane 1
82  // 95 x130y130 SB_SML plane 2,1
2A  // 96 x130y130 SB_SML plane 2
A8  // 97 x130y130 SB_SML plane 3
82  // 98 x130y130 SB_SML plane 4,3
2A  // 99 x130y130 SB_SML plane 4
A8  // 100 x130y130 SB_SML plane 5
82  // 101 x130y130 SB_SML plane 6,5
2A  // 102 x130y130 SB_SML plane 6
A8  // 103 x130y130 SB_SML plane 7
82  // 104 x130y130 SB_SML plane 8,7
2A  // 105 x130y130 SB_SML plane 8
A8  // 106 x130y130 SB_SML plane 9
82  // 107 x130y130 SB_SML plane 10,9
2A  // 108 x130y130 SB_SML plane 10
A8  // 109 x130y130 SB_SML plane 11
82  // 110 x130y130 SB_SML plane 12,11
2A  // 111 x130y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x131y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FB83     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
41 // y_sel: 129
85 // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FB8B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x131y131
00  // 14 top_edge_EN1 at x131y131
00  // 15 top_edge_EN2 at x131y131
00  // 16 top_edge_EN0 at x132y131
00  // 17 top_edge_EN1 at x132y131
00  // 18 top_edge_EN2 at x132y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x132y130 SB_BIG plane 1
12  // 65 x132y130 SB_BIG plane 1
00  // 66 x132y130 SB_DRIVE plane 2,1
48  // 67 x132y130 SB_BIG plane 2
12  // 68 x132y130 SB_BIG plane 2
48  // 69 x132y130 SB_BIG plane 3
12  // 70 x132y130 SB_BIG plane 3
00  // 71 x132y130 SB_DRIVE plane 4,3
48  // 72 x132y130 SB_BIG plane 4
12  // 73 x132y130 SB_BIG plane 4
48  // 74 x132y130 SB_BIG plane 5
12  // 75 x132y130 SB_BIG plane 5
00  // 76 x132y130 SB_DRIVE plane 6,5
48  // 77 x132y130 SB_BIG plane 6
12  // 78 x132y130 SB_BIG plane 6
48  // 79 x132y130 SB_BIG plane 7
12  // 80 x132y130 SB_BIG plane 7
00  // 81 x132y130 SB_DRIVE plane 8,7
48  // 82 x132y130 SB_BIG plane 8
12  // 83 x132y130 SB_BIG plane 8
48  // 84 x132y130 SB_BIG plane 9
12  // 85 x132y130 SB_BIG plane 9
00  // 86 x132y130 SB_DRIVE plane 10,9
48  // 87 x132y130 SB_BIG plane 10
12  // 88 x132y130 SB_BIG plane 10
48  // 89 x132y130 SB_BIG plane 11
12  // 90 x132y130 SB_BIG plane 11
00  // 91 x132y130 SB_DRIVE plane 12,11
48  // 92 x132y130 SB_BIG plane 12
12  // 93 x132y130 SB_BIG plane 12
A8  // 94 x131y129 SB_SML plane 1
82  // 95 x131y129 SB_SML plane 2,1
2A  // 96 x131y129 SB_SML plane 2
A8  // 97 x131y129 SB_SML plane 3
82  // 98 x131y129 SB_SML plane 4,3
2A  // 99 x131y129 SB_SML plane 4
A8  // 100 x131y129 SB_SML plane 5
82  // 101 x131y129 SB_SML plane 6,5
2A  // 102 x131y129 SB_SML plane 6
A8  // 103 x131y129 SB_SML plane 7
82  // 104 x131y129 SB_SML plane 8,7
2A  // 105 x131y129 SB_SML plane 8
A8  // 106 x131y129 SB_SML plane 9
82  // 107 x131y129 SB_SML plane 10,9
2A  // 108 x131y129 SB_SML plane 10
A8  // 109 x131y129 SB_SML plane 11
82  // 110 x131y129 SB_SML plane 12,11
2A  // 111 x131y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x133y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FC01     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
41 // y_sel: 129
5D // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FC09
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x133y131
00  // 14 top_edge_EN1 at x133y131
00  // 15 top_edge_EN2 at x133y131
00  // 16 top_edge_EN0 at x134y131
00  // 17 top_edge_EN1 at x134y131
00  // 18 top_edge_EN2 at x134y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x133y129 SB_BIG plane 1
12  // 65 x133y129 SB_BIG plane 1
00  // 66 x133y129 SB_DRIVE plane 2,1
48  // 67 x133y129 SB_BIG plane 2
12  // 68 x133y129 SB_BIG plane 2
48  // 69 x133y129 SB_BIG plane 3
12  // 70 x133y129 SB_BIG plane 3
00  // 71 x133y129 SB_DRIVE plane 4,3
48  // 72 x133y129 SB_BIG plane 4
12  // 73 x133y129 SB_BIG plane 4
48  // 74 x133y129 SB_BIG plane 5
12  // 75 x133y129 SB_BIG plane 5
00  // 76 x133y129 SB_DRIVE plane 6,5
48  // 77 x133y129 SB_BIG plane 6
12  // 78 x133y129 SB_BIG plane 6
48  // 79 x133y129 SB_BIG plane 7
12  // 80 x133y129 SB_BIG plane 7
00  // 81 x133y129 SB_DRIVE plane 8,7
48  // 82 x133y129 SB_BIG plane 8
12  // 83 x133y129 SB_BIG plane 8
48  // 84 x133y129 SB_BIG plane 9
12  // 85 x133y129 SB_BIG plane 9
00  // 86 x133y129 SB_DRIVE plane 10,9
48  // 87 x133y129 SB_BIG plane 10
12  // 88 x133y129 SB_BIG plane 10
48  // 89 x133y129 SB_BIG plane 11
12  // 90 x133y129 SB_BIG plane 11
00  // 91 x133y129 SB_DRIVE plane 12,11
48  // 92 x133y129 SB_BIG plane 12
12  // 93 x133y129 SB_BIG plane 12
A8  // 94 x134y130 SB_SML plane 1
82  // 95 x134y130 SB_SML plane 2,1
2A  // 96 x134y130 SB_SML plane 2
A8  // 97 x134y130 SB_SML plane 3
82  // 98 x134y130 SB_SML plane 4,3
2A  // 99 x134y130 SB_SML plane 4
A8  // 100 x134y130 SB_SML plane 5
82  // 101 x134y130 SB_SML plane 6,5
2A  // 102 x134y130 SB_SML plane 6
A8  // 103 x134y130 SB_SML plane 7
82  // 104 x134y130 SB_SML plane 8,7
2A  // 105 x134y130 SB_SML plane 8
A8  // 106 x134y130 SB_SML plane 9
82  // 107 x134y130 SB_SML plane 10,9
2A  // 108 x134y130 SB_SML plane 10
A8  // 109 x134y130 SB_SML plane 11
82  // 110 x134y130 SB_SML plane 12,11
2A  // 111 x134y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x135y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FC7F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
41 // y_sel: 129
55 // -- CRC low byte
8E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FC87
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x135y131
00  // 14 top_edge_EN1 at x135y131
00  // 15 top_edge_EN2 at x135y131
00  // 16 top_edge_EN0 at x136y131
00  // 17 top_edge_EN1 at x136y131
00  // 18 top_edge_EN2 at x136y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x136y130 SB_BIG plane 1
12  // 65 x136y130 SB_BIG plane 1
00  // 66 x136y130 SB_DRIVE plane 2,1
48  // 67 x136y130 SB_BIG plane 2
12  // 68 x136y130 SB_BIG plane 2
48  // 69 x136y130 SB_BIG plane 3
12  // 70 x136y130 SB_BIG plane 3
00  // 71 x136y130 SB_DRIVE plane 4,3
48  // 72 x136y130 SB_BIG plane 4
12  // 73 x136y130 SB_BIG plane 4
48  // 74 x136y130 SB_BIG plane 5
12  // 75 x136y130 SB_BIG plane 5
00  // 76 x136y130 SB_DRIVE plane 6,5
48  // 77 x136y130 SB_BIG plane 6
12  // 78 x136y130 SB_BIG plane 6
48  // 79 x136y130 SB_BIG plane 7
12  // 80 x136y130 SB_BIG plane 7
00  // 81 x136y130 SB_DRIVE plane 8,7
48  // 82 x136y130 SB_BIG plane 8
12  // 83 x136y130 SB_BIG plane 8
48  // 84 x136y130 SB_BIG plane 9
12  // 85 x136y130 SB_BIG plane 9
00  // 86 x136y130 SB_DRIVE plane 10,9
48  // 87 x136y130 SB_BIG plane 10
12  // 88 x136y130 SB_BIG plane 10
48  // 89 x136y130 SB_BIG plane 11
12  // 90 x136y130 SB_BIG plane 11
00  // 91 x136y130 SB_DRIVE plane 12,11
48  // 92 x136y130 SB_BIG plane 12
12  // 93 x136y130 SB_BIG plane 12
A8  // 94 x135y129 SB_SML plane 1
82  // 95 x135y129 SB_SML plane 2,1
2A  // 96 x135y129 SB_SML plane 2
A8  // 97 x135y129 SB_SML plane 3
82  // 98 x135y129 SB_SML plane 4,3
2A  // 99 x135y129 SB_SML plane 4
A8  // 100 x135y129 SB_SML plane 5
82  // 101 x135y129 SB_SML plane 6,5
2A  // 102 x135y129 SB_SML plane 6
A8  // 103 x135y129 SB_SML plane 7
82  // 104 x135y129 SB_SML plane 8,7
2A  // 105 x135y129 SB_SML plane 8
A8  // 106 x135y129 SB_SML plane 9
82  // 107 x135y129 SB_SML plane 10,9
2A  // 108 x135y129 SB_SML plane 10
A8  // 109 x135y129 SB_SML plane 11
82  // 110 x135y129 SB_SML plane 12,11
2A  // 111 x135y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x137y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FCFD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
41 // y_sel: 129
8D // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FD05
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x137y131
00  // 14 top_edge_EN1 at x137y131
00  // 15 top_edge_EN2 at x137y131
00  // 16 top_edge_EN0 at x138y131
00  // 17 top_edge_EN1 at x138y131
00  // 18 top_edge_EN2 at x138y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x137y129 SB_BIG plane 1
12  // 65 x137y129 SB_BIG plane 1
00  // 66 x137y129 SB_DRIVE plane 2,1
48  // 67 x137y129 SB_BIG plane 2
12  // 68 x137y129 SB_BIG plane 2
48  // 69 x137y129 SB_BIG plane 3
12  // 70 x137y129 SB_BIG plane 3
00  // 71 x137y129 SB_DRIVE plane 4,3
48  // 72 x137y129 SB_BIG plane 4
12  // 73 x137y129 SB_BIG plane 4
48  // 74 x137y129 SB_BIG plane 5
12  // 75 x137y129 SB_BIG plane 5
00  // 76 x137y129 SB_DRIVE plane 6,5
48  // 77 x137y129 SB_BIG plane 6
12  // 78 x137y129 SB_BIG plane 6
48  // 79 x137y129 SB_BIG plane 7
12  // 80 x137y129 SB_BIG plane 7
00  // 81 x137y129 SB_DRIVE plane 8,7
48  // 82 x137y129 SB_BIG plane 8
12  // 83 x137y129 SB_BIG plane 8
48  // 84 x137y129 SB_BIG plane 9
12  // 85 x137y129 SB_BIG plane 9
00  // 86 x137y129 SB_DRIVE plane 10,9
48  // 87 x137y129 SB_BIG plane 10
12  // 88 x137y129 SB_BIG plane 10
48  // 89 x137y129 SB_BIG plane 11
12  // 90 x137y129 SB_BIG plane 11
00  // 91 x137y129 SB_DRIVE plane 12,11
48  // 92 x137y129 SB_BIG plane 12
12  // 93 x137y129 SB_BIG plane 12
A8  // 94 x138y130 SB_SML plane 1
82  // 95 x138y130 SB_SML plane 2,1
2A  // 96 x138y130 SB_SML plane 2
A8  // 97 x138y130 SB_SML plane 3
82  // 98 x138y130 SB_SML plane 4,3
2A  // 99 x138y130 SB_SML plane 4
A8  // 100 x138y130 SB_SML plane 5
82  // 101 x138y130 SB_SML plane 6,5
2A  // 102 x138y130 SB_SML plane 6
A8  // 103 x138y130 SB_SML plane 7
82  // 104 x138y130 SB_SML plane 8,7
2A  // 105 x138y130 SB_SML plane 8
A8  // 106 x138y130 SB_SML plane 9
82  // 107 x138y130 SB_SML plane 10,9
2A  // 108 x138y130 SB_SML plane 10
A8  // 109 x138y130 SB_SML plane 11
82  // 110 x138y130 SB_SML plane 12,11
2A  // 111 x138y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x139y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FD7B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
41 // y_sel: 129
E5 // -- CRC low byte
BD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FD83
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x139y131
00  // 14 top_edge_EN1 at x139y131
00  // 15 top_edge_EN2 at x139y131
00  // 16 top_edge_EN0 at x140y131
00  // 17 top_edge_EN1 at x140y131
00  // 18 top_edge_EN2 at x140y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x140y130 SB_BIG plane 1
12  // 65 x140y130 SB_BIG plane 1
00  // 66 x140y130 SB_DRIVE plane 2,1
48  // 67 x140y130 SB_BIG plane 2
12  // 68 x140y130 SB_BIG plane 2
48  // 69 x140y130 SB_BIG plane 3
12  // 70 x140y130 SB_BIG plane 3
00  // 71 x140y130 SB_DRIVE plane 4,3
48  // 72 x140y130 SB_BIG plane 4
12  // 73 x140y130 SB_BIG plane 4
48  // 74 x140y130 SB_BIG plane 5
12  // 75 x140y130 SB_BIG plane 5
00  // 76 x140y130 SB_DRIVE plane 6,5
48  // 77 x140y130 SB_BIG plane 6
12  // 78 x140y130 SB_BIG plane 6
48  // 79 x140y130 SB_BIG plane 7
12  // 80 x140y130 SB_BIG plane 7
00  // 81 x140y130 SB_DRIVE plane 8,7
48  // 82 x140y130 SB_BIG plane 8
12  // 83 x140y130 SB_BIG plane 8
48  // 84 x140y130 SB_BIG plane 9
12  // 85 x140y130 SB_BIG plane 9
00  // 86 x140y130 SB_DRIVE plane 10,9
48  // 87 x140y130 SB_BIG plane 10
12  // 88 x140y130 SB_BIG plane 10
48  // 89 x140y130 SB_BIG plane 11
12  // 90 x140y130 SB_BIG plane 11
00  // 91 x140y130 SB_DRIVE plane 12,11
48  // 92 x140y130 SB_BIG plane 12
12  // 93 x140y130 SB_BIG plane 12
A8  // 94 x139y129 SB_SML plane 1
82  // 95 x139y129 SB_SML plane 2,1
2A  // 96 x139y129 SB_SML plane 2
A8  // 97 x139y129 SB_SML plane 3
82  // 98 x139y129 SB_SML plane 4,3
2A  // 99 x139y129 SB_SML plane 4
A8  // 100 x139y129 SB_SML plane 5
82  // 101 x139y129 SB_SML plane 6,5
2A  // 102 x139y129 SB_SML plane 6
A8  // 103 x139y129 SB_SML plane 7
82  // 104 x139y129 SB_SML plane 8,7
2A  // 105 x139y129 SB_SML plane 8
A8  // 106 x139y129 SB_SML plane 9
82  // 107 x139y129 SB_SML plane 10,9
2A  // 108 x139y129 SB_SML plane 10
A8  // 109 x139y129 SB_SML plane 11
82  // 110 x139y129 SB_SML plane 12,11
2A  // 111 x139y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x141y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FDF9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
41 // y_sel: 129
3D // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FE01
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x141y131
00  // 14 top_edge_EN1 at x141y131
00  // 15 top_edge_EN2 at x141y131
00  // 16 top_edge_EN0 at x142y131
00  // 17 top_edge_EN1 at x142y131
00  // 18 top_edge_EN2 at x142y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x141y129 SB_BIG plane 1
12  // 65 x141y129 SB_BIG plane 1
00  // 66 x141y129 SB_DRIVE plane 2,1
48  // 67 x141y129 SB_BIG plane 2
12  // 68 x141y129 SB_BIG plane 2
48  // 69 x141y129 SB_BIG plane 3
12  // 70 x141y129 SB_BIG plane 3
00  // 71 x141y129 SB_DRIVE plane 4,3
48  // 72 x141y129 SB_BIG plane 4
12  // 73 x141y129 SB_BIG plane 4
48  // 74 x141y129 SB_BIG plane 5
12  // 75 x141y129 SB_BIG plane 5
00  // 76 x141y129 SB_DRIVE plane 6,5
48  // 77 x141y129 SB_BIG plane 6
12  // 78 x141y129 SB_BIG plane 6
48  // 79 x141y129 SB_BIG plane 7
12  // 80 x141y129 SB_BIG plane 7
00  // 81 x141y129 SB_DRIVE plane 8,7
48  // 82 x141y129 SB_BIG plane 8
12  // 83 x141y129 SB_BIG plane 8
48  // 84 x141y129 SB_BIG plane 9
12  // 85 x141y129 SB_BIG plane 9
00  // 86 x141y129 SB_DRIVE plane 10,9
48  // 87 x141y129 SB_BIG plane 10
12  // 88 x141y129 SB_BIG plane 10
48  // 89 x141y129 SB_BIG plane 11
12  // 90 x141y129 SB_BIG plane 11
00  // 91 x141y129 SB_DRIVE plane 12,11
48  // 92 x141y129 SB_BIG plane 12
12  // 93 x141y129 SB_BIG plane 12
A8  // 94 x142y130 SB_SML plane 1
82  // 95 x142y130 SB_SML plane 2,1
2A  // 96 x142y130 SB_SML plane 2
A8  // 97 x142y130 SB_SML plane 3
82  // 98 x142y130 SB_SML plane 4,3
2A  // 99 x142y130 SB_SML plane 4
A8  // 100 x142y130 SB_SML plane 5
82  // 101 x142y130 SB_SML plane 6,5
2A  // 102 x142y130 SB_SML plane 6
A8  // 103 x142y130 SB_SML plane 7
82  // 104 x142y130 SB_SML plane 8,7
2A  // 105 x142y130 SB_SML plane 8
A8  // 106 x142y130 SB_SML plane 9
82  // 107 x142y130 SB_SML plane 10,9
2A  // 108 x142y130 SB_SML plane 10
A8  // 109 x142y130 SB_SML plane 11
82  // 110 x142y130 SB_SML plane 12,11
2A  // 111 x142y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x143y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FE77     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
41 // y_sel: 129
F5 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FE7F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x143y131
00  // 14 top_edge_EN1 at x143y131
00  // 15 top_edge_EN2 at x143y131
00  // 16 top_edge_EN0 at x144y131
00  // 17 top_edge_EN1 at x144y131
00  // 18 top_edge_EN2 at x144y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x144y130 SB_BIG plane 1
12  // 65 x144y130 SB_BIG plane 1
00  // 66 x144y130 SB_DRIVE plane 2,1
48  // 67 x144y130 SB_BIG plane 2
12  // 68 x144y130 SB_BIG plane 2
48  // 69 x144y130 SB_BIG plane 3
12  // 70 x144y130 SB_BIG plane 3
00  // 71 x144y130 SB_DRIVE plane 4,3
48  // 72 x144y130 SB_BIG plane 4
12  // 73 x144y130 SB_BIG plane 4
48  // 74 x144y130 SB_BIG plane 5
12  // 75 x144y130 SB_BIG plane 5
00  // 76 x144y130 SB_DRIVE plane 6,5
48  // 77 x144y130 SB_BIG plane 6
12  // 78 x144y130 SB_BIG plane 6
48  // 79 x144y130 SB_BIG plane 7
12  // 80 x144y130 SB_BIG plane 7
00  // 81 x144y130 SB_DRIVE plane 8,7
48  // 82 x144y130 SB_BIG plane 8
12  // 83 x144y130 SB_BIG plane 8
48  // 84 x144y130 SB_BIG plane 9
12  // 85 x144y130 SB_BIG plane 9
00  // 86 x144y130 SB_DRIVE plane 10,9
48  // 87 x144y130 SB_BIG plane 10
12  // 88 x144y130 SB_BIG plane 10
48  // 89 x144y130 SB_BIG plane 11
12  // 90 x144y130 SB_BIG plane 11
00  // 91 x144y130 SB_DRIVE plane 12,11
48  // 92 x144y130 SB_BIG plane 12
12  // 93 x144y130 SB_BIG plane 12
A8  // 94 x143y129 SB_SML plane 1
82  // 95 x143y129 SB_SML plane 2,1
2A  // 96 x143y129 SB_SML plane 2
A8  // 97 x143y129 SB_SML plane 3
82  // 98 x143y129 SB_SML plane 4,3
2A  // 99 x143y129 SB_SML plane 4
A8  // 100 x143y129 SB_SML plane 5
82  // 101 x143y129 SB_SML plane 6,5
2A  // 102 x143y129 SB_SML plane 6
A8  // 103 x143y129 SB_SML plane 7
82  // 104 x143y129 SB_SML plane 8,7
2A  // 105 x143y129 SB_SML plane 8
A8  // 106 x143y129 SB_SML plane 9
82  // 107 x143y129 SB_SML plane 10,9
2A  // 108 x143y129 SB_SML plane 10
A8  // 109 x143y129 SB_SML plane 11
82  // 110 x143y129 SB_SML plane 12,11
2A  // 111 x143y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x145y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FEF5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
41 // y_sel: 129
2D // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FEFD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x145y131
00  // 14 top_edge_EN1 at x145y131
00  // 15 top_edge_EN2 at x145y131
00  // 16 top_edge_EN0 at x146y131
00  // 17 top_edge_EN1 at x146y131
00  // 18 top_edge_EN2 at x146y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x145y129 SB_BIG plane 1
12  // 65 x145y129 SB_BIG plane 1
00  // 66 x145y129 SB_DRIVE plane 2,1
48  // 67 x145y129 SB_BIG plane 2
12  // 68 x145y129 SB_BIG plane 2
48  // 69 x145y129 SB_BIG plane 3
12  // 70 x145y129 SB_BIG plane 3
00  // 71 x145y129 SB_DRIVE plane 4,3
48  // 72 x145y129 SB_BIG plane 4
12  // 73 x145y129 SB_BIG plane 4
48  // 74 x145y129 SB_BIG plane 5
12  // 75 x145y129 SB_BIG plane 5
00  // 76 x145y129 SB_DRIVE plane 6,5
48  // 77 x145y129 SB_BIG plane 6
12  // 78 x145y129 SB_BIG plane 6
48  // 79 x145y129 SB_BIG plane 7
12  // 80 x145y129 SB_BIG plane 7
00  // 81 x145y129 SB_DRIVE plane 8,7
48  // 82 x145y129 SB_BIG plane 8
12  // 83 x145y129 SB_BIG plane 8
48  // 84 x145y129 SB_BIG plane 9
12  // 85 x145y129 SB_BIG plane 9
00  // 86 x145y129 SB_DRIVE plane 10,9
48  // 87 x145y129 SB_BIG plane 10
12  // 88 x145y129 SB_BIG plane 10
48  // 89 x145y129 SB_BIG plane 11
12  // 90 x145y129 SB_BIG plane 11
00  // 91 x145y129 SB_DRIVE plane 12,11
48  // 92 x145y129 SB_BIG plane 12
12  // 93 x145y129 SB_BIG plane 12
A8  // 94 x146y130 SB_SML plane 1
82  // 95 x146y130 SB_SML plane 2,1
2A  // 96 x146y130 SB_SML plane 2
A8  // 97 x146y130 SB_SML plane 3
82  // 98 x146y130 SB_SML plane 4,3
2A  // 99 x146y130 SB_SML plane 4
A8  // 100 x146y130 SB_SML plane 5
82  // 101 x146y130 SB_SML plane 6,5
2A  // 102 x146y130 SB_SML plane 6
A8  // 103 x146y130 SB_SML plane 7
82  // 104 x146y130 SB_SML plane 8,7
2A  // 105 x146y130 SB_SML plane 8
A8  // 106 x146y130 SB_SML plane 9
82  // 107 x146y130 SB_SML plane 10,9
2A  // 108 x146y130 SB_SML plane 10
A8  // 109 x146y130 SB_SML plane 11
82  // 110 x146y130 SB_SML plane 12,11
2A  // 111 x146y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x147y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FF73     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4A // x_sel: 147
41 // y_sel: 129
45 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FF7B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x147y131
00  // 14 top_edge_EN1 at x147y131
00  // 15 top_edge_EN2 at x147y131
00  // 16 top_edge_EN0 at x148y131
00  // 17 top_edge_EN1 at x148y131
00  // 18 top_edge_EN2 at x148y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x148y130 SB_BIG plane 1
12  // 65 x148y130 SB_BIG plane 1
00  // 66 x148y130 SB_DRIVE plane 2,1
48  // 67 x148y130 SB_BIG plane 2
12  // 68 x148y130 SB_BIG plane 2
48  // 69 x148y130 SB_BIG plane 3
12  // 70 x148y130 SB_BIG plane 3
00  // 71 x148y130 SB_DRIVE plane 4,3
48  // 72 x148y130 SB_BIG plane 4
12  // 73 x148y130 SB_BIG plane 4
48  // 74 x148y130 SB_BIG plane 5
12  // 75 x148y130 SB_BIG plane 5
00  // 76 x148y130 SB_DRIVE plane 6,5
48  // 77 x148y130 SB_BIG plane 6
12  // 78 x148y130 SB_BIG plane 6
48  // 79 x148y130 SB_BIG plane 7
12  // 80 x148y130 SB_BIG plane 7
00  // 81 x148y130 SB_DRIVE plane 8,7
48  // 82 x148y130 SB_BIG plane 8
12  // 83 x148y130 SB_BIG plane 8
48  // 84 x148y130 SB_BIG plane 9
12  // 85 x148y130 SB_BIG plane 9
00  // 86 x148y130 SB_DRIVE plane 10,9
48  // 87 x148y130 SB_BIG plane 10
12  // 88 x148y130 SB_BIG plane 10
48  // 89 x148y130 SB_BIG plane 11
12  // 90 x148y130 SB_BIG plane 11
00  // 91 x148y130 SB_DRIVE plane 12,11
48  // 92 x148y130 SB_BIG plane 12
12  // 93 x148y130 SB_BIG plane 12
A8  // 94 x147y129 SB_SML plane 1
82  // 95 x147y129 SB_SML plane 2,1
2A  // 96 x147y129 SB_SML plane 2
A8  // 97 x147y129 SB_SML plane 3
82  // 98 x147y129 SB_SML plane 4,3
2A  // 99 x147y129 SB_SML plane 4
A8  // 100 x147y129 SB_SML plane 5
82  // 101 x147y129 SB_SML plane 6,5
2A  // 102 x147y129 SB_SML plane 6
A8  // 103 x147y129 SB_SML plane 7
82  // 104 x147y129 SB_SML plane 8,7
2A  // 105 x147y129 SB_SML plane 8
A8  // 106 x147y129 SB_SML plane 9
82  // 107 x147y129 SB_SML plane 10,9
2A  // 108 x147y129 SB_SML plane 10
A8  // 109 x147y129 SB_SML plane 11
82  // 110 x147y129 SB_SML plane 12,11
2A  // 111 x147y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x149y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FFF1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4B // x_sel: 149
41 // y_sel: 129
9D // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FFF9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x149y131
00  // 14 top_edge_EN1 at x149y131
00  // 15 top_edge_EN2 at x149y131
00  // 16 top_edge_EN0 at x150y131
00  // 17 top_edge_EN1 at x150y131
00  // 18 top_edge_EN2 at x150y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x149y129 SB_BIG plane 1
12  // 65 x149y129 SB_BIG plane 1
00  // 66 x149y129 SB_DRIVE plane 2,1
48  // 67 x149y129 SB_BIG plane 2
12  // 68 x149y129 SB_BIG plane 2
48  // 69 x149y129 SB_BIG plane 3
12  // 70 x149y129 SB_BIG plane 3
00  // 71 x149y129 SB_DRIVE plane 4,3
48  // 72 x149y129 SB_BIG plane 4
12  // 73 x149y129 SB_BIG plane 4
48  // 74 x149y129 SB_BIG plane 5
12  // 75 x149y129 SB_BIG plane 5
00  // 76 x149y129 SB_DRIVE plane 6,5
48  // 77 x149y129 SB_BIG plane 6
12  // 78 x149y129 SB_BIG plane 6
48  // 79 x149y129 SB_BIG plane 7
12  // 80 x149y129 SB_BIG plane 7
00  // 81 x149y129 SB_DRIVE plane 8,7
48  // 82 x149y129 SB_BIG plane 8
12  // 83 x149y129 SB_BIG plane 8
48  // 84 x149y129 SB_BIG plane 9
12  // 85 x149y129 SB_BIG plane 9
00  // 86 x149y129 SB_DRIVE plane 10,9
48  // 87 x149y129 SB_BIG plane 10
12  // 88 x149y129 SB_BIG plane 10
48  // 89 x149y129 SB_BIG plane 11
12  // 90 x149y129 SB_BIG plane 11
00  // 91 x149y129 SB_DRIVE plane 12,11
48  // 92 x149y129 SB_BIG plane 12
12  // 93 x149y129 SB_BIG plane 12
A8  // 94 x150y130 SB_SML plane 1
82  // 95 x150y130 SB_SML plane 2,1
2A  // 96 x150y130 SB_SML plane 2
A8  // 97 x150y130 SB_SML plane 3
82  // 98 x150y130 SB_SML plane 4,3
2A  // 99 x150y130 SB_SML plane 4
A8  // 100 x150y130 SB_SML plane 5
82  // 101 x150y130 SB_SML plane 6,5
2A  // 102 x150y130 SB_SML plane 6
A8  // 103 x150y130 SB_SML plane 7
82  // 104 x150y130 SB_SML plane 8,7
2A  // 105 x150y130 SB_SML plane 8
A8  // 106 x150y130 SB_SML plane 9
82  // 107 x150y130 SB_SML plane 10,9
2A  // 108 x150y130 SB_SML plane 10
A8  // 109 x150y130 SB_SML plane 11
82  // 110 x150y130 SB_SML plane 12,11
2A  // 111 x150y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x151y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 006F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4C // x_sel: 151
41 // y_sel: 129
95 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0077
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x151y131
00  // 14 top_edge_EN1 at x151y131
00  // 15 top_edge_EN2 at x151y131
00  // 16 top_edge_EN0 at x152y131
00  // 17 top_edge_EN1 at x152y131
00  // 18 top_edge_EN2 at x152y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x152y130 SB_BIG plane 1
12  // 65 x152y130 SB_BIG plane 1
00  // 66 x152y130 SB_DRIVE plane 2,1
48  // 67 x152y130 SB_BIG plane 2
12  // 68 x152y130 SB_BIG plane 2
48  // 69 x152y130 SB_BIG plane 3
12  // 70 x152y130 SB_BIG plane 3
00  // 71 x152y130 SB_DRIVE plane 4,3
48  // 72 x152y130 SB_BIG plane 4
12  // 73 x152y130 SB_BIG plane 4
48  // 74 x152y130 SB_BIG plane 5
12  // 75 x152y130 SB_BIG plane 5
00  // 76 x152y130 SB_DRIVE plane 6,5
48  // 77 x152y130 SB_BIG plane 6
12  // 78 x152y130 SB_BIG plane 6
48  // 79 x152y130 SB_BIG plane 7
12  // 80 x152y130 SB_BIG plane 7
00  // 81 x152y130 SB_DRIVE plane 8,7
48  // 82 x152y130 SB_BIG plane 8
12  // 83 x152y130 SB_BIG plane 8
48  // 84 x152y130 SB_BIG plane 9
12  // 85 x152y130 SB_BIG plane 9
00  // 86 x152y130 SB_DRIVE plane 10,9
48  // 87 x152y130 SB_BIG plane 10
12  // 88 x152y130 SB_BIG plane 10
48  // 89 x152y130 SB_BIG plane 11
12  // 90 x152y130 SB_BIG plane 11
00  // 91 x152y130 SB_DRIVE plane 12,11
48  // 92 x152y130 SB_BIG plane 12
12  // 93 x152y130 SB_BIG plane 12
A8  // 94 x151y129 SB_SML plane 1
82  // 95 x151y129 SB_SML plane 2,1
2A  // 96 x151y129 SB_SML plane 2
A8  // 97 x151y129 SB_SML plane 3
82  // 98 x151y129 SB_SML plane 4,3
2A  // 99 x151y129 SB_SML plane 4
A8  // 100 x151y129 SB_SML plane 5
82  // 101 x151y129 SB_SML plane 6,5
2A  // 102 x151y129 SB_SML plane 6
A8  // 103 x151y129 SB_SML plane 7
82  // 104 x151y129 SB_SML plane 8,7
2A  // 105 x151y129 SB_SML plane 8
A8  // 106 x151y129 SB_SML plane 9
82  // 107 x151y129 SB_SML plane 10,9
2A  // 108 x151y129 SB_SML plane 10
A8  // 109 x151y129 SB_SML plane 11
82  // 110 x151y129 SB_SML plane 12,11
2A  // 111 x151y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x153y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 00ED     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4D // x_sel: 153
41 // y_sel: 129
4D // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 00F5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x153y131
00  // 14 top_edge_EN1 at x153y131
00  // 15 top_edge_EN2 at x153y131
00  // 16 top_edge_EN0 at x154y131
00  // 17 top_edge_EN1 at x154y131
00  // 18 top_edge_EN2 at x154y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x153y129 SB_BIG plane 1
12  // 65 x153y129 SB_BIG plane 1
00  // 66 x153y129 SB_DRIVE plane 2,1
48  // 67 x153y129 SB_BIG plane 2
12  // 68 x153y129 SB_BIG plane 2
48  // 69 x153y129 SB_BIG plane 3
12  // 70 x153y129 SB_BIG plane 3
00  // 71 x153y129 SB_DRIVE plane 4,3
48  // 72 x153y129 SB_BIG plane 4
12  // 73 x153y129 SB_BIG plane 4
48  // 74 x153y129 SB_BIG plane 5
12  // 75 x153y129 SB_BIG plane 5
00  // 76 x153y129 SB_DRIVE plane 6,5
48  // 77 x153y129 SB_BIG plane 6
12  // 78 x153y129 SB_BIG plane 6
48  // 79 x153y129 SB_BIG plane 7
12  // 80 x153y129 SB_BIG plane 7
00  // 81 x153y129 SB_DRIVE plane 8,7
48  // 82 x153y129 SB_BIG plane 8
12  // 83 x153y129 SB_BIG plane 8
48  // 84 x153y129 SB_BIG plane 9
12  // 85 x153y129 SB_BIG plane 9
00  // 86 x153y129 SB_DRIVE plane 10,9
48  // 87 x153y129 SB_BIG plane 10
12  // 88 x153y129 SB_BIG plane 10
48  // 89 x153y129 SB_BIG plane 11
12  // 90 x153y129 SB_BIG plane 11
00  // 91 x153y129 SB_DRIVE plane 12,11
48  // 92 x153y129 SB_BIG plane 12
12  // 93 x153y129 SB_BIG plane 12
A8  // 94 x154y130 SB_SML plane 1
82  // 95 x154y130 SB_SML plane 2,1
2A  // 96 x154y130 SB_SML plane 2
A8  // 97 x154y130 SB_SML plane 3
82  // 98 x154y130 SB_SML plane 4,3
2A  // 99 x154y130 SB_SML plane 4
A8  // 100 x154y130 SB_SML plane 5
82  // 101 x154y130 SB_SML plane 6,5
2A  // 102 x154y130 SB_SML plane 6
A8  // 103 x154y130 SB_SML plane 7
82  // 104 x154y130 SB_SML plane 8,7
2A  // 105 x154y130 SB_SML plane 8
A8  // 106 x154y130 SB_SML plane 9
82  // 107 x154y130 SB_SML plane 10,9
2A  // 108 x154y130 SB_SML plane 10
A8  // 109 x154y130 SB_SML plane 11
82  // 110 x154y130 SB_SML plane 12,11
2A  // 111 x154y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x155y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 016B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
41 // y_sel: 129
25 // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0173
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x155y131
00  // 14 top_edge_EN1 at x155y131
00  // 15 top_edge_EN2 at x155y131
00  // 16 top_edge_EN0 at x156y131
00  // 17 top_edge_EN1 at x156y131
00  // 18 top_edge_EN2 at x156y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x156y130 SB_BIG plane 1
12  // 65 x156y130 SB_BIG plane 1
00  // 66 x156y130 SB_DRIVE plane 2,1
48  // 67 x156y130 SB_BIG plane 2
12  // 68 x156y130 SB_BIG plane 2
48  // 69 x156y130 SB_BIG plane 3
12  // 70 x156y130 SB_BIG plane 3
00  // 71 x156y130 SB_DRIVE plane 4,3
48  // 72 x156y130 SB_BIG plane 4
12  // 73 x156y130 SB_BIG plane 4
48  // 74 x156y130 SB_BIG plane 5
12  // 75 x156y130 SB_BIG plane 5
00  // 76 x156y130 SB_DRIVE plane 6,5
48  // 77 x156y130 SB_BIG plane 6
12  // 78 x156y130 SB_BIG plane 6
48  // 79 x156y130 SB_BIG plane 7
12  // 80 x156y130 SB_BIG plane 7
00  // 81 x156y130 SB_DRIVE plane 8,7
48  // 82 x156y130 SB_BIG plane 8
12  // 83 x156y130 SB_BIG plane 8
48  // 84 x156y130 SB_BIG plane 9
12  // 85 x156y130 SB_BIG plane 9
00  // 86 x156y130 SB_DRIVE plane 10,9
48  // 87 x156y130 SB_BIG plane 10
12  // 88 x156y130 SB_BIG plane 10
48  // 89 x156y130 SB_BIG plane 11
12  // 90 x156y130 SB_BIG plane 11
00  // 91 x156y130 SB_DRIVE plane 12,11
48  // 92 x156y130 SB_BIG plane 12
12  // 93 x156y130 SB_BIG plane 12
A8  // 94 x155y129 SB_SML plane 1
82  // 95 x155y129 SB_SML plane 2,1
2A  // 96 x155y129 SB_SML plane 2
A8  // 97 x155y129 SB_SML plane 3
82  // 98 x155y129 SB_SML plane 4,3
2A  // 99 x155y129 SB_SML plane 4
A8  // 100 x155y129 SB_SML plane 5
82  // 101 x155y129 SB_SML plane 6,5
2A  // 102 x155y129 SB_SML plane 6
A8  // 103 x155y129 SB_SML plane 7
82  // 104 x155y129 SB_SML plane 8,7
2A  // 105 x155y129 SB_SML plane 8
A8  // 106 x155y129 SB_SML plane 9
82  // 107 x155y129 SB_SML plane 10,9
2A  // 108 x155y129 SB_SML plane 10
A8  // 109 x155y129 SB_SML plane 11
82  // 110 x155y129 SB_SML plane 12,11
2A  // 111 x155y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x157y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 01E9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
41 // y_sel: 129
FD // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 01F1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x157y131
00  // 14 top_edge_EN1 at x157y131
00  // 15 top_edge_EN2 at x157y131
00  // 16 top_edge_EN0 at x158y131
00  // 17 top_edge_EN1 at x158y131
00  // 18 top_edge_EN2 at x158y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x157y129 SB_BIG plane 1
12  // 65 x157y129 SB_BIG plane 1
00  // 66 x157y129 SB_DRIVE plane 2,1
48  // 67 x157y129 SB_BIG plane 2
12  // 68 x157y129 SB_BIG plane 2
48  // 69 x157y129 SB_BIG plane 3
12  // 70 x157y129 SB_BIG plane 3
00  // 71 x157y129 SB_DRIVE plane 4,3
48  // 72 x157y129 SB_BIG plane 4
12  // 73 x157y129 SB_BIG plane 4
48  // 74 x157y129 SB_BIG plane 5
12  // 75 x157y129 SB_BIG plane 5
00  // 76 x157y129 SB_DRIVE plane 6,5
48  // 77 x157y129 SB_BIG plane 6
12  // 78 x157y129 SB_BIG plane 6
48  // 79 x157y129 SB_BIG plane 7
12  // 80 x157y129 SB_BIG plane 7
00  // 81 x157y129 SB_DRIVE plane 8,7
48  // 82 x157y129 SB_BIG plane 8
12  // 83 x157y129 SB_BIG plane 8
48  // 84 x157y129 SB_BIG plane 9
12  // 85 x157y129 SB_BIG plane 9
00  // 86 x157y129 SB_DRIVE plane 10,9
48  // 87 x157y129 SB_BIG plane 10
12  // 88 x157y129 SB_BIG plane 10
48  // 89 x157y129 SB_BIG plane 11
12  // 90 x157y129 SB_BIG plane 11
00  // 91 x157y129 SB_DRIVE plane 12,11
48  // 92 x157y129 SB_BIG plane 12
12  // 93 x157y129 SB_BIG plane 12
A8  // 94 x158y130 SB_SML plane 1
82  // 95 x158y130 SB_SML plane 2,1
2A  // 96 x158y130 SB_SML plane 2
A8  // 97 x158y130 SB_SML plane 3
82  // 98 x158y130 SB_SML plane 4,3
2A  // 99 x158y130 SB_SML plane 4
A8  // 100 x158y130 SB_SML plane 5
82  // 101 x158y130 SB_SML plane 6,5
2A  // 102 x158y130 SB_SML plane 6
A8  // 103 x158y130 SB_SML plane 7
82  // 104 x158y130 SB_SML plane 8,7
2A  // 105 x158y130 SB_SML plane 8
A8  // 106 x158y130 SB_SML plane 9
82  // 107 x158y130 SB_SML plane 10,9
2A  // 108 x158y130 SB_SML plane 10
A8  // 109 x158y130 SB_SML plane 11
82  // 110 x158y130 SB_SML plane 12,11
2A  // 111 x158y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0267     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
41 // y_sel: 129
A4 // -- CRC low byte
7C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 026F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x159y131
00  // 14 top_edge_EN1 at x159y131
00  // 15 top_edge_EN2 at x159y131
00  // 16 top_edge_EN0 at x160y131
00  // 17 top_edge_EN1 at x160y131
00  // 18 top_edge_EN2 at x160y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x160y130 SB_BIG plane 1
12  // 65 x160y130 SB_BIG plane 1
00  // 66 x160y130 SB_DRIVE plane 2,1
48  // 67 x160y130 SB_BIG plane 2
12  // 68 x160y130 SB_BIG plane 2
48  // 69 x160y130 SB_BIG plane 3
12  // 70 x160y130 SB_BIG plane 3
00  // 71 x160y130 SB_DRIVE plane 4,3
48  // 72 x160y130 SB_BIG plane 4
12  // 73 x160y130 SB_BIG plane 4
48  // 74 x160y130 SB_BIG plane 5
12  // 75 x160y130 SB_BIG plane 5
00  // 76 x160y130 SB_DRIVE plane 6,5
48  // 77 x160y130 SB_BIG plane 6
12  // 78 x160y130 SB_BIG plane 6
48  // 79 x160y130 SB_BIG plane 7
12  // 80 x160y130 SB_BIG plane 7
00  // 81 x160y130 SB_DRIVE plane 8,7
48  // 82 x160y130 SB_BIG plane 8
12  // 83 x160y130 SB_BIG plane 8
48  // 84 x160y130 SB_BIG plane 9
12  // 85 x160y130 SB_BIG plane 9
00  // 86 x160y130 SB_DRIVE plane 10,9
48  // 87 x160y130 SB_BIG plane 10
12  // 88 x160y130 SB_BIG plane 10
48  // 89 x160y130 SB_BIG plane 11
12  // 90 x160y130 SB_BIG plane 11
00  // 91 x160y130 SB_DRIVE plane 12,11
48  // 92 x160y130 SB_BIG plane 12
12  // 93 x160y130 SB_BIG plane 12
A8  // 94 x159y129 SB_SML plane 1
82  // 95 x159y129 SB_SML plane 2,1
2A  // 96 x159y129 SB_SML plane 2
A8  // 97 x159y129 SB_SML plane 3
82  // 98 x159y129 SB_SML plane 4,3
2A  // 99 x159y129 SB_SML plane 4
A8  // 100 x159y129 SB_SML plane 5
82  // 101 x159y129 SB_SML plane 6,5
2A  // 102 x159y129 SB_SML plane 6
A8  // 103 x159y129 SB_SML plane 7
82  // 104 x159y129 SB_SML plane 8,7
2A  // 105 x159y129 SB_SML plane 8
A8  // 106 x159y129 SB_SML plane 9
82  // 107 x159y129 SB_SML plane 10,9
2A  // 108 x159y129 SB_SML plane 10
A8  // 109 x159y129 SB_SML plane 11
82  // 110 x159y129 SB_SML plane 12,11
2A  // 111 x159y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 02E5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
41 // y_sel: 129
7C // -- CRC low byte
65 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 02ED
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x161y131
00  // 14 top_edge_EN1 at x161y131
00  // 15 top_edge_EN2 at x161y131
00  // 16 top_edge_EN0 at x162y131
00  // 17 top_edge_EN1 at x162y131
00  // 18 top_edge_EN2 at x162y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y129 SB_BIG plane 1
12  // 65 x161y129 SB_BIG plane 1
00  // 66 x161y129 SB_DRIVE plane 2,1
48  // 67 x161y129 SB_BIG plane 2
12  // 68 x161y129 SB_BIG plane 2
48  // 69 x161y129 SB_BIG plane 3
12  // 70 x161y129 SB_BIG plane 3
00  // 71 x161y129 SB_DRIVE plane 4,3
48  // 72 x161y129 SB_BIG plane 4
12  // 73 x161y129 SB_BIG plane 4
48  // 74 x161y129 SB_BIG plane 5
12  // 75 x161y129 SB_BIG plane 5
00  // 76 x161y129 SB_DRIVE plane 6,5
48  // 77 x161y129 SB_BIG plane 6
12  // 78 x161y129 SB_BIG plane 6
48  // 79 x161y129 SB_BIG plane 7
12  // 80 x161y129 SB_BIG plane 7
00  // 81 x161y129 SB_DRIVE plane 8,7
48  // 82 x161y129 SB_BIG plane 8
12  // 83 x161y129 SB_BIG plane 8
48  // 84 x161y129 SB_BIG plane 9
12  // 85 x161y129 SB_BIG plane 9
00  // 86 x161y129 SB_DRIVE plane 10,9
48  // 87 x161y129 SB_BIG plane 10
12  // 88 x161y129 SB_BIG plane 10
48  // 89 x161y129 SB_BIG plane 11
12  // 90 x161y129 SB_BIG plane 11
00  // 91 x161y129 SB_DRIVE plane 12,11
48  // 92 x161y129 SB_BIG plane 12
12  // 93 x161y129 SB_BIG plane 12
A8  // 94 x162y130 SB_SML plane 1
82  // 95 x162y130 SB_SML plane 2,1
2A  // 96 x162y130 SB_SML plane 2
A8  // 97 x162y130 SB_SML plane 3
82  // 98 x162y130 SB_SML plane 4,3
2A  // 99 x162y130 SB_SML plane 4
A8  // 100 x162y130 SB_SML plane 5
82  // 101 x162y130 SB_SML plane 6,5
2A  // 102 x162y130 SB_SML plane 6
A8  // 103 x162y130 SB_SML plane 7
82  // 104 x162y130 SB_SML plane 8,7
2A  // 105 x162y130 SB_SML plane 8
A8  // 106 x162y130 SB_SML plane 9
82  // 107 x162y130 SB_SML plane 10,9
2A  // 108 x162y130 SB_SML plane 10
A8  // 109 x162y130 SB_SML plane 11
82  // 110 x162y130 SB_SML plane 12,11
2A  // 111 x162y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0363     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
01 // y_sel: 1
27 // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 036B
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
F5  //  0 x19y1 CPE[0]  _a417  C_///AND/
FF  //  1 x19y1 CPE[1]  80'h08_0060_00_0000_0C08_FFF5 modified with path inversions
08  //  2 x19y1 CPE[2]  80'h08_0060_00_0000_0C08_FFFA from netlist
0C  //  3 x19y1 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x19y1 CPE[4]
00  //  5 x19y1 CPE[5]
00  //  6 x19y1 CPE[6]
60  //  7 x19y1 CPE[7]
00  //  8 x19y1 CPE[8]
08  //  9 x19y1 CPE[9]
00  // 10 x19y2 CPE[0]
00  // 11 x19y2 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x19y2 CPE[2]
00  // 13 x19y2 CPE[3]
00  // 14 x19y2 CPE[4]
60  // 15 x19y2 CPE[5]
3F  // 16 x19y2 CPE[6]
00  // 17 x19y2 CPE[7]
00  // 18 x19y2 CPE[8]
00  // 19 x19y2 CPE[9]
00  // 20 x20y1 CPE[0]
00  // 21 x20y1 CPE[1]
00  // 22 x20y1 CPE[2]
00  // 23 x20y1 CPE[3]
00  // 24 x20y1 CPE[4]
00  // 25 x20y1 CPE[5]
00  // 26 x20y1 CPE[6]
00  // 27 x20y1 CPE[7]
00  // 28 x20y1 CPE[8]
00  // 29 x20y1 CPE[9]
00  // 30 x20y2 CPE[0]
00  // 31 x20y2 CPE[1]
00  // 32 x20y2 CPE[2]
00  // 33 x20y2 CPE[3]
00  // 34 x20y2 CPE[4]
00  // 35 x20y2 CPE[5]
00  // 36 x20y2 CPE[6]
00  // 37 x20y2 CPE[7]
00  // 38 x20y2 CPE[8]
00  // 39 x20y2 CPE[9]
05  // 40 x19y1 INMUX plane 2,1
00  // 41 x19y1 INMUX plane 4,3
00  // 42 x19y1 INMUX plane 6,5
00  // 43 x19y1 INMUX plane 8,7
00  // 44 x19y1 INMUX plane 10,9
00  // 45 x19y1 INMUX plane 12,11
00  // 46 x19y2 INMUX plane 2,1
00  // 47 x19y2 INMUX plane 4,3
00  // 48 x19y2 INMUX plane 6,5
00  // 49 x19y2 INMUX plane 8,7
00  // 50 x19y2 INMUX plane 10,9
00  // 51 x19y2 INMUX plane 12,11
00  // 52 x20y1 INMUX plane 2,1
00  // 53 x20y1 INMUX plane 4,3
40  // 54 x20y1 INMUX plane 6,5
00  // 55 x20y1 INMUX plane 8,7
40  // 56 x20y1 INMUX plane 10,9
00  // 57 x20y1 INMUX plane 12,11
03  // 58 x20y2 INMUX plane 2,1
00  // 59 x20y2 INMUX plane 4,3
40  // 60 x20y2 INMUX plane 6,5
00  // 61 x20y2 INMUX plane 8,7
40  // 62 x20y2 INMUX plane 10,9
00  // 63 x20y2 INMUX plane 12,11
48  // 64 x20y2 SB_BIG plane 1
12  // 65 x20y2 SB_BIG plane 1
00  // 66 x20y2 SB_DRIVE plane 2,1
00  // 67 x20y2 SB_BIG plane 2
00  // 68 x20y2 SB_BIG plane 2
00  // 69 x20y2 SB_BIG plane 3
00  // 70 x20y2 SB_BIG plane 3
00  // 71 x20y2 SB_DRIVE plane 4,3
00  // 72 x20y2 SB_BIG plane 4
00  // 73 x20y2 SB_BIG plane 4
48  // 74 x20y2 SB_BIG plane 5
12  // 75 x20y2 SB_BIG plane 5
00  // 76 x20y2 SB_DRIVE plane 6,5
00  // 77 x20y2 SB_BIG plane 6
00  // 78 x20y2 SB_BIG plane 6
00  // 79 x20y2 SB_BIG plane 7
00  // 80 x20y2 SB_BIG plane 7
00  // 81 x20y2 SB_DRIVE plane 8,7
00  // 82 x20y2 SB_BIG plane 8
00  // 83 x20y2 SB_BIG plane 8
00  // 84 x20y2 SB_BIG plane 9
00  // 85 x20y2 SB_BIG plane 9
00  // 86 x20y2 SB_DRIVE plane 10,9
00  // 87 x20y2 SB_BIG plane 10
00  // 88 x20y2 SB_BIG plane 10
00  // 89 x20y2 SB_BIG plane 11
00  // 90 x20y2 SB_BIG plane 11
00  // 91 x20y2 SB_DRIVE plane 12,11
00  // 92 x20y2 SB_BIG plane 12
00  // 93 x20y2 SB_BIG plane 12
A8  // 94 x19y1 SB_SML plane 1
02  // 95 x19y1 SB_SML plane 2,1
00  // 96 x19y1 SB_SML plane 2
00  // 97 x19y1 SB_SML plane 3
00  // 98 x19y1 SB_SML plane 4,3
00  // 99 x19y1 SB_SML plane 4
A8  // 100 x19y1 SB_SML plane 5
02  // 101 x19y1 SB_SML plane 6,5
90 // -- CRC low byte
F9 // -- CRC high byte


// Config Latches on x35y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 03D7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
11 // y_sel: 33
F7 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 03DF
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
AC  //  0 x35y33 CPE[0]  _a67  C_MX4b/D///    
00  //  1 x35y33 CPE[1]  80'h00_FE00_00_0040_0A33_00AC modified with path inversions
33  //  2 x35y33 CPE[2]  80'h00_FD00_00_0040_0A30_00AC from netlist
0A  //  3 x35y33 CPE[3]      00_0300_00_0000_0003_0000 difference
40  //  4 x35y33 CPE[4]
00  //  5 x35y33 CPE[5]
00  //  6 x35y33 CPE[6]
00  //  7 x35y33 CPE[7]
FE  //  8 x35y33 CPE[8]
00  //  9 x35y33 CPE[9]
00  // 10 x35y34 CPE[0]
00  // 11 x35y34 CPE[1]
00  // 12 x35y34 CPE[2]
00  // 13 x35y34 CPE[3]
00  // 14 x35y34 CPE[4]
00  // 15 x35y34 CPE[5]
00  // 16 x35y34 CPE[6]
00  // 17 x35y34 CPE[7]
00  // 18 x35y34 CPE[8]
00  // 19 x35y34 CPE[9]
00  // 20 x36y33 CPE[0]
00  // 21 x36y33 CPE[1]
00  // 22 x36y33 CPE[2]
00  // 23 x36y33 CPE[3]
00  // 24 x36y33 CPE[4]
00  // 25 x36y33 CPE[5]
00  // 26 x36y33 CPE[6]
00  // 27 x36y33 CPE[7]
00  // 28 x36y33 CPE[8]
00  // 29 x36y33 CPE[9]
00  // 30 x36y34 CPE[0]
00  // 31 x36y34 CPE[1]
00  // 32 x36y34 CPE[2]
00  // 33 x36y34 CPE[3]
00  // 34 x36y34 CPE[4]
00  // 35 x36y34 CPE[5]
00  // 36 x36y34 CPE[6]
00  // 37 x36y34 CPE[7]
00  // 38 x36y34 CPE[8]
00  // 39 x36y34 CPE[9]
2D  // 40 x35y33 INMUX plane 2,1
05  // 41 x35y33 INMUX plane 4,3
3E  // 42 x35y33 INMUX plane 6,5
00  // 43 x35y33 INMUX plane 8,7
19  // 44 x35y33 INMUX plane 10,9
00  // 45 x35y33 INMUX plane 12,11
00  // 46 x35y34 INMUX plane 2,1
00  // 47 x35y34 INMUX plane 4,3
00  // 48 x35y34 INMUX plane 6,5
00  // 49 x35y34 INMUX plane 8,7
00  // 50 x35y34 INMUX plane 10,9
00  // 51 x35y34 INMUX plane 12,11
00  // 52 x36y33 INMUX plane 2,1
00  // 53 x36y33 INMUX plane 4,3
00  // 54 x36y33 INMUX plane 6,5
40  // 55 x36y33 INMUX plane 8,7
00  // 56 x36y33 INMUX plane 10,9
40  // 57 x36y33 INMUX plane 12,11
2B  // 58 x36y34 INMUX plane 2,1
05  // 59 x36y34 INMUX plane 4,3
00  // 60 x36y34 INMUX plane 6,5
40  // 61 x36y34 INMUX plane 8,7
00  // 62 x36y34 INMUX plane 10,9
40  // 63 x36y34 INMUX plane 12,11
48  // 64 x36y34 SB_BIG plane 1
10  // 65 x36y34 SB_BIG plane 1
04  // 66 x36y34 SB_DRIVE plane 2,1
00  // 67 x36y34 SB_BIG plane 2
00  // 68 x36y34 SB_BIG plane 2
00  // 69 x36y34 SB_BIG plane 3
00  // 70 x36y34 SB_BIG plane 3
00  // 71 x36y34 SB_DRIVE plane 4,3
00  // 72 x36y34 SB_BIG plane 4
00  // 73 x36y34 SB_BIG plane 4
48  // 74 x36y34 SB_BIG plane 5
12  // 75 x36y34 SB_BIG plane 5
00  // 76 x36y34 SB_DRIVE plane 6,5
00  // 77 x36y34 SB_BIG plane 6
00  // 78 x36y34 SB_BIG plane 6
00  // 79 x36y34 SB_BIG plane 7
00  // 80 x36y34 SB_BIG plane 7
00  // 81 x36y34 SB_DRIVE plane 8,7
00  // 82 x36y34 SB_BIG plane 8
00  // 83 x36y34 SB_BIG plane 8
00  // 84 x36y34 SB_BIG plane 9
00  // 85 x36y34 SB_BIG plane 9
00  // 86 x36y34 SB_DRIVE plane 10,9
00  // 87 x36y34 SB_BIG plane 10
00  // 88 x36y34 SB_BIG plane 10
00  // 89 x36y34 SB_BIG plane 11
00  // 90 x36y34 SB_BIG plane 11
00  // 91 x36y34 SB_DRIVE plane 12,11
00  // 92 x36y34 SB_BIG plane 12
00  // 93 x36y34 SB_BIG plane 12
A8  // 94 x35y33 SB_SML plane 1
02  // 95 x35y33 SB_SML plane 2,1
00  // 96 x35y33 SB_SML plane 2
00  // 97 x35y33 SB_SML plane 3
00  // 98 x35y33 SB_SML plane 4,3
00  // 99 x35y33 SB_SML plane 4
A8  // 100 x35y33 SB_SML plane 5
02  // 101 x35y33 SB_SML plane 6,5
00  // 102 x35y33 SB_SML plane 6
00  // 103 x35y33 SB_SML plane 7
00  // 104 x35y33 SB_SML plane 8,7
00  // 105 x35y33 SB_SML plane 8
40  // 106 x35y33 SB_SML plane 9
34 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x35y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0450     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
12 // y_sel: 35
6C // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0458
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
59  //  0 x35y35 CPE[0]  net1 = net2: _a14  C_AND/D//ICOMP/D
A5  //  1 x35y35 CPE[1]  80'h00_FE00_80_0000_0387_A559 modified with path inversions
87  //  2 x35y35 CPE[2]  80'h00_FE00_80_0000_0387_5A59 from netlist
03  //  3 x35y35 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  //  4 x35y35 CPE[4]
00  //  5 x35y35 CPE[5]
80  //  6 x35y35 CPE[6]
00  //  7 x35y35 CPE[7]
FE  //  8 x35y35 CPE[8]
00  //  9 x35y35 CPE[9]
00  // 10 x35y36 CPE[0]
00  // 11 x35y36 CPE[1]
00  // 12 x35y36 CPE[2]
00  // 13 x35y36 CPE[3]
00  // 14 x35y36 CPE[4]
00  // 15 x35y36 CPE[5]
00  // 16 x35y36 CPE[6]
00  // 17 x35y36 CPE[7]
00  // 18 x35y36 CPE[8]
00  // 19 x35y36 CPE[9]
00  // 20 x36y35 CPE[0]
00  // 21 x36y35 CPE[1]
00  // 22 x36y35 CPE[2]
00  // 23 x36y35 CPE[3]
00  // 24 x36y35 CPE[4]
00  // 25 x36y35 CPE[5]
00  // 26 x36y35 CPE[6]
00  // 27 x36y35 CPE[7]
00  // 28 x36y35 CPE[8]
00  // 29 x36y35 CPE[9]
00  // 30 x36y36 CPE[0]
00  // 31 x36y36 CPE[1]
00  // 32 x36y36 CPE[2]
00  // 33 x36y36 CPE[3]
00  // 34 x36y36 CPE[4]
00  // 35 x36y36 CPE[5]
00  // 36 x36y36 CPE[6]
00  // 37 x36y36 CPE[7]
00  // 38 x36y36 CPE[8]
00  // 39 x36y36 CPE[9]
2E  // 40 x35y35 INMUX plane 2,1
00  // 41 x35y35 INMUX plane 4,3
04  // 42 x35y35 INMUX plane 6,5
06  // 43 x35y35 INMUX plane 8,7
01  // 44 x35y35 INMUX plane 10,9
00  // 45 x35y35 INMUX plane 12,11
01  // 46 x35y36 INMUX plane 2,1
00  // 47 x35y36 INMUX plane 4,3
00  // 48 x35y36 INMUX plane 6,5
00  // 49 x35y36 INMUX plane 8,7
00  // 50 x35y36 INMUX plane 10,9
00  // 51 x35y36 INMUX plane 12,11
00  // 52 x36y35 INMUX plane 2,1
01  // 53 x36y35 INMUX plane 4,3
40  // 54 x36y35 INMUX plane 6,5
40  // 55 x36y35 INMUX plane 8,7
40  // 56 x36y35 INMUX plane 10,9
40  // 57 x36y35 INMUX plane 12,11
10  // 58 x36y36 INMUX plane 2,1
00  // 59 x36y36 INMUX plane 4,3
48  // 60 x36y36 INMUX plane 6,5
40  // 61 x36y36 INMUX plane 8,7
40  // 62 x36y36 INMUX plane 10,9
40  // 63 x36y36 INMUX plane 12,11
02  // 64 x35y35 SB_BIG plane 1
12  // 65 x35y35 SB_BIG plane 1
00  // 66 x35y35 SB_DRIVE plane 2,1
00  // 67 x35y35 SB_BIG plane 2
00  // 68 x35y35 SB_BIG plane 2
29  // 69 x35y35 SB_BIG plane 3
00  // 70 x35y35 SB_BIG plane 3
00  // 71 x35y35 SB_DRIVE plane 4,3
00  // 72 x35y35 SB_BIG plane 4
00  // 73 x35y35 SB_BIG plane 4
48  // 74 x35y35 SB_BIG plane 5
10  // 75 x35y35 SB_BIG plane 5
00  // 76 x35y35 SB_DRIVE plane 6,5
00  // 77 x35y35 SB_BIG plane 6
00  // 78 x35y35 SB_BIG plane 6
00  // 79 x35y35 SB_BIG plane 7
00  // 80 x35y35 SB_BIG plane 7
00  // 81 x35y35 SB_DRIVE plane 8,7
00  // 82 x35y35 SB_BIG plane 8
00  // 83 x35y35 SB_BIG plane 8
00  // 84 x35y35 SB_BIG plane 9
00  // 85 x35y35 SB_BIG plane 9
00  // 86 x35y35 SB_DRIVE plane 10,9
02  // 87 x35y35 SB_BIG plane 10
14  // 88 x35y35 SB_BIG plane 10
00  // 89 x35y35 SB_BIG plane 11
00  // 90 x35y35 SB_BIG plane 11
00  // 91 x35y35 SB_DRIVE plane 12,11
00  // 92 x35y35 SB_BIG plane 12
00  // 93 x35y35 SB_BIG plane 12
42  // 94 x36y36 SB_SML plane 1
03  // 95 x36y36 SB_SML plane 2,1
00  // 96 x36y36 SB_SML plane 2
00  // 97 x36y36 SB_SML plane 3
00  // 98 x36y36 SB_SML plane 4,3
00  // 99 x36y36 SB_SML plane 4
28  // 100 x36y36 SB_SML plane 5
03  // 101 x36y36 SB_SML plane 6,5
8F // -- CRC low byte
68 // -- CRC high byte


// Config Latches on x37y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 04C4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
12 // y_sel: 35
B4 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 04CC
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
3D  //  0 x37y35 CPE[0]  _a69  C_ORAND/D///    
AF  //  1 x37y35 CPE[1]  80'h00_FE00_00_0000_0888_AF3D modified with path inversions
88  //  2 x37y35 CPE[2]  80'h00_FD00_00_0000_0888_5FCE from netlist
08  //  3 x37y35 CPE[3]      00_0300_00_0000_0000_F0F3 difference
00  //  4 x37y35 CPE[4]
00  //  5 x37y35 CPE[5]
00  //  6 x37y35 CPE[6]
00  //  7 x37y35 CPE[7]
FE  //  8 x37y35 CPE[8]
00  //  9 x37y35 CPE[9]
03  // 10 x37y36 CPE[0]  _a68  C_MX2b////    _a483  C_////Bridge
00  // 11 x37y36 CPE[1]  80'h00_00B8_00_0040_0A33_0003 modified with path inversions
33  // 12 x37y36 CPE[2]  80'h00_00B8_00_0040_0A31_0003 from netlist
0A  // 13 x37y36 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 14 x37y36 CPE[4]
00  // 15 x37y36 CPE[5]
00  // 16 x37y36 CPE[6]
B8  // 17 x37y36 CPE[7]
00  // 18 x37y36 CPE[8]
00  // 19 x37y36 CPE[9]
00  // 20 x38y35 CPE[0]
00  // 21 x38y35 CPE[1]
00  // 22 x38y35 CPE[2]
00  // 23 x38y35 CPE[3]
00  // 24 x38y35 CPE[4]
00  // 25 x38y35 CPE[5]
00  // 26 x38y35 CPE[6]
00  // 27 x38y35 CPE[7]
00  // 28 x38y35 CPE[8]
00  // 29 x38y35 CPE[9]
FF  // 30 x38y36 CPE[0]  _a482  C_////Bridge
FF  // 31 x38y36 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x38y36 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x38y36 CPE[3]
00  // 34 x38y36 CPE[4]
00  // 35 x38y36 CPE[5]
00  // 36 x38y36 CPE[6]
A0  // 37 x38y36 CPE[7]
00  // 38 x38y36 CPE[8]
00  // 39 x38y36 CPE[9]
1B  // 40 x37y35 INMUX plane 2,1
38  // 41 x37y35 INMUX plane 4,3
00  // 42 x37y35 INMUX plane 6,5
06  // 43 x37y35 INMUX plane 8,7
03  // 44 x37y35 INMUX plane 10,9
18  // 45 x37y35 INMUX plane 12,11
2C  // 46 x37y36 INMUX plane 2,1
00  // 47 x37y36 INMUX plane 4,3
3D  // 48 x37y36 INMUX plane 6,5
00  // 49 x37y36 INMUX plane 8,7
10  // 50 x37y36 INMUX plane 10,9
00  // 51 x37y36 INMUX plane 12,11
00  // 52 x38y35 INMUX plane 2,1
01  // 53 x38y35 INMUX plane 4,3
00  // 54 x38y35 INMUX plane 6,5
40  // 55 x38y35 INMUX plane 8,7
00  // 56 x38y35 INMUX plane 10,9
C0  // 57 x38y35 INMUX plane 12,11
20  // 58 x38y36 INMUX plane 2,1
18  // 59 x38y36 INMUX plane 4,3
00  // 60 x38y36 INMUX plane 6,5
80  // 61 x38y36 INMUX plane 8,7
00  // 62 x38y36 INMUX plane 10,9
80  // 63 x38y36 INMUX plane 12,11
48  // 64 x38y36 SB_BIG plane 1
10  // 65 x38y36 SB_BIG plane 1
00  // 66 x38y36 SB_DRIVE plane 2,1
48  // 67 x38y36 SB_BIG plane 2
10  // 68 x38y36 SB_BIG plane 2
00  // 69 x38y36 SB_BIG plane 3
00  // 70 x38y36 SB_BIG plane 3
00  // 71 x38y36 SB_DRIVE plane 4,3
48  // 72 x38y36 SB_BIG plane 4
12  // 73 x38y36 SB_BIG plane 4
93  // 74 x38y36 SB_BIG plane 5
22  // 75 x38y36 SB_BIG plane 5
00  // 76 x38y36 SB_DRIVE plane 6,5
48  // 77 x38y36 SB_BIG plane 6
12  // 78 x38y36 SB_BIG plane 6
00  // 79 x38y36 SB_BIG plane 7
00  // 80 x38y36 SB_BIG plane 7
00  // 81 x38y36 SB_DRIVE plane 8,7
48  // 82 x38y36 SB_BIG plane 8
12  // 83 x38y36 SB_BIG plane 8
00  // 84 x38y36 SB_BIG plane 9
00  // 85 x38y36 SB_BIG plane 9
00  // 86 x38y36 SB_DRIVE plane 10,9
00  // 87 x38y36 SB_BIG plane 10
04  // 88 x38y36 SB_BIG plane 10
00  // 89 x38y36 SB_BIG plane 11
00  // 90 x38y36 SB_BIG plane 11
00  // 91 x38y36 SB_DRIVE plane 12,11
00  // 92 x38y36 SB_BIG plane 12
00  // 93 x38y36 SB_BIG plane 12
A8  // 94 x37y35 SB_SML plane 1
82  // 95 x37y35 SB_SML plane 2,1
2A  // 96 x37y35 SB_SML plane 2
11  // 97 x37y35 SB_SML plane 3
80  // 98 x37y35 SB_SML plane 4,3
2A  // 99 x37y35 SB_SML plane 4
A8  // 100 x37y35 SB_SML plane 5
82  // 101 x37y35 SB_SML plane 6,5
2A  // 102 x37y35 SB_SML plane 6
00  // 103 x37y35 SB_SML plane 7
80  // 104 x37y35 SB_SML plane 8,7
2A  // 105 x37y35 SB_SML plane 8
77 // -- CRC low byte
95 // -- CRC high byte


// Config Latches on x39y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 053C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
12 // y_sel: 35
BC // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0544
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x39y35 CPE[0]
00  //  1 x39y35 CPE[1]
00  //  2 x39y35 CPE[2]
00  //  3 x39y35 CPE[3]
00  //  4 x39y35 CPE[4]
00  //  5 x39y35 CPE[5]
00  //  6 x39y35 CPE[6]
00  //  7 x39y35 CPE[7]
00  //  8 x39y35 CPE[8]
00  //  9 x39y35 CPE[9]
FF  // 10 x39y36 CPE[0]  _a480  C_////Bridge
FF  // 11 x39y36 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x39y36 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x39y36 CPE[3]
00  // 14 x39y36 CPE[4]
00  // 15 x39y36 CPE[5]
00  // 16 x39y36 CPE[6]
A7  // 17 x39y36 CPE[7]
00  // 18 x39y36 CPE[8]
00  // 19 x39y36 CPE[9]
00  // 20 x40y35 CPE[0]
00  // 21 x40y35 CPE[1]
00  // 22 x40y35 CPE[2]
00  // 23 x40y35 CPE[3]
00  // 24 x40y35 CPE[4]
00  // 25 x40y35 CPE[5]
00  // 26 x40y35 CPE[6]
00  // 27 x40y35 CPE[7]
00  // 28 x40y35 CPE[8]
00  // 29 x40y35 CPE[9]
30  // 30 x40y36 CPE[0]  _a411  C_MX2b////    
00  // 31 x40y36 CPE[1]  80'h00_0018_00_0040_0A54_0030 modified with path inversions
54  // 32 x40y36 CPE[2]  80'h00_0018_00_0040_0A50_0030 from netlist
0A  // 33 x40y36 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 34 x40y36 CPE[4]
00  // 35 x40y36 CPE[5]
00  // 36 x40y36 CPE[6]
18  // 37 x40y36 CPE[7]
00  // 38 x40y36 CPE[8]
00  // 39 x40y36 CPE[9]
00  // 40 x39y35 INMUX plane 2,1
00  // 41 x39y35 INMUX plane 4,3
03  // 42 x39y35 INMUX plane 6,5
00  // 43 x39y35 INMUX plane 8,7
00  // 44 x39y35 INMUX plane 10,9
00  // 45 x39y35 INMUX plane 12,11
00  // 46 x39y36 INMUX plane 2,1
00  // 47 x39y36 INMUX plane 4,3
00  // 48 x39y36 INMUX plane 6,5
3A  // 49 x39y36 INMUX plane 8,7
00  // 50 x39y36 INMUX plane 10,9
28  // 51 x39y36 INMUX plane 12,11
00  // 52 x40y35 INMUX plane 2,1
00  // 53 x40y35 INMUX plane 4,3
00  // 54 x40y35 INMUX plane 6,5
00  // 55 x40y35 INMUX plane 8,7
00  // 56 x40y35 INMUX plane 10,9
00  // 57 x40y35 INMUX plane 12,11
00  // 58 x40y36 INMUX plane 2,1
2C  // 59 x40y36 INMUX plane 4,3
04  // 60 x40y36 INMUX plane 6,5
42  // 61 x40y36 INMUX plane 8,7
00  // 62 x40y36 INMUX plane 10,9
C0  // 63 x40y36 INMUX plane 12,11
00  // 64 x39y35 SB_BIG plane 1
00  // 65 x39y35 SB_BIG plane 1
00  // 66 x39y35 SB_DRIVE plane 2,1
48  // 67 x39y35 SB_BIG plane 2
12  // 68 x39y35 SB_BIG plane 2
00  // 69 x39y35 SB_BIG plane 3
00  // 70 x39y35 SB_BIG plane 3
00  // 71 x39y35 SB_DRIVE plane 4,3
48  // 72 x39y35 SB_BIG plane 4
12  // 73 x39y35 SB_BIG plane 4
00  // 74 x39y35 SB_BIG plane 5
00  // 75 x39y35 SB_BIG plane 5
00  // 76 x39y35 SB_DRIVE plane 6,5
48  // 77 x39y35 SB_BIG plane 6
12  // 78 x39y35 SB_BIG plane 6
00  // 79 x39y35 SB_BIG plane 7
00  // 80 x39y35 SB_BIG plane 7
00  // 81 x39y35 SB_DRIVE plane 8,7
48  // 82 x39y35 SB_BIG plane 8
12  // 83 x39y35 SB_BIG plane 8
80  // 84 x39y35 SB_BIG plane 9
01  // 85 x39y35 SB_BIG plane 9
00  // 86 x39y35 SB_DRIVE plane 10,9
00  // 87 x39y35 SB_BIG plane 10
00  // 88 x39y35 SB_BIG plane 10
00  // 89 x39y35 SB_BIG plane 11
00  // 90 x39y35 SB_BIG plane 11
00  // 91 x39y35 SB_DRIVE plane 12,11
00  // 92 x39y35 SB_BIG plane 12
00  // 93 x39y35 SB_BIG plane 12
00  // 94 x40y36 SB_SML plane 1
80  // 95 x40y36 SB_SML plane 2,1
2A  // 96 x40y36 SB_SML plane 2
00  // 97 x40y36 SB_SML plane 3
80  // 98 x40y36 SB_SML plane 4,3
2A  // 99 x40y36 SB_SML plane 4
00  // 100 x40y36 SB_SML plane 5
80  // 101 x40y36 SB_SML plane 6,5
2A  // 102 x40y36 SB_SML plane 6
00  // 103 x40y36 SB_SML plane 7
81  // 104 x40y36 SB_SML plane 8,7
2A  // 105 x40y36 SB_SML plane 8
8E // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x41y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 05B4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
12 // y_sel: 35
64 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 05BC
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x41y35 CPE[0]
00  //  1 x41y35 CPE[1]
00  //  2 x41y35 CPE[2]
00  //  3 x41y35 CPE[3]
00  //  4 x41y35 CPE[4]
00  //  5 x41y35 CPE[5]
00  //  6 x41y35 CPE[6]
00  //  7 x41y35 CPE[7]
00  //  8 x41y35 CPE[8]
00  //  9 x41y35 CPE[9]
00  // 10 x41y36 CPE[0]
00  // 11 x41y36 CPE[1]
00  // 12 x41y36 CPE[2]
00  // 13 x41y36 CPE[3]
00  // 14 x41y36 CPE[4]
00  // 15 x41y36 CPE[5]
00  // 16 x41y36 CPE[6]
00  // 17 x41y36 CPE[7]
00  // 18 x41y36 CPE[8]
00  // 19 x41y36 CPE[9]
FF  // 20 x42y35 CPE[0]  _a490  C_////Bridge
FF  // 21 x42y35 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x42y35 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x42y35 CPE[3]
00  // 24 x42y35 CPE[4]
00  // 25 x42y35 CPE[5]
00  // 26 x42y35 CPE[6]
A3  // 27 x42y35 CPE[7]
00  // 28 x42y35 CPE[8]
00  // 29 x42y35 CPE[9]
00  // 30 x42y36 CPE[0]
00  // 31 x42y36 CPE[1]
00  // 32 x42y36 CPE[2]
00  // 33 x42y36 CPE[3]
00  // 34 x42y36 CPE[4]
00  // 35 x42y36 CPE[5]
00  // 36 x42y36 CPE[6]
00  // 37 x42y36 CPE[7]
00  // 38 x42y36 CPE[8]
00  // 39 x42y36 CPE[9]
00  // 40 x41y35 INMUX plane 2,1
00  // 41 x41y35 INMUX plane 4,3
00  // 42 x41y35 INMUX plane 6,5
03  // 43 x41y35 INMUX plane 8,7
00  // 44 x41y35 INMUX plane 10,9
00  // 45 x41y35 INMUX plane 12,11
00  // 46 x41y36 INMUX plane 2,1
00  // 47 x41y36 INMUX plane 4,3
00  // 48 x41y36 INMUX plane 6,5
00  // 49 x41y36 INMUX plane 8,7
00  // 50 x41y36 INMUX plane 10,9
02  // 51 x41y36 INMUX plane 12,11
00  // 52 x42y35 INMUX plane 2,1
28  // 53 x42y35 INMUX plane 4,3
00  // 54 x42y35 INMUX plane 6,5
00  // 55 x42y35 INMUX plane 8,7
00  // 56 x42y35 INMUX plane 10,9
00  // 57 x42y35 INMUX plane 12,11
00  // 58 x42y36 INMUX plane 2,1
18  // 59 x42y36 INMUX plane 4,3
00  // 60 x42y36 INMUX plane 6,5
04  // 61 x42y36 INMUX plane 8,7
00  // 62 x42y36 INMUX plane 10,9
00  // 63 x42y36 INMUX plane 12,11
00  // 64 x42y36 SB_BIG plane 1
00  // 65 x42y36 SB_BIG plane 1
00  // 66 x42y36 SB_DRIVE plane 2,1
00  // 67 x42y36 SB_BIG plane 2
00  // 68 x42y36 SB_BIG plane 2
48  // 69 x42y36 SB_BIG plane 3
12  // 70 x42y36 SB_BIG plane 3
00  // 71 x42y36 SB_DRIVE plane 4,3
00  // 72 x42y36 SB_BIG plane 4
00  // 73 x42y36 SB_BIG plane 4
00  // 74 x42y36 SB_BIG plane 5
00  // 75 x42y36 SB_BIG plane 5
00  // 76 x42y36 SB_DRIVE plane 6,5
00  // 77 x42y36 SB_BIG plane 6
00  // 78 x42y36 SB_BIG plane 6
48  // 79 x42y36 SB_BIG plane 7
10  // 80 x42y36 SB_BIG plane 7
00  // 81 x42y36 SB_DRIVE plane 8,7
00  // 82 x42y36 SB_BIG plane 8
00  // 83 x42y36 SB_BIG plane 8
80  // 84 x42y36 SB_BIG plane 9
01  // 85 x42y36 SB_BIG plane 9
00  // 86 x42y36 SB_DRIVE plane 10,9
00  // 87 x42y36 SB_BIG plane 10
00  // 88 x42y36 SB_BIG plane 10
00  // 89 x42y36 SB_BIG plane 11
04  // 90 x42y36 SB_BIG plane 11
00  // 91 x42y36 SB_DRIVE plane 12,11
00  // 92 x42y36 SB_BIG plane 12
00  // 93 x42y36 SB_BIG plane 12
00  // 94 x41y35 SB_SML plane 1
00  // 95 x41y35 SB_SML plane 2,1
00  // 96 x41y35 SB_SML plane 2
A8  // 97 x41y35 SB_SML plane 3
02  // 98 x41y35 SB_SML plane 4,3
00  // 99 x41y35 SB_SML plane 4
00  // 100 x41y35 SB_SML plane 5
00  // 101 x41y35 SB_SML plane 6,5
00  // 102 x41y35 SB_SML plane 6
A8  // 103 x41y35 SB_SML plane 7
02  // 104 x41y35 SB_SML plane 8,7
C0 // -- CRC low byte
CC // -- CRC high byte


// Config Latches on x43y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 062B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
12 // y_sel: 35
0C // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0633
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x43y35 CPE[0]
00  //  1 x43y35 CPE[1]
00  //  2 x43y35 CPE[2]
00  //  3 x43y35 CPE[3]
00  //  4 x43y35 CPE[4]
00  //  5 x43y35 CPE[5]
00  //  6 x43y35 CPE[6]
00  //  7 x43y35 CPE[7]
00  //  8 x43y35 CPE[8]
00  //  9 x43y35 CPE[9]
00  // 10 x43y36 CPE[0]
00  // 11 x43y36 CPE[1]
00  // 12 x43y36 CPE[2]
00  // 13 x43y36 CPE[3]
00  // 14 x43y36 CPE[4]
00  // 15 x43y36 CPE[5]
00  // 16 x43y36 CPE[6]
00  // 17 x43y36 CPE[7]
00  // 18 x43y36 CPE[8]
00  // 19 x43y36 CPE[9]
FF  // 20 x44y35 CPE[0]  _a489  C_////Bridge
FF  // 21 x44y35 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x44y35 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x44y35 CPE[3]
00  // 24 x44y35 CPE[4]
00  // 25 x44y35 CPE[5]
00  // 26 x44y35 CPE[6]
A3  // 27 x44y35 CPE[7]
00  // 28 x44y35 CPE[8]
00  // 29 x44y35 CPE[9]
00  // 30 x44y36 CPE[0]
00  // 31 x44y36 CPE[1]
00  // 32 x44y36 CPE[2]
00  // 33 x44y36 CPE[3]
00  // 34 x44y36 CPE[4]
00  // 35 x44y36 CPE[5]
00  // 36 x44y36 CPE[6]
00  // 37 x44y36 CPE[7]
00  // 38 x44y36 CPE[8]
00  // 39 x44y36 CPE[9]
00  // 40 x43y35 INMUX plane 2,1
18  // 41 x43y35 INMUX plane 4,3
00  // 42 x43y35 INMUX plane 6,5
00  // 43 x43y35 INMUX plane 8,7
00  // 44 x43y35 INMUX plane 10,9
18  // 45 x43y35 INMUX plane 12,11
00  // 46 x43y36 INMUX plane 2,1
10  // 47 x43y36 INMUX plane 4,3
00  // 48 x43y36 INMUX plane 6,5
00  // 49 x43y36 INMUX plane 8,7
00  // 50 x43y36 INMUX plane 10,9
00  // 51 x43y36 INMUX plane 12,11
00  // 52 x44y35 INMUX plane 2,1
20  // 53 x44y35 INMUX plane 4,3
00  // 54 x44y35 INMUX plane 6,5
00  // 55 x44y35 INMUX plane 8,7
00  // 56 x44y35 INMUX plane 10,9
00  // 57 x44y35 INMUX plane 12,11
00  // 58 x44y36 INMUX plane 2,1
20  // 59 x44y36 INMUX plane 4,3
00  // 60 x44y36 INMUX plane 6,5
00  // 61 x44y36 INMUX plane 8,7
80  // 62 x44y36 INMUX plane 10,9
20  // 63 x44y36 INMUX plane 12,11
00  // 64 x43y35 SB_BIG plane 1
00  // 65 x43y35 SB_BIG plane 1
00  // 66 x43y35 SB_DRIVE plane 2,1
00  // 67 x43y35 SB_BIG plane 2
00  // 68 x43y35 SB_BIG plane 2
48  // 69 x43y35 SB_BIG plane 3
12  // 70 x43y35 SB_BIG plane 3
00  // 71 x43y35 SB_DRIVE plane 4,3
00  // 72 x43y35 SB_BIG plane 4
40  // 73 x43y35 SB_BIG plane 4
00  // 74 x43y35 SB_BIG plane 5
00  // 75 x43y35 SB_BIG plane 5
00  // 76 x43y35 SB_DRIVE plane 6,5
00  // 77 x43y35 SB_BIG plane 6
00  // 78 x43y35 SB_BIG plane 6
48  // 79 x43y35 SB_BIG plane 7
12  // 80 x43y35 SB_BIG plane 7
00  // 81 x43y35 SB_DRIVE plane 8,7
00  // 82 x43y35 SB_BIG plane 8
00  // 83 x43y35 SB_BIG plane 8
00  // 84 x43y35 SB_BIG plane 9
00  // 85 x43y35 SB_BIG plane 9
00  // 86 x43y35 SB_DRIVE plane 10,9
00  // 87 x43y35 SB_BIG plane 10
00  // 88 x43y35 SB_BIG plane 10
00  // 89 x43y35 SB_BIG plane 11
00  // 90 x43y35 SB_BIG plane 11
00  // 91 x43y35 SB_DRIVE plane 12,11
00  // 92 x43y35 SB_BIG plane 12
00  // 93 x43y35 SB_BIG plane 12
00  // 94 x44y36 SB_SML plane 1
00  // 95 x44y36 SB_SML plane 2,1
00  // 96 x44y36 SB_SML plane 2
A8  // 97 x44y36 SB_SML plane 3
32  // 98 x44y36 SB_SML plane 4,3
68  // 99 x44y36 SB_SML plane 4
00  // 100 x44y36 SB_SML plane 5
00  // 101 x44y36 SB_SML plane 6,5
00  // 102 x44y36 SB_SML plane 6
A8  // 103 x44y36 SB_SML plane 7
02  // 104 x44y36 SB_SML plane 8,7
97 // -- CRC low byte
71 // -- CRC high byte


// Config Latches on x45y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 06A2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
12 // y_sel: 35
D4 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 06AA
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x45y35 CPE[0]
00  //  1 x45y35 CPE[1]
00  //  2 x45y35 CPE[2]
00  //  3 x45y35 CPE[3]
00  //  4 x45y35 CPE[4]
00  //  5 x45y35 CPE[5]
00  //  6 x45y35 CPE[6]
00  //  7 x45y35 CPE[7]
00  //  8 x45y35 CPE[8]
00  //  9 x45y35 CPE[9]
FF  // 10 x45y36 CPE[0]  _a201  C_/C_0_1///    
FF  // 11 x45y36 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x45y36 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 13 x45y36 CPE[3]
00  // 14 x45y36 CPE[4]
08  // 15 x45y36 CPE[5]
12  // 16 x45y36 CPE[6]
00  // 17 x45y36 CPE[7]
CF  // 18 x45y36 CPE[8]
00  // 19 x45y36 CPE[9]
00  // 20 x46y35 CPE[0]
00  // 21 x46y35 CPE[1]
00  // 22 x46y35 CPE[2]
00  // 23 x46y35 CPE[3]
00  // 24 x46y35 CPE[4]
00  // 25 x46y35 CPE[5]
00  // 26 x46y35 CPE[6]
00  // 27 x46y35 CPE[7]
00  // 28 x46y35 CPE[8]
00  // 29 x46y35 CPE[9]
00  // 30 x46y36 CPE[0]
00  // 31 x46y36 CPE[1]
00  // 32 x46y36 CPE[2]
00  // 33 x46y36 CPE[3]
00  // 34 x46y36 CPE[4]
00  // 35 x46y36 CPE[5]
00  // 36 x46y36 CPE[6]
00  // 37 x46y36 CPE[7]
00  // 38 x46y36 CPE[8]
00  // 39 x46y36 CPE[9]
00  // 40 x45y35 INMUX plane 2,1
00  // 41 x45y35 INMUX plane 4,3
00  // 42 x45y35 INMUX plane 6,5
00  // 43 x45y35 INMUX plane 8,7
00  // 44 x45y35 INMUX plane 10,9
00  // 45 x45y35 INMUX plane 12,11
00  // 46 x45y36 INMUX plane 2,1
00  // 47 x45y36 INMUX plane 4,3
00  // 48 x45y36 INMUX plane 6,5
00  // 49 x45y36 INMUX plane 8,7
00  // 50 x45y36 INMUX plane 10,9
00  // 51 x45y36 INMUX plane 12,11
00  // 52 x46y35 INMUX plane 2,1
00  // 53 x46y35 INMUX plane 4,3
00  // 54 x46y35 INMUX plane 6,5
00  // 55 x46y35 INMUX plane 8,7
00  // 56 x46y35 INMUX plane 10,9
00  // 57 x46y35 INMUX plane 12,11
00  // 58 x46y36 INMUX plane 2,1
00  // 59 x46y36 INMUX plane 4,3
00  // 60 x46y36 INMUX plane 6,5
00  // 61 x46y36 INMUX plane 8,7
00  // 62 x46y36 INMUX plane 10,9
00  // 63 x46y36 INMUX plane 12,11
00  // 64 x46y36 SB_BIG plane 1
00  // 65 x46y36 SB_BIG plane 1
00  // 66 x46y36 SB_DRIVE plane 2,1
48  // 67 x46y36 SB_BIG plane 2
12  // 68 x46y36 SB_BIG plane 2
00  // 69 x46y36 SB_BIG plane 3
00  // 70 x46y36 SB_BIG plane 3
00  // 71 x46y36 SB_DRIVE plane 4,3
00  // 72 x46y36 SB_BIG plane 4
00  // 73 x46y36 SB_BIG plane 4
00  // 74 x46y36 SB_BIG plane 5
00  // 75 x46y36 SB_BIG plane 5
00  // 76 x46y36 SB_DRIVE plane 6,5
48  // 77 x46y36 SB_BIG plane 6
12  // 78 x46y36 SB_BIG plane 6
00  // 79 x46y36 SB_BIG plane 7
00  // 80 x46y36 SB_BIG plane 7
00  // 81 x46y36 SB_DRIVE plane 8,7
00  // 82 x46y36 SB_BIG plane 8
00  // 83 x46y36 SB_BIG plane 8
00  // 84 x46y36 SB_BIG plane 9
00  // 85 x46y36 SB_BIG plane 9
00  // 86 x46y36 SB_DRIVE plane 10,9
00  // 87 x46y36 SB_BIG plane 10
00  // 88 x46y36 SB_BIG plane 10
00  // 89 x46y36 SB_BIG plane 11
00  // 90 x46y36 SB_BIG plane 11
00  // 91 x46y36 SB_DRIVE plane 12,11
00  // 92 x46y36 SB_BIG plane 12
00  // 93 x46y36 SB_BIG plane 12
00  // 94 x45y35 SB_SML plane 1
80  // 95 x45y35 SB_SML plane 2,1
2A  // 96 x45y35 SB_SML plane 2
00  // 97 x45y35 SB_SML plane 3
00  // 98 x45y35 SB_SML plane 4,3
00  // 99 x45y35 SB_SML plane 4
00  // 100 x45y35 SB_SML plane 5
80  // 101 x45y35 SB_SML plane 6,5
2A  // 102 x45y35 SB_SML plane 6
CB // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x35y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0717     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
13 // y_sel: 37
E5 // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 071F
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
C0  //  0 x35y37 CPE[0]  _a412  C_MX2b////    
00  //  1 x35y37 CPE[1]  80'h00_0018_00_0040_0A54_00C0 modified with path inversions
54  //  2 x35y37 CPE[2]  80'h00_0018_00_0040_0A50_00C0 from netlist
0A  //  3 x35y37 CPE[3]      00_0000_00_0000_0004_0000 difference
40  //  4 x35y37 CPE[4]
00  //  5 x35y37 CPE[5]
00  //  6 x35y37 CPE[6]
18  //  7 x35y37 CPE[7]
00  //  8 x35y37 CPE[8]
00  //  9 x35y37 CPE[9]
00  // 10 x35y38 CPE[0]
00  // 11 x35y38 CPE[1]
00  // 12 x35y38 CPE[2]
00  // 13 x35y38 CPE[3]
00  // 14 x35y38 CPE[4]
00  // 15 x35y38 CPE[5]
00  // 16 x35y38 CPE[6]
00  // 17 x35y38 CPE[7]
00  // 18 x35y38 CPE[8]
00  // 19 x35y38 CPE[9]
AC  // 20 x36y37 CPE[0]  _a129  C_///AND/D
FF  // 21 x36y37 CPE[1]  80'h00_FD00_80_0000_0C08_FFAC modified with path inversions
08  // 22 x36y37 CPE[2]  80'h00_FE00_80_0000_0C08_FFAC from netlist
0C  // 23 x36y37 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 24 x36y37 CPE[4]
00  // 25 x36y37 CPE[5]
80  // 26 x36y37 CPE[6]
00  // 27 x36y37 CPE[7]
FD  // 28 x36y37 CPE[8]
00  // 29 x36y37 CPE[9]
FF  // 30 x36y38 CPE[0]  _a64  C_AND/D///    
5A  // 31 x36y38 CPE[1]  80'h00_FD00_00_0000_0C88_5AFF modified with path inversions
88  // 32 x36y38 CPE[2]  80'h00_FE00_00_0000_0C88_AAFF from netlist
0C  // 33 x36y38 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 34 x36y38 CPE[4]
00  // 35 x36y38 CPE[5]
00  // 36 x36y38 CPE[6]
00  // 37 x36y38 CPE[7]
FD  // 38 x36y38 CPE[8]
00  // 39 x36y38 CPE[9]
00  // 40 x35y37 INMUX plane 2,1
28  // 41 x35y37 INMUX plane 4,3
04  // 42 x35y37 INMUX plane 6,5
07  // 43 x35y37 INMUX plane 8,7
01  // 44 x35y37 INMUX plane 10,9
05  // 45 x35y37 INMUX plane 12,11
00  // 46 x35y38 INMUX plane 2,1
00  // 47 x35y38 INMUX plane 4,3
00  // 48 x35y38 INMUX plane 6,5
01  // 49 x35y38 INMUX plane 8,7
01  // 50 x35y38 INMUX plane 10,9
00  // 51 x35y38 INMUX plane 12,11
34  // 52 x36y37 INMUX plane 2,1
00  // 53 x36y37 INMUX plane 4,3
20  // 54 x36y37 INMUX plane 6,5
40  // 55 x36y37 INMUX plane 8,7
00  // 56 x36y37 INMUX plane 10,9
40  // 57 x36y37 INMUX plane 12,11
00  // 58 x36y38 INMUX plane 2,1
10  // 59 x36y38 INMUX plane 4,3
1D  // 60 x36y38 INMUX plane 6,5
40  // 61 x36y38 INMUX plane 8,7
00  // 62 x36y38 INMUX plane 10,9
45  // 63 x36y38 INMUX plane 12,11
41  // 64 x36y38 SB_BIG plane 1
12  // 65 x36y38 SB_BIG plane 1
00  // 66 x36y38 SB_DRIVE plane 2,1
00  // 67 x36y38 SB_BIG plane 2
00  // 68 x36y38 SB_BIG plane 2
69  // 69 x36y38 SB_BIG plane 3
12  // 70 x36y38 SB_BIG plane 3
00  // 71 x36y38 SB_DRIVE plane 4,3
48  // 72 x36y38 SB_BIG plane 4
12  // 73 x36y38 SB_BIG plane 4
48  // 74 x36y38 SB_BIG plane 5
12  // 75 x36y38 SB_BIG plane 5
00  // 76 x36y38 SB_DRIVE plane 6,5
00  // 77 x36y38 SB_BIG plane 6
00  // 78 x36y38 SB_BIG plane 6
08  // 79 x36y38 SB_BIG plane 7
12  // 80 x36y38 SB_BIG plane 7
02  // 81 x36y38 SB_DRIVE plane 8,7
41  // 82 x36y38 SB_BIG plane 8
12  // 83 x36y38 SB_BIG plane 8
21  // 84 x36y38 SB_BIG plane 9
00  // 85 x36y38 SB_BIG plane 9
00  // 86 x36y38 SB_DRIVE plane 10,9
0A  // 87 x36y38 SB_BIG plane 10
04  // 88 x36y38 SB_BIG plane 10
00  // 89 x36y38 SB_BIG plane 11
00  // 90 x36y38 SB_BIG plane 11
00  // 91 x36y38 SB_DRIVE plane 12,11
00  // 92 x36y38 SB_BIG plane 12
00  // 93 x36y38 SB_BIG plane 12
A8  // 94 x35y37 SB_SML plane 1
02  // 95 x35y37 SB_SML plane 2,1
00  // 96 x35y37 SB_SML plane 2
B9  // 97 x35y37 SB_SML plane 3
82  // 98 x35y37 SB_SML plane 4,3
2A  // 99 x35y37 SB_SML plane 4
A8  // 100 x35y37 SB_SML plane 5
02  // 101 x35y37 SB_SML plane 6,5
00  // 102 x35y37 SB_SML plane 6
A8  // 103 x35y37 SB_SML plane 7
82  // 104 x35y37 SB_SML plane 8,7
2A  // 105 x35y37 SB_SML plane 8
11  // 106 x35y37 SB_SML plane 9
EA // -- CRC low byte
5F // -- CRC high byte


// Config Latches on x37y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0790     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
13 // y_sel: 37
3D // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0798
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
FF  //  0 x37y37 CPE[0]  _a378  C_AND////    _a492  C_////Bridge
CA  //  1 x37y37 CPE[1]  80'h00_00BB_00_0000_0C88_CAFF modified with path inversions
88  //  2 x37y37 CPE[2]  80'h00_00BB_00_0000_0C88_3AFF from netlist
0C  //  3 x37y37 CPE[3]      00_0000_00_0000_0000_F000 difference
00  //  4 x37y37 CPE[4]
00  //  5 x37y37 CPE[5]
00  //  6 x37y37 CPE[6]
BB  //  7 x37y37 CPE[7]
00  //  8 x37y37 CPE[8]
00  //  9 x37y37 CPE[9]
3A  // 10 x37y38 CPE[0]  _a19  C_AND/D///    _a2  C_///AND/
54  // 11 x37y38 CPE[1]  80'h00_FD60_00_0000_0C88_543A modified with path inversions
88  // 12 x37y38 CPE[2]  80'h00_FD60_00_0000_0C88_52CA from netlist
0C  // 13 x37y38 CPE[3]      00_0000_00_0000_0000_06F0 difference
00  // 14 x37y38 CPE[4]
00  // 15 x37y38 CPE[5]
00  // 16 x37y38 CPE[6]
60  // 17 x37y38 CPE[7]
FD  // 18 x37y38 CPE[8]
00  // 19 x37y38 CPE[9]
00  // 20 x38y37 CPE[0]
00  // 21 x38y37 CPE[1]
00  // 22 x38y37 CPE[2]
00  // 23 x38y37 CPE[3]
00  // 24 x38y37 CPE[4]
00  // 25 x38y37 CPE[5]
00  // 26 x38y37 CPE[6]
00  // 27 x38y37 CPE[7]
00  // 28 x38y37 CPE[8]
00  // 29 x38y37 CPE[9]
FF  // 30 x38y38 CPE[0]  _a477  C_////Bridge
FF  // 31 x38y38 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x38y38 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x38y38 CPE[3]
00  // 34 x38y38 CPE[4]
00  // 35 x38y38 CPE[5]
00  // 36 x38y38 CPE[6]
A1  // 37 x38y38 CPE[7]
00  // 38 x38y38 CPE[8]
00  // 39 x38y38 CPE[9]
00  // 40 x37y37 INMUX plane 2,1
19  // 41 x37y37 INMUX plane 4,3
05  // 42 x37y37 INMUX plane 6,5
28  // 43 x37y37 INMUX plane 8,7
01  // 44 x37y37 INMUX plane 10,9
00  // 45 x37y37 INMUX plane 12,11
04  // 46 x37y38 INMUX plane 2,1
38  // 47 x37y38 INMUX plane 4,3
2A  // 48 x37y38 INMUX plane 6,5
0E  // 49 x37y38 INMUX plane 8,7
08  // 50 x37y38 INMUX plane 10,9
08  // 51 x37y38 INMUX plane 12,11
18  // 52 x38y37 INMUX plane 2,1
00  // 53 x38y37 INMUX plane 4,3
85  // 54 x38y37 INMUX plane 6,5
40  // 55 x38y37 INMUX plane 8,7
89  // 56 x38y37 INMUX plane 10,9
80  // 57 x38y37 INMUX plane 12,11
39  // 58 x38y38 INMUX plane 2,1
03  // 59 x38y38 INMUX plane 4,3
83  // 60 x38y38 INMUX plane 6,5
40  // 61 x38y38 INMUX plane 8,7
81  // 62 x38y38 INMUX plane 10,9
80  // 63 x38y38 INMUX plane 12,11
94  // 64 x37y37 SB_BIG plane 1
14  // 65 x37y37 SB_BIG plane 1
00  // 66 x37y37 SB_DRIVE plane 2,1
54  // 67 x37y37 SB_BIG plane 2
14  // 68 x37y37 SB_BIG plane 2
00  // 69 x37y37 SB_BIG plane 3
00  // 70 x37y37 SB_BIG plane 3
00  // 71 x37y37 SB_DRIVE plane 4,3
48  // 72 x37y37 SB_BIG plane 4
12  // 73 x37y37 SB_BIG plane 4
48  // 74 x37y37 SB_BIG plane 5
10  // 75 x37y37 SB_BIG plane 5
00  // 76 x37y37 SB_DRIVE plane 6,5
48  // 77 x37y37 SB_BIG plane 6
12  // 78 x37y37 SB_BIG plane 6
00  // 79 x37y37 SB_BIG plane 7
00  // 80 x37y37 SB_BIG plane 7
00  // 81 x37y37 SB_DRIVE plane 8,7
48  // 82 x37y37 SB_BIG plane 8
12  // 83 x37y37 SB_BIG plane 8
28  // 84 x37y37 SB_BIG plane 9
10  // 85 x37y37 SB_BIG plane 9
00  // 86 x37y37 SB_DRIVE plane 10,9
01  // 87 x37y37 SB_BIG plane 10
00  // 88 x37y37 SB_BIG plane 10
00  // 89 x37y37 SB_BIG plane 11
00  // 90 x37y37 SB_BIG plane 11
00  // 91 x37y37 SB_DRIVE plane 12,11
80  // 92 x37y37 SB_BIG plane 12
20  // 93 x37y37 SB_BIG plane 12
DA  // 94 x38y38 SB_SML plane 1
25  // 95 x38y38 SB_SML plane 2,1
44  // 96 x38y38 SB_SML plane 2
00  // 97 x38y38 SB_SML plane 3
30  // 98 x38y38 SB_SML plane 4,3
69  // 99 x38y38 SB_SML plane 4
28  // 100 x38y38 SB_SML plane 5
81  // 101 x38y38 SB_SML plane 6,5
2A  // 102 x38y38 SB_SML plane 6
00  // 103 x38y38 SB_SML plane 7
80  // 104 x38y38 SB_SML plane 8,7
2A  // 105 x38y38 SB_SML plane 8
54 // -- CRC low byte
68 // -- CRC high byte


// Config Latches on x39y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0808     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
13 // y_sel: 37
35 // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0810
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
3F  //  0 x39y37 CPE[0]  _a375  C_MX2b////    _a478  C_////Bridge
00  //  1 x39y37 CPE[1]  80'h00_00B9_00_0040_0AA0_003F modified with path inversions
A0  //  2 x39y37 CPE[2]  80'h00_00B9_00_0040_0AA0_003F from netlist
0A  //  3 x39y37 CPE[3]
40  //  4 x39y37 CPE[4]
00  //  5 x39y37 CPE[5]
00  //  6 x39y37 CPE[6]
B9  //  7 x39y37 CPE[7]
00  //  8 x39y37 CPE[8]
00  //  9 x39y37 CPE[9]
00  // 10 x39y38 CPE[0]
00  // 11 x39y38 CPE[1]
00  // 12 x39y38 CPE[2]
00  // 13 x39y38 CPE[3]
00  // 14 x39y38 CPE[4]
00  // 15 x39y38 CPE[5]
00  // 16 x39y38 CPE[6]
00  // 17 x39y38 CPE[7]
00  // 18 x39y38 CPE[8]
00  // 19 x39y38 CPE[9]
C0  // 20 x40y37 CPE[0]  _a367  C_MX2b////    
00  // 21 x40y37 CPE[1]  80'h00_0018_00_0040_0A55_00C0 modified with path inversions
55  // 22 x40y37 CPE[2]  80'h00_0018_00_0040_0A50_00C0 from netlist
0A  // 23 x40y37 CPE[3]      00_0000_00_0000_0005_0000 difference
40  // 24 x40y37 CPE[4]
00  // 25 x40y37 CPE[5]
00  // 26 x40y37 CPE[6]
18  // 27 x40y37 CPE[7]
00  // 28 x40y37 CPE[8]
00  // 29 x40y37 CPE[9]
F3  // 30 x40y38 CPE[0]  _a402  C_MX2b////    
00  // 31 x40y38 CPE[1]  80'h00_0018_00_0040_0AC8_00F3 modified with path inversions
C8  // 32 x40y38 CPE[2]  80'h00_0018_00_0040_0AC0_00F3 from netlist
0A  // 33 x40y38 CPE[3]      00_0000_00_0000_0008_0000 difference
40  // 34 x40y38 CPE[4]
00  // 35 x40y38 CPE[5]
00  // 36 x40y38 CPE[6]
18  // 37 x40y38 CPE[7]
00  // 38 x40y38 CPE[8]
00  // 39 x40y38 CPE[9]
20  // 40 x39y37 INMUX plane 2,1
20  // 41 x39y37 INMUX plane 4,3
28  // 42 x39y37 INMUX plane 6,5
38  // 43 x39y37 INMUX plane 8,7
0A  // 44 x39y37 INMUX plane 10,9
28  // 45 x39y37 INMUX plane 12,11
08  // 46 x39y38 INMUX plane 2,1
00  // 47 x39y38 INMUX plane 4,3
03  // 48 x39y38 INMUX plane 6,5
00  // 49 x39y38 INMUX plane 8,7
10  // 50 x39y38 INMUX plane 10,9
00  // 51 x39y38 INMUX plane 12,11
00  // 52 x40y37 INMUX plane 2,1
28  // 53 x40y37 INMUX plane 4,3
42  // 54 x40y37 INMUX plane 6,5
44  // 55 x40y37 INMUX plane 8,7
49  // 56 x40y37 INMUX plane 10,9
68  // 57 x40y37 INMUX plane 12,11
18  // 58 x40y38 INMUX plane 2,1
2B  // 59 x40y38 INMUX plane 4,3
58  // 60 x40y38 INMUX plane 6,5
76  // 61 x40y38 INMUX plane 8,7
40  // 62 x40y38 INMUX plane 10,9
68  // 63 x40y38 INMUX plane 12,11
59  // 64 x40y38 SB_BIG plane 1
12  // 65 x40y38 SB_BIG plane 1
00  // 66 x40y38 SB_DRIVE plane 2,1
11  // 67 x40y38 SB_BIG plane 2
00  // 68 x40y38 SB_BIG plane 2
08  // 69 x40y38 SB_BIG plane 3
12  // 70 x40y38 SB_BIG plane 3
00  // 71 x40y38 SB_DRIVE plane 4,3
48  // 72 x40y38 SB_BIG plane 4
12  // 73 x40y38 SB_BIG plane 4
48  // 74 x40y38 SB_BIG plane 5
10  // 75 x40y38 SB_BIG plane 5
00  // 76 x40y38 SB_DRIVE plane 6,5
00  // 77 x40y38 SB_BIG plane 6
00  // 78 x40y38 SB_BIG plane 6
48  // 79 x40y38 SB_BIG plane 7
12  // 80 x40y38 SB_BIG plane 7
00  // 81 x40y38 SB_DRIVE plane 8,7
11  // 82 x40y38 SB_BIG plane 8
28  // 83 x40y38 SB_BIG plane 8
00  // 84 x40y38 SB_BIG plane 9
00  // 85 x40y38 SB_BIG plane 9
00  // 86 x40y38 SB_DRIVE plane 10,9
00  // 87 x40y38 SB_BIG plane 10
04  // 88 x40y38 SB_BIG plane 10
00  // 89 x40y38 SB_BIG plane 11
00  // 90 x40y38 SB_BIG plane 11
00  // 91 x40y38 SB_DRIVE plane 12,11
00  // 92 x40y38 SB_BIG plane 12
00  // 93 x40y38 SB_BIG plane 12
A8  // 94 x39y37 SB_SML plane 1
02  // 95 x39y37 SB_SML plane 2,1
00  // 96 x39y37 SB_SML plane 2
A8  // 97 x39y37 SB_SML plane 3
82  // 98 x39y37 SB_SML plane 4,3
2A  // 99 x39y37 SB_SML plane 4
88  // 100 x39y37 SB_SML plane 5
06  // 101 x39y37 SB_SML plane 6,5
00  // 102 x39y37 SB_SML plane 6
A8  // 103 x39y37 SB_SML plane 7
82  // 104 x39y37 SB_SML plane 8,7
2A  // 105 x39y37 SB_SML plane 8
52  // 106 x39y37 SB_SML plane 9
10  // 107 x39y37 SB_SML plane 10,9
01  // 108 x39y37 SB_SML plane 10
BD // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x41y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0883     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
13 // y_sel: 37
ED // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 088B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
53  //  0 x41y37 CPE[0]  _a61  C_MX4b/D///    
00  //  1 x41y37 CPE[1]  80'h00_FD00_00_0040_0A32_0053 modified with path inversions
32  //  2 x41y37 CPE[2]  80'h00_FD00_00_0040_0A30_00A3 from netlist
0A  //  3 x41y37 CPE[3]      00_0000_00_0000_0002_00F0 difference
40  //  4 x41y37 CPE[4]
00  //  5 x41y37 CPE[5]
00  //  6 x41y37 CPE[6]
00  //  7 x41y37 CPE[7]
FD  //  8 x41y37 CPE[8]
00  //  9 x41y37 CPE[9]
FF  // 10 x41y38 CPE[0]  _a501  C_////Bridge
FF  // 11 x41y38 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x41y38 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x41y38 CPE[3]
00  // 14 x41y38 CPE[4]
00  // 15 x41y38 CPE[5]
00  // 16 x41y38 CPE[6]
A7  // 17 x41y38 CPE[7]
00  // 18 x41y38 CPE[8]
00  // 19 x41y38 CPE[9]
C0  // 20 x42y37 CPE[0]  _a365  C_MX2b////    
00  // 21 x42y37 CPE[1]  80'h00_0018_00_0040_0A54_00C0 modified with path inversions
54  // 22 x42y37 CPE[2]  80'h00_0018_00_0040_0A50_00C0 from netlist
0A  // 23 x42y37 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 24 x42y37 CPE[4]
00  // 25 x42y37 CPE[5]
00  // 26 x42y37 CPE[6]
18  // 27 x42y37 CPE[7]
00  // 28 x42y37 CPE[8]
00  // 29 x42y37 CPE[9]
CF  // 30 x42y38 CPE[0]  _a360  C_MX2b////    
00  // 31 x42y38 CPE[1]  80'h00_0018_00_0040_0AA2_00CF modified with path inversions
A2  // 32 x42y38 CPE[2]  80'h00_0018_00_0040_0AA0_00CF from netlist
0A  // 33 x42y38 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 34 x42y38 CPE[4]
00  // 35 x42y38 CPE[5]
00  // 36 x42y38 CPE[6]
18  // 37 x42y38 CPE[7]
00  // 38 x42y38 CPE[8]
00  // 39 x42y38 CPE[9]
28  // 40 x41y37 INMUX plane 2,1
2C  // 41 x41y37 INMUX plane 4,3
3D  // 42 x41y37 INMUX plane 6,5
00  // 43 x41y37 INMUX plane 8,7
00  // 44 x41y37 INMUX plane 10,9
00  // 45 x41y37 INMUX plane 12,11
08  // 46 x41y38 INMUX plane 2,1
28  // 47 x41y38 INMUX plane 4,3
00  // 48 x41y38 INMUX plane 6,5
10  // 49 x41y38 INMUX plane 8,7
00  // 50 x41y38 INMUX plane 10,9
18  // 51 x41y38 INMUX plane 12,11
02  // 52 x42y37 INMUX plane 2,1
18  // 53 x42y37 INMUX plane 4,3
06  // 54 x42y37 INMUX plane 6,5
47  // 55 x42y37 INMUX plane 8,7
80  // 56 x42y37 INMUX plane 10,9
44  // 57 x42y37 INMUX plane 12,11
02  // 58 x42y38 INMUX plane 2,1
18  // 59 x42y38 INMUX plane 4,3
3D  // 60 x42y38 INMUX plane 6,5
58  // 61 x42y38 INMUX plane 8,7
10  // 62 x42y38 INMUX plane 10,9
40  // 63 x42y38 INMUX plane 12,11
48  // 64 x41y37 SB_BIG plane 1
12  // 65 x41y37 SB_BIG plane 1
00  // 66 x41y37 SB_DRIVE plane 2,1
48  // 67 x41y37 SB_BIG plane 2
12  // 68 x41y37 SB_BIG plane 2
48  // 69 x41y37 SB_BIG plane 3
12  // 70 x41y37 SB_BIG plane 3
00  // 71 x41y37 SB_DRIVE plane 4,3
48  // 72 x41y37 SB_BIG plane 4
12  // 73 x41y37 SB_BIG plane 4
48  // 74 x41y37 SB_BIG plane 5
16  // 75 x41y37 SB_BIG plane 5
00  // 76 x41y37 SB_DRIVE plane 6,5
48  // 77 x41y37 SB_BIG plane 6
12  // 78 x41y37 SB_BIG plane 6
48  // 79 x41y37 SB_BIG plane 7
32  // 80 x41y37 SB_BIG plane 7
00  // 81 x41y37 SB_DRIVE plane 8,7
48  // 82 x41y37 SB_BIG plane 8
12  // 83 x41y37 SB_BIG plane 8
48  // 84 x41y37 SB_BIG plane 9
12  // 85 x41y37 SB_BIG plane 9
00  // 86 x41y37 SB_DRIVE plane 10,9
48  // 87 x41y37 SB_BIG plane 10
12  // 88 x41y37 SB_BIG plane 10
80  // 89 x41y37 SB_BIG plane 11
34  // 90 x41y37 SB_BIG plane 11
00  // 91 x41y37 SB_DRIVE plane 12,11
48  // 92 x41y37 SB_BIG plane 12
12  // 93 x41y37 SB_BIG plane 12
28  // 94 x42y38 SB_SML plane 1
82  // 95 x42y38 SB_SML plane 2,1
2A  // 96 x42y38 SB_SML plane 2
A8  // 97 x42y38 SB_SML plane 3
82  // 98 x42y38 SB_SML plane 4,3
6A  // 99 x42y38 SB_SML plane 4
A8  // 100 x42y38 SB_SML plane 5
82  // 101 x42y38 SB_SML plane 6,5
2A  // 102 x42y38 SB_SML plane 6
A8  // 103 x42y38 SB_SML plane 7
12  // 104 x42y38 SB_SML plane 8,7
32  // 105 x42y38 SB_SML plane 8
C8  // 106 x42y38 SB_SML plane 9
82  // 107 x42y38 SB_SML plane 10,9
22  // 108 x42y38 SB_SML plane 10
36  // 109 x42y38 SB_SML plane 11
81  // 110 x42y38 SB_SML plane 12,11
2A  // 111 x42y38 SB_SML plane 12
3B // -- CRC low byte
DE // -- CRC high byte


// Config Latches on x43y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0901     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
13 // y_sel: 37
85 // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0909
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
30  //  0 x43y37 CPE[0]  _a358  C_MX2b////    
00  //  1 x43y37 CPE[1]  80'h00_0018_00_0040_0A54_0030 modified with path inversions
54  //  2 x43y37 CPE[2]  80'h00_0018_00_0040_0A50_00C0 from netlist
0A  //  3 x43y37 CPE[3]      00_0000_00_0000_0004_00F0 difference
40  //  4 x43y37 CPE[4]
00  //  5 x43y37 CPE[5]
00  //  6 x43y37 CPE[6]
18  //  7 x43y37 CPE[7]
00  //  8 x43y37 CPE[8]
00  //  9 x43y37 CPE[9]
00  // 10 x43y38 CPE[0]
00  // 11 x43y38 CPE[1]
00  // 12 x43y38 CPE[2]
00  // 13 x43y38 CPE[3]
00  // 14 x43y38 CPE[4]
00  // 15 x43y38 CPE[5]
00  // 16 x43y38 CPE[6]
00  // 17 x43y38 CPE[7]
00  // 18 x43y38 CPE[8]
00  // 19 x43y38 CPE[9]
3F  // 20 x44y37 CPE[0]  _a361  C_MX2b////    
00  // 21 x44y37 CPE[1]  80'h00_0018_00_0040_0AA2_003F modified with path inversions
A2  // 22 x44y37 CPE[2]  80'h00_0018_00_0040_0AA0_00CF from netlist
0A  // 23 x44y37 CPE[3]      00_0000_00_0000_0002_00F0 difference
40  // 24 x44y37 CPE[4]
00  // 25 x44y37 CPE[5]
00  // 26 x44y37 CPE[6]
18  // 27 x44y37 CPE[7]
00  // 28 x44y37 CPE[8]
00  // 29 x44y37 CPE[9]
00  // 30 x44y38 CPE[0]
00  // 31 x44y38 CPE[1]
00  // 32 x44y38 CPE[2]
00  // 33 x44y38 CPE[3]
00  // 34 x44y38 CPE[4]
00  // 35 x44y38 CPE[5]
00  // 36 x44y38 CPE[6]
00  // 37 x44y38 CPE[7]
00  // 38 x44y38 CPE[8]
00  // 39 x44y38 CPE[9]
00  // 40 x43y37 INMUX plane 2,1
20  // 41 x43y37 INMUX plane 4,3
05  // 42 x43y37 INMUX plane 6,5
04  // 43 x43y37 INMUX plane 8,7
00  // 44 x43y37 INMUX plane 10,9
01  // 45 x43y37 INMUX plane 12,11
00  // 46 x43y38 INMUX plane 2,1
20  // 47 x43y38 INMUX plane 4,3
00  // 48 x43y38 INMUX plane 6,5
08  // 49 x43y38 INMUX plane 8,7
00  // 50 x43y38 INMUX plane 10,9
00  // 51 x43y38 INMUX plane 12,11
00  // 52 x44y37 INMUX plane 2,1
18  // 53 x44y37 INMUX plane 4,3
28  // 54 x44y37 INMUX plane 6,5
68  // 55 x44y37 INMUX plane 8,7
00  // 56 x44y37 INMUX plane 10,9
40  // 57 x44y37 INMUX plane 12,11
00  // 58 x44y38 INMUX plane 2,1
00  // 59 x44y38 INMUX plane 4,3
03  // 60 x44y38 INMUX plane 6,5
48  // 61 x44y38 INMUX plane 8,7
00  // 62 x44y38 INMUX plane 10,9
40  // 63 x44y38 INMUX plane 12,11
93  // 64 x44y38 SB_BIG plane 1
22  // 65 x44y38 SB_BIG plane 1
00  // 66 x44y38 SB_DRIVE plane 2,1
00  // 67 x44y38 SB_BIG plane 2
00  // 68 x44y38 SB_BIG plane 2
08  // 69 x44y38 SB_BIG plane 3
12  // 70 x44y38 SB_BIG plane 3
00  // 71 x44y38 SB_DRIVE plane 4,3
00  // 72 x44y38 SB_BIG plane 4
30  // 73 x44y38 SB_BIG plane 4
48  // 74 x44y38 SB_BIG plane 5
12  // 75 x44y38 SB_BIG plane 5
00  // 76 x44y38 SB_DRIVE plane 6,5
00  // 77 x44y38 SB_BIG plane 6
00  // 78 x44y38 SB_BIG plane 6
48  // 79 x44y38 SB_BIG plane 7
12  // 80 x44y38 SB_BIG plane 7
00  // 81 x44y38 SB_DRIVE plane 8,7
03  // 82 x44y38 SB_BIG plane 8
22  // 83 x44y38 SB_BIG plane 8
00  // 84 x44y38 SB_BIG plane 9
00  // 85 x44y38 SB_BIG plane 9
00  // 86 x44y38 SB_DRIVE plane 10,9
00  // 87 x44y38 SB_BIG plane 10
04  // 88 x44y38 SB_BIG plane 10
00  // 89 x44y38 SB_BIG plane 11
00  // 90 x44y38 SB_BIG plane 11
00  // 91 x44y38 SB_DRIVE plane 12,11
00  // 92 x44y38 SB_BIG plane 12
00  // 93 x44y38 SB_BIG plane 12
28  // 94 x43y37 SB_SML plane 1
03  // 95 x43y37 SB_SML plane 2,1
00  // 96 x43y37 SB_SML plane 2
A8  // 97 x43y37 SB_SML plane 3
02  // 98 x43y37 SB_SML plane 4,3
60  // 99 x43y37 SB_SML plane 4
88  // 100 x43y37 SB_SML plane 5
02  // 101 x43y37 SB_SML plane 6,5
00  // 102 x43y37 SB_SML plane 6
A8  // 103 x43y37 SB_SML plane 7
02  // 104 x43y37 SB_SML plane 8,7
00  // 105 x43y37 SB_SML plane 8
00  // 106 x43y37 SB_SML plane 9
00  // 107 x43y37 SB_SML plane 10,9
00  // 108 x43y37 SB_SML plane 10
00  // 109 x43y37 SB_SML plane 11
00  // 110 x43y37 SB_SML plane 12,11
60  // 111 x43y37 SB_SML plane 12
D8 // -- CRC low byte
7C // -- CRC high byte


// Config Latches on x45y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 097F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
13 // y_sel: 37
5D // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0987
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
C0  //  0 x45y37 CPE[0]  net1 = net2: _a192  C_ADDF2///ADDF2/
C3  //  1 x45y37 CPE[1]  80'h00_0078_00_0020_0C66_C3C0 modified with path inversions
66  //  2 x45y37 CPE[2]  80'h00_0078_00_0020_0C66_CCC0 from netlist
0C  //  3 x45y37 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  //  4 x45y37 CPE[4]
00  //  5 x45y37 CPE[5]
00  //  6 x45y37 CPE[6]
78  //  7 x45y37 CPE[7]
00  //  8 x45y37 CPE[8]
00  //  9 x45y37 CPE[9]
C0  // 10 x45y38 CPE[0]  net1 = net2: _a194  C_ADDF2///ADDF2/
30  // 11 x45y38 CPE[1]  80'h00_0078_00_0020_0C66_30C0 modified with path inversions
66  // 12 x45y38 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  // 13 x45y38 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 14 x45y38 CPE[4]
00  // 15 x45y38 CPE[5]
00  // 16 x45y38 CPE[6]
78  // 17 x45y38 CPE[7]
00  // 18 x45y38 CPE[8]
00  // 19 x45y38 CPE[9]
00  // 20 x46y37 CPE[0]
00  // 21 x46y37 CPE[1]
00  // 22 x46y37 CPE[2]
00  // 23 x46y37 CPE[3]
00  // 24 x46y37 CPE[4]
00  // 25 x46y37 CPE[5]
00  // 26 x46y37 CPE[6]
00  // 27 x46y37 CPE[7]
00  // 28 x46y37 CPE[8]
00  // 29 x46y37 CPE[9]
00  // 30 x46y38 CPE[0]
00  // 31 x46y38 CPE[1]
00  // 32 x46y38 CPE[2]
00  // 33 x46y38 CPE[3]
00  // 34 x46y38 CPE[4]
00  // 35 x46y38 CPE[5]
00  // 36 x46y38 CPE[6]
00  // 37 x46y38 CPE[7]
00  // 38 x46y38 CPE[8]
00  // 39 x46y38 CPE[9]
00  // 40 x45y37 INMUX plane 2,1
20  // 41 x45y37 INMUX plane 4,3
10  // 42 x45y37 INMUX plane 6,5
38  // 43 x45y37 INMUX plane 8,7
00  // 44 x45y37 INMUX plane 10,9
20  // 45 x45y37 INMUX plane 12,11
00  // 46 x45y38 INMUX plane 2,1
38  // 47 x45y38 INMUX plane 4,3
10  // 48 x45y38 INMUX plane 6,5
18  // 49 x45y38 INMUX plane 8,7
00  // 50 x45y38 INMUX plane 10,9
28  // 51 x45y38 INMUX plane 12,11
00  // 52 x46y37 INMUX plane 2,1
00  // 53 x46y37 INMUX plane 4,3
80  // 54 x46y37 INMUX plane 6,5
80  // 55 x46y37 INMUX plane 8,7
80  // 56 x46y37 INMUX plane 10,9
80  // 57 x46y37 INMUX plane 12,11
00  // 58 x46y38 INMUX plane 2,1
00  // 59 x46y38 INMUX plane 4,3
80  // 60 x46y38 INMUX plane 6,5
40  // 61 x46y38 INMUX plane 8,7
80  // 62 x46y38 INMUX plane 10,9
80  // 63 x46y38 INMUX plane 12,11
48  // 64 x45y37 SB_BIG plane 1
10  // 65 x45y37 SB_BIG plane 1
00  // 66 x45y37 SB_DRIVE plane 2,1
48  // 67 x45y37 SB_BIG plane 2
12  // 68 x45y37 SB_BIG plane 2
00  // 69 x45y37 SB_BIG plane 3
00  // 70 x45y37 SB_BIG plane 3
00  // 71 x45y37 SB_DRIVE plane 4,3
00  // 72 x45y37 SB_BIG plane 4
00  // 73 x45y37 SB_BIG plane 4
48  // 74 x45y37 SB_BIG plane 5
10  // 75 x45y37 SB_BIG plane 5
00  // 76 x45y37 SB_DRIVE plane 6,5
48  // 77 x45y37 SB_BIG plane 6
12  // 78 x45y37 SB_BIG plane 6
00  // 79 x45y37 SB_BIG plane 7
00  // 80 x45y37 SB_BIG plane 7
00  // 81 x45y37 SB_DRIVE plane 8,7
00  // 82 x45y37 SB_BIG plane 8
00  // 83 x45y37 SB_BIG plane 8
00  // 84 x45y37 SB_BIG plane 9
00  // 85 x45y37 SB_BIG plane 9
00  // 86 x45y37 SB_DRIVE plane 10,9
00  // 87 x45y37 SB_BIG plane 10
00  // 88 x45y37 SB_BIG plane 10
00  // 89 x45y37 SB_BIG plane 11
00  // 90 x45y37 SB_BIG plane 11
00  // 91 x45y37 SB_DRIVE plane 12,11
00  // 92 x45y37 SB_BIG plane 12
00  // 93 x45y37 SB_BIG plane 12
A8  // 94 x46y38 SB_SML plane 1
82  // 95 x46y38 SB_SML plane 2,1
2A  // 96 x46y38 SB_SML plane 2
00  // 97 x46y38 SB_SML plane 3
00  // 98 x46y38 SB_SML plane 4,3
00  // 99 x46y38 SB_SML plane 4
A8  // 100 x46y38 SB_SML plane 5
82  // 101 x46y38 SB_SML plane 6,5
22  // 102 x46y38 SB_SML plane 6
00  // 103 x46y38 SB_SML plane 7
80  // 104 x46y38 SB_SML plane 8,7
03  // 105 x46y38 SB_SML plane 8
BE // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x47y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 09F7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
13 // y_sel: 37
95 // -- CRC low byte
85 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 09FF
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x47y37 CPE[0]
00  //  1 x47y37 CPE[1]
00  //  2 x47y37 CPE[2]
00  //  3 x47y37 CPE[3]
00  //  4 x47y37 CPE[4]
00  //  5 x47y37 CPE[5]
00  //  6 x47y37 CPE[6]
00  //  7 x47y37 CPE[7]
00  //  8 x47y37 CPE[8]
00  //  9 x47y37 CPE[9]
FF  // 10 x47y38 CPE[0]  _a493  C_////Bridge
FF  // 11 x47y38 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x47y38 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x47y38 CPE[3]
00  // 14 x47y38 CPE[4]
00  // 15 x47y38 CPE[5]
00  // 16 x47y38 CPE[6]
A3  // 17 x47y38 CPE[7]
00  // 18 x47y38 CPE[8]
00  // 19 x47y38 CPE[9]
00  // 20 x48y37 CPE[0]
00  // 21 x48y37 CPE[1]
00  // 22 x48y37 CPE[2]
00  // 23 x48y37 CPE[3]
00  // 24 x48y37 CPE[4]
00  // 25 x48y37 CPE[5]
00  // 26 x48y37 CPE[6]
00  // 27 x48y37 CPE[7]
00  // 28 x48y37 CPE[8]
00  // 29 x48y37 CPE[9]
00  // 30 x48y38 CPE[0]
00  // 31 x48y38 CPE[1]
00  // 32 x48y38 CPE[2]
00  // 33 x48y38 CPE[3]
00  // 34 x48y38 CPE[4]
00  // 35 x48y38 CPE[5]
00  // 36 x48y38 CPE[6]
00  // 37 x48y38 CPE[7]
00  // 38 x48y38 CPE[8]
00  // 39 x48y38 CPE[9]
00  // 40 x47y37 INMUX plane 2,1
00  // 41 x47y37 INMUX plane 4,3
00  // 42 x47y37 INMUX plane 6,5
00  // 43 x47y37 INMUX plane 8,7
00  // 44 x47y37 INMUX plane 10,9
00  // 45 x47y37 INMUX plane 12,11
00  // 46 x47y38 INMUX plane 2,1
28  // 47 x47y38 INMUX plane 4,3
00  // 48 x47y38 INMUX plane 6,5
08  // 49 x47y38 INMUX plane 8,7
00  // 50 x47y38 INMUX plane 10,9
00  // 51 x47y38 INMUX plane 12,11
00  // 52 x48y37 INMUX plane 2,1
00  // 53 x48y37 INMUX plane 4,3
00  // 54 x48y37 INMUX plane 6,5
00  // 55 x48y37 INMUX plane 8,7
00  // 56 x48y37 INMUX plane 10,9
00  // 57 x48y37 INMUX plane 12,11
00  // 58 x48y38 INMUX plane 2,1
00  // 59 x48y38 INMUX plane 4,3
00  // 60 x48y38 INMUX plane 6,5
08  // 61 x48y38 INMUX plane 8,7
00  // 62 x48y38 INMUX plane 10,9
00  // 63 x48y38 INMUX plane 12,11
00  // 64 x48y38 SB_BIG plane 1
00  // 65 x48y38 SB_BIG plane 1
00  // 66 x48y38 SB_DRIVE plane 2,1
48  // 67 x48y38 SB_BIG plane 2
12  // 68 x48y38 SB_BIG plane 2
00  // 69 x48y38 SB_BIG plane 3
00  // 70 x48y38 SB_BIG plane 3
00  // 71 x48y38 SB_DRIVE plane 4,3
00  // 72 x48y38 SB_BIG plane 4
00  // 73 x48y38 SB_BIG plane 4
00  // 74 x48y38 SB_BIG plane 5
00  // 75 x48y38 SB_BIG plane 5
00  // 76 x48y38 SB_DRIVE plane 6,5
48  // 77 x48y38 SB_BIG plane 6
12  // 78 x48y38 SB_BIG plane 6
00  // 79 x48y38 SB_BIG plane 7
00  // 80 x48y38 SB_BIG plane 7
00  // 81 x48y38 SB_DRIVE plane 8,7
00  // 82 x48y38 SB_BIG plane 8
00  // 83 x48y38 SB_BIG plane 8
00  // 84 x48y38 SB_BIG plane 9
00  // 85 x48y38 SB_BIG plane 9
00  // 86 x48y38 SB_DRIVE plane 10,9
00  // 87 x48y38 SB_BIG plane 10
00  // 88 x48y38 SB_BIG plane 10
00  // 89 x48y38 SB_BIG plane 11
00  // 90 x48y38 SB_BIG plane 11
00  // 91 x48y38 SB_DRIVE plane 12,11
00  // 92 x48y38 SB_BIG plane 12
00  // 93 x48y38 SB_BIG plane 12
00  // 94 x47y37 SB_SML plane 1
80  // 95 x47y37 SB_SML plane 2,1
2A  // 96 x47y37 SB_SML plane 2
00  // 97 x47y37 SB_SML plane 3
00  // 98 x47y37 SB_SML plane 4,3
00  // 99 x47y37 SB_SML plane 4
00  // 100 x47y37 SB_SML plane 5
80  // 101 x47y37 SB_SML plane 6,5
22  // 102 x47y37 SB_SML plane 6
4F // -- CRC low byte
47 // -- CRC high byte


// Config Latches on x31y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0A6C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
14 // y_sel: 39
EA // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0A74
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x31y39 CPE[0]
00  //  1 x31y39 CPE[1]
00  //  2 x31y39 CPE[2]
00  //  3 x31y39 CPE[3]
00  //  4 x31y39 CPE[4]
00  //  5 x31y39 CPE[5]
00  //  6 x31y39 CPE[6]
00  //  7 x31y39 CPE[7]
00  //  8 x31y39 CPE[8]
00  //  9 x31y39 CPE[9]
00  // 10 x31y40 CPE[0]
00  // 11 x31y40 CPE[1]
00  // 12 x31y40 CPE[2]
00  // 13 x31y40 CPE[3]
00  // 14 x31y40 CPE[4]
00  // 15 x31y40 CPE[5]
00  // 16 x31y40 CPE[6]
00  // 17 x31y40 CPE[7]
00  // 18 x31y40 CPE[8]
00  // 19 x31y40 CPE[9]
FF  // 20 x32y39 CPE[0]  _a504  C_////Bridge
FF  // 21 x32y39 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 22 x32y39 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 23 x32y39 CPE[3]
00  // 24 x32y39 CPE[4]
00  // 25 x32y39 CPE[5]
00  // 26 x32y39 CPE[6]
A7  // 27 x32y39 CPE[7]
00  // 28 x32y39 CPE[8]
00  // 29 x32y39 CPE[9]
FF  // 30 x32y40 CPE[0]  _a491  C_////Bridge
FF  // 31 x32y40 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x32y40 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x32y40 CPE[3]
00  // 34 x32y40 CPE[4]
00  // 35 x32y40 CPE[5]
00  // 36 x32y40 CPE[6]
A0  // 37 x32y40 CPE[7]
00  // 38 x32y40 CPE[8]
00  // 39 x32y40 CPE[9]
00  // 40 x31y39 INMUX plane 2,1
00  // 41 x31y39 INMUX plane 4,3
00  // 42 x31y39 INMUX plane 6,5
00  // 43 x31y39 INMUX plane 8,7
00  // 44 x31y39 INMUX plane 10,9
00  // 45 x31y39 INMUX plane 12,11
00  // 46 x31y40 INMUX plane 2,1
00  // 47 x31y40 INMUX plane 4,3
20  // 48 x31y40 INMUX plane 6,5
00  // 49 x31y40 INMUX plane 8,7
00  // 50 x31y40 INMUX plane 10,9
00  // 51 x31y40 INMUX plane 12,11
00  // 52 x32y39 INMUX plane 2,1
00  // 53 x32y39 INMUX plane 4,3
00  // 54 x32y39 INMUX plane 6,5
28  // 55 x32y39 INMUX plane 8,7
00  // 56 x32y39 INMUX plane 10,9
C3  // 57 x32y39 INMUX plane 12,11
05  // 58 x32y40 INMUX plane 2,1
00  // 59 x32y40 INMUX plane 4,3
00  // 60 x32y40 INMUX plane 6,5
00  // 61 x32y40 INMUX plane 8,7
08  // 62 x32y40 INMUX plane 10,9
00  // 63 x32y40 INMUX plane 12,11
00  // 64 x31y39 SB_BIG plane 1
00  // 65 x31y39 SB_BIG plane 1
00  // 66 x31y39 SB_DRIVE plane 2,1
00  // 67 x31y39 SB_BIG plane 2
00  // 68 x31y39 SB_BIG plane 2
48  // 69 x31y39 SB_BIG plane 3
12  // 70 x31y39 SB_BIG plane 3
00  // 71 x31y39 SB_DRIVE plane 4,3
48  // 72 x31y39 SB_BIG plane 4
12  // 73 x31y39 SB_BIG plane 4
00  // 74 x31y39 SB_BIG plane 5
00  // 75 x31y39 SB_BIG plane 5
00  // 76 x31y39 SB_DRIVE plane 6,5
00  // 77 x31y39 SB_BIG plane 6
00  // 78 x31y39 SB_BIG plane 6
48  // 79 x31y39 SB_BIG plane 7
12  // 80 x31y39 SB_BIG plane 7
00  // 81 x31y39 SB_DRIVE plane 8,7
48  // 82 x31y39 SB_BIG plane 8
12  // 83 x31y39 SB_BIG plane 8
00  // 84 x31y39 SB_BIG plane 9
00  // 85 x31y39 SB_BIG plane 9
00  // 86 x31y39 SB_DRIVE plane 10,9
00  // 87 x31y39 SB_BIG plane 10
00  // 88 x31y39 SB_BIG plane 10
00  // 89 x31y39 SB_BIG plane 11
00  // 90 x31y39 SB_BIG plane 11
00  // 91 x31y39 SB_DRIVE plane 12,11
00  // 92 x31y39 SB_BIG plane 12
00  // 93 x31y39 SB_BIG plane 12
00  // 94 x32y40 SB_SML plane 1
00  // 95 x32y40 SB_SML plane 2,1
00  // 96 x32y40 SB_SML plane 2
A8  // 97 x32y40 SB_SML plane 3
82  // 98 x32y40 SB_SML plane 4,3
2A  // 99 x32y40 SB_SML plane 4
00  // 100 x32y40 SB_SML plane 5
00  // 101 x32y40 SB_SML plane 6,5
00  // 102 x32y40 SB_SML plane 6
88  // 103 x32y40 SB_SML plane 7
82  // 104 x32y40 SB_SML plane 8,7
2A  // 105 x32y40 SB_SML plane 8
19  // 106 x32y40 SB_SML plane 9
00  // 107 x32y40 SB_SML plane 10,9
00  // 108 x32y40 SB_SML plane 10
00  // 109 x32y40 SB_SML plane 11
04  // 110 x32y40 SB_SML plane 12,11
FE // -- CRC low byte
29 // -- CRC high byte


// Config Latches on x33y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0AE9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
14 // y_sel: 39
32 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0AF1
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
30  //  0 x33y39 CPE[0]  _a62  C_MX2b////    
00  //  1 x33y39 CPE[1]  80'h00_0018_00_0040_0A54_0030 modified with path inversions
54  //  2 x33y39 CPE[2]  80'h00_0018_00_0040_0A51_0030 from netlist
0A  //  3 x33y39 CPE[3]      00_0000_00_0000_0005_0000 difference
40  //  4 x33y39 CPE[4]
00  //  5 x33y39 CPE[5]
00  //  6 x33y39 CPE[6]
18  //  7 x33y39 CPE[7]
00  //  8 x33y39 CPE[8]
00  //  9 x33y39 CPE[9]
FF  // 10 x33y40 CPE[0]  _a479  C_////Bridge
FF  // 11 x33y40 CPE[1]  80'h00_00A6_00_0000_0C00_FFFF modified with path inversions
00  // 12 x33y40 CPE[2]  80'h00_00A6_00_0000_0C00_FFFF from netlist
0C  // 13 x33y40 CPE[3]
00  // 14 x33y40 CPE[4]
00  // 15 x33y40 CPE[5]
00  // 16 x33y40 CPE[6]
A6  // 17 x33y40 CPE[7]
00  // 18 x33y40 CPE[8]
00  // 19 x33y40 CPE[9]
00  // 20 x34y39 CPE[0]
00  // 21 x34y39 CPE[1]
00  // 22 x34y39 CPE[2]
00  // 23 x34y39 CPE[3]
00  // 24 x34y39 CPE[4]
00  // 25 x34y39 CPE[5]
00  // 26 x34y39 CPE[6]
00  // 27 x34y39 CPE[7]
00  // 28 x34y39 CPE[8]
00  // 29 x34y39 CPE[9]
5C  // 30 x34y40 CPE[0]  net1 = net2: _a13  C_AND/D//AND/D
4F  // 31 x34y40 CPE[1]  80'h00_FE00_80_0000_0C88_4F5C modified with path inversions
88  // 32 x34y40 CPE[2]  80'h00_FE00_80_0000_0C88_4FA3 from netlist
0C  // 33 x34y40 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x34y40 CPE[4]
00  // 35 x34y40 CPE[5]
80  // 36 x34y40 CPE[6]
00  // 37 x34y40 CPE[7]
FE  // 38 x34y40 CPE[8]
00  // 39 x34y40 CPE[9]
00  // 40 x33y39 INMUX plane 2,1
2D  // 41 x33y39 INMUX plane 4,3
04  // 42 x33y39 INMUX plane 6,5
06  // 43 x33y39 INMUX plane 8,7
00  // 44 x33y39 INMUX plane 10,9
00  // 45 x33y39 INMUX plane 12,11
00  // 46 x33y40 INMUX plane 2,1
00  // 47 x33y40 INMUX plane 4,3
02  // 48 x33y40 INMUX plane 6,5
2F  // 49 x33y40 INMUX plane 8,7
01  // 50 x33y40 INMUX plane 10,9
04  // 51 x33y40 INMUX plane 12,11
02  // 52 x34y39 INMUX plane 2,1
00  // 53 x34y39 INMUX plane 4,3
04  // 54 x34y39 INMUX plane 6,5
40  // 55 x34y39 INMUX plane 8,7
00  // 56 x34y39 INMUX plane 10,9
C8  // 57 x34y39 INMUX plane 12,11
28  // 58 x34y40 INMUX plane 2,1
2D  // 59 x34y40 INMUX plane 4,3
00  // 60 x34y40 INMUX plane 6,5
7F  // 61 x34y40 INMUX plane 8,7
00  // 62 x34y40 INMUX plane 10,9
ED  // 63 x34y40 INMUX plane 12,11
54  // 64 x34y40 SB_BIG plane 1
24  // 65 x34y40 SB_BIG plane 1
00  // 66 x34y40 SB_DRIVE plane 2,1
48  // 67 x34y40 SB_BIG plane 2
12  // 68 x34y40 SB_BIG plane 2
00  // 69 x34y40 SB_BIG plane 3
00  // 70 x34y40 SB_BIG plane 3
20  // 71 x34y40 SB_DRIVE plane 4,3
54  // 72 x34y40 SB_BIG plane 4
34  // 73 x34y40 SB_BIG plane 4
54  // 74 x34y40 SB_BIG plane 5
26  // 75 x34y40 SB_BIG plane 5
00  // 76 x34y40 SB_DRIVE plane 6,5
48  // 77 x34y40 SB_BIG plane 6
12  // 78 x34y40 SB_BIG plane 6
00  // 79 x34y40 SB_BIG plane 7
00  // 80 x34y40 SB_BIG plane 7
00  // 81 x34y40 SB_DRIVE plane 8,7
48  // 82 x34y40 SB_BIG plane 8
12  // 83 x34y40 SB_BIG plane 8
00  // 84 x34y40 SB_BIG plane 9
00  // 85 x34y40 SB_BIG plane 9
00  // 86 x34y40 SB_DRIVE plane 10,9
00  // 87 x34y40 SB_BIG plane 10
00  // 88 x34y40 SB_BIG plane 10
00  // 89 x34y40 SB_BIG plane 11
00  // 90 x34y40 SB_BIG plane 11
00  // 91 x34y40 SB_DRIVE plane 12,11
01  // 92 x34y40 SB_BIG plane 12
00  // 93 x34y40 SB_BIG plane 12
A8  // 94 x33y39 SB_SML plane 1
82  // 95 x33y39 SB_SML plane 2,1
2A  // 96 x33y39 SB_SML plane 2
00  // 97 x33y39 SB_SML plane 3
80  // 98 x33y39 SB_SML plane 4,3
28  // 99 x33y39 SB_SML plane 4
A1  // 100 x33y39 SB_SML plane 5
86  // 101 x33y39 SB_SML plane 6,5
28  // 102 x33y39 SB_SML plane 6
00  // 103 x33y39 SB_SML plane 7
80  // 104 x33y39 SB_SML plane 8,7
28  // 105 x33y39 SB_SML plane 8
00  // 106 x33y39 SB_SML plane 9
00  // 107 x33y39 SB_SML plane 10,9
00  // 108 x33y39 SB_SML plane 10
00  // 109 x33y39 SB_SML plane 11
10  // 110 x33y39 SB_SML plane 12,11
4F // -- CRC low byte
71 // -- CRC high byte


// Config Latches on x35y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0B66     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
14 // y_sel: 39
5A // -- CRC low byte
0C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0B6E
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x35y39 CPE[0]
00  //  1 x35y39 CPE[1]
00  //  2 x35y39 CPE[2]
00  //  3 x35y39 CPE[3]
00  //  4 x35y39 CPE[4]
00  //  5 x35y39 CPE[5]
00  //  6 x35y39 CPE[6]
00  //  7 x35y39 CPE[7]
00  //  8 x35y39 CPE[8]
00  //  9 x35y39 CPE[9]
55  // 10 x35y40 CPE[0]  _a106  C_ORAND/D///    
FE  // 11 x35y40 CPE[1]  80'h00_FE00_00_0000_0888_FE55 modified with path inversions
88  // 12 x35y40 CPE[2]  80'h00_FE00_00_0000_0888_FEA5 from netlist
08  // 13 x35y40 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x35y40 CPE[4]
00  // 15 x35y40 CPE[5]
00  // 16 x35y40 CPE[6]
00  // 17 x35y40 CPE[7]
FE  // 18 x35y40 CPE[8]
00  // 19 x35y40 CPE[9]
F3  // 20 x36y39 CPE[0]  _a394  C_MX2b////    
00  // 21 x36y39 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  // 22 x36y39 CPE[2]  80'h00_0018_00_0040_0AC0_00FC from netlist
0A  // 23 x36y39 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 24 x36y39 CPE[4]
00  // 25 x36y39 CPE[5]
00  // 26 x36y39 CPE[6]
18  // 27 x36y39 CPE[7]
00  // 28 x36y39 CPE[8]
00  // 29 x36y39 CPE[9]
0C  // 30 x36y40 CPE[0]  _a379  C_MX2b////    
00  // 31 x36y40 CPE[1]  80'h00_0018_00_0040_0A31_000C modified with path inversions
31  // 32 x36y40 CPE[2]  80'h00_0018_00_0040_0A30_000C from netlist
0A  // 33 x36y40 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 34 x36y40 CPE[4]
00  // 35 x36y40 CPE[5]
00  // 36 x36y40 CPE[6]
18  // 37 x36y40 CPE[7]
00  // 38 x36y40 CPE[8]
00  // 39 x36y40 CPE[9]
00  // 40 x35y39 INMUX plane 2,1
00  // 41 x35y39 INMUX plane 4,3
02  // 42 x35y39 INMUX plane 6,5
00  // 43 x35y39 INMUX plane 8,7
00  // 44 x35y39 INMUX plane 10,9
08  // 45 x35y39 INMUX plane 12,11
04  // 46 x35y40 INMUX plane 2,1
05  // 47 x35y40 INMUX plane 4,3
14  // 48 x35y40 INMUX plane 6,5
00  // 49 x35y40 INMUX plane 8,7
01  // 50 x35y40 INMUX plane 10,9
10  // 51 x35y40 INMUX plane 12,11
28  // 52 x36y39 INMUX plane 2,1
0B  // 53 x36y39 INMUX plane 4,3
00  // 54 x36y39 INMUX plane 6,5
6A  // 55 x36y39 INMUX plane 8,7
80  // 56 x36y39 INMUX plane 10,9
09  // 57 x36y39 INMUX plane 12,11
10  // 58 x36y40 INMUX plane 2,1
00  // 59 x36y40 INMUX plane 4,3
2C  // 60 x36y40 INMUX plane 6,5
00  // 61 x36y40 INMUX plane 8,7
00  // 62 x36y40 INMUX plane 10,9
08  // 63 x36y40 INMUX plane 12,11
00  // 64 x35y39 SB_BIG plane 1
06  // 65 x35y39 SB_BIG plane 1
00  // 66 x35y39 SB_DRIVE plane 2,1
C8  // 67 x35y39 SB_BIG plane 2
13  // 68 x35y39 SB_BIG plane 2
48  // 69 x35y39 SB_BIG plane 3
12  // 70 x35y39 SB_BIG plane 3
00  // 71 x35y39 SB_DRIVE plane 4,3
41  // 72 x35y39 SB_BIG plane 4
12  // 73 x35y39 SB_BIG plane 4
00  // 74 x35y39 SB_BIG plane 5
00  // 75 x35y39 SB_BIG plane 5
00  // 76 x35y39 SB_DRIVE plane 6,5
48  // 77 x35y39 SB_BIG plane 6
12  // 78 x35y39 SB_BIG plane 6
48  // 79 x35y39 SB_BIG plane 7
12  // 80 x35y39 SB_BIG plane 7
10  // 81 x35y39 SB_DRIVE plane 8,7
C8  // 82 x35y39 SB_BIG plane 8
13  // 83 x35y39 SB_BIG plane 8
C0  // 84 x35y39 SB_BIG plane 9
01  // 85 x35y39 SB_BIG plane 9
00  // 86 x35y39 SB_DRIVE plane 10,9
00  // 87 x35y39 SB_BIG plane 10
00  // 88 x35y39 SB_BIG plane 10
C2  // 89 x35y39 SB_BIG plane 11
01  // 90 x35y39 SB_BIG plane 11
00  // 91 x35y39 SB_DRIVE plane 12,11
50  // 92 x35y39 SB_BIG plane 12
00  // 93 x35y39 SB_BIG plane 12
00  // 94 x36y40 SB_SML plane 1
80  // 95 x36y40 SB_SML plane 2,1
2A  // 96 x36y40 SB_SML plane 2
A8  // 97 x36y40 SB_SML plane 3
84  // 98 x36y40 SB_SML plane 4,3
2A  // 99 x36y40 SB_SML plane 4
00  // 100 x36y40 SB_SML plane 5
80  // 101 x36y40 SB_SML plane 6,5
40  // 102 x36y40 SB_SML plane 6
A8  // 103 x36y40 SB_SML plane 7
82  // 104 x36y40 SB_SML plane 8,7
2A  // 105 x36y40 SB_SML plane 8
CA // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x37y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0BDE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
14 // y_sel: 39
82 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0BE6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x37y39 CPE[0]  _a355  C_AND////    
F4  //  1 x37y39 CPE[1]  80'h00_0018_00_0000_0C88_F4FF modified with path inversions
88  //  2 x37y39 CPE[2]  80'h00_0018_00_0000_0C88_F8FF from netlist
0C  //  3 x37y39 CPE[3]      00_0000_00_0000_0000_0C00 difference
00  //  4 x37y39 CPE[4]
00  //  5 x37y39 CPE[5]
00  //  6 x37y39 CPE[6]
18  //  7 x37y39 CPE[7]
00  //  8 x37y39 CPE[8]
00  //  9 x37y39 CPE[9]
C0  // 10 x37y40 CPE[0]  _a20  C_MX2b////    
00  // 11 x37y40 CPE[1]  80'h00_0018_00_0040_0A55_00C0 modified with path inversions
55  // 12 x37y40 CPE[2]  80'h00_0018_00_0040_0A55_0030 from netlist
0A  // 13 x37y40 CPE[3]      00_0000_00_0000_0000_00F0 difference
40  // 14 x37y40 CPE[4]
00  // 15 x37y40 CPE[5]
00  // 16 x37y40 CPE[6]
18  // 17 x37y40 CPE[7]
00  // 18 x37y40 CPE[8]
00  // 19 x37y40 CPE[9]
00  // 20 x38y39 CPE[0]
00  // 21 x38y39 CPE[1]
00  // 22 x38y39 CPE[2]
00  // 23 x38y39 CPE[3]
00  // 24 x38y39 CPE[4]
00  // 25 x38y39 CPE[5]
00  // 26 x38y39 CPE[6]
00  // 27 x38y39 CPE[7]
00  // 28 x38y39 CPE[8]
00  // 29 x38y39 CPE[9]
CE  // 30 x38y40 CPE[0]  _a380  C_///OR/
FF  // 31 x38y40 CPE[1]  80'h00_0060_00_0000_0C0E_FFCE modified with path inversions
0E  // 32 x38y40 CPE[2]  80'h00_0060_00_0000_0C0E_FF3B from netlist
0C  // 33 x38y40 CPE[3]      00_0000_00_0000_0000_00F5 difference
00  // 34 x38y40 CPE[4]
00  // 35 x38y40 CPE[5]
00  // 36 x38y40 CPE[6]
60  // 37 x38y40 CPE[7]
00  // 38 x38y40 CPE[8]
00  // 39 x38y40 CPE[9]
00  // 40 x37y39 INMUX plane 2,1
08  // 41 x37y39 INMUX plane 4,3
25  // 42 x37y39 INMUX plane 6,5
00  // 43 x37y39 INMUX plane 8,7
02  // 44 x37y39 INMUX plane 10,9
12  // 45 x37y39 INMUX plane 12,11
10  // 46 x37y40 INMUX plane 2,1
2C  // 47 x37y40 INMUX plane 4,3
01  // 48 x37y40 INMUX plane 6,5
2B  // 49 x37y40 INMUX plane 8,7
00  // 50 x37y40 INMUX plane 10,9
08  // 51 x37y40 INMUX plane 12,11
00  // 52 x38y39 INMUX plane 2,1
00  // 53 x38y39 INMUX plane 4,3
19  // 54 x38y39 INMUX plane 6,5
80  // 55 x38y39 INMUX plane 8,7
00  // 56 x38y39 INMUX plane 10,9
C9  // 57 x38y39 INMUX plane 12,11
1F  // 58 x38y40 INMUX plane 2,1
08  // 59 x38y40 INMUX plane 4,3
02  // 60 x38y40 INMUX plane 6,5
80  // 61 x38y40 INMUX plane 8,7
04  // 62 x38y40 INMUX plane 10,9
80  // 63 x38y40 INMUX plane 12,11
48  // 64 x38y40 SB_BIG plane 1
12  // 65 x38y40 SB_BIG plane 1
00  // 66 x38y40 SB_DRIVE plane 2,1
52  // 67 x38y40 SB_BIG plane 2
16  // 68 x38y40 SB_BIG plane 2
00  // 69 x38y40 SB_BIG plane 3
40  // 70 x38y40 SB_BIG plane 3
00  // 71 x38y40 SB_DRIVE plane 4,3
48  // 72 x38y40 SB_BIG plane 4
12  // 73 x38y40 SB_BIG plane 4
92  // 74 x38y40 SB_BIG plane 5
14  // 75 x38y40 SB_BIG plane 5
00  // 76 x38y40 SB_DRIVE plane 6,5
48  // 77 x38y40 SB_BIG plane 6
02  // 78 x38y40 SB_BIG plane 6
00  // 79 x38y40 SB_BIG plane 7
00  // 80 x38y40 SB_BIG plane 7
00  // 81 x38y40 SB_DRIVE plane 8,7
48  // 82 x38y40 SB_BIG plane 8
12  // 83 x38y40 SB_BIG plane 8
00  // 84 x38y40 SB_BIG plane 9
00  // 85 x38y40 SB_BIG plane 9
00  // 86 x38y40 SB_DRIVE plane 10,9
80  // 87 x38y40 SB_BIG plane 10
00  // 88 x38y40 SB_BIG plane 10
46  // 89 x38y40 SB_BIG plane 11
00  // 90 x38y40 SB_BIG plane 11
40  // 91 x38y40 SB_DRIVE plane 12,11
00  // 92 x38y40 SB_BIG plane 12
00  // 93 x38y40 SB_BIG plane 12
A8  // 94 x37y39 SB_SML plane 1
82  // 95 x37y39 SB_SML plane 2,1
2A  // 96 x37y39 SB_SML plane 2
00  // 97 x37y39 SB_SML plane 3
80  // 98 x37y39 SB_SML plane 4,3
4A  // 99 x37y39 SB_SML plane 4
9B  // 100 x37y39 SB_SML plane 5
83  // 101 x37y39 SB_SML plane 6,5
2A  // 102 x37y39 SB_SML plane 6
80  // 103 x37y39 SB_SML plane 7
81  // 104 x37y39 SB_SML plane 8,7
2A  // 105 x37y39 SB_SML plane 8
00  // 106 x37y39 SB_SML plane 9
00  // 107 x37y39 SB_SML plane 10,9
00  // 108 x37y39 SB_SML plane 10
10  // 109 x37y39 SB_SML plane 11
80  // 110 x37y39 SB_SML plane 12,11
03  // 111 x37y39 SB_SML plane 12
7E // -- CRC low byte
69 // -- CRC high byte


// Config Latches on x39y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0C5C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
14 // y_sel: 39
8A // -- CRC low byte
58 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0C64
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
5D  //  0 x39y39 CPE[0]  net1 = net2: _a36  C_AND/D//ORAND/D
3A  //  1 x39y39 CPE[1]  80'h00_FD00_80_0000_0C88_3A5D modified with path inversions
88  //  2 x39y39 CPE[2]  80'h00_FE00_80_0000_0C88_CAAE from netlist
0C  //  3 x39y39 CPE[3]      00_0300_00_0000_0000_F0F3 difference
00  //  4 x39y39 CPE[4]
00  //  5 x39y39 CPE[5]
80  //  6 x39y39 CPE[6]
00  //  7 x39y39 CPE[7]
FD  //  8 x39y39 CPE[8]
00  //  9 x39y39 CPE[9]
00  // 10 x39y40 CPE[0]
00  // 11 x39y40 CPE[1]
00  // 12 x39y40 CPE[2]
00  // 13 x39y40 CPE[3]
00  // 14 x39y40 CPE[4]
00  // 15 x39y40 CPE[5]
00  // 16 x39y40 CPE[6]
00  // 17 x39y40 CPE[7]
00  // 18 x39y40 CPE[8]
00  // 19 x39y40 CPE[9]
0C  // 20 x40y39 CPE[0]  _a387  C_MX2b////    _a485  C_////Bridge
00  // 21 x40y39 CPE[1]  80'h00_00BF_00_0040_0A30_000C modified with path inversions
30  // 22 x40y39 CPE[2]  80'h00_00BF_00_0040_0A30_000C from netlist
0A  // 23 x40y39 CPE[3]
40  // 24 x40y39 CPE[4]
00  // 25 x40y39 CPE[5]
00  // 26 x40y39 CPE[6]
BF  // 27 x40y39 CPE[7]
00  // 28 x40y39 CPE[8]
00  // 29 x40y39 CPE[9]
F2  // 30 x40y40 CPE[0]  net1 = net2: _a117  C_AND/D//AND/D
CC  // 31 x40y40 CPE[1]  80'h00_FD00_80_0000_0C88_CCF2 modified with path inversions
88  // 32 x40y40 CPE[2]  80'h00_FE00_80_0000_0C88_CCF8 from netlist
0C  // 33 x40y40 CPE[3]      00_0300_00_0000_0000_000A difference
00  // 34 x40y40 CPE[4]
00  // 35 x40y40 CPE[5]
80  // 36 x40y40 CPE[6]
00  // 37 x40y40 CPE[7]
FD  // 38 x40y40 CPE[8]
00  // 39 x40y40 CPE[9]
3E  // 40 x39y39 INMUX plane 2,1
04  // 41 x39y39 INMUX plane 4,3
04  // 42 x39y39 INMUX plane 6,5
38  // 43 x39y39 INMUX plane 8,7
29  // 44 x39y39 INMUX plane 10,9
29  // 45 x39y39 INMUX plane 12,11
00  // 46 x39y40 INMUX plane 2,1
00  // 47 x39y40 INMUX plane 4,3
00  // 48 x39y40 INMUX plane 6,5
08  // 49 x39y40 INMUX plane 8,7
00  // 50 x39y40 INMUX plane 10,9
10  // 51 x39y40 INMUX plane 12,11
2D  // 52 x40y39 INMUX plane 2,1
08  // 53 x40y39 INMUX plane 4,3
7E  // 54 x40y39 INMUX plane 6,5
69  // 55 x40y39 INMUX plane 8,7
60  // 56 x40y39 INMUX plane 10,9
40  // 57 x40y39 INMUX plane 12,11
2A  // 58 x40y40 INMUX plane 2,1
02  // 59 x40y40 INMUX plane 4,3
70  // 60 x40y40 INMUX plane 6,5
50  // 61 x40y40 INMUX plane 8,7
5B  // 62 x40y40 INMUX plane 10,9
D8  // 63 x40y40 INMUX plane 12,11
48  // 64 x39y39 SB_BIG plane 1
10  // 65 x39y39 SB_BIG plane 1
00  // 66 x39y39 SB_DRIVE plane 2,1
C0  // 67 x39y39 SB_BIG plane 2
01  // 68 x39y39 SB_BIG plane 2
48  // 69 x39y39 SB_BIG plane 3
12  // 70 x39y39 SB_BIG plane 3
00  // 71 x39y39 SB_DRIVE plane 4,3
58  // 72 x39y39 SB_BIG plane 4
24  // 73 x39y39 SB_BIG plane 4
9C  // 74 x39y39 SB_BIG plane 5
18  // 75 x39y39 SB_BIG plane 5
00  // 76 x39y39 SB_DRIVE plane 6,5
00  // 77 x39y39 SB_BIG plane 6
00  // 78 x39y39 SB_BIG plane 6
41  // 79 x39y39 SB_BIG plane 7
12  // 80 x39y39 SB_BIG plane 7
00  // 81 x39y39 SB_DRIVE plane 8,7
03  // 82 x39y39 SB_BIG plane 8
10  // 83 x39y39 SB_BIG plane 8
03  // 84 x39y39 SB_BIG plane 9
22  // 85 x39y39 SB_BIG plane 9
00  // 86 x39y39 SB_DRIVE plane 10,9
00  // 87 x39y39 SB_BIG plane 10
00  // 88 x39y39 SB_BIG plane 10
C0  // 89 x39y39 SB_BIG plane 11
05  // 90 x39y39 SB_BIG plane 11
00  // 91 x39y39 SB_DRIVE plane 12,11
00  // 92 x39y39 SB_BIG plane 12
00  // 93 x39y39 SB_BIG plane 12
88  // 94 x40y40 SB_SML plane 1
22  // 95 x40y40 SB_SML plane 2,1
32  // 96 x40y40 SB_SML plane 2
72  // 97 x40y40 SB_SML plane 3
83  // 98 x40y40 SB_SML plane 4,3
2A  // 99 x40y40 SB_SML plane 4
11  // 100 x40y40 SB_SML plane 5
06  // 101 x40y40 SB_SML plane 6,5
60  // 102 x40y40 SB_SML plane 6
A1  // 103 x40y40 SB_SML plane 7
22  // 104 x40y40 SB_SML plane 8,7
28  // 105 x40y40 SB_SML plane 8
24  // 106 x40y40 SB_SML plane 9
00  // 107 x40y40 SB_SML plane 10,9
00  // 108 x40y40 SB_SML plane 10
00  // 109 x40y40 SB_SML plane 11
00  // 110 x40y40 SB_SML plane 12,11
06  // 111 x40y40 SB_SML plane 12
E1 // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x41y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0CDA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
14 // y_sel: 39
52 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0CE2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F3  //  0 x41y39 CPE[0]  _a401  C_MX2b////    
00  //  1 x41y39 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  //  2 x41y39 CPE[2]  80'h00_0018_00_0040_0AC0_00FC from netlist
0A  //  3 x41y39 CPE[3]      00_0000_00_0000_0000_000F difference
40  //  4 x41y39 CPE[4]
00  //  5 x41y39 CPE[5]
00  //  6 x41y39 CPE[6]
18  //  7 x41y39 CPE[7]
00  //  8 x41y39 CPE[8]
00  //  9 x41y39 CPE[9]
00  // 10 x41y40 CPE[0]  _a189  C_/C_0_1///    _a496  C_////Bridge
00  // 11 x41y40 CPE[1]  80'h00_CFA3_12_0800_0000_0000 modified with path inversions
00  // 12 x41y40 CPE[2]  80'h00_CFA3_12_0800_0000_0000 from netlist
00  // 13 x41y40 CPE[3]
00  // 14 x41y40 CPE[4]
08  // 15 x41y40 CPE[5]
12  // 16 x41y40 CPE[6]
A3  // 17 x41y40 CPE[7]
CF  // 18 x41y40 CPE[8]
00  // 19 x41y40 CPE[9]
F8  // 20 x42y39 CPE[0]  net1 = net2: _a119  C_AND/D//AND/D
C3  // 21 x42y39 CPE[1]  80'h00_FE00_80_0000_0C88_C3F8 modified with path inversions
88  // 22 x42y39 CPE[2]  80'h00_FE00_80_0000_0C88_CCF8 from netlist
0C  // 23 x42y39 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 24 x42y39 CPE[4]
00  // 25 x42y39 CPE[5]
80  // 26 x42y39 CPE[6]
00  // 27 x42y39 CPE[7]
FE  // 28 x42y39 CPE[8]
00  // 29 x42y39 CPE[9]
FC  // 30 x42y40 CPE[0]  _a400  C_MX2b////    
00  // 31 x42y40 CPE[1]  80'h00_0018_00_0040_0AC4_00FC modified with path inversions
C4  // 32 x42y40 CPE[2]  80'h00_0018_00_0040_0AC0_00FC from netlist
0A  // 33 x42y40 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 34 x42y40 CPE[4]
00  // 35 x42y40 CPE[5]
00  // 36 x42y40 CPE[6]
18  // 37 x42y40 CPE[7]
00  // 38 x42y40 CPE[8]
00  // 39 x42y40 CPE[9]
20  // 40 x41y39 INMUX plane 2,1
10  // 41 x41y39 INMUX plane 4,3
00  // 42 x41y39 INMUX plane 6,5
07  // 43 x41y39 INMUX plane 8,7
00  // 44 x41y39 INMUX plane 10,9
1D  // 45 x41y39 INMUX plane 12,11
15  // 46 x41y40 INMUX plane 2,1
28  // 47 x41y40 INMUX plane 4,3
00  // 48 x41y40 INMUX plane 6,5
29  // 49 x41y40 INMUX plane 8,7
00  // 50 x41y40 INMUX plane 10,9
00  // 51 x41y40 INMUX plane 12,11
1C  // 52 x42y39 INMUX plane 2,1
18  // 53 x42y39 INMUX plane 4,3
31  // 54 x42y39 INMUX plane 6,5
01  // 55 x42y39 INMUX plane 8,7
01  // 56 x42y39 INMUX plane 10,9
18  // 57 x42y39 INMUX plane 12,11
20  // 58 x42y40 INMUX plane 2,1
00  // 59 x42y40 INMUX plane 4,3
00  // 60 x42y40 INMUX plane 6,5
00  // 61 x42y40 INMUX plane 8,7
80  // 62 x42y40 INMUX plane 10,9
03  // 63 x42y40 INMUX plane 12,11
48  // 64 x42y40 SB_BIG plane 1
10  // 65 x42y40 SB_BIG plane 1
20  // 66 x42y40 SB_DRIVE plane 2,1
00  // 67 x42y40 SB_BIG plane 2
30  // 68 x42y40 SB_BIG plane 2
48  // 69 x42y40 SB_BIG plane 3
10  // 70 x42y40 SB_BIG plane 3
04  // 71 x42y40 SB_DRIVE plane 4,3
48  // 72 x42y40 SB_BIG plane 4
22  // 73 x42y40 SB_BIG plane 4
48  // 74 x42y40 SB_BIG plane 5
12  // 75 x42y40 SB_BIG plane 5
00  // 76 x42y40 SB_DRIVE plane 6,5
48  // 77 x42y40 SB_BIG plane 6
12  // 78 x42y40 SB_BIG plane 6
1B  // 79 x42y40 SB_BIG plane 7
20  // 80 x42y40 SB_BIG plane 7
04  // 81 x42y40 SB_DRIVE plane 8,7
48  // 82 x42y40 SB_BIG plane 8
20  // 83 x42y40 SB_BIG plane 8
C9  // 84 x42y40 SB_BIG plane 9
35  // 85 x42y40 SB_BIG plane 9
00  // 86 x42y40 SB_DRIVE plane 10,9
48  // 87 x42y40 SB_BIG plane 10
12  // 88 x42y40 SB_BIG plane 10
93  // 89 x42y40 SB_BIG plane 11
04  // 90 x42y40 SB_BIG plane 11
00  // 91 x42y40 SB_DRIVE plane 12,11
A0  // 92 x42y40 SB_BIG plane 12
38  // 93 x42y40 SB_BIG plane 12
A8  // 94 x41y39 SB_SML plane 1
82  // 95 x41y39 SB_SML plane 2,1
2A  // 96 x41y39 SB_SML plane 2
A8  // 97 x41y39 SB_SML plane 3
82  // 98 x41y39 SB_SML plane 4,3
2A  // 99 x41y39 SB_SML plane 4
39  // 100 x41y39 SB_SML plane 5
83  // 101 x41y39 SB_SML plane 6,5
2A  // 102 x41y39 SB_SML plane 6
D4  // 103 x41y39 SB_SML plane 7
E6  // 104 x41y39 SB_SML plane 8,7
54  // 105 x41y39 SB_SML plane 8
4C  // 106 x41y39 SB_SML plane 9
87  // 107 x41y39 SB_SML plane 10,9
2A  // 108 x41y39 SB_SML plane 10
D4  // 109 x41y39 SB_SML plane 11
44  // 110 x41y39 SB_SML plane 12,11
35  // 111 x41y39 SB_SML plane 12
98 // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x43y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0D58     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
14 // y_sel: 39
3A // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0D60
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FA  //  0 x43y39 CPE[0]  net1 = net2: _a22  C_AND/D//AND/D
53  //  1 x43y39 CPE[1]  80'h00_FD00_80_0000_0C88_53FA modified with path inversions
88  //  2 x43y39 CPE[2]  80'h00_FE00_80_0000_0C88_ACFA from netlist
0C  //  3 x43y39 CPE[3]      00_0300_00_0000_0000_FF00 difference
00  //  4 x43y39 CPE[4]
00  //  5 x43y39 CPE[5]
80  //  6 x43y39 CPE[6]
00  //  7 x43y39 CPE[7]
FD  //  8 x43y39 CPE[8]
00  //  9 x43y39 CPE[9]
FF  // 10 x43y40 CPE[0]  _a511  C_////Bridge
FF  // 11 x43y40 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x43y40 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x43y40 CPE[3]
00  // 14 x43y40 CPE[4]
00  // 15 x43y40 CPE[5]
00  // 16 x43y40 CPE[6]
A7  // 17 x43y40 CPE[7]
00  // 18 x43y40 CPE[8]
00  // 19 x43y40 CPE[9]
C0  // 20 x44y39 CPE[0]  _a359  C_MX2b////    
00  // 21 x44y39 CPE[1]  80'h00_0018_00_0040_0A54_00C0 modified with path inversions
54  // 22 x44y39 CPE[2]  80'h00_0018_00_0040_0A50_00C0 from netlist
0A  // 23 x44y39 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 24 x44y39 CPE[4]
00  // 25 x44y39 CPE[5]
00  // 26 x44y39 CPE[6]
18  // 27 x44y39 CPE[7]
00  // 28 x44y39 CPE[8]
00  // 29 x44y39 CPE[9]
33  // 30 x44y40 CPE[0]  net1 = net2: _a100  C_AND/D//AND/D
5C  // 31 x44y40 CPE[1]  80'h00_FD00_80_0000_0C88_5C33 modified with path inversions
88  // 32 x44y40 CPE[2]  80'h00_FE00_80_0000_0C88_ACCC from netlist
0C  // 33 x44y40 CPE[3]      00_0300_00_0000_0000_F0FF difference
00  // 34 x44y40 CPE[4]
00  // 35 x44y40 CPE[5]
80  // 36 x44y40 CPE[6]
00  // 37 x44y40 CPE[7]
FD  // 38 x44y40 CPE[8]
00  // 39 x44y40 CPE[9]
2C  // 40 x43y39 INMUX plane 2,1
00  // 41 x43y39 INMUX plane 4,3
30  // 42 x43y39 INMUX plane 6,5
0B  // 43 x43y39 INMUX plane 8,7
00  // 44 x43y39 INMUX plane 10,9
00  // 45 x43y39 INMUX plane 12,11
08  // 46 x43y40 INMUX plane 2,1
00  // 47 x43y40 INMUX plane 4,3
00  // 48 x43y40 INMUX plane 6,5
38  // 49 x43y40 INMUX plane 8,7
01  // 50 x43y40 INMUX plane 10,9
20  // 51 x43y40 INMUX plane 12,11
00  // 52 x44y39 INMUX plane 2,1
20  // 53 x44y39 INMUX plane 4,3
82  // 54 x44y39 INMUX plane 6,5
47  // 55 x44y39 INMUX plane 8,7
80  // 56 x44y39 INMUX plane 10,9
C5  // 57 x44y39 INMUX plane 12,11
28  // 58 x44y40 INMUX plane 2,1
31  // 59 x44y40 INMUX plane 4,3
B0  // 60 x44y40 INMUX plane 6,5
5D  // 61 x44y40 INMUX plane 8,7
80  // 62 x44y40 INMUX plane 10,9
C8  // 63 x44y40 INMUX plane 12,11
48  // 64 x43y39 SB_BIG plane 1
12  // 65 x43y39 SB_BIG plane 1
00  // 66 x43y39 SB_DRIVE plane 2,1
48  // 67 x43y39 SB_BIG plane 2
12  // 68 x43y39 SB_BIG plane 2
48  // 69 x43y39 SB_BIG plane 3
12  // 70 x43y39 SB_BIG plane 3
00  // 71 x43y39 SB_DRIVE plane 4,3
93  // 72 x43y39 SB_BIG plane 4
32  // 73 x43y39 SB_BIG plane 4
41  // 74 x43y39 SB_BIG plane 5
10  // 75 x43y39 SB_BIG plane 5
00  // 76 x43y39 SB_DRIVE plane 6,5
08  // 77 x43y39 SB_BIG plane 6
12  // 78 x43y39 SB_BIG plane 6
08  // 79 x43y39 SB_BIG plane 7
12  // 80 x43y39 SB_BIG plane 7
20  // 81 x43y39 SB_DRIVE plane 8,7
08  // 82 x43y39 SB_BIG plane 8
12  // 83 x43y39 SB_BIG plane 8
48  // 84 x43y39 SB_BIG plane 9
12  // 85 x43y39 SB_BIG plane 9
00  // 86 x43y39 SB_DRIVE plane 10,9
48  // 87 x43y39 SB_BIG plane 10
12  // 88 x43y39 SB_BIG plane 10
48  // 89 x43y39 SB_BIG plane 11
12  // 90 x43y39 SB_BIG plane 11
00  // 91 x43y39 SB_DRIVE plane 12,11
08  // 92 x43y39 SB_BIG plane 12
12  // 93 x43y39 SB_BIG plane 12
88  // 94 x44y40 SB_SML plane 1
00  // 95 x44y40 SB_SML plane 2,1
53  // 96 x44y40 SB_SML plane 2
A8  // 97 x44y40 SB_SML plane 3
82  // 98 x44y40 SB_SML plane 4,3
6A  // 99 x44y40 SB_SML plane 4
12  // 100 x44y40 SB_SML plane 5
83  // 101 x44y40 SB_SML plane 6,5
2A  // 102 x44y40 SB_SML plane 6
A8  // 103 x44y40 SB_SML plane 7
82  // 104 x44y40 SB_SML plane 8,7
08  // 105 x44y40 SB_SML plane 8
A8  // 106 x44y40 SB_SML plane 9
82  // 107 x44y40 SB_SML plane 10,9
2A  // 108 x44y40 SB_SML plane 10
A8  // 109 x44y40 SB_SML plane 11
22  // 110 x44y40 SB_SML plane 12,11
72  // 111 x44y40 SB_SML plane 12
74 // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x45y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0DD6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
14 // y_sel: 39
E2 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0DDE
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
50  //  0 x45y39 CPE[0]  net1 = net2: _a196  C_ADDF2///ADDF2/
A0  //  1 x45y39 CPE[1]  80'h00_0078_00_0020_0C66_A050 modified with path inversions
66  //  2 x45y39 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  //  3 x45y39 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  //  4 x45y39 CPE[4]
00  //  5 x45y39 CPE[5]
00  //  6 x45y39 CPE[6]
78  //  7 x45y39 CPE[7]
00  //  8 x45y39 CPE[8]
00  //  9 x45y39 CPE[9]
C0  // 10 x45y40 CPE[0]  net1 = net2: _a198  C_ADDF2///ADDF2/
05  // 11 x45y40 CPE[1]  80'h00_0078_00_0020_0C66_05C0 modified with path inversions
66  // 12 x45y40 CPE[2]  80'h00_0078_00_0020_0C66_0AC0 from netlist
0C  // 13 x45y40 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 14 x45y40 CPE[4]
00  // 15 x45y40 CPE[5]
00  // 16 x45y40 CPE[6]
78  // 17 x45y40 CPE[7]
00  // 18 x45y40 CPE[8]
00  // 19 x45y40 CPE[9]
00  // 20 x46y39 CPE[0]
00  // 21 x46y39 CPE[1]
00  // 22 x46y39 CPE[2]
00  // 23 x46y39 CPE[3]
00  // 24 x46y39 CPE[4]
00  // 25 x46y39 CPE[5]
00  // 26 x46y39 CPE[6]
00  // 27 x46y39 CPE[7]
00  // 28 x46y39 CPE[8]
00  // 29 x46y39 CPE[9]
CF  // 30 x46y40 CPE[0]  _a356  C_MX2b////    
00  // 31 x46y40 CPE[1]  80'h00_0018_00_0040_0AAA_00CF modified with path inversions
AA  // 32 x46y40 CPE[2]  80'h00_0018_00_0040_0AA0_00CF from netlist
0A  // 33 x46y40 CPE[3]      00_0000_00_0000_000A_0000 difference
40  // 34 x46y40 CPE[4]
00  // 35 x46y40 CPE[5]
00  // 36 x46y40 CPE[6]
18  // 37 x46y40 CPE[7]
00  // 38 x46y40 CPE[8]
00  // 39 x46y40 CPE[9]
00  // 40 x45y39 INMUX plane 2,1
07  // 41 x45y39 INMUX plane 4,3
01  // 42 x45y39 INMUX plane 6,5
05  // 43 x45y39 INMUX plane 8,7
00  // 44 x45y39 INMUX plane 10,9
05  // 45 x45y39 INMUX plane 12,11
08  // 46 x45y40 INMUX plane 2,1
30  // 47 x45y40 INMUX plane 4,3
01  // 48 x45y40 INMUX plane 6,5
28  // 49 x45y40 INMUX plane 8,7
00  // 50 x45y40 INMUX plane 10,9
0D  // 51 x45y40 INMUX plane 12,11
00  // 52 x46y39 INMUX plane 2,1
00  // 53 x46y39 INMUX plane 4,3
80  // 54 x46y39 INMUX plane 6,5
81  // 55 x46y39 INMUX plane 8,7
80  // 56 x46y39 INMUX plane 10,9
98  // 57 x46y39 INMUX plane 12,11
08  // 58 x46y40 INMUX plane 2,1
28  // 59 x46y40 INMUX plane 4,3
B8  // 60 x46y40 INMUX plane 6,5
6B  // 61 x46y40 INMUX plane 8,7
A8  // 62 x46y40 INMUX plane 10,9
CD  // 63 x46y40 INMUX plane 12,11
48  // 64 x46y40 SB_BIG plane 1
12  // 65 x46y40 SB_BIG plane 1
00  // 66 x46y40 SB_DRIVE plane 2,1
59  // 67 x46y40 SB_BIG plane 2
12  // 68 x46y40 SB_BIG plane 2
00  // 69 x46y40 SB_BIG plane 3
00  // 70 x46y40 SB_BIG plane 3
00  // 71 x46y40 SB_DRIVE plane 4,3
48  // 72 x46y40 SB_BIG plane 4
12  // 73 x46y40 SB_BIG plane 4
48  // 74 x46y40 SB_BIG plane 5
10  // 75 x46y40 SB_BIG plane 5
00  // 76 x46y40 SB_DRIVE plane 6,5
41  // 77 x46y40 SB_BIG plane 6
12  // 78 x46y40 SB_BIG plane 6
00  // 79 x46y40 SB_BIG plane 7
00  // 80 x46y40 SB_BIG plane 7
00  // 81 x46y40 SB_DRIVE plane 8,7
88  // 82 x46y40 SB_BIG plane 8
12  // 83 x46y40 SB_BIG plane 8
00  // 84 x46y40 SB_BIG plane 9
00  // 85 x46y40 SB_BIG plane 9
00  // 86 x46y40 SB_DRIVE plane 10,9
01  // 87 x46y40 SB_BIG plane 10
00  // 88 x46y40 SB_BIG plane 10
00  // 89 x46y40 SB_BIG plane 11
00  // 90 x46y40 SB_BIG plane 11
00  // 91 x46y40 SB_DRIVE plane 12,11
50  // 92 x46y40 SB_BIG plane 12
20  // 93 x46y40 SB_BIG plane 12
A8  // 94 x45y39 SB_SML plane 1
82  // 95 x45y39 SB_SML plane 2,1
2A  // 96 x45y39 SB_SML plane 2
00  // 97 x45y39 SB_SML plane 3
80  // 98 x45y39 SB_SML plane 4,3
2A  // 99 x45y39 SB_SML plane 4
30  // 100 x45y39 SB_SML plane 5
80  // 101 x45y39 SB_SML plane 6,5
2A  // 102 x45y39 SB_SML plane 6
38  // 103 x45y39 SB_SML plane 7
80  // 104 x45y39 SB_SML plane 8,7
4A  // 105 x45y39 SB_SML plane 8
A2 // -- CRC low byte
CC // -- CRC high byte


// Config Latches on x27y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0E4E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
15 // y_sel: 41
E2 // -- CRC low byte
21 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0E56
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
3F  //  0 x27y41 CPE[0]  _a368  C_///AND/
FF  //  1 x27y41 CPE[1]  80'h08_0060_00_0000_0C08_FF3F modified with path inversions
08  //  2 x27y41 CPE[2]  80'h08_0060_00_0000_0C08_FF3F from netlist
0C  //  3 x27y41 CPE[3]
00  //  4 x27y41 CPE[4]
00  //  5 x27y41 CPE[5]
00  //  6 x27y41 CPE[6]
60  //  7 x27y41 CPE[7]
00  //  8 x27y41 CPE[8]
08  //  9 x27y41 CPE[9]
00  // 10 x27y42 CPE[0]
00  // 11 x27y42 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x27y42 CPE[2]
00  // 13 x27y42 CPE[3]
00  // 14 x27y42 CPE[4]
60  // 15 x27y42 CPE[5]
3F  // 16 x27y42 CPE[6]
00  // 17 x27y42 CPE[7]
00  // 18 x27y42 CPE[8]
00  // 19 x27y42 CPE[9]
F0  // 20 x28y41 CPE[0]  _a422  C_AND////    _a421  C_///AND/
F0  // 21 x28y41 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 22 x28y41 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 23 x28y41 CPE[3]
00  // 24 x28y41 CPE[4]
00  // 25 x28y41 CPE[5]
00  // 26 x28y41 CPE[6]
78  // 27 x28y41 CPE[7]
00  // 28 x28y41 CPE[8]
0C  // 29 x28y41 CPE[9]
5F  // 30 x28y42 CPE[0]  _a420  C_AND////    _a419  C_///AND/
F0  // 31 x28y42 CPE[1]  80'h0C_0078_00_0000_0C88_F05F modified with path inversions
88  // 32 x28y42 CPE[2]  80'h0C_0078_00_0000_0C88_F0AF from netlist
0C  // 33 x28y42 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x28y42 CPE[4]
00  // 35 x28y42 CPE[5]
00  // 36 x28y42 CPE[6]
78  // 37 x28y42 CPE[7]
00  // 38 x28y42 CPE[8]
0C  // 39 x28y42 CPE[9]
00  // 40 x27y41 INMUX plane 2,1
10  // 41 x27y41 INMUX plane 4,3
00  // 42 x27y41 INMUX plane 6,5
04  // 43 x27y41 INMUX plane 8,7
01  // 44 x27y41 INMUX plane 10,9
00  // 45 x27y41 INMUX plane 12,11
00  // 46 x27y42 INMUX plane 2,1
04  // 47 x27y42 INMUX plane 4,3
02  // 48 x27y42 INMUX plane 6,5
00  // 49 x27y42 INMUX plane 8,7
01  // 50 x27y42 INMUX plane 10,9
00  // 51 x27y42 INMUX plane 12,11
00  // 52 x28y41 INMUX plane 2,1
00  // 53 x28y41 INMUX plane 4,3
40  // 54 x28y41 INMUX plane 6,5
00  // 55 x28y41 INMUX plane 8,7
41  // 56 x28y41 INMUX plane 10,9
00  // 57 x28y41 INMUX plane 12,11
00  // 58 x28y42 INMUX plane 2,1
06  // 59 x28y42 INMUX plane 4,3
40  // 60 x28y42 INMUX plane 6,5
04  // 61 x28y42 INMUX plane 8,7
41  // 62 x28y42 INMUX plane 10,9
00  // 63 x28y42 INMUX plane 12,11
48  // 64 x28y42 SB_BIG plane 1
12  // 65 x28y42 SB_BIG plane 1
00  // 66 x28y42 SB_DRIVE plane 2,1
00  // 67 x28y42 SB_BIG plane 2
00  // 68 x28y42 SB_BIG plane 2
48  // 69 x28y42 SB_BIG plane 3
12  // 70 x28y42 SB_BIG plane 3
00  // 71 x28y42 SB_DRIVE plane 4,3
48  // 72 x28y42 SB_BIG plane 4
12  // 73 x28y42 SB_BIG plane 4
48  // 74 x28y42 SB_BIG plane 5
1A  // 75 x28y42 SB_BIG plane 5
00  // 76 x28y42 SB_DRIVE plane 6,5
00  // 77 x28y42 SB_BIG plane 6
00  // 78 x28y42 SB_BIG plane 6
48  // 79 x28y42 SB_BIG plane 7
12  // 80 x28y42 SB_BIG plane 7
00  // 81 x28y42 SB_DRIVE plane 8,7
48  // 82 x28y42 SB_BIG plane 8
12  // 83 x28y42 SB_BIG plane 8
00  // 84 x28y42 SB_BIG plane 9
00  // 85 x28y42 SB_BIG plane 9
00  // 86 x28y42 SB_DRIVE plane 10,9
00  // 87 x28y42 SB_BIG plane 10
00  // 88 x28y42 SB_BIG plane 10
00  // 89 x28y42 SB_BIG plane 11
00  // 90 x28y42 SB_BIG plane 11
00  // 91 x28y42 SB_DRIVE plane 12,11
00  // 92 x28y42 SB_BIG plane 12
00  // 93 x28y42 SB_BIG plane 12
A8  // 94 x27y41 SB_SML plane 1
02  // 95 x27y41 SB_SML plane 2,1
00  // 96 x27y41 SB_SML plane 2
A8  // 97 x27y41 SB_SML plane 3
82  // 98 x27y41 SB_SML plane 4,3
2A  // 99 x27y41 SB_SML plane 4
A8  // 100 x27y41 SB_SML plane 5
02  // 101 x27y41 SB_SML plane 6,5
00  // 102 x27y41 SB_SML plane 6
A8  // 103 x27y41 SB_SML plane 7
82  // 104 x27y41 SB_SML plane 8,7
2C  // 105 x27y41 SB_SML plane 8
11  // 106 x27y41 SB_SML plane 9
F6 // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x29y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0EC7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
15 // y_sel: 41
3A // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0ECF
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x29y41 CPE[0]
00  //  1 x29y41 CPE[1]
00  //  2 x29y41 CPE[2]
00  //  3 x29y41 CPE[3]
00  //  4 x29y41 CPE[4]
00  //  5 x29y41 CPE[5]
00  //  6 x29y41 CPE[6]
00  //  7 x29y41 CPE[7]
00  //  8 x29y41 CPE[8]
00  //  9 x29y41 CPE[9]
00  // 10 x29y42 CPE[0]
00  // 11 x29y42 CPE[1]
00  // 12 x29y42 CPE[2]
00  // 13 x29y42 CPE[3]
00  // 14 x29y42 CPE[4]
00  // 15 x29y42 CPE[5]
00  // 16 x29y42 CPE[6]
00  // 17 x29y42 CPE[7]
00  // 18 x29y42 CPE[8]
00  // 19 x29y42 CPE[9]
C0  // 20 x30y41 CPE[0]  _a389  C_MX2b////    
00  // 21 x30y41 CPE[1]  80'h00_0018_00_0040_0A51_00C0 modified with path inversions
51  // 22 x30y41 CPE[2]  80'h00_0018_00_0040_0A50_0030 from netlist
0A  // 23 x30y41 CPE[3]      00_0000_00_0000_0001_00F0 difference
40  // 24 x30y41 CPE[4]
00  // 25 x30y41 CPE[5]
00  // 26 x30y41 CPE[6]
18  // 27 x30y41 CPE[7]
00  // 28 x30y41 CPE[8]
00  // 29 x30y41 CPE[9]
00  // 30 x30y42 CPE[0]
00  // 31 x30y42 CPE[1]
00  // 32 x30y42 CPE[2]
00  // 33 x30y42 CPE[3]
00  // 34 x30y42 CPE[4]
00  // 35 x30y42 CPE[5]
00  // 36 x30y42 CPE[6]
00  // 37 x30y42 CPE[7]
00  // 38 x30y42 CPE[8]
00  // 39 x30y42 CPE[9]
00  // 40 x29y41 INMUX plane 2,1
00  // 41 x29y41 INMUX plane 4,3
00  // 42 x29y41 INMUX plane 6,5
00  // 43 x29y41 INMUX plane 8,7
01  // 44 x29y41 INMUX plane 10,9
00  // 45 x29y41 INMUX plane 12,11
00  // 46 x29y42 INMUX plane 2,1
00  // 47 x29y42 INMUX plane 4,3
00  // 48 x29y42 INMUX plane 6,5
00  // 49 x29y42 INMUX plane 8,7
00  // 50 x29y42 INMUX plane 10,9
00  // 51 x29y42 INMUX plane 12,11
05  // 52 x30y41 INMUX plane 2,1
38  // 53 x30y41 INMUX plane 4,3
06  // 54 x30y41 INMUX plane 6,5
05  // 55 x30y41 INMUX plane 8,7
80  // 56 x30y41 INMUX plane 10,9
29  // 57 x30y41 INMUX plane 12,11
00  // 58 x30y42 INMUX plane 2,1
00  // 59 x30y42 INMUX plane 4,3
00  // 60 x30y42 INMUX plane 6,5
00  // 61 x30y42 INMUX plane 8,7
00  // 62 x30y42 INMUX plane 10,9
00  // 63 x30y42 INMUX plane 12,11
00  // 64 x29y41 SB_BIG plane 1
00  // 65 x29y41 SB_BIG plane 1
00  // 66 x29y41 SB_DRIVE plane 2,1
00  // 67 x29y41 SB_BIG plane 2
00  // 68 x29y41 SB_BIG plane 2
48  // 69 x29y41 SB_BIG plane 3
12  // 70 x29y41 SB_BIG plane 3
00  // 71 x29y41 SB_DRIVE plane 4,3
00  // 72 x29y41 SB_BIG plane 4
08  // 73 x29y41 SB_BIG plane 4
00  // 74 x29y41 SB_BIG plane 5
00  // 75 x29y41 SB_BIG plane 5
00  // 76 x29y41 SB_DRIVE plane 6,5
00  // 77 x29y41 SB_BIG plane 6
00  // 78 x29y41 SB_BIG plane 6
48  // 79 x29y41 SB_BIG plane 7
12  // 80 x29y41 SB_BIG plane 7
00  // 81 x29y41 SB_DRIVE plane 8,7
00  // 82 x29y41 SB_BIG plane 8
00  // 83 x29y41 SB_BIG plane 8
00  // 84 x29y41 SB_BIG plane 9
00  // 85 x29y41 SB_BIG plane 9
04  // 86 x29y41 SB_DRIVE plane 10,9
00  // 87 x29y41 SB_BIG plane 10
00  // 88 x29y41 SB_BIG plane 10
01  // 89 x29y41 SB_BIG plane 11
00  // 90 x29y41 SB_BIG plane 11
00  // 91 x29y41 SB_DRIVE plane 12,11
00  // 92 x29y41 SB_BIG plane 12
00  // 93 x29y41 SB_BIG plane 12
00  // 94 x30y42 SB_SML plane 1
00  // 95 x30y42 SB_SML plane 2,1
00  // 96 x30y42 SB_SML plane 2
A8  // 97 x30y42 SB_SML plane 3
02  // 98 x30y42 SB_SML plane 4,3
00  // 99 x30y42 SB_SML plane 4
00  // 100 x30y42 SB_SML plane 5
00  // 101 x30y42 SB_SML plane 6,5
00  // 102 x30y42 SB_SML plane 6
A8  // 103 x30y42 SB_SML plane 7
02  // 104 x30y42 SB_SML plane 8,7
00  // 105 x30y42 SB_SML plane 8
19  // 106 x30y42 SB_SML plane 9
9C // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x31y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0F40     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
15 // y_sel: 41
63 // -- CRC low byte
2E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0F48
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y41 CPE[0]
00  //  1 x31y41 CPE[1]
00  //  2 x31y41 CPE[2]
00  //  3 x31y41 CPE[3]
00  //  4 x31y41 CPE[4]
00  //  5 x31y41 CPE[5]
00  //  6 x31y41 CPE[6]
00  //  7 x31y41 CPE[7]
00  //  8 x31y41 CPE[8]
00  //  9 x31y41 CPE[9]
00  // 10 x31y42 CPE[0]
00  // 11 x31y42 CPE[1]
00  // 12 x31y42 CPE[2]
00  // 13 x31y42 CPE[3]
00  // 14 x31y42 CPE[4]
00  // 15 x31y42 CPE[5]
00  // 16 x31y42 CPE[6]
00  // 17 x31y42 CPE[7]
00  // 18 x31y42 CPE[8]
00  // 19 x31y42 CPE[9]
F3  // 20 x32y41 CPE[0]  _a458  C_AND////    _a457  C_///AND/
F3  // 21 x32y41 CPE[1]  80'h0C_0078_00_0000_0C88_F3F3 modified with path inversions
88  // 22 x32y41 CPE[2]  80'h0C_0078_00_0000_0C88_FCFC from netlist
0C  // 23 x32y41 CPE[3]      00_0000_00_0000_0000_0F0F difference
00  // 24 x32y41 CPE[4]
00  // 25 x32y41 CPE[5]
00  // 26 x32y41 CPE[6]
78  // 27 x32y41 CPE[7]
00  // 28 x32y41 CPE[8]
0C  // 29 x32y41 CPE[9]
F0  // 30 x32y42 CPE[0]  _a456  C_AND////    _a455  C_///AND/
F5  // 31 x32y42 CPE[1]  80'h0C_0078_00_0000_0C88_F5F0 modified with path inversions
88  // 32 x32y42 CPE[2]  80'h0C_0078_00_0000_0C88_FAF0 from netlist
0C  // 33 x32y42 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x32y42 CPE[4]
00  // 35 x32y42 CPE[5]
00  // 36 x32y42 CPE[6]
78  // 37 x32y42 CPE[7]
00  // 38 x32y42 CPE[8]
0C  // 39 x32y42 CPE[9]
00  // 40 x31y41 INMUX plane 2,1
00  // 41 x31y41 INMUX plane 4,3
03  // 42 x31y41 INMUX plane 6,5
00  // 43 x31y41 INMUX plane 8,7
00  // 44 x31y41 INMUX plane 10,9
01  // 45 x31y41 INMUX plane 12,11
02  // 46 x31y42 INMUX plane 2,1
00  // 47 x31y42 INMUX plane 4,3
00  // 48 x31y42 INMUX plane 6,5
05  // 49 x31y42 INMUX plane 8,7
01  // 50 x31y42 INMUX plane 10,9
08  // 51 x31y42 INMUX plane 12,11
28  // 52 x32y41 INMUX plane 2,1
00  // 53 x32y41 INMUX plane 4,3
22  // 54 x32y41 INMUX plane 6,5
00  // 55 x32y41 INMUX plane 8,7
01  // 56 x32y41 INMUX plane 10,9
00  // 57 x32y41 INMUX plane 12,11
03  // 58 x32y42 INMUX plane 2,1
00  // 59 x32y42 INMUX plane 4,3
04  // 60 x32y42 INMUX plane 6,5
00  // 61 x32y42 INMUX plane 8,7
01  // 62 x32y42 INMUX plane 10,9
00  // 63 x32y42 INMUX plane 12,11
00  // 64 x32y42 SB_BIG plane 1
04  // 65 x32y42 SB_BIG plane 1
00  // 66 x32y42 SB_DRIVE plane 2,1
31  // 67 x32y42 SB_BIG plane 2
00  // 68 x32y42 SB_BIG plane 2
48  // 69 x32y42 SB_BIG plane 3
12  // 70 x32y42 SB_BIG plane 3
00  // 71 x32y42 SB_DRIVE plane 4,3
48  // 72 x32y42 SB_BIG plane 4
12  // 73 x32y42 SB_BIG plane 4
00  // 74 x32y42 SB_BIG plane 5
00  // 75 x32y42 SB_BIG plane 5
00  // 76 x32y42 SB_DRIVE plane 6,5
00  // 77 x32y42 SB_BIG plane 6
00  // 78 x32y42 SB_BIG plane 6
88  // 79 x32y42 SB_BIG plane 7
12  // 80 x32y42 SB_BIG plane 7
00  // 81 x32y42 SB_DRIVE plane 8,7
48  // 82 x32y42 SB_BIG plane 8
12  // 83 x32y42 SB_BIG plane 8
00  // 84 x32y42 SB_BIG plane 9
00  // 85 x32y42 SB_BIG plane 9
00  // 86 x32y42 SB_DRIVE plane 10,9
00  // 87 x32y42 SB_BIG plane 10
00  // 88 x32y42 SB_BIG plane 10
02  // 89 x32y42 SB_BIG plane 11
16  // 90 x32y42 SB_BIG plane 11
00  // 91 x32y42 SB_DRIVE plane 12,11
00  // 92 x32y42 SB_BIG plane 12
00  // 93 x32y42 SB_BIG plane 12
00  // 94 x31y41 SB_SML plane 1
00  // 95 x31y41 SB_SML plane 2,1
00  // 96 x31y41 SB_SML plane 2
A8  // 97 x31y41 SB_SML plane 3
82  // 98 x31y41 SB_SML plane 4,3
2A  // 99 x31y41 SB_SML plane 4
00  // 100 x31y41 SB_SML plane 5
00  // 101 x31y41 SB_SML plane 6,5
00  // 102 x31y41 SB_SML plane 6
A8  // 103 x31y41 SB_SML plane 7
82  // 104 x31y41 SB_SML plane 8,7
2A  // 105 x31y41 SB_SML plane 8
19  // 106 x31y41 SB_SML plane 9
00  // 107 x31y41 SB_SML plane 10,9
00  // 108 x31y41 SB_SML plane 10
00  // 109 x31y41 SB_SML plane 11
00  // 110 x31y41 SB_SML plane 12,11
04  // 111 x31y41 SB_SML plane 12
3F // -- CRC low byte
13 // -- CRC high byte


// Config Latches on x33y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0FBE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
15 // y_sel: 41
BB // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0FC6
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
A3  //  0 x33y41 CPE[0]  _a73  C_MX4b/D///    
00  //  1 x33y41 CPE[1]  80'h00_FD00_00_0040_0A30_00A3 modified with path inversions
30  //  2 x33y41 CPE[2]  80'h00_FD00_00_0040_0A30_00AC from netlist
0A  //  3 x33y41 CPE[3]      00_0000_00_0000_0000_000F difference
40  //  4 x33y41 CPE[4]
00  //  5 x33y41 CPE[5]
00  //  6 x33y41 CPE[6]
00  //  7 x33y41 CPE[7]
FD  //  8 x33y41 CPE[8]
00  //  9 x33y41 CPE[9]
00  // 10 x33y42 CPE[0]
00  // 11 x33y42 CPE[1]
00  // 12 x33y42 CPE[2]
00  // 13 x33y42 CPE[3]
00  // 14 x33y42 CPE[4]
00  // 15 x33y42 CPE[5]
00  // 16 x33y42 CPE[6]
00  // 17 x33y42 CPE[7]
00  // 18 x33y42 CPE[8]
00  // 19 x33y42 CPE[9]
00  // 20 x34y41 CPE[0]  _a476  C_/RAM_I1///    _a475  C_////RAM_I2
00  // 21 x34y41 CPE[1]  80'h03_0000_00_0000_0000_0000 modified with path inversions
00  // 22 x34y41 CPE[2]  80'h03_0000_00_0000_0000_0000 from netlist
00  // 23 x34y41 CPE[3]
00  // 24 x34y41 CPE[4]
00  // 25 x34y41 CPE[5]
00  // 26 x34y41 CPE[6]
00  // 27 x34y41 CPE[7]
00  // 28 x34y41 CPE[8]
03  // 29 x34y41 CPE[9]
00  // 30 x34y42 CPE[0]  _a474  C_/RAM_I1///    _a498  C_////Bridge
00  // 31 x34y42 CPE[1]  80'h01_00A5_00_0000_0000_0000 modified with path inversions
00  // 32 x34y42 CPE[2]  80'h01_00A5_00_0000_0000_0000 from netlist
00  // 33 x34y42 CPE[3]
00  // 34 x34y42 CPE[4]
00  // 35 x34y42 CPE[5]
00  // 36 x34y42 CPE[6]
A5  // 37 x34y42 CPE[7]
00  // 38 x34y42 CPE[8]
01  // 39 x34y42 CPE[9]
3A  // 40 x33y41 INMUX plane 2,1
03  // 41 x33y41 INMUX plane 4,3
0D  // 42 x33y41 INMUX plane 6,5
00  // 43 x33y41 INMUX plane 8,7
20  // 44 x33y41 INMUX plane 10,9
00  // 45 x33y41 INMUX plane 12,11
00  // 46 x33y42 INMUX plane 2,1
00  // 47 x33y42 INMUX plane 4,3
04  // 48 x33y42 INMUX plane 6,5
00  // 49 x33y42 INMUX plane 8,7
00  // 50 x33y42 INMUX plane 10,9
00  // 51 x33y42 INMUX plane 12,11
00  // 52 x34y41 INMUX plane 2,1
03  // 53 x34y41 INMUX plane 4,3
04  // 54 x34y41 INMUX plane 6,5
58  // 55 x34y41 INMUX plane 8,7
00  // 56 x34y41 INMUX plane 10,9
C3  // 57 x34y41 INMUX plane 12,11
18  // 58 x34y42 INMUX plane 2,1
00  // 59 x34y42 INMUX plane 4,3
31  // 60 x34y42 INMUX plane 6,5
40  // 61 x34y42 INMUX plane 8,7
00  // 62 x34y42 INMUX plane 10,9
C0  // 63 x34y42 INMUX plane 12,11
48  // 64 x33y41 SB_BIG plane 1
12  // 65 x33y41 SB_BIG plane 1
00  // 66 x33y41 SB_DRIVE plane 2,1
00  // 67 x33y41 SB_BIG plane 2
00  // 68 x33y41 SB_BIG plane 2
48  // 69 x33y41 SB_BIG plane 3
12  // 70 x33y41 SB_BIG plane 3
10  // 71 x33y41 SB_DRIVE plane 4,3
48  // 72 x33y41 SB_BIG plane 4
12  // 73 x33y41 SB_BIG plane 4
03  // 74 x33y41 SB_BIG plane 5
18  // 75 x33y41 SB_BIG plane 5
00  // 76 x33y41 SB_DRIVE plane 6,5
00  // 77 x33y41 SB_BIG plane 6
00  // 78 x33y41 SB_BIG plane 6
41  // 79 x33y41 SB_BIG plane 7
12  // 80 x33y41 SB_BIG plane 7
00  // 81 x33y41 SB_DRIVE plane 8,7
D3  // 82 x33y41 SB_BIG plane 8
44  // 83 x33y41 SB_BIG plane 8
00  // 84 x33y41 SB_BIG plane 9
00  // 85 x33y41 SB_BIG plane 9
00  // 86 x33y41 SB_DRIVE plane 10,9
00  // 87 x33y41 SB_BIG plane 10
00  // 88 x33y41 SB_BIG plane 10
18  // 89 x33y41 SB_BIG plane 11
00  // 90 x33y41 SB_BIG plane 11
00  // 91 x33y41 SB_DRIVE plane 12,11
00  // 92 x33y41 SB_BIG plane 12
00  // 93 x33y41 SB_BIG plane 12
21  // 94 x34y42 SB_SML plane 1
02  // 95 x34y42 SB_SML plane 2,1
00  // 96 x34y42 SB_SML plane 2
A8  // 97 x34y42 SB_SML plane 3
14  // 98 x34y42 SB_SML plane 4,3
50  // 99 x34y42 SB_SML plane 4
A8  // 100 x34y42 SB_SML plane 5
02  // 101 x34y42 SB_SML plane 6,5
00  // 102 x34y42 SB_SML plane 6
A8  // 103 x34y42 SB_SML plane 7
E0  // 104 x34y42 SB_SML plane 8,7
74  // 105 x34y42 SB_SML plane 8
19  // 106 x34y42 SB_SML plane 9
00  // 107 x34y42 SB_SML plane 10,9
06  // 108 x34y42 SB_SML plane 10
26  // 109 x34y42 SB_SML plane 11
14  // 110 x34y42 SB_SML plane 12,11
2B // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x35y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 103B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
15 // y_sel: 41
D3 // -- CRC low byte
1D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1043
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x35y41 CPE[0]  _a364  C_AND////    
CF  //  1 x35y41 CPE[1]  80'h04_0018_00_0000_0C88_CFFF modified with path inversions
88  //  2 x35y41 CPE[2]  80'h04_0018_00_0000_0C88_CFFF from netlist
0C  //  3 x35y41 CPE[3]
00  //  4 x35y41 CPE[4]
00  //  5 x35y41 CPE[5]
00  //  6 x35y41 CPE[6]
18  //  7 x35y41 CPE[7]
00  //  8 x35y41 CPE[8]
04  //  9 x35y41 CPE[9]
C3  // 10 x35y42 CPE[0]  _a78  C_AND/D///    _a392  C_///AND/
5A  // 11 x35y42 CPE[1]  80'h00_FE60_00_0000_0C88_5AC3 modified with path inversions
88  // 12 x35y42 CPE[2]  80'h00_FE60_00_0000_0C88_AACC from netlist
0C  // 13 x35y42 CPE[3]      00_0000_00_0000_0000_F00F difference
00  // 14 x35y42 CPE[4]
00  // 15 x35y42 CPE[5]
00  // 16 x35y42 CPE[6]
60  // 17 x35y42 CPE[7]
FE  // 18 x35y42 CPE[8]
00  // 19 x35y42 CPE[9]
FF  // 20 x36y41 CPE[0]  _a165  C_/C_0_1///    
FF  // 21 x36y41 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x36y41 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 23 x36y41 CPE[3]
00  // 24 x36y41 CPE[4]
08  // 25 x36y41 CPE[5]
12  // 26 x36y41 CPE[6]
00  // 27 x36y41 CPE[7]
CF  // 28 x36y41 CPE[8]
00  // 29 x36y41 CPE[9]
0A  // 30 x36y42 CPE[0]  net1 = net2: _a151  C_ADDF2///ADDF2/
C5  // 31 x36y42 CPE[1]  80'h00_0078_00_0020_0C66_C50A modified with path inversions
66  // 32 x36y42 CPE[2]  80'h00_0078_00_0020_0C66_CA0A from netlist
0C  // 33 x36y42 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 34 x36y42 CPE[4]
00  // 35 x36y42 CPE[5]
00  // 36 x36y42 CPE[6]
78  // 37 x36y42 CPE[7]
00  // 38 x36y42 CPE[8]
00  // 39 x36y42 CPE[9]
08  // 40 x35y41 INMUX plane 2,1
12  // 41 x35y41 INMUX plane 4,3
01  // 42 x35y41 INMUX plane 6,5
09  // 43 x35y41 INMUX plane 8,7
03  // 44 x35y41 INMUX plane 10,9
09  // 45 x35y41 INMUX plane 12,11
39  // 46 x35y42 INMUX plane 2,1
04  // 47 x35y42 INMUX plane 4,3
04  // 48 x35y42 INMUX plane 6,5
0C  // 49 x35y42 INMUX plane 8,7
08  // 50 x35y42 INMUX plane 10,9
14  // 51 x35y42 INMUX plane 12,11
00  // 52 x36y41 INMUX plane 2,1
05  // 53 x36y41 INMUX plane 4,3
01  // 54 x36y41 INMUX plane 6,5
00  // 55 x36y41 INMUX plane 8,7
00  // 56 x36y41 INMUX plane 10,9
C0  // 57 x36y41 INMUX plane 12,11
03  // 58 x36y42 INMUX plane 2,1
08  // 59 x36y42 INMUX plane 4,3
07  // 60 x36y42 INMUX plane 6,5
40  // 61 x36y42 INMUX plane 8,7
04  // 62 x36y42 INMUX plane 10,9
18  // 63 x36y42 INMUX plane 12,11
90  // 64 x36y42 SB_BIG plane 1
34  // 65 x36y42 SB_BIG plane 1
00  // 66 x36y42 SB_DRIVE plane 2,1
48  // 67 x36y42 SB_BIG plane 2
12  // 68 x36y42 SB_BIG plane 2
92  // 69 x36y42 SB_BIG plane 3
14  // 70 x36y42 SB_BIG plane 3
00  // 71 x36y42 SB_DRIVE plane 4,3
48  // 72 x36y42 SB_BIG plane 4
12  // 73 x36y42 SB_BIG plane 4
56  // 74 x36y42 SB_BIG plane 5
24  // 75 x36y42 SB_BIG plane 5
01  // 76 x36y42 SB_DRIVE plane 6,5
48  // 77 x36y42 SB_BIG plane 6
02  // 78 x36y42 SB_BIG plane 6
48  // 79 x36y42 SB_BIG plane 7
12  // 80 x36y42 SB_BIG plane 7
00  // 81 x36y42 SB_DRIVE plane 8,7
48  // 82 x36y42 SB_BIG plane 8
12  // 83 x36y42 SB_BIG plane 8
71  // 84 x36y42 SB_BIG plane 9
12  // 85 x36y42 SB_BIG plane 9
00  // 86 x36y42 SB_DRIVE plane 10,9
41  // 87 x36y42 SB_BIG plane 10
12  // 88 x36y42 SB_BIG plane 10
48  // 89 x36y42 SB_BIG plane 11
14  // 90 x36y42 SB_BIG plane 11
00  // 91 x36y42 SB_DRIVE plane 12,11
51  // 92 x36y42 SB_BIG plane 12
12  // 93 x36y42 SB_BIG plane 12
D2  // 94 x35y41 SB_SML plane 1
85  // 95 x35y41 SB_SML plane 2,1
2A  // 96 x35y41 SB_SML plane 2
A8  // 97 x35y41 SB_SML plane 3
22  // 98 x35y41 SB_SML plane 4,3
65  // 99 x35y41 SB_SML plane 4
50  // 100 x35y41 SB_SML plane 5
85  // 101 x35y41 SB_SML plane 6,5
2A  // 102 x35y41 SB_SML plane 6
A8  // 103 x35y41 SB_SML plane 7
82  // 104 x35y41 SB_SML plane 8,7
2A  // 105 x35y41 SB_SML plane 8
A8  // 106 x35y41 SB_SML plane 9
82  // 107 x35y41 SB_SML plane 10,9
2C  // 108 x35y41 SB_SML plane 10
A8  // 109 x35y41 SB_SML plane 11
82  // 110 x35y41 SB_SML plane 12,11
28  // 111 x35y41 SB_SML plane 12
66 // -- CRC low byte
A8 // -- CRC high byte


// Config Latches on x37y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 10B9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
15 // y_sel: 41
0B // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 10C1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F0  //  0 x37y41 CPE[0]  _a438  C_AND////    _a437  C_///AND/
F0  //  1 x37y41 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  //  2 x37y41 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  //  3 x37y41 CPE[3]
00  //  4 x37y41 CPE[4]
00  //  5 x37y41 CPE[5]
00  //  6 x37y41 CPE[6]
78  //  7 x37y41 CPE[7]
00  //  8 x37y41 CPE[8]
0C  //  9 x37y41 CPE[9]
CF  // 10 x37y42 CPE[0]  _a436  C_AND////    _a435  C_///AND/
F0  // 11 x37y42 CPE[1]  80'h0C_0078_00_0000_0C88_F0CF modified with path inversions
88  // 12 x37y42 CPE[2]  80'h0C_0078_00_0000_0C88_F0CF from netlist
0C  // 13 x37y42 CPE[3]
00  // 14 x37y42 CPE[4]
00  // 15 x37y42 CPE[5]
00  // 16 x37y42 CPE[6]
78  // 17 x37y42 CPE[7]
00  // 18 x37y42 CPE[8]
0C  // 19 x37y42 CPE[9]
A3  // 20 x38y41 CPE[0]  net1 = net2: _a12  C_AND/D//AND/D
A3  // 21 x38y41 CPE[1]  80'h00_FE00_80_0000_0C88_A3A3 modified with path inversions
88  // 22 x38y41 CPE[2]  80'h00_FE00_80_0000_0C88_5CA3 from netlist
0C  // 23 x38y41 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 24 x38y41 CPE[4]
00  // 25 x38y41 CPE[5]
80  // 26 x38y41 CPE[6]
00  // 27 x38y41 CPE[7]
FE  // 28 x38y41 CPE[8]
00  // 29 x38y41 CPE[9]
7C  // 30 x38y42 CPE[0]  net1 = net2: _a48  C_ICOMP/D//ORAND/D
63  // 31 x38y42 CPE[1]  80'h00_FD00_80_0000_0C88_637C modified with path inversions
88  // 32 x38y42 CPE[2]  80'h00_FE00_80_0000_0C88_9CEC from netlist
0C  // 33 x38y42 CPE[3]      00_0300_00_0000_0000_FF90 difference
00  // 34 x38y42 CPE[4]
00  // 35 x38y42 CPE[5]
80  // 36 x38y42 CPE[6]
00  // 37 x38y42 CPE[7]
FD  // 38 x38y42 CPE[8]
00  // 39 x38y42 CPE[9]
00  // 40 x37y41 INMUX plane 2,1
00  // 41 x37y41 INMUX plane 4,3
1A  // 42 x37y41 INMUX plane 6,5
00  // 43 x37y41 INMUX plane 8,7
00  // 44 x37y41 INMUX plane 10,9
00  // 45 x37y41 INMUX plane 12,11
01  // 46 x37y42 INMUX plane 2,1
33  // 47 x37y42 INMUX plane 4,3
00  // 48 x37y42 INMUX plane 6,5
10  // 49 x37y42 INMUX plane 8,7
0B  // 50 x37y42 INMUX plane 10,9
08  // 51 x37y42 INMUX plane 12,11
28  // 52 x38y41 INMUX plane 2,1
1C  // 53 x38y41 INMUX plane 4,3
00  // 54 x38y41 INMUX plane 6,5
1F  // 55 x38y41 INMUX plane 8,7
05  // 56 x38y41 INMUX plane 10,9
25  // 57 x38y41 INMUX plane 12,11
19  // 58 x38y42 INMUX plane 2,1
2A  // 59 x38y42 INMUX plane 4,3
30  // 60 x38y42 INMUX plane 6,5
32  // 61 x38y42 INMUX plane 8,7
88  // 62 x38y42 INMUX plane 10,9
09  // 63 x38y42 INMUX plane 12,11
48  // 64 x37y41 SB_BIG plane 1
12  // 65 x37y41 SB_BIG plane 1
00  // 66 x37y41 SB_DRIVE plane 2,1
C8  // 67 x37y41 SB_BIG plane 2
12  // 68 x37y41 SB_BIG plane 2
48  // 69 x37y41 SB_BIG plane 3
10  // 70 x37y41 SB_BIG plane 3
10  // 71 x37y41 SB_DRIVE plane 4,3
84  // 72 x37y41 SB_BIG plane 4
02  // 73 x37y41 SB_BIG plane 4
48  // 74 x37y41 SB_BIG plane 5
12  // 75 x37y41 SB_BIG plane 5
00  // 76 x37y41 SB_DRIVE plane 6,5
71  // 77 x37y41 SB_BIG plane 6
12  // 78 x37y41 SB_BIG plane 6
08  // 79 x37y41 SB_BIG plane 7
02  // 80 x37y41 SB_BIG plane 7
00  // 81 x37y41 SB_DRIVE plane 8,7
48  // 82 x37y41 SB_BIG plane 8
12  // 83 x37y41 SB_BIG plane 8
74  // 84 x37y41 SB_BIG plane 9
24  // 85 x37y41 SB_BIG plane 9
00  // 86 x37y41 SB_DRIVE plane 10,9
48  // 87 x37y41 SB_BIG plane 10
12  // 88 x37y41 SB_BIG plane 10
48  // 89 x37y41 SB_BIG plane 11
12  // 90 x37y41 SB_BIG plane 11
00  // 91 x37y41 SB_DRIVE plane 12,11
48  // 92 x37y41 SB_BIG plane 12
12  // 93 x37y41 SB_BIG plane 12
A8  // 94 x38y42 SB_SML plane 1
42  // 95 x38y42 SB_SML plane 2,1
35  // 96 x38y42 SB_SML plane 2
4B  // 97 x38y42 SB_SML plane 3
36  // 98 x38y42 SB_SML plane 4,3
04  // 99 x38y42 SB_SML plane 4
A8  // 100 x38y42 SB_SML plane 5
82  // 101 x38y42 SB_SML plane 6,5
2A  // 102 x38y42 SB_SML plane 6
A8  // 103 x38y42 SB_SML plane 7
42  // 104 x38y42 SB_SML plane 8,7
35  // 105 x38y42 SB_SML plane 8
DA  // 106 x38y42 SB_SML plane 9
85  // 107 x38y42 SB_SML plane 10,9
2E  // 108 x38y42 SB_SML plane 10
28  // 109 x38y42 SB_SML plane 11
82  // 110 x38y42 SB_SML plane 12,11
2A  // 111 x38y42 SB_SML plane 12
1D // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x39y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1137     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
15 // y_sel: 41
03 // -- CRC low byte
49 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 113F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
15  //  0 x39y41 CPE[0]  _a132  C_AND/D///    _a71  C_///AND/
CC  //  1 x39y41 CPE[1]  80'h00_FE60_00_0000_0C88_CC15 modified with path inversions
88  //  2 x39y41 CPE[2]  80'h00_FE60_00_0000_0C88_CC8A from netlist
0C  //  3 x39y41 CPE[3]      00_0000_00_0000_0000_009F difference
00  //  4 x39y41 CPE[4]
00  //  5 x39y41 CPE[5]
00  //  6 x39y41 CPE[6]
60  //  7 x39y41 CPE[7]
FE  //  8 x39y41 CPE[8]
00  //  9 x39y41 CPE[9]
FF  // 10 x39y42 CPE[0]  _a481  C_////Bridge
FF  // 11 x39y42 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x39y42 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x39y42 CPE[3]
00  // 14 x39y42 CPE[4]
00  // 15 x39y42 CPE[5]
00  // 16 x39y42 CPE[6]
A3  // 17 x39y42 CPE[7]
00  // 18 x39y42 CPE[8]
00  // 19 x39y42 CPE[9]
FF  // 20 x40y41 CPE[0]  _a494  C_////Bridge
FF  // 21 x40y41 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x40y41 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x40y41 CPE[3]
00  // 24 x40y41 CPE[4]
00  // 25 x40y41 CPE[5]
00  // 26 x40y41 CPE[6]
A3  // 27 x40y41 CPE[7]
00  // 28 x40y41 CPE[8]
00  // 29 x40y41 CPE[9]
F3  // 30 x40y42 CPE[0]  _a87  C_MX2b/D///    
00  // 31 x40y42 CPE[1]  80'h00_F500_00_0040_0AC8_00F3 modified with path inversions
C8  // 32 x40y42 CPE[2]  80'h00_F600_00_0040_0ACC_00FC from netlist
0A  // 33 x40y42 CPE[3]      00_0300_00_0000_0004_000F difference
40  // 34 x40y42 CPE[4]
00  // 35 x40y42 CPE[5]
00  // 36 x40y42 CPE[6]
00  // 37 x40y42 CPE[7]
F5  // 38 x40y42 CPE[8]
00  // 39 x40y42 CPE[9]
1D  // 40 x39y41 INMUX plane 2,1
2B  // 41 x39y41 INMUX plane 4,3
30  // 42 x39y41 INMUX plane 6,5
38  // 43 x39y41 INMUX plane 8,7
00  // 44 x39y41 INMUX plane 10,9
28  // 45 x39y41 INMUX plane 12,11
08  // 46 x39y42 INMUX plane 2,1
38  // 47 x39y42 INMUX plane 4,3
00  // 48 x39y42 INMUX plane 6,5
00  // 49 x39y42 INMUX plane 8,7
00  // 50 x39y42 INMUX plane 10,9
21  // 51 x39y42 INMUX plane 12,11
00  // 52 x40y41 INMUX plane 2,1
00  // 53 x40y41 INMUX plane 4,3
03  // 54 x40y41 INMUX plane 6,5
60  // 55 x40y41 INMUX plane 8,7
C0  // 56 x40y41 INMUX plane 10,9
60  // 57 x40y41 INMUX plane 12,11
29  // 58 x40y42 INMUX plane 2,1
01  // 59 x40y42 INMUX plane 4,3
C0  // 60 x40y42 INMUX plane 6,5
5D  // 61 x40y42 INMUX plane 8,7
E9  // 62 x40y42 INMUX plane 10,9
48  // 63 x40y42 INMUX plane 12,11
CB  // 64 x40y42 SB_BIG plane 1
34  // 65 x40y42 SB_BIG plane 1
00  // 66 x40y42 SB_DRIVE plane 2,1
48  // 67 x40y42 SB_BIG plane 2
12  // 68 x40y42 SB_BIG plane 2
C9  // 69 x40y42 SB_BIG plane 3
26  // 70 x40y42 SB_BIG plane 3
00  // 71 x40y42 SB_DRIVE plane 4,3
50  // 72 x40y42 SB_BIG plane 4
28  // 73 x40y42 SB_BIG plane 4
96  // 74 x40y42 SB_BIG plane 5
22  // 75 x40y42 SB_BIG plane 5
00  // 76 x40y42 SB_DRIVE plane 6,5
48  // 77 x40y42 SB_BIG plane 6
12  // 78 x40y42 SB_BIG plane 6
48  // 79 x40y42 SB_BIG plane 7
10  // 80 x40y42 SB_BIG plane 7
00  // 81 x40y42 SB_DRIVE plane 8,7
08  // 82 x40y42 SB_BIG plane 8
10  // 83 x40y42 SB_BIG plane 8
F8  // 84 x40y42 SB_BIG plane 9
18  // 85 x40y42 SB_BIG plane 9
04  // 86 x40y42 SB_DRIVE plane 10,9
98  // 87 x40y42 SB_BIG plane 10
14  // 88 x40y42 SB_BIG plane 10
48  // 89 x40y42 SB_BIG plane 11
12  // 90 x40y42 SB_BIG plane 11
00  // 91 x40y42 SB_DRIVE plane 12,11
D8  // 92 x40y42 SB_BIG plane 12
16  // 93 x40y42 SB_BIG plane 12
D4  // 94 x39y41 SB_SML plane 1
84  // 95 x39y41 SB_SML plane 2,1
2C  // 96 x39y41 SB_SML plane 2
A8  // 97 x39y41 SB_SML plane 3
12  // 98 x39y41 SB_SML plane 4,3
2B  // 99 x39y41 SB_SML plane 4
81  // 100 x39y41 SB_SML plane 5
81  // 101 x39y41 SB_SML plane 6,5
28  // 102 x39y41 SB_SML plane 6
A8  // 103 x39y41 SB_SML plane 7
82  // 104 x39y41 SB_SML plane 8,7
2A  // 105 x39y41 SB_SML plane 8
A8  // 106 x39y41 SB_SML plane 9
80  // 107 x39y41 SB_SML plane 10,9
2A  // 108 x39y41 SB_SML plane 10
C8  // 109 x39y41 SB_SML plane 11
82  // 110 x39y41 SB_SML plane 12,11
2A  // 111 x39y41 SB_SML plane 12
61 // -- CRC low byte
9B // -- CRC high byte


// Config Latches on x41y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 11B5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
15 // y_sel: 41
DB // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 11BD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
50  //  0 x41y41 CPE[0]  net1 = net2: _a180  C_ADDF2///ADDF2/
5A  //  1 x41y41 CPE[1]  80'h00_0078_00_0020_0C66_5A50 modified with path inversions
66  //  2 x41y41 CPE[2]  80'h00_0078_00_0020_0C66_AAA0 from netlist
0C  //  3 x41y41 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  //  4 x41y41 CPE[4]
00  //  5 x41y41 CPE[5]
00  //  6 x41y41 CPE[6]
78  //  7 x41y41 CPE[7]
00  //  8 x41y41 CPE[8]
00  //  9 x41y41 CPE[9]
C0  // 10 x41y42 CPE[0]  net1 = net2: _a182  C_ADDF2///ADDF2/
C0  // 11 x41y42 CPE[1]  80'h00_0078_00_0020_0C66_C0C0 modified with path inversions
66  // 12 x41y42 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  // 13 x41y42 CPE[3]
20  // 14 x41y42 CPE[4]
00  // 15 x41y42 CPE[5]
00  // 16 x41y42 CPE[6]
78  // 17 x41y42 CPE[7]
00  // 18 x41y42 CPE[8]
00  // 19 x41y42 CPE[9]
5C  // 20 x42y41 CPE[0]  net1 = net2: _a23  C_AND/D//AND/D
F2  // 21 x42y41 CPE[1]  80'h00_FD00_80_0000_0C88_F25C modified with path inversions
88  // 22 x42y41 CPE[2]  80'h00_FE00_80_0000_0C88_F8AC from netlist
0C  // 23 x42y41 CPE[3]      00_0300_00_0000_0000_0AF0 difference
00  // 24 x42y41 CPE[4]
00  // 25 x42y41 CPE[5]
80  // 26 x42y41 CPE[6]
00  // 27 x42y41 CPE[7]
FD  // 28 x42y41 CPE[8]
00  // 29 x42y41 CPE[9]
FF  // 30 x42y42 CPE[0]  _a21  C_AND/D///    
CC  // 31 x42y42 CPE[1]  80'h00_FD00_00_0000_0C88_CCFF modified with path inversions
88  // 32 x42y42 CPE[2]  80'h00_FE00_00_0000_0C88_CCFF from netlist
0C  // 33 x42y42 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 34 x42y42 CPE[4]
00  // 35 x42y42 CPE[5]
00  // 36 x42y42 CPE[6]
00  // 37 x42y42 CPE[7]
FD  // 38 x42y42 CPE[8]
00  // 39 x42y42 CPE[9]
28  // 40 x41y41 INMUX plane 2,1
0C  // 41 x41y41 INMUX plane 4,3
00  // 42 x41y41 INMUX plane 6,5
05  // 43 x41y41 INMUX plane 8,7
00  // 44 x41y41 INMUX plane 10,9
00  // 45 x41y41 INMUX plane 12,11
01  // 46 x41y42 INMUX plane 2,1
39  // 47 x41y42 INMUX plane 4,3
00  // 48 x41y42 INMUX plane 6,5
20  // 49 x41y42 INMUX plane 8,7
09  // 50 x41y42 INMUX plane 10,9
20  // 51 x41y42 INMUX plane 12,11
2A  // 52 x42y41 INMUX plane 2,1
2E  // 53 x42y41 INMUX plane 4,3
F5  // 54 x42y41 INMUX plane 6,5
1D  // 55 x42y41 INMUX plane 8,7
81  // 56 x42y41 INMUX plane 10,9
02  // 57 x42y41 INMUX plane 12,11
19  // 58 x42y42 INMUX plane 2,1
00  // 59 x42y42 INMUX plane 4,3
F0  // 60 x42y42 INMUX plane 6,5
39  // 61 x42y42 INMUX plane 8,7
88  // 62 x42y42 INMUX plane 10,9
E9  // 63 x42y42 INMUX plane 12,11
48  // 64 x41y41 SB_BIG plane 1
12  // 65 x41y41 SB_BIG plane 1
00  // 66 x41y41 SB_DRIVE plane 2,1
48  // 67 x41y41 SB_BIG plane 2
12  // 68 x41y41 SB_BIG plane 2
48  // 69 x41y41 SB_BIG plane 3
12  // 70 x41y41 SB_BIG plane 3
00  // 71 x41y41 SB_DRIVE plane 4,3
48  // 72 x41y41 SB_BIG plane 4
12  // 73 x41y41 SB_BIG plane 4
86  // 74 x41y41 SB_BIG plane 5
22  // 75 x41y41 SB_BIG plane 5
04  // 76 x41y41 SB_DRIVE plane 6,5
08  // 77 x41y41 SB_BIG plane 6
12  // 78 x41y41 SB_BIG plane 6
48  // 79 x41y41 SB_BIG plane 7
02  // 80 x41y41 SB_BIG plane 7
00  // 81 x41y41 SB_DRIVE plane 8,7
48  // 82 x41y41 SB_BIG plane 8
12  // 83 x41y41 SB_BIG plane 8
B0  // 84 x41y41 SB_BIG plane 9
24  // 85 x41y41 SB_BIG plane 9
00  // 86 x41y41 SB_DRIVE plane 10,9
48  // 87 x41y41 SB_BIG plane 10
12  // 88 x41y41 SB_BIG plane 10
41  // 89 x41y41 SB_BIG plane 11
12  // 90 x41y41 SB_BIG plane 11
00  // 91 x41y41 SB_DRIVE plane 12,11
94  // 92 x41y41 SB_BIG plane 12
14  // 93 x41y41 SB_BIG plane 12
B1  // 94 x42y42 SB_SML plane 1
82  // 95 x42y42 SB_SML plane 2,1
2C  // 96 x42y42 SB_SML plane 2
B9  // 97 x42y42 SB_SML plane 3
82  // 98 x42y42 SB_SML plane 4,3
25  // 99 x42y42 SB_SML plane 4
A1  // 100 x42y42 SB_SML plane 5
12  // 101 x42y42 SB_SML plane 6,5
2A  // 102 x42y42 SB_SML plane 6
C2  // 103 x42y42 SB_SML plane 7
20  // 104 x42y42 SB_SML plane 8,7
3C  // 105 x42y42 SB_SML plane 8
22  // 106 x42y42 SB_SML plane 9
85  // 107 x42y42 SB_SML plane 10,9
2A  // 108 x42y42 SB_SML plane 10
02  // 109 x42y42 SB_SML plane 11
A3  // 110 x42y42 SB_SML plane 12,11
05  // 111 x42y42 SB_SML plane 12
CE // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x43y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1233     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
15 // y_sel: 41
B3 // -- CRC low byte
7A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 123B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0C  //  0 x43y41 CPE[0]  _a88  C_MX2b/D///    
00  //  1 x43y41 CPE[1]  80'h00_F900_00_0040_0A30_000C modified with path inversions
30  //  2 x43y41 CPE[2]  80'h00_F600_00_0040_0A30_000C from netlist
0A  //  3 x43y41 CPE[3]      00_0F00_00_0000_0000_0000 difference
40  //  4 x43y41 CPE[4]
00  //  5 x43y41 CPE[5]
00  //  6 x43y41 CPE[6]
00  //  7 x43y41 CPE[7]
F9  //  8 x43y41 CPE[8]
00  //  9 x43y41 CPE[9]
00  // 10 x43y42 CPE[0]
00  // 11 x43y42 CPE[1]
00  // 12 x43y42 CPE[2]
00  // 13 x43y42 CPE[3]
00  // 14 x43y42 CPE[4]
00  // 15 x43y42 CPE[5]
00  // 16 x43y42 CPE[6]
00  // 17 x43y42 CPE[7]
00  // 18 x43y42 CPE[8]
00  // 19 x43y42 CPE[9]
FF  // 20 x44y41 CPE[0]  _a486  C_////Bridge
FF  // 21 x44y41 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 22 x44y41 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 23 x44y41 CPE[3]
00  // 24 x44y41 CPE[4]
00  // 25 x44y41 CPE[5]
00  // 26 x44y41 CPE[6]
A7  // 27 x44y41 CPE[7]
00  // 28 x44y41 CPE[8]
00  // 29 x44y41 CPE[9]
0C  // 30 x44y42 CPE[0]  _a353  C_MX2b////    
00  // 31 x44y42 CPE[1]  80'h00_0018_00_0040_0A32_000C modified with path inversions
32  // 32 x44y42 CPE[2]  80'h00_0018_00_0040_0A30_000C from netlist
0A  // 33 x44y42 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 34 x44y42 CPE[4]
00  // 35 x44y42 CPE[5]
00  // 36 x44y42 CPE[6]
18  // 37 x44y42 CPE[7]
00  // 38 x44y42 CPE[8]
00  // 39 x44y42 CPE[9]
18  // 40 x43y41 INMUX plane 2,1
00  // 41 x43y41 INMUX plane 4,3
08  // 42 x43y41 INMUX plane 6,5
00  // 43 x43y41 INMUX plane 8,7
18  // 44 x43y41 INMUX plane 10,9
01  // 45 x43y41 INMUX plane 12,11
28  // 46 x43y42 INMUX plane 2,1
00  // 47 x43y42 INMUX plane 4,3
09  // 48 x43y42 INMUX plane 6,5
11  // 49 x43y42 INMUX plane 8,7
01  // 50 x43y42 INMUX plane 10,9
01  // 51 x43y42 INMUX plane 12,11
00  // 52 x44y41 INMUX plane 2,1
00  // 53 x44y41 INMUX plane 4,3
00  // 54 x44y41 INMUX plane 6,5
50  // 55 x44y41 INMUX plane 8,7
00  // 56 x44y41 INMUX plane 10,9
58  // 57 x44y41 INMUX plane 12,11
09  // 58 x44y42 INMUX plane 2,1
09  // 59 x44y42 INMUX plane 4,3
3F  // 60 x44y42 INMUX plane 6,5
59  // 61 x44y42 INMUX plane 8,7
9A  // 62 x44y42 INMUX plane 10,9
41  // 63 x44y42 INMUX plane 12,11
48  // 64 x44y42 SB_BIG plane 1
12  // 65 x44y42 SB_BIG plane 1
00  // 66 x44y42 SB_DRIVE plane 2,1
00  // 67 x44y42 SB_BIG plane 2
00  // 68 x44y42 SB_BIG plane 2
A3  // 69 x44y42 SB_BIG plane 3
42  // 70 x44y42 SB_BIG plane 3
00  // 71 x44y42 SB_DRIVE plane 4,3
98  // 72 x44y42 SB_BIG plane 4
16  // 73 x44y42 SB_BIG plane 4
99  // 74 x44y42 SB_BIG plane 5
36  // 75 x44y42 SB_BIG plane 5
00  // 76 x44y42 SB_DRIVE plane 6,5
00  // 77 x44y42 SB_BIG plane 6
00  // 78 x44y42 SB_BIG plane 6
48  // 79 x44y42 SB_BIG plane 7
12  // 80 x44y42 SB_BIG plane 7
00  // 81 x44y42 SB_DRIVE plane 8,7
48  // 82 x44y42 SB_BIG plane 8
02  // 83 x44y42 SB_BIG plane 8
21  // 84 x44y42 SB_BIG plane 9
00  // 85 x44y42 SB_BIG plane 9
00  // 86 x44y42 SB_DRIVE plane 10,9
00  // 87 x44y42 SB_BIG plane 10
00  // 88 x44y42 SB_BIG plane 10
00  // 89 x44y42 SB_BIG plane 11
00  // 90 x44y42 SB_BIG plane 11
00  // 91 x44y42 SB_DRIVE plane 12,11
80  // 92 x44y42 SB_BIG plane 12
30  // 93 x44y42 SB_BIG plane 12
28  // 94 x43y41 SB_SML plane 1
03  // 95 x43y41 SB_SML plane 2,1
00  // 96 x43y41 SB_SML plane 2
A8  // 97 x43y41 SB_SML plane 3
82  // 98 x43y41 SB_SML plane 4,3
4A  // 99 x43y41 SB_SML plane 4
E8  // 100 x43y41 SB_SML plane 5
02  // 101 x43y41 SB_SML plane 6,5
00  // 102 x43y41 SB_SML plane 6
D2  // 103 x43y41 SB_SML plane 7
93  // 104 x43y41 SB_SML plane 8,7
5C  // 105 x43y41 SB_SML plane 8
00  // 106 x43y41 SB_SML plane 9
00  // 107 x43y41 SB_SML plane 10,9
00  // 108 x43y41 SB_SML plane 10
00  // 109 x43y41 SB_SML plane 11
00  // 110 x43y41 SB_SML plane 12,11
40  // 111 x43y41 SB_SML plane 12
FF // -- CRC low byte
C8 // -- CRC high byte


// Config Latches on x45y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 12B1     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
15 // y_sel: 41
6B // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 12B9
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
C0  //  0 x45y41 CPE[0]  net1 = net2: _a200  C_ADDF2///ADDF2/
30  //  1 x45y41 CPE[1]  80'h00_0078_00_0020_0C66_30C0 modified with path inversions
66  //  2 x45y41 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  //  3 x45y41 CPE[3]      00_0000_00_0000_0000_F000 difference
20  //  4 x45y41 CPE[4]
00  //  5 x45y41 CPE[5]
00  //  6 x45y41 CPE[6]
78  //  7 x45y41 CPE[7]
00  //  8 x45y41 CPE[8]
00  //  9 x45y41 CPE[9]
C0  // 10 x45y42 CPE[0]  _a191  C_ADDF////    
00  // 11 x45y42 CPE[1]  80'h00_0018_00_0010_0666_00C0 modified with path inversions
66  // 12 x45y42 CPE[2]  80'h00_0018_00_0010_0666_00C0 from netlist
06  // 13 x45y42 CPE[3]
10  // 14 x45y42 CPE[4]
00  // 15 x45y42 CPE[5]
00  // 16 x45y42 CPE[6]
18  // 17 x45y42 CPE[7]
00  // 18 x45y42 CPE[8]
00  // 19 x45y42 CPE[9]
00  // 20 x46y41 CPE[0]
00  // 21 x46y41 CPE[1]
00  // 22 x46y41 CPE[2]
00  // 23 x46y41 CPE[3]
00  // 24 x46y41 CPE[4]
00  // 25 x46y41 CPE[5]
00  // 26 x46y41 CPE[6]
00  // 27 x46y41 CPE[7]
00  // 28 x46y41 CPE[8]
00  // 29 x46y41 CPE[9]
AC  // 30 x46y42 CPE[0]  net1 = net2: _a25  C_AND/D//AND/D
C3  // 31 x46y42 CPE[1]  80'h00_FD00_80_0000_0C88_C3AC modified with path inversions
88  // 32 x46y42 CPE[2]  80'h00_FE00_80_0000_0C88_CCAC from netlist
0C  // 33 x46y42 CPE[3]      00_0300_00_0000_0000_0F00 difference
00  // 34 x46y42 CPE[4]
00  // 35 x46y42 CPE[5]
80  // 36 x46y42 CPE[6]
00  // 37 x46y42 CPE[7]
FD  // 38 x46y42 CPE[8]
00  // 39 x46y42 CPE[9]
18  // 40 x45y41 INMUX plane 2,1
3C  // 41 x45y41 INMUX plane 4,3
00  // 42 x45y41 INMUX plane 6,5
01  // 43 x45y41 INMUX plane 8,7
00  // 44 x45y41 INMUX plane 10,9
28  // 45 x45y41 INMUX plane 12,11
00  // 46 x45y42 INMUX plane 2,1
38  // 47 x45y42 INMUX plane 4,3
10  // 48 x45y42 INMUX plane 6,5
00  // 49 x45y42 INMUX plane 8,7
01  // 50 x45y42 INMUX plane 10,9
20  // 51 x45y42 INMUX plane 12,11
00  // 52 x46y41 INMUX plane 2,1
00  // 53 x46y41 INMUX plane 4,3
40  // 54 x46y41 INMUX plane 6,5
A8  // 55 x46y41 INMUX plane 8,7
40  // 56 x46y41 INMUX plane 10,9
83  // 57 x46y41 INMUX plane 12,11
18  // 58 x46y42 INMUX plane 2,1
0C  // 59 x46y42 INMUX plane 4,3
30  // 60 x46y42 INMUX plane 6,5
88  // 61 x46y42 INMUX plane 8,7
40  // 62 x46y42 INMUX plane 10,9
C8  // 63 x46y42 INMUX plane 12,11
48  // 64 x45y41 SB_BIG plane 1
10  // 65 x45y41 SB_BIG plane 1
00  // 66 x45y41 SB_DRIVE plane 2,1
56  // 67 x45y41 SB_BIG plane 2
34  // 68 x45y41 SB_BIG plane 2
00  // 69 x45y41 SB_BIG plane 3
00  // 70 x45y41 SB_BIG plane 3
00  // 71 x45y41 SB_DRIVE plane 4,3
48  // 72 x45y41 SB_BIG plane 4
12  // 73 x45y41 SB_BIG plane 4
54  // 74 x45y41 SB_BIG plane 5
34  // 75 x45y41 SB_BIG plane 5
00  // 76 x45y41 SB_DRIVE plane 6,5
48  // 77 x45y41 SB_BIG plane 6
12  // 78 x45y41 SB_BIG plane 6
00  // 79 x45y41 SB_BIG plane 7
00  // 80 x45y41 SB_BIG plane 7
00  // 81 x45y41 SB_DRIVE plane 8,7
48  // 82 x45y41 SB_BIG plane 8
00  // 83 x45y41 SB_BIG plane 8
00  // 84 x45y41 SB_BIG plane 9
00  // 85 x45y41 SB_BIG plane 9
00  // 86 x45y41 SB_DRIVE plane 10,9
00  // 87 x45y41 SB_BIG plane 10
00  // 88 x45y41 SB_BIG plane 10
58  // 89 x45y41 SB_BIG plane 11
00  // 90 x45y41 SB_BIG plane 11
00  // 91 x45y41 SB_DRIVE plane 12,11
00  // 92 x45y41 SB_BIG plane 12
00  // 93 x45y41 SB_BIG plane 12
A8  // 94 x46y42 SB_SML plane 1
82  // 95 x46y42 SB_SML plane 2,1
2A  // 96 x46y42 SB_SML plane 2
00  // 97 x46y42 SB_SML plane 3
80  // 98 x46y42 SB_SML plane 4,3
53  // 99 x46y42 SB_SML plane 4
58  // 100 x46y42 SB_SML plane 5
85  // 101 x46y42 SB_SML plane 6,5
43  // 102 x46y42 SB_SML plane 6
18  // 103 x46y42 SB_SML plane 7
92  // 104 x46y42 SB_SML plane 8,7
23  // 105 x46y42 SB_SML plane 8
00  // 106 x46y42 SB_SML plane 9
00  // 107 x46y42 SB_SML plane 10,9
00  // 108 x46y42 SB_SML plane 10
18  // 109 x46y42 SB_SML plane 11
02  // 110 x46y42 SB_SML plane 12,11
63 // -- CRC low byte
23 // -- CRC high byte


// Config Latches on x47y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 132E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
15 // y_sel: 41
A3 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1336
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x47y41 CPE[0]
00  //  1 x47y41 CPE[1]
00  //  2 x47y41 CPE[2]
00  //  3 x47y41 CPE[3]
00  //  4 x47y41 CPE[4]
00  //  5 x47y41 CPE[5]
00  //  6 x47y41 CPE[6]
00  //  7 x47y41 CPE[7]
00  //  8 x47y41 CPE[8]
00  //  9 x47y41 CPE[9]
00  // 10 x47y42 CPE[0]
00  // 11 x47y42 CPE[1]
00  // 12 x47y42 CPE[2]
00  // 13 x47y42 CPE[3]
00  // 14 x47y42 CPE[4]
00  // 15 x47y42 CPE[5]
00  // 16 x47y42 CPE[6]
00  // 17 x47y42 CPE[7]
00  // 18 x47y42 CPE[8]
00  // 19 x47y42 CPE[9]
0C  // 20 x48y41 CPE[0]  _a357  C_MX2b////    
00  // 21 x48y41 CPE[1]  80'h00_0018_00_0040_0A33_000C modified with path inversions
33  // 22 x48y41 CPE[2]  80'h00_0018_00_0040_0A30_0003 from netlist
0A  // 23 x48y41 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 24 x48y41 CPE[4]
00  // 25 x48y41 CPE[5]
00  // 26 x48y41 CPE[6]
18  // 27 x48y41 CPE[7]
00  // 28 x48y41 CPE[8]
00  // 29 x48y41 CPE[9]
00  // 30 x48y42 CPE[0]
00  // 31 x48y42 CPE[1]
00  // 32 x48y42 CPE[2]
00  // 33 x48y42 CPE[3]
00  // 34 x48y42 CPE[4]
00  // 35 x48y42 CPE[5]
00  // 36 x48y42 CPE[6]
00  // 37 x48y42 CPE[7]
00  // 38 x48y42 CPE[8]
00  // 39 x48y42 CPE[9]
00  // 40 x47y41 INMUX plane 2,1
28  // 41 x47y41 INMUX plane 4,3
00  // 42 x47y41 INMUX plane 6,5
28  // 43 x47y41 INMUX plane 8,7
28  // 44 x47y41 INMUX plane 10,9
00  // 45 x47y41 INMUX plane 12,11
00  // 46 x47y42 INMUX plane 2,1
08  // 47 x47y42 INMUX plane 4,3
09  // 48 x47y42 INMUX plane 6,5
01  // 49 x47y42 INMUX plane 8,7
00  // 50 x47y42 INMUX plane 10,9
01  // 51 x47y42 INMUX plane 12,11
20  // 52 x48y41 INMUX plane 2,1
00  // 53 x48y41 INMUX plane 4,3
24  // 54 x48y41 INMUX plane 6,5
00  // 55 x48y41 INMUX plane 8,7
00  // 56 x48y41 INMUX plane 10,9
00  // 57 x48y41 INMUX plane 12,11
00  // 58 x48y42 INMUX plane 2,1
00  // 59 x48y42 INMUX plane 4,3
09  // 60 x48y42 INMUX plane 6,5
01  // 61 x48y42 INMUX plane 8,7
08  // 62 x48y42 INMUX plane 10,9
01  // 63 x48y42 INMUX plane 12,11
00  // 64 x48y42 SB_BIG plane 1
00  // 65 x48y42 SB_BIG plane 1
00  // 66 x48y42 SB_DRIVE plane 2,1
00  // 67 x48y42 SB_BIG plane 2
00  // 68 x48y42 SB_BIG plane 2
48  // 69 x48y42 SB_BIG plane 3
12  // 70 x48y42 SB_BIG plane 3
00  // 71 x48y42 SB_DRIVE plane 4,3
00  // 72 x48y42 SB_BIG plane 4
00  // 73 x48y42 SB_BIG plane 4
00  // 74 x48y42 SB_BIG plane 5
00  // 75 x48y42 SB_BIG plane 5
00  // 76 x48y42 SB_DRIVE plane 6,5
00  // 77 x48y42 SB_BIG plane 6
00  // 78 x48y42 SB_BIG plane 6
48  // 79 x48y42 SB_BIG plane 7
12  // 80 x48y42 SB_BIG plane 7
00  // 81 x48y42 SB_DRIVE plane 8,7
00  // 82 x48y42 SB_BIG plane 8
00  // 83 x48y42 SB_BIG plane 8
C0  // 84 x48y42 SB_BIG plane 9
01  // 85 x48y42 SB_BIG plane 9
00  // 86 x48y42 SB_DRIVE plane 10,9
00  // 87 x48y42 SB_BIG plane 10
00  // 88 x48y42 SB_BIG plane 10
00  // 89 x48y42 SB_BIG plane 11
00  // 90 x48y42 SB_BIG plane 11
00  // 91 x48y42 SB_DRIVE plane 12,11
00  // 92 x48y42 SB_BIG plane 12
00  // 93 x48y42 SB_BIG plane 12
00  // 94 x47y41 SB_SML plane 1
00  // 95 x47y41 SB_SML plane 2,1
00  // 96 x47y41 SB_SML plane 2
A8  // 97 x47y41 SB_SML plane 3
02  // 98 x47y41 SB_SML plane 4,3
00  // 99 x47y41 SB_SML plane 4
00  // 100 x47y41 SB_SML plane 5
00  // 101 x47y41 SB_SML plane 6,5
00  // 102 x47y41 SB_SML plane 6
28  // 103 x47y41 SB_SML plane 7
02  // 104 x47y41 SB_SML plane 8,7
79 // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x27y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 13A5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
16 // y_sel: 43
79 // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 13AD
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x27y43 CPE[0]
00  //  1 x27y43 CPE[1]
00  //  2 x27y43 CPE[2]
00  //  3 x27y43 CPE[3]
00  //  4 x27y43 CPE[4]
00  //  5 x27y43 CPE[5]
00  //  6 x27y43 CPE[6]
00  //  7 x27y43 CPE[7]
00  //  8 x27y43 CPE[8]
00  //  9 x27y43 CPE[9]
00  // 10 x27y44 CPE[0]
00  // 11 x27y44 CPE[1]
00  // 12 x27y44 CPE[2]
00  // 13 x27y44 CPE[3]
00  // 14 x27y44 CPE[4]
00  // 15 x27y44 CPE[5]
00  // 16 x27y44 CPE[6]
00  // 17 x27y44 CPE[7]
00  // 18 x27y44 CPE[8]
00  // 19 x27y44 CPE[9]
5F  // 20 x28y43 CPE[0]  _a418  C_AND////    _a414  C_///AND/
F5  // 21 x28y43 CPE[1]  80'h0C_0078_00_0000_0C88_F55F modified with path inversions
88  // 22 x28y43 CPE[2]  80'h0C_0078_00_0000_0C88_FAAF from netlist
0C  // 23 x28y43 CPE[3]      00_0000_00_0000_0000_0FF0 difference
00  // 24 x28y43 CPE[4]
00  // 25 x28y43 CPE[5]
00  // 26 x28y43 CPE[6]
78  // 27 x28y43 CPE[7]
00  // 28 x28y43 CPE[8]
0C  // 29 x28y43 CPE[9]
3F  // 30 x28y44 CPE[0]  _a413  C_AND////    _a395  C_///AND/
F0  // 31 x28y44 CPE[1]  80'h0C_0078_00_0000_0C88_F03F modified with path inversions
88  // 32 x28y44 CPE[2]  80'h0C_0078_00_0000_0C88_F0CF from netlist
0C  // 33 x28y44 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x28y44 CPE[4]
00  // 35 x28y44 CPE[5]
00  // 36 x28y44 CPE[6]
78  // 37 x28y44 CPE[7]
00  // 38 x28y44 CPE[8]
0C  // 39 x28y44 CPE[9]
00  // 40 x27y43 INMUX plane 2,1
00  // 41 x27y43 INMUX plane 4,3
00  // 42 x27y43 INMUX plane 6,5
08  // 43 x27y43 INMUX plane 8,7
01  // 44 x27y43 INMUX plane 10,9
00  // 45 x27y43 INMUX plane 12,11
00  // 46 x27y44 INMUX plane 2,1
00  // 47 x27y44 INMUX plane 4,3
00  // 48 x27y44 INMUX plane 6,5
00  // 49 x27y44 INMUX plane 8,7
01  // 50 x27y44 INMUX plane 10,9
20  // 51 x27y44 INMUX plane 12,11
00  // 52 x28y43 INMUX plane 2,1
04  // 53 x28y43 INMUX plane 4,3
04  // 54 x28y43 INMUX plane 6,5
00  // 55 x28y43 INMUX plane 8,7
01  // 56 x28y43 INMUX plane 10,9
00  // 57 x28y43 INMUX plane 12,11
00  // 58 x28y44 INMUX plane 2,1
30  // 59 x28y44 INMUX plane 4,3
00  // 60 x28y44 INMUX plane 6,5
20  // 61 x28y44 INMUX plane 8,7
01  // 62 x28y44 INMUX plane 10,9
00  // 63 x28y44 INMUX plane 12,11
00  // 64 x27y43 SB_BIG plane 1
00  // 65 x27y43 SB_BIG plane 1
00  // 66 x27y43 SB_DRIVE plane 2,1
00  // 67 x27y43 SB_BIG plane 2
00  // 68 x27y43 SB_BIG plane 2
48  // 69 x27y43 SB_BIG plane 3
12  // 70 x27y43 SB_BIG plane 3
00  // 71 x27y43 SB_DRIVE plane 4,3
48  // 72 x27y43 SB_BIG plane 4
12  // 73 x27y43 SB_BIG plane 4
00  // 74 x27y43 SB_BIG plane 5
00  // 75 x27y43 SB_BIG plane 5
00  // 76 x27y43 SB_DRIVE plane 6,5
42  // 77 x27y43 SB_BIG plane 6
0A  // 78 x27y43 SB_BIG plane 6
48  // 79 x27y43 SB_BIG plane 7
12  // 80 x27y43 SB_BIG plane 7
00  // 81 x27y43 SB_DRIVE plane 8,7
48  // 82 x27y43 SB_BIG plane 8
12  // 83 x27y43 SB_BIG plane 8
11  // 84 x27y43 SB_BIG plane 9
00  // 85 x27y43 SB_BIG plane 9
00  // 86 x27y43 SB_DRIVE plane 10,9
00  // 87 x27y43 SB_BIG plane 10
00  // 88 x27y43 SB_BIG plane 10
00  // 89 x27y43 SB_BIG plane 11
00  // 90 x27y43 SB_BIG plane 11
00  // 91 x27y43 SB_DRIVE plane 12,11
00  // 92 x27y43 SB_BIG plane 12
0A  // 93 x27y43 SB_BIG plane 12
00  // 94 x28y44 SB_SML plane 1
00  // 95 x28y44 SB_SML plane 2,1
00  // 96 x28y44 SB_SML plane 2
A8  // 97 x28y44 SB_SML plane 3
82  // 98 x28y44 SB_SML plane 4,3
2A  // 99 x28y44 SB_SML plane 4
00  // 100 x28y44 SB_SML plane 5
00  // 101 x28y44 SB_SML plane 6,5
00  // 102 x28y44 SB_SML plane 6
A8  // 103 x28y44 SB_SML plane 7
82  // 104 x28y44 SB_SML plane 8,7
32  // 105 x28y44 SB_SML plane 8
11  // 106 x28y44 SB_SML plane 9
F4 // -- CRC low byte
28 // -- CRC high byte


// Config Latches on x31y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 141E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
16 // y_sel: 43
F8 // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1426
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F0  //  0 x31y43 CPE[0]  _a38  C_AND////    _a473  C_///AND/
A3  //  1 x31y43 CPE[1]  80'h08_0078_00_0000_0C88_A3F0 modified with path inversions
88  //  2 x31y43 CPE[2]  80'h08_0078_00_0000_0C88_ACF0 from netlist
0C  //  3 x31y43 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  //  4 x31y43 CPE[4]
00  //  5 x31y43 CPE[5]
00  //  6 x31y43 CPE[6]
78  //  7 x31y43 CPE[7]
00  //  8 x31y43 CPE[8]
08  //  9 x31y43 CPE[9]
F0  // 10 x31y44 CPE[0]  _a472  C_AND////    _a471  C_///AND/
F0  // 11 x31y44 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 12 x31y44 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 13 x31y44 CPE[3]
00  // 14 x31y44 CPE[4]
00  // 15 x31y44 CPE[5]
00  // 16 x31y44 CPE[6]
78  // 17 x31y44 CPE[7]
00  // 18 x31y44 CPE[8]
0C  // 19 x31y44 CPE[9]
F0  // 20 x32y43 CPE[0]  _a454  C_AND////    _a453  C_///AND/
F0  // 21 x32y43 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 22 x32y43 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 23 x32y43 CPE[3]
00  // 24 x32y43 CPE[4]
00  // 25 x32y43 CPE[5]
00  // 26 x32y43 CPE[6]
78  // 27 x32y43 CPE[7]
00  // 28 x32y43 CPE[8]
0C  // 29 x32y43 CPE[9]
F0  // 30 x32y44 CPE[0]  _a452  C_AND////    _a451  C_///AND/
F0  // 31 x32y44 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 32 x32y44 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 33 x32y44 CPE[3]
00  // 34 x32y44 CPE[4]
00  // 35 x32y44 CPE[5]
00  // 36 x32y44 CPE[6]
78  // 37 x32y44 CPE[7]
00  // 38 x32y44 CPE[8]
0C  // 39 x32y44 CPE[9]
28  // 40 x31y43 INMUX plane 2,1
00  // 41 x31y43 INMUX plane 4,3
30  // 42 x31y43 INMUX plane 6,5
02  // 43 x31y43 INMUX plane 8,7
00  // 44 x31y43 INMUX plane 10,9
02  // 45 x31y43 INMUX plane 12,11
02  // 46 x31y44 INMUX plane 2,1
00  // 47 x31y44 INMUX plane 4,3
00  // 48 x31y44 INMUX plane 6,5
00  // 49 x31y44 INMUX plane 8,7
00  // 50 x31y44 INMUX plane 10,9
00  // 51 x31y44 INMUX plane 12,11
00  // 52 x32y43 INMUX plane 2,1
01  // 53 x32y43 INMUX plane 4,3
00  // 54 x32y43 INMUX plane 6,5
01  // 55 x32y43 INMUX plane 8,7
01  // 56 x32y43 INMUX plane 10,9
00  // 57 x32y43 INMUX plane 12,11
10  // 58 x32y44 INMUX plane 2,1
00  // 59 x32y44 INMUX plane 4,3
00  // 60 x32y44 INMUX plane 6,5
02  // 61 x32y44 INMUX plane 8,7
00  // 62 x32y44 INMUX plane 10,9
04  // 63 x32y44 INMUX plane 12,11
48  // 64 x31y43 SB_BIG plane 1
12  // 65 x31y43 SB_BIG plane 1
00  // 66 x31y43 SB_DRIVE plane 2,1
48  // 67 x31y43 SB_BIG plane 2
12  // 68 x31y43 SB_BIG plane 2
61  // 69 x31y43 SB_BIG plane 3
12  // 70 x31y43 SB_BIG plane 3
00  // 71 x31y43 SB_DRIVE plane 4,3
48  // 72 x31y43 SB_BIG plane 4
12  // 73 x31y43 SB_BIG plane 4
41  // 74 x31y43 SB_BIG plane 5
62  // 75 x31y43 SB_BIG plane 5
00  // 76 x31y43 SB_DRIVE plane 6,5
48  // 77 x31y43 SB_BIG plane 6
12  // 78 x31y43 SB_BIG plane 6
48  // 79 x31y43 SB_BIG plane 7
12  // 80 x31y43 SB_BIG plane 7
00  // 81 x31y43 SB_DRIVE plane 8,7
52  // 82 x31y43 SB_BIG plane 8
34  // 83 x31y43 SB_BIG plane 8
59  // 84 x31y43 SB_BIG plane 9
12  // 85 x31y43 SB_BIG plane 9
04  // 86 x31y43 SB_DRIVE plane 10,9
48  // 87 x31y43 SB_BIG plane 10
12  // 88 x31y43 SB_BIG plane 10
48  // 89 x31y43 SB_BIG plane 11
12  // 90 x31y43 SB_BIG plane 11
00  // 91 x31y43 SB_DRIVE plane 12,11
48  // 92 x31y43 SB_BIG plane 12
12  // 93 x31y43 SB_BIG plane 12
52  // 94 x32y44 SB_SML plane 1
83  // 95 x32y44 SB_SML plane 2,1
2A  // 96 x32y44 SB_SML plane 2
A8  // 97 x32y44 SB_SML plane 3
82  // 98 x32y44 SB_SML plane 4,3
2A  // 99 x32y44 SB_SML plane 4
A8  // 100 x32y44 SB_SML plane 5
82  // 101 x32y44 SB_SML plane 6,5
2A  // 102 x32y44 SB_SML plane 6
A8  // 103 x32y44 SB_SML plane 7
82  // 104 x32y44 SB_SML plane 8,7
2A  // 105 x32y44 SB_SML plane 8
B9  // 106 x32y44 SB_SML plane 9
82  // 107 x32y44 SB_SML plane 10,9
2A  // 108 x32y44 SB_SML plane 10
A8  // 109 x32y44 SB_SML plane 11
82  // 110 x32y44 SB_SML plane 12,11
2A  // 111 x32y44 SB_SML plane 12
35 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x33y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 149C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
16 // y_sel: 43
20 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 14A4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y43 CPE[0]  _a57  C_MX4a/D///    
5A  //  1 x33y43 CPE[1]  80'h00_FD00_00_0040_0C23_5A00 modified with path inversions
23  //  2 x33y43 CPE[2]  80'h00_FE00_00_0040_0C03_5A00 from netlist
0C  //  3 x33y43 CPE[3]      00_0300_00_0000_0020_0000 difference
40  //  4 x33y43 CPE[4]
00  //  5 x33y43 CPE[5]
00  //  6 x33y43 CPE[6]
00  //  7 x33y43 CPE[7]
FD  //  8 x33y43 CPE[8]
00  //  9 x33y43 CPE[9]
53  // 10 x33y44 CPE[0]  _a37  C_ICOMP/D///    _a55  C_///AND/D
A9  // 11 x33y44 CPE[1]  80'h00_FD00_80_0000_0C88_A953 modified with path inversions
88  // 12 x33y44 CPE[2]  80'h00_FE00_80_0000_0C88_A6AC from netlist
0C  // 13 x33y44 CPE[3]      00_0300_00_0000_0000_0FFF difference
00  // 14 x33y44 CPE[4]
00  // 15 x33y44 CPE[5]
80  // 16 x33y44 CPE[6]
00  // 17 x33y44 CPE[7]
FD  // 18 x33y44 CPE[8]
00  // 19 x33y44 CPE[9]
FF  // 20 x34y43 CPE[0]  _a384  C_AND////    
F1  // 21 x34y43 CPE[1]  80'h00_0018_00_0000_0C88_F1FF modified with path inversions
88  // 22 x34y43 CPE[2]  80'h00_0018_00_0000_0C88_F4FF from netlist
0C  // 23 x34y43 CPE[3]      00_0000_00_0000_0000_0500 difference
00  // 24 x34y43 CPE[4]
00  // 25 x34y43 CPE[5]
00  // 26 x34y43 CPE[6]
18  // 27 x34y43 CPE[7]
00  // 28 x34y43 CPE[8]
00  // 29 x34y43 CPE[9]
FF  // 30 x34y44 CPE[0]  _a497  C_////Bridge
FF  // 31 x34y44 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 32 x34y44 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 33 x34y44 CPE[3]
00  // 34 x34y44 CPE[4]
00  // 35 x34y44 CPE[5]
00  // 36 x34y44 CPE[6]
A2  // 37 x34y44 CPE[7]
00  // 38 x34y44 CPE[8]
00  // 39 x34y44 CPE[9]
2C  // 40 x33y43 INMUX plane 2,1
05  // 41 x33y43 INMUX plane 4,3
00  // 42 x33y43 INMUX plane 6,5
06  // 43 x33y43 INMUX plane 8,7
00  // 44 x33y43 INMUX plane 10,9
00  // 45 x33y43 INMUX plane 12,11
2B  // 46 x33y44 INMUX plane 2,1
05  // 47 x33y44 INMUX plane 4,3
3C  // 48 x33y44 INMUX plane 6,5
06  // 49 x33y44 INMUX plane 8,7
08  // 50 x33y44 INMUX plane 10,9
00  // 51 x33y44 INMUX plane 12,11
08  // 52 x34y43 INMUX plane 2,1
10  // 53 x34y43 INMUX plane 4,3
2C  // 54 x34y43 INMUX plane 6,5
41  // 55 x34y43 INMUX plane 8,7
08  // 56 x34y43 INMUX plane 10,9
C8  // 57 x34y43 INMUX plane 12,11
1B  // 58 x34y44 INMUX plane 2,1
05  // 59 x34y44 INMUX plane 4,3
00  // 60 x34y44 INMUX plane 6,5
40  // 61 x34y44 INMUX plane 8,7
01  // 62 x34y44 INMUX plane 10,9
C0  // 63 x34y44 INMUX plane 12,11
C3  // 64 x34y44 SB_BIG plane 1
10  // 65 x34y44 SB_BIG plane 1
00  // 66 x34y44 SB_DRIVE plane 2,1
92  // 67 x34y44 SB_BIG plane 2
14  // 68 x34y44 SB_BIG plane 2
48  // 69 x34y44 SB_BIG plane 3
42  // 70 x34y44 SB_BIG plane 3
00  // 71 x34y44 SB_DRIVE plane 4,3
48  // 72 x34y44 SB_BIG plane 4
12  // 73 x34y44 SB_BIG plane 4
48  // 74 x34y44 SB_BIG plane 5
12  // 75 x34y44 SB_BIG plane 5
00  // 76 x34y44 SB_DRIVE plane 6,5
48  // 77 x34y44 SB_BIG plane 6
12  // 78 x34y44 SB_BIG plane 6
48  // 79 x34y44 SB_BIG plane 7
16  // 80 x34y44 SB_BIG plane 7
10  // 81 x34y44 SB_DRIVE plane 8,7
8E  // 82 x34y44 SB_BIG plane 8
34  // 83 x34y44 SB_BIG plane 8
61  // 84 x34y44 SB_BIG plane 9
12  // 85 x34y44 SB_BIG plane 9
00  // 86 x34y44 SB_DRIVE plane 10,9
08  // 87 x34y44 SB_BIG plane 10
12  // 88 x34y44 SB_BIG plane 10
88  // 89 x34y44 SB_BIG plane 11
42  // 90 x34y44 SB_BIG plane 11
00  // 91 x34y44 SB_DRIVE plane 12,11
48  // 92 x34y44 SB_BIG plane 12
12  // 93 x34y44 SB_BIG plane 12
A8  // 94 x33y43 SB_SML plane 1
12  // 95 x33y43 SB_SML plane 2,1
2A  // 96 x33y43 SB_SML plane 2
D0  // 97 x33y43 SB_SML plane 3
93  // 98 x33y43 SB_SML plane 4,3
46  // 99 x33y43 SB_SML plane 4
C8  // 100 x33y43 SB_SML plane 5
84  // 101 x33y43 SB_SML plane 6,5
2A  // 102 x33y43 SB_SML plane 6
A1  // 103 x33y43 SB_SML plane 7
13  // 104 x33y43 SB_SML plane 8,7
47  // 105 x33y43 SB_SML plane 8
A8  // 106 x33y43 SB_SML plane 9
22  // 107 x33y43 SB_SML plane 10,9
28  // 108 x33y43 SB_SML plane 10
A8  // 109 x33y43 SB_SML plane 11
93  // 110 x33y43 SB_SML plane 12,11
54  // 111 x33y43 SB_SML plane 12
68 // -- CRC low byte
46 // -- CRC high byte


// Config Latches on x35y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 151A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
16 // y_sel: 43
48 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1522
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
21  //  0 x35y43 CPE[0]  _a51  C_///AND/
FF  //  1 x35y43 CPE[1]  80'h00_0060_00_0000_0C08_FF21 modified with path inversions
08  //  2 x35y43 CPE[2]  80'h00_0060_00_0000_0C08_FF82 from netlist
0C  //  3 x35y43 CPE[3]      00_0000_00_0000_0000_00A3 difference
00  //  4 x35y43 CPE[4]
00  //  5 x35y43 CPE[5]
00  //  6 x35y43 CPE[6]
60  //  7 x35y43 CPE[7]
00  //  8 x35y43 CPE[8]
00  //  9 x35y43 CPE[9]
A3  // 10 x35y44 CPE[0]  _a66  C_///AND/D
FF  // 11 x35y44 CPE[1]  80'h00_FE00_80_0000_0C08_FFA3 modified with path inversions
08  // 12 x35y44 CPE[2]  80'h00_FD00_80_0000_0C08_FF5C from netlist
0C  // 13 x35y44 CPE[3]      00_0300_00_0000_0000_00FF difference
00  // 14 x35y44 CPE[4]
00  // 15 x35y44 CPE[5]
80  // 16 x35y44 CPE[6]
00  // 17 x35y44 CPE[7]
FE  // 18 x35y44 CPE[8]
00  // 19 x35y44 CPE[9]
50  // 20 x36y43 CPE[0]  net1 = net2: _a158  C_ADDF2///ADDF2/
50  // 21 x36y43 CPE[1]  80'h00_0078_00_0020_0C66_5050 modified with path inversions
66  // 22 x36y43 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  // 23 x36y43 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 24 x36y43 CPE[4]
00  // 25 x36y43 CPE[5]
00  // 26 x36y43 CPE[6]
78  // 27 x36y43 CPE[7]
00  // 28 x36y43 CPE[8]
00  // 29 x36y43 CPE[9]
0C  // 30 x36y44 CPE[0]  net1 = net2: _a160  C_ADDF2///ADDF2/
0C  // 31 x36y44 CPE[1]  80'h00_0078_00_0020_0C66_0C0C modified with path inversions
66  // 32 x36y44 CPE[2]  80'h00_0078_00_0020_0C66_0C0C from netlist
0C  // 33 x36y44 CPE[3]
20  // 34 x36y44 CPE[4]
00  // 35 x36y44 CPE[5]
00  // 36 x36y44 CPE[6]
78  // 37 x36y44 CPE[7]
00  // 38 x36y44 CPE[8]
00  // 39 x36y44 CPE[9]
05  // 40 x35y43 INMUX plane 2,1
3E  // 41 x35y43 INMUX plane 4,3
18  // 42 x35y43 INMUX plane 6,5
02  // 43 x35y43 INMUX plane 8,7
18  // 44 x35y43 INMUX plane 10,9
00  // 45 x35y43 INMUX plane 12,11
3B  // 46 x35y44 INMUX plane 2,1
04  // 47 x35y44 INMUX plane 4,3
28  // 48 x35y44 INMUX plane 6,5
10  // 49 x35y44 INMUX plane 8,7
20  // 50 x35y44 INMUX plane 10,9
00  // 51 x35y44 INMUX plane 12,11
08  // 52 x36y43 INMUX plane 2,1
14  // 53 x36y43 INMUX plane 4,3
01  // 54 x36y43 INMUX plane 6,5
07  // 55 x36y43 INMUX plane 8,7
09  // 56 x36y43 INMUX plane 10,9
04  // 57 x36y43 INMUX plane 12,11
38  // 58 x36y44 INMUX plane 2,1
03  // 59 x36y44 INMUX plane 4,3
20  // 60 x36y44 INMUX plane 6,5
08  // 61 x36y44 INMUX plane 8,7
21  // 62 x36y44 INMUX plane 10,9
00  // 63 x36y44 INMUX plane 12,11
08  // 64 x35y43 SB_BIG plane 1
12  // 65 x35y43 SB_BIG plane 1
00  // 66 x35y43 SB_DRIVE plane 2,1
8C  // 67 x35y43 SB_BIG plane 2
24  // 68 x35y43 SB_BIG plane 2
6C  // 69 x35y43 SB_BIG plane 3
24  // 70 x35y43 SB_BIG plane 3
00  // 71 x35y43 SB_DRIVE plane 4,3
0E  // 72 x35y43 SB_BIG plane 4
26  // 73 x35y43 SB_BIG plane 4
48  // 74 x35y43 SB_BIG plane 5
12  // 75 x35y43 SB_BIG plane 5
10  // 76 x35y43 SB_DRIVE plane 6,5
48  // 77 x35y43 SB_BIG plane 6
12  // 78 x35y43 SB_BIG plane 6
5C  // 79 x35y43 SB_BIG plane 7
2A  // 80 x35y43 SB_BIG plane 7
00  // 81 x35y43 SB_DRIVE plane 8,7
08  // 82 x35y43 SB_BIG plane 8
12  // 83 x35y43 SB_BIG plane 8
61  // 84 x35y43 SB_BIG plane 9
32  // 85 x35y43 SB_BIG plane 9
00  // 86 x35y43 SB_DRIVE plane 10,9
51  // 87 x35y43 SB_BIG plane 10
12  // 88 x35y43 SB_BIG plane 10
48  // 89 x35y43 SB_BIG plane 11
12  // 90 x35y43 SB_BIG plane 11
10  // 91 x35y43 SB_DRIVE plane 12,11
88  // 92 x35y43 SB_BIG plane 12
12  // 93 x35y43 SB_BIG plane 12
5A  // 94 x36y44 SB_SML plane 1
17  // 95 x36y44 SB_SML plane 2,1
40  // 96 x36y44 SB_SML plane 2
52  // 97 x36y44 SB_SML plane 3
80  // 98 x36y44 SB_SML plane 4,3
2A  // 99 x36y44 SB_SML plane 4
A8  // 100 x36y44 SB_SML plane 5
82  // 101 x36y44 SB_SML plane 6,5
2E  // 102 x36y44 SB_SML plane 6
52  // 103 x36y44 SB_SML plane 7
80  // 104 x36y44 SB_SML plane 8,7
2A  // 105 x36y44 SB_SML plane 8
B1  // 106 x36y44 SB_SML plane 9
82  // 107 x36y44 SB_SML plane 10,9
2A  // 108 x36y44 SB_SML plane 10
A8  // 109 x36y44 SB_SML plane 11
22  // 110 x36y44 SB_SML plane 12,11
35  // 111 x36y44 SB_SML plane 12
E9 // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x37y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1598     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
16 // y_sel: 43
90 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 15A0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F5  //  0 x37y43 CPE[0]  _a434  C_AND////    _a433  C_///AND/
FA  //  1 x37y43 CPE[1]  80'h0C_0078_00_0000_0C88_FAF5 modified with path inversions
88  //  2 x37y43 CPE[2]  80'h0C_0078_00_0000_0C88_FAFA from netlist
0C  //  3 x37y43 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x37y43 CPE[4]
00  //  5 x37y43 CPE[5]
00  //  6 x37y43 CPE[6]
78  //  7 x37y43 CPE[7]
00  //  8 x37y43 CPE[8]
0C  //  9 x37y43 CPE[9]
3F  // 10 x37y44 CPE[0]  _a432  C_AND////    _a431  C_///AND/
F0  // 11 x37y44 CPE[1]  80'h0C_0078_00_0000_0C88_F03F modified with path inversions
88  // 12 x37y44 CPE[2]  80'h0C_0078_00_0000_0C88_F0CF from netlist
0C  // 13 x37y44 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x37y44 CPE[4]
00  // 15 x37y44 CPE[5]
00  // 16 x37y44 CPE[6]
78  // 17 x37y44 CPE[7]
00  // 18 x37y44 CPE[8]
0C  // 19 x37y44 CPE[9]
00  // 20 x38y43 CPE[0]  _a1  C_MX4a/D///    
53  // 21 x38y43 CPE[1]  80'h00_FE00_00_0040_0C0C_5300 modified with path inversions
0C  // 22 x38y43 CPE[2]  80'h00_FD00_00_0040_0C0C_5C00 from netlist
0C  // 23 x38y43 CPE[3]      00_0300_00_0000_0000_0F00 difference
40  // 24 x38y43 CPE[4]
00  // 25 x38y43 CPE[5]
00  // 26 x38y43 CPE[6]
00  // 27 x38y43 CPE[7]
FE  // 28 x38y43 CPE[8]
00  // 29 x38y43 CPE[9]
A3  // 30 x38y44 CPE[0]  _a65  C_MX4b/D///    _a509  C_////Bridge
00  // 31 x38y44 CPE[1]  80'h00_FDA0_00_0040_0ACC_00A3 modified with path inversions
CC  // 32 x38y44 CPE[2]  80'h00_FDA0_00_0040_0AC0_0053 from netlist
0A  // 33 x38y44 CPE[3]      00_0000_00_0000_000C_00F0 difference
40  // 34 x38y44 CPE[4]
00  // 35 x38y44 CPE[5]
00  // 36 x38y44 CPE[6]
A0  // 37 x38y44 CPE[7]
FD  // 38 x38y44 CPE[8]
00  // 39 x38y44 CPE[9]
0B  // 40 x37y43 INMUX plane 2,1
00  // 41 x37y43 INMUX plane 4,3
07  // 42 x37y43 INMUX plane 6,5
01  // 43 x37y43 INMUX plane 8,7
01  // 44 x37y43 INMUX plane 10,9
20  // 45 x37y43 INMUX plane 12,11
08  // 46 x37y44 INMUX plane 2,1
20  // 47 x37y44 INMUX plane 4,3
04  // 48 x37y44 INMUX plane 6,5
00  // 49 x37y44 INMUX plane 8,7
01  // 50 x37y44 INMUX plane 10,9
00  // 51 x37y44 INMUX plane 12,11
18  // 52 x38y43 INMUX plane 2,1
03  // 53 x38y43 INMUX plane 4,3
B8  // 54 x38y43 INMUX plane 6,5
07  // 55 x38y43 INMUX plane 8,7
88  // 56 x38y43 INMUX plane 10,9
C5  // 57 x38y43 INMUX plane 12,11
23  // 58 x38y44 INMUX plane 2,1
24  // 59 x38y44 INMUX plane 4,3
80  // 60 x38y44 INMUX plane 6,5
3C  // 61 x38y44 INMUX plane 8,7
A0  // 62 x38y44 INMUX plane 10,9
E0  // 63 x38y44 INMUX plane 12,11
48  // 64 x38y44 SB_BIG plane 1
18  // 65 x38y44 SB_BIG plane 1
00  // 66 x38y44 SB_DRIVE plane 2,1
1A  // 67 x38y44 SB_BIG plane 2
19  // 68 x38y44 SB_BIG plane 2
08  // 69 x38y44 SB_BIG plane 3
02  // 70 x38y44 SB_BIG plane 3
02  // 71 x38y44 SB_DRIVE plane 4,3
48  // 72 x38y44 SB_BIG plane 4
12  // 73 x38y44 SB_BIG plane 4
8E  // 74 x38y44 SB_BIG plane 5
24  // 75 x38y44 SB_BIG plane 5
00  // 76 x38y44 SB_DRIVE plane 6,5
48  // 77 x38y44 SB_BIG plane 6
12  // 78 x38y44 SB_BIG plane 6
96  // 79 x38y44 SB_BIG plane 7
22  // 80 x38y44 SB_BIG plane 7
40  // 81 x38y44 SB_DRIVE plane 8,7
48  // 82 x38y44 SB_BIG plane 8
14  // 83 x38y44 SB_BIG plane 8
71  // 84 x38y44 SB_BIG plane 9
12  // 85 x38y44 SB_BIG plane 9
00  // 86 x38y44 SB_DRIVE plane 10,9
48  // 87 x38y44 SB_BIG plane 10
12  // 88 x38y44 SB_BIG plane 10
48  // 89 x38y44 SB_BIG plane 11
12  // 90 x38y44 SB_BIG plane 11
00  // 91 x38y44 SB_DRIVE plane 12,11
48  // 92 x38y44 SB_BIG plane 12
10  // 93 x38y44 SB_BIG plane 12
36  // 94 x37y43 SB_SML plane 1
17  // 95 x37y43 SB_SML plane 2,1
2B  // 96 x37y43 SB_SML plane 2
B1  // 97 x37y43 SB_SML plane 3
B6  // 98 x37y43 SB_SML plane 4,3
39  // 99 x37y43 SB_SML plane 4
32  // 100 x37y43 SB_SML plane 5
25  // 101 x37y43 SB_SML plane 6,5
35  // 102 x37y43 SB_SML plane 6
19  // 103 x37y43 SB_SML plane 7
85  // 104 x37y43 SB_SML plane 8,7
2A  // 105 x37y43 SB_SML plane 8
B1  // 106 x37y43 SB_SML plane 9
82  // 107 x37y43 SB_SML plane 10,9
2A  // 108 x37y43 SB_SML plane 10
28  // 109 x37y43 SB_SML plane 11
13  // 110 x37y43 SB_SML plane 12,11
2A  // 111 x37y43 SB_SML plane 12
AB // -- CRC low byte
09 // -- CRC high byte


// Config Latches on x39y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1616     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
16 // y_sel: 43
98 // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 161E
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
5C  //  0 x39y43 CPE[0]  _a74  C_MX4b/D///    _a495  C_////Bridge
00  //  1 x39y43 CPE[1]  80'h00_FEA3_00_0040_0A32_005C modified with path inversions
32  //  2 x39y43 CPE[2]  80'h00_FDA3_00_0040_0A30_00AC from netlist
0A  //  3 x39y43 CPE[3]      00_0300_00_0000_0002_00F0 difference
40  //  4 x39y43 CPE[4]
00  //  5 x39y43 CPE[5]
00  //  6 x39y43 CPE[6]
A3  //  7 x39y43 CPE[7]
FE  //  8 x39y43 CPE[8]
00  //  9 x39y43 CPE[9]
C3  // 10 x39y44 CPE[0]  net1 = net2: _a56  C_AND/D//AND/D
F8  // 11 x39y44 CPE[1]  80'h00_FE00_80_0000_0C88_F8C3 modified with path inversions
88  // 12 x39y44 CPE[2]  80'h00_FE00_80_0000_0C88_F8CC from netlist
0C  // 13 x39y44 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 14 x39y44 CPE[4]
00  // 15 x39y44 CPE[5]
80  // 16 x39y44 CPE[6]
00  // 17 x39y44 CPE[7]
FE  // 18 x39y44 CPE[8]
00  // 19 x39y44 CPE[9]
5C  // 20 x40y43 CPE[0]  _a39  C_ORAND/D///    _a487  C_////Bridge
BF  // 21 x40y43 CPE[1]  80'h00_CEA4_00_0000_0888_BF5C modified with path inversions
88  // 22 x40y43 CPE[2]  80'h00_FEA4_00_0000_0888_EFA3 from netlist
08  // 23 x40y43 CPE[3]      00_3000_00_0000_0000_50FF difference
00  // 24 x40y43 CPE[4]
00  // 25 x40y43 CPE[5]
00  // 26 x40y43 CPE[6]
A4  // 27 x40y43 CPE[7]
CE  // 28 x40y43 CPE[8]
00  // 29 x40y43 CPE[9]
53  // 30 x40y44 CPE[0]  net1 = net2: _a108  C_AND/D//AND/D
3C  // 31 x40y44 CPE[1]  80'h00_FE00_80_0000_0C88_3C53 modified with path inversions
88  // 32 x40y44 CPE[2]  80'h00_FE00_80_0000_0C88_CCAC from netlist
0C  // 33 x40y44 CPE[3]      00_0000_00_0000_0000_F0FF difference
00  // 34 x40y44 CPE[4]
00  // 35 x40y44 CPE[5]
80  // 36 x40y44 CPE[6]
00  // 37 x40y44 CPE[7]
FE  // 38 x40y44 CPE[8]
B5 // -- CRC low byte
D9 // -- CRC high byte


// Config Latches on x41y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 164B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
16 // y_sel: 43
40 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1653
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
30  //  0 x41y43 CPE[0]  net1 = net2: _a184  C_ADDF2///ADDF2/
C0  //  1 x41y43 CPE[1]  80'h00_0078_00_0020_0C66_C030 modified with path inversions
66  //  2 x41y43 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  //  3 x41y43 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  //  4 x41y43 CPE[4]
00  //  5 x41y43 CPE[5]
00  //  6 x41y43 CPE[6]
78  //  7 x41y43 CPE[7]
00  //  8 x41y43 CPE[8]
00  //  9 x41y43 CPE[9]
03  // 10 x41y44 CPE[0]  net1 = net2: _a186  C_ADDF2///ADDF2/
03  // 11 x41y44 CPE[1]  80'h00_0078_00_0020_0C66_0303 modified with path inversions
66  // 12 x41y44 CPE[2]  80'h00_0078_00_0020_0C66_0C0C from netlist
0C  // 13 x41y44 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 14 x41y44 CPE[4]
00  // 15 x41y44 CPE[5]
00  // 16 x41y44 CPE[6]
78  // 17 x41y44 CPE[7]
00  // 18 x41y44 CPE[8]
00  // 19 x41y44 CPE[9]
FF  // 20 x42y43 CPE[0]  _a177  C_/C_0_1///    
FF  // 21 x42y43 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x42y43 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 23 x42y43 CPE[3]
00  // 24 x42y43 CPE[4]
08  // 25 x42y43 CPE[5]
12  // 26 x42y43 CPE[6]
00  // 27 x42y43 CPE[7]
CF  // 28 x42y43 CPE[8]
00  // 29 x42y43 CPE[9]
05  // 30 x42y44 CPE[0]  net1 = net2: _a168  C_ADDF2///ADDF2/
35  // 31 x42y44 CPE[1]  80'h00_0078_00_0020_0C66_3505 modified with path inversions
66  // 32 x42y44 CPE[2]  80'h00_0078_00_0020_0C66_CA0A from netlist
0C  // 33 x42y44 CPE[3]      00_0000_00_0000_0000_FF0F difference
20  // 34 x42y44 CPE[4]
00  // 35 x42y44 CPE[5]
00  // 36 x42y44 CPE[6]
78  // 37 x42y44 CPE[7]
00  // 38 x42y44 CPE[8]
00  // 39 x42y44 CPE[9]
28  // 40 x41y43 INMUX plane 2,1
38  // 41 x41y43 INMUX plane 4,3
10  // 42 x41y43 INMUX plane 6,5
05  // 43 x41y43 INMUX plane 8,7
11  // 44 x41y43 INMUX plane 10,9
28  // 45 x41y43 INMUX plane 12,11
38  // 46 x41y44 INMUX plane 2,1
20  // 47 x41y44 INMUX plane 4,3
20  // 48 x41y44 INMUX plane 6,5
09  // 49 x41y44 INMUX plane 8,7
21  // 50 x41y44 INMUX plane 10,9
28  // 51 x41y44 INMUX plane 12,11
08  // 52 x42y43 INMUX plane 2,1
00  // 53 x42y43 INMUX plane 4,3
81  // 54 x42y43 INMUX plane 6,5
08  // 55 x42y43 INMUX plane 8,7
80  // 56 x42y43 INMUX plane 10,9
00  // 57 x42y43 INMUX plane 12,11
02  // 58 x42y44 INMUX plane 2,1
00  // 59 x42y44 INMUX plane 4,3
87  // 60 x42y44 INMUX plane 6,5
29  // 61 x42y44 INMUX plane 8,7
81  // 62 x42y44 INMUX plane 10,9
C0  // 63 x42y44 INMUX plane 12,11
48  // 64 x42y44 SB_BIG plane 1
12  // 65 x42y44 SB_BIG plane 1
11  // 66 x42y44 SB_DRIVE plane 2,1
1A  // 67 x42y44 SB_BIG plane 2
17  // 68 x42y44 SB_BIG plane 2
48  // 69 x42y44 SB_BIG plane 3
12  // 70 x42y44 SB_BIG plane 3
00  // 71 x42y44 SB_DRIVE plane 4,3
48  // 72 x42y44 SB_BIG plane 4
12  // 73 x42y44 SB_BIG plane 4
48  // 74 x42y44 SB_BIG plane 5
12  // 75 x42y44 SB_BIG plane 5
00  // 76 x42y44 SB_DRIVE plane 6,5
08  // 77 x42y44 SB_BIG plane 6
12  // 78 x42y44 SB_BIG plane 6
10  // 79 x42y44 SB_BIG plane 7
45  // 80 x42y44 SB_BIG plane 7
00  // 81 x42y44 SB_DRIVE plane 8,7
61  // 82 x42y44 SB_BIG plane 8
12  // 83 x42y44 SB_BIG plane 8
79  // 84 x42y44 SB_BIG plane 9
12  // 85 x42y44 SB_BIG plane 9
00  // 86 x42y44 SB_DRIVE plane 10,9
48  // 87 x42y44 SB_BIG plane 10
12  // 88 x42y44 SB_BIG plane 10
48  // 89 x42y44 SB_BIG plane 11
12  // 90 x42y44 SB_BIG plane 11
00  // 91 x42y44 SB_DRIVE plane 12,11
48  // 92 x42y44 SB_BIG plane 12
02  // 93 x42y44 SB_BIG plane 12
88  // 94 x41y43 SB_SML plane 1
92  // 95 x41y43 SB_SML plane 2,1
3B  // 96 x41y43 SB_SML plane 2
A8  // 97 x41y43 SB_SML plane 3
82  // 98 x41y43 SB_SML plane 4,3
3A  // 99 x41y43 SB_SML plane 4
A1  // 100 x41y43 SB_SML plane 5
82  // 101 x41y43 SB_SML plane 6,5
28  // 102 x41y43 SB_SML plane 6
B9  // 103 x41y43 SB_SML plane 7
12  // 104 x41y43 SB_SML plane 8,7
2A  // 105 x41y43 SB_SML plane 8
A8  // 106 x41y43 SB_SML plane 9
82  // 107 x41y43 SB_SML plane 10,9
2A  // 108 x41y43 SB_SML plane 10
A8  // 109 x41y43 SB_SML plane 11
82  // 110 x41y43 SB_SML plane 12,11
2A  // 111 x41y43 SB_SML plane 12
95 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x43y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 16C9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
16 // y_sel: 43
28 // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 16D1
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
FF  //  0 x43y43 CPE[0]  _a134  C_ORAND////    
EC  //  1 x43y43 CPE[1]  80'h00_0018_00_0000_0C88_ECFF modified with path inversions
88  //  2 x43y43 CPE[2]  80'h00_0018_00_0000_0C88_B3FF from netlist
0C  //  3 x43y43 CPE[3]      00_0000_00_0000_0000_5F00 difference
00  //  4 x43y43 CPE[4]
00  //  5 x43y43 CPE[5]
00  //  6 x43y43 CPE[6]
18  //  7 x43y43 CPE[7]
00  //  8 x43y43 CPE[8]
00  //  9 x43y43 CPE[9]
FC  // 10 x43y44 CPE[0]  _a72  C_MX2b////    _a502  C_////Bridge
00  // 11 x43y44 CPE[1]  80'h00_00BB_00_0040_0AC0_00FC modified with path inversions
C0  // 12 x43y44 CPE[2]  80'h00_00BB_00_0040_0ACC_00F3 from netlist
0A  // 13 x43y44 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 14 x43y44 CPE[4]
00  // 15 x43y44 CPE[5]
00  // 16 x43y44 CPE[6]
BB  // 17 x43y44 CPE[7]
00  // 18 x43y44 CPE[8]
00  // 19 x43y44 CPE[9]
00  // 20 x44y43 CPE[0]
00  // 21 x44y43 CPE[1]
00  // 22 x44y43 CPE[2]
00  // 23 x44y43 CPE[3]
00  // 24 x44y43 CPE[4]
00  // 25 x44y43 CPE[5]
00  // 26 x44y43 CPE[6]
00  // 27 x44y43 CPE[7]
00  // 28 x44y43 CPE[8]
00  // 29 x44y43 CPE[9]
5C  // 30 x44y44 CPE[0]  net1 = net2: _a44  C_AND/D//AND/D
53  // 31 x44y44 CPE[1]  80'h00_FD00_80_0000_0C88_535C modified with path inversions
88  // 32 x44y44 CPE[2]  80'h00_FE00_80_0000_0C88_ACAC from netlist
0C  // 33 x44y44 CPE[3]      00_0300_00_0000_0000_FFF0 difference
00  // 34 x44y44 CPE[4]
00  // 35 x44y44 CPE[5]
80  // 36 x44y44 CPE[6]
00  // 37 x44y44 CPE[7]
FD  // 38 x44y44 CPE[8]
00  // 39 x44y44 CPE[9]
00  // 40 x43y43 INMUX plane 2,1
24  // 41 x43y43 INMUX plane 4,3
32  // 42 x43y43 INMUX plane 6,5
33  // 43 x43y43 INMUX plane 8,7
00  // 44 x43y43 INMUX plane 10,9
2C  // 45 x43y43 INMUX plane 12,11
20  // 46 x43y44 INMUX plane 2,1
38  // 47 x43y44 INMUX plane 4,3
00  // 48 x43y44 INMUX plane 6,5
04  // 49 x43y44 INMUX plane 8,7
01  // 50 x43y44 INMUX plane 10,9
08  // 51 x43y44 INMUX plane 12,11
14  // 52 x44y43 INMUX plane 2,1
04  // 53 x44y43 INMUX plane 4,3
00  // 54 x44y43 INMUX plane 6,5
08  // 55 x44y43 INMUX plane 8,7
00  // 56 x44y43 INMUX plane 10,9
C0  // 57 x44y43 INMUX plane 12,11
10  // 58 x44y44 INMUX plane 2,1
04  // 59 x44y44 INMUX plane 4,3
30  // 60 x44y44 INMUX plane 6,5
4F  // 61 x44y44 INMUX plane 8,7
00  // 62 x44y44 INMUX plane 10,9
8C  // 63 x44y44 INMUX plane 12,11
48  // 64 x43y43 SB_BIG plane 1
12  // 65 x43y43 SB_BIG plane 1
00  // 66 x43y43 SB_DRIVE plane 2,1
9C  // 67 x43y43 SB_BIG plane 2
10  // 68 x43y43 SB_BIG plane 2
00  // 69 x43y43 SB_BIG plane 3
00  // 70 x43y43 SB_BIG plane 3
80  // 71 x43y43 SB_DRIVE plane 4,3
48  // 72 x43y43 SB_BIG plane 4
02  // 73 x43y43 SB_BIG plane 4
51  // 74 x43y43 SB_BIG plane 5
12  // 75 x43y43 SB_BIG plane 5
00  // 76 x43y43 SB_DRIVE plane 6,5
48  // 77 x43y43 SB_BIG plane 6
12  // 78 x43y43 SB_BIG plane 6
42  // 79 x43y43 SB_BIG plane 7
04  // 80 x43y43 SB_BIG plane 7
00  // 81 x43y43 SB_DRIVE plane 8,7
51  // 82 x43y43 SB_BIG plane 8
12  // 83 x43y43 SB_BIG plane 8
00  // 84 x43y43 SB_BIG plane 9
00  // 85 x43y43 SB_BIG plane 9
00  // 86 x43y43 SB_DRIVE plane 10,9
00  // 87 x43y43 SB_BIG plane 10
00  // 88 x43y43 SB_BIG plane 10
00  // 89 x43y43 SB_BIG plane 11
00  // 90 x43y43 SB_BIG plane 11
00  // 91 x43y43 SB_DRIVE plane 12,11
C0  // 92 x43y43 SB_BIG plane 12
00  // 93 x43y43 SB_BIG plane 12
28  // 94 x44y44 SB_SML plane 1
83  // 95 x44y44 SB_SML plane 2,1
5D  // 96 x44y44 SB_SML plane 2
00  // 97 x44y44 SB_SML plane 3
80  // 98 x44y44 SB_SML plane 4,3
0A  // 99 x44y44 SB_SML plane 4
0B  // 100 x44y44 SB_SML plane 5
87  // 101 x44y44 SB_SML plane 6,5
2A  // 102 x44y44 SB_SML plane 6
00  // 103 x44y44 SB_SML plane 7
80  // 104 x44y44 SB_SML plane 8,7
57  // 105 x44y44 SB_SML plane 8
30  // 106 x44y44 SB_SML plane 9
44 // -- CRC low byte
F6 // -- CRC high byte


// Config Latches on x45y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1742     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
16 // y_sel: 43
F0 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 174A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0C  //  0 x45y43 CPE[0]  _a89  C_MX2b/D///    
00  //  1 x45y43 CPE[1]  80'h00_FA00_00_0040_0A31_000C modified with path inversions
31  //  2 x45y43 CPE[2]  80'h00_F600_00_0040_0A30_000C from netlist
0A  //  3 x45y43 CPE[3]      00_0C00_00_0000_0001_0000 difference
40  //  4 x45y43 CPE[4]
00  //  5 x45y43 CPE[5]
00  //  6 x45y43 CPE[6]
00  //  7 x45y43 CPE[7]
FA  //  8 x45y43 CPE[8]
00  //  9 x45y43 CPE[9]
5E  // 10 x45y44 CPE[0]  _a99  C_///ORAND/D
FF  // 11 x45y44 CPE[1]  80'h00_FD00_80_0000_0C08_FF5E modified with path inversions
08  // 12 x45y44 CPE[2]  80'h00_FE00_80_0000_0C08_FFAE from netlist
0C  // 13 x45y44 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 14 x45y44 CPE[4]
00  // 15 x45y44 CPE[5]
80  // 16 x45y44 CPE[6]
00  // 17 x45y44 CPE[7]
FD  // 18 x45y44 CPE[8]
00  // 19 x45y44 CPE[9]
CF  // 20 x46y43 CPE[0]  _a409  C_MX2b////    
00  // 21 x46y43 CPE[1]  80'h00_0018_00_0040_0AAA_00CF modified with path inversions
AA  // 22 x46y43 CPE[2]  80'h00_0018_00_0040_0AA0_00CF from netlist
0A  // 23 x46y43 CPE[3]      00_0000_00_0000_000A_0000 difference
40  // 24 x46y43 CPE[4]
00  // 25 x46y43 CPE[5]
00  // 26 x46y43 CPE[6]
18  // 27 x46y43 CPE[7]
00  // 28 x46y43 CPE[8]
00  // 29 x46y43 CPE[9]
0C  // 30 x46y44 CPE[0]  _a90  C_MX2b/D///    _a484  C_////Bridge
00  // 31 x46y44 CPE[1]  80'h00_F5A0_00_0040_0A32_000C modified with path inversions
32  // 32 x46y44 CPE[2]  80'h00_F6A0_00_0040_0A30_0003 from netlist
0A  // 33 x46y44 CPE[3]      00_0300_00_0000_0002_000F difference
40  // 34 x46y44 CPE[4]
00  // 35 x46y44 CPE[5]
00  // 36 x46y44 CPE[6]
A0  // 37 x46y44 CPE[7]
F5  // 38 x46y44 CPE[8]
00  // 39 x46y44 CPE[9]
2C  // 40 x45y43 INMUX plane 2,1
00  // 41 x45y43 INMUX plane 4,3
11  // 42 x45y43 INMUX plane 6,5
08  // 43 x45y43 INMUX plane 8,7
03  // 44 x45y43 INMUX plane 10,9
00  // 45 x45y43 INMUX plane 12,11
14  // 46 x45y44 INMUX plane 2,1
04  // 47 x45y44 INMUX plane 4,3
04  // 48 x45y44 INMUX plane 6,5
08  // 49 x45y44 INMUX plane 8,7
25  // 50 x45y44 INMUX plane 10,9
00  // 51 x45y44 INMUX plane 12,11
00  // 52 x46y43 INMUX plane 2,1
08  // 53 x46y43 INMUX plane 4,3
20  // 54 x46y43 INMUX plane 6,5
78  // 55 x46y43 INMUX plane 8,7
00  // 56 x46y43 INMUX plane 10,9
E0  // 57 x46y43 INMUX plane 12,11
2C  // 58 x46y44 INMUX plane 2,1
00  // 59 x46y44 INMUX plane 4,3
0A  // 60 x46y44 INMUX plane 6,5
48  // 61 x46y44 INMUX plane 8,7
25  // 62 x46y44 INMUX plane 10,9
40  // 63 x46y44 INMUX plane 12,11
48  // 64 x46y44 SB_BIG plane 1
10  // 65 x46y44 SB_BIG plane 1
00  // 66 x46y44 SB_DRIVE plane 2,1
02  // 67 x46y44 SB_BIG plane 2
00  // 68 x46y44 SB_BIG plane 2
48  // 69 x46y44 SB_BIG plane 3
12  // 70 x46y44 SB_BIG plane 3
00  // 71 x46y44 SB_DRIVE plane 4,3
48  // 72 x46y44 SB_BIG plane 4
12  // 73 x46y44 SB_BIG plane 4
48  // 74 x46y44 SB_BIG plane 5
12  // 75 x46y44 SB_BIG plane 5
00  // 76 x46y44 SB_DRIVE plane 6,5
48  // 77 x46y44 SB_BIG plane 6
12  // 78 x46y44 SB_BIG plane 6
48  // 79 x46y44 SB_BIG plane 7
12  // 80 x46y44 SB_BIG plane 7
00  // 81 x46y44 SB_DRIVE plane 8,7
48  // 82 x46y44 SB_BIG plane 8
12  // 83 x46y44 SB_BIG plane 8
48  // 84 x46y44 SB_BIG plane 9
12  // 85 x46y44 SB_BIG plane 9
00  // 86 x46y44 SB_DRIVE plane 10,9
48  // 87 x46y44 SB_BIG plane 10
12  // 88 x46y44 SB_BIG plane 10
48  // 89 x46y44 SB_BIG plane 11
12  // 90 x46y44 SB_BIG plane 11
00  // 91 x46y44 SB_DRIVE plane 12,11
8E  // 92 x46y44 SB_BIG plane 12
24  // 93 x46y44 SB_BIG plane 12
A8  // 94 x45y43 SB_SML plane 1
42  // 95 x45y43 SB_SML plane 2,1
2F  // 96 x45y43 SB_SML plane 2
A8  // 97 x45y43 SB_SML plane 3
82  // 98 x45y43 SB_SML plane 4,3
22  // 99 x45y43 SB_SML plane 4
0E  // 100 x45y43 SB_SML plane 5
85  // 101 x45y43 SB_SML plane 6,5
2A  // 102 x45y43 SB_SML plane 6
28  // 103 x45y43 SB_SML plane 7
82  // 104 x45y43 SB_SML plane 8,7
2A  // 105 x45y43 SB_SML plane 8
A8  // 106 x45y43 SB_SML plane 9
82  // 107 x45y43 SB_SML plane 10,9
2A  // 108 x45y43 SB_SML plane 10
A8  // 109 x45y43 SB_SML plane 11
12  // 110 x45y43 SB_SML plane 12,11
51  // 111 x45y43 SB_SML plane 12
C6 // -- CRC low byte
7E // -- CRC high byte


// Config Latches on x47y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 17C0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
16 // y_sel: 43
38 // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 17C8
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
FF  //  0 x47y43 CPE[0]  _a513  C_////Bridge
FF  //  1 x47y43 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x47y43 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x47y43 CPE[3]
00  //  4 x47y43 CPE[4]
00  //  5 x47y43 CPE[5]
00  //  6 x47y43 CPE[6]
A2  //  7 x47y43 CPE[7]
00  //  8 x47y43 CPE[8]
00  //  9 x47y43 CPE[9]
FF  // 10 x47y44 CPE[0]  _a512  C_////Bridge
FF  // 11 x47y44 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x47y44 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x47y44 CPE[3]
00  // 14 x47y44 CPE[4]
00  // 15 x47y44 CPE[5]
00  // 16 x47y44 CPE[6]
A7  // 17 x47y44 CPE[7]
00  // 18 x47y44 CPE[8]
00  // 19 x47y44 CPE[9]
00  // 20 x48y43 CPE[0]
00  // 21 x48y43 CPE[1]
00  // 22 x48y43 CPE[2]
00  // 23 x48y43 CPE[3]
00  // 24 x48y43 CPE[4]
00  // 25 x48y43 CPE[5]
00  // 26 x48y43 CPE[6]
00  // 27 x48y43 CPE[7]
00  // 28 x48y43 CPE[8]
00  // 29 x48y43 CPE[9]
00  // 30 x48y44 CPE[0]
00  // 31 x48y44 CPE[1]
00  // 32 x48y44 CPE[2]
00  // 33 x48y44 CPE[3]
00  // 34 x48y44 CPE[4]
00  // 35 x48y44 CPE[5]
00  // 36 x48y44 CPE[6]
00  // 37 x48y44 CPE[7]
00  // 38 x48y44 CPE[8]
00  // 39 x48y44 CPE[9]
00  // 40 x47y43 INMUX plane 2,1
07  // 41 x47y43 INMUX plane 4,3
01  // 42 x47y43 INMUX plane 6,5
00  // 43 x47y43 INMUX plane 8,7
00  // 44 x47y43 INMUX plane 10,9
05  // 45 x47y43 INMUX plane 12,11
00  // 46 x47y44 INMUX plane 2,1
00  // 47 x47y44 INMUX plane 4,3
04  // 48 x47y44 INMUX plane 6,5
08  // 49 x47y44 INMUX plane 8,7
00  // 50 x47y44 INMUX plane 10,9
00  // 51 x47y44 INMUX plane 12,11
00  // 52 x48y43 INMUX plane 2,1
00  // 53 x48y43 INMUX plane 4,3
80  // 54 x48y43 INMUX plane 6,5
08  // 55 x48y43 INMUX plane 8,7
80  // 56 x48y43 INMUX plane 10,9
00  // 57 x48y43 INMUX plane 12,11
08  // 58 x48y44 INMUX plane 2,1
00  // 59 x48y44 INMUX plane 4,3
80  // 60 x48y44 INMUX plane 6,5
00  // 61 x48y44 INMUX plane 8,7
80  // 62 x48y44 INMUX plane 10,9
0D  // 63 x48y44 INMUX plane 12,11
48  // 64 x47y43 SB_BIG plane 1
12  // 65 x47y43 SB_BIG plane 1
00  // 66 x47y43 SB_DRIVE plane 2,1
48  // 67 x47y43 SB_BIG plane 2
12  // 68 x47y43 SB_BIG plane 2
00  // 69 x47y43 SB_BIG plane 3
00  // 70 x47y43 SB_BIG plane 3
00  // 71 x47y43 SB_DRIVE plane 4,3
00  // 72 x47y43 SB_BIG plane 4
00  // 73 x47y43 SB_BIG plane 4
48  // 74 x47y43 SB_BIG plane 5
12  // 75 x47y43 SB_BIG plane 5
00  // 76 x47y43 SB_DRIVE plane 6,5
48  // 77 x47y43 SB_BIG plane 6
10  // 78 x47y43 SB_BIG plane 6
00  // 79 x47y43 SB_BIG plane 7
00  // 80 x47y43 SB_BIG plane 7
00  // 81 x47y43 SB_DRIVE plane 8,7
58  // 82 x47y43 SB_BIG plane 8
00  // 83 x47y43 SB_BIG plane 8
00  // 84 x47y43 SB_BIG plane 9
00  // 85 x47y43 SB_BIG plane 9
00  // 86 x47y43 SB_DRIVE plane 10,9
00  // 87 x47y43 SB_BIG plane 10
00  // 88 x47y43 SB_BIG plane 10
00  // 89 x47y43 SB_BIG plane 11
00  // 90 x47y43 SB_BIG plane 11
00  // 91 x47y43 SB_DRIVE plane 12,11
00  // 92 x47y43 SB_BIG plane 12
00  // 93 x47y43 SB_BIG plane 12
A8  // 94 x48y44 SB_SML plane 1
82  // 95 x48y44 SB_SML plane 2,1
2A  // 96 x48y44 SB_SML plane 2
00  // 97 x48y44 SB_SML plane 3
00  // 98 x48y44 SB_SML plane 4,3
00  // 99 x48y44 SB_SML plane 4
39  // 100 x48y44 SB_SML plane 5
82  // 101 x48y44 SB_SML plane 6,5
2A  // 102 x48y44 SB_SML plane 6
00  // 103 x48y44 SB_SML plane 7
00  // 104 x48y44 SB_SML plane 8,7
00  // 105 x48y44 SB_SML plane 8
40  // 106 x48y44 SB_SML plane 9
5E // -- CRC low byte
1D // -- CRC high byte


// Config Latches on x49y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1839     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
16 // y_sel: 43
E0 // -- CRC low byte
CB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1841
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y43 CPE[0]
00  //  1 x49y43 CPE[1]
00  //  2 x49y43 CPE[2]
00  //  3 x49y43 CPE[3]
00  //  4 x49y43 CPE[4]
00  //  5 x49y43 CPE[5]
00  //  6 x49y43 CPE[6]
00  //  7 x49y43 CPE[7]
00  //  8 x49y43 CPE[8]
00  //  9 x49y43 CPE[9]
00  // 10 x49y44 CPE[0]
00  // 11 x49y44 CPE[1]
00  // 12 x49y44 CPE[2]
00  // 13 x49y44 CPE[3]
00  // 14 x49y44 CPE[4]
00  // 15 x49y44 CPE[5]
00  // 16 x49y44 CPE[6]
00  // 17 x49y44 CPE[7]
00  // 18 x49y44 CPE[8]
00  // 19 x49y44 CPE[9]
00  // 20 x50y43 CPE[0]
00  // 21 x50y43 CPE[1]
00  // 22 x50y43 CPE[2]
00  // 23 x50y43 CPE[3]
00  // 24 x50y43 CPE[4]
00  // 25 x50y43 CPE[5]
00  // 26 x50y43 CPE[6]
00  // 27 x50y43 CPE[7]
00  // 28 x50y43 CPE[8]
00  // 29 x50y43 CPE[9]
FF  // 30 x50y44 CPE[0]  _a507  C_////Bridge
FF  // 31 x50y44 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 32 x50y44 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 33 x50y44 CPE[3]
00  // 34 x50y44 CPE[4]
00  // 35 x50y44 CPE[5]
00  // 36 x50y44 CPE[6]
A4  // 37 x50y44 CPE[7]
00  // 38 x50y44 CPE[8]
00  // 39 x50y44 CPE[9]
00  // 40 x49y43 INMUX plane 2,1
00  // 41 x49y43 INMUX plane 4,3
00  // 42 x49y43 INMUX plane 6,5
08  // 43 x49y43 INMUX plane 8,7
00  // 44 x49y43 INMUX plane 10,9
00  // 45 x49y43 INMUX plane 12,11
00  // 46 x49y44 INMUX plane 2,1
00  // 47 x49y44 INMUX plane 4,3
01  // 48 x49y44 INMUX plane 6,5
00  // 49 x49y44 INMUX plane 8,7
00  // 50 x49y44 INMUX plane 10,9
00  // 51 x49y44 INMUX plane 12,11
00  // 52 x50y43 INMUX plane 2,1
00  // 53 x50y43 INMUX plane 4,3
00  // 54 x50y43 INMUX plane 6,5
00  // 55 x50y43 INMUX plane 8,7
00  // 56 x50y43 INMUX plane 10,9
00  // 57 x50y43 INMUX plane 12,11
00  // 58 x50y44 INMUX plane 2,1
00  // 59 x50y44 INMUX plane 4,3
00  // 60 x50y44 INMUX plane 6,5
00  // 61 x50y44 INMUX plane 8,7
00  // 62 x50y44 INMUX plane 10,9
00  // 63 x50y44 INMUX plane 12,11
00  // 64 x50y44 SB_BIG plane 1
00  // 65 x50y44 SB_BIG plane 1
00  // 66 x50y44 SB_DRIVE plane 2,1
00  // 67 x50y44 SB_BIG plane 2
00  // 68 x50y44 SB_BIG plane 2
00  // 69 x50y44 SB_BIG plane 3
00  // 70 x50y44 SB_BIG plane 3
00  // 71 x50y44 SB_DRIVE plane 4,3
48  // 72 x50y44 SB_BIG plane 4
12  // 73 x50y44 SB_BIG plane 4
00  // 74 x50y44 SB_BIG plane 5
00  // 75 x50y44 SB_BIG plane 5
00  // 76 x50y44 SB_DRIVE plane 6,5
00  // 77 x50y44 SB_BIG plane 6
00  // 78 x50y44 SB_BIG plane 6
00  // 79 x50y44 SB_BIG plane 7
00  // 80 x50y44 SB_BIG plane 7
00  // 81 x50y44 SB_DRIVE plane 8,7
48  // 82 x50y44 SB_BIG plane 8
12  // 83 x50y44 SB_BIG plane 8
00  // 84 x50y44 SB_BIG plane 9
00  // 85 x50y44 SB_BIG plane 9
00  // 86 x50y44 SB_DRIVE plane 10,9
00  // 87 x50y44 SB_BIG plane 10
00  // 88 x50y44 SB_BIG plane 10
00  // 89 x50y44 SB_BIG plane 11
00  // 90 x50y44 SB_BIG plane 11
00  // 91 x50y44 SB_DRIVE plane 12,11
00  // 92 x50y44 SB_BIG plane 12
00  // 93 x50y44 SB_BIG plane 12
00  // 94 x49y43 SB_SML plane 1
00  // 95 x49y43 SB_SML plane 2,1
00  // 96 x49y43 SB_SML plane 2
00  // 97 x49y43 SB_SML plane 3
80  // 98 x49y43 SB_SML plane 4,3
2A  // 99 x49y43 SB_SML plane 4
00  // 100 x49y43 SB_SML plane 5
00  // 101 x49y43 SB_SML plane 6,5
00  // 102 x49y43 SB_SML plane 6
00  // 103 x49y43 SB_SML plane 7
80  // 104 x49y43 SB_SML plane 8,7
28  // 105 x49y43 SB_SML plane 8
68 // -- CRC low byte
F8 // -- CRC high byte


// Config Latches on x27y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 18B1     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
17 // y_sel: 45
F0 // -- CRC low byte
02 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 18B9
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x27y45 CPE[0]
00  //  1 x27y45 CPE[1]
00  //  2 x27y45 CPE[2]
00  //  3 x27y45 CPE[3]
00  //  4 x27y45 CPE[4]
00  //  5 x27y45 CPE[5]
00  //  6 x27y45 CPE[6]
00  //  7 x27y45 CPE[7]
00  //  8 x27y45 CPE[8]
00  //  9 x27y45 CPE[9]
00  // 10 x27y46 CPE[0]
00  // 11 x27y46 CPE[1]
00  // 12 x27y46 CPE[2]
00  // 13 x27y46 CPE[3]
00  // 14 x27y46 CPE[4]
00  // 15 x27y46 CPE[5]
00  // 16 x27y46 CPE[6]
00  // 17 x27y46 CPE[7]
00  // 18 x27y46 CPE[8]
00  // 19 x27y46 CPE[9]
CF  // 20 x28y45 CPE[0]  _a391  C_AND////    _a390  C_///AND/
CF  // 21 x28y45 CPE[1]  80'h0C_0078_00_0000_0C88_CFCF modified with path inversions
88  // 22 x28y45 CPE[2]  80'h0C_0078_00_0000_0C88_CFCF from netlist
0C  // 23 x28y45 CPE[3]
00  // 24 x28y45 CPE[4]
00  // 25 x28y45 CPE[5]
00  // 26 x28y45 CPE[6]
78  // 27 x28y45 CPE[7]
00  // 28 x28y45 CPE[8]
0C  // 29 x28y45 CPE[9]
FC  // 30 x28y46 CPE[0]  _a388  C_AND////    _a386  C_///AND/
CF  // 31 x28y46 CPE[1]  80'h0C_0078_00_0000_0C88_CFFC modified with path inversions
88  // 32 x28y46 CPE[2]  80'h0C_0078_00_0000_0C88_CFFC from netlist
0C  // 33 x28y46 CPE[3]
00  // 34 x28y46 CPE[4]
00  // 35 x28y46 CPE[5]
00  // 36 x28y46 CPE[6]
78  // 37 x28y46 CPE[7]
00  // 38 x28y46 CPE[8]
0C  // 39 x28y46 CPE[9]
00  // 40 x27y45 INMUX plane 2,1
00  // 41 x27y45 INMUX plane 4,3
08  // 42 x27y45 INMUX plane 6,5
20  // 43 x27y45 INMUX plane 8,7
01  // 44 x27y45 INMUX plane 10,9
00  // 45 x27y45 INMUX plane 12,11
00  // 46 x27y46 INMUX plane 2,1
00  // 47 x27y46 INMUX plane 4,3
10  // 48 x27y46 INMUX plane 6,5
00  // 49 x27y46 INMUX plane 8,7
00  // 50 x27y46 INMUX plane 10,9
00  // 51 x27y46 INMUX plane 12,11
00  // 52 x28y45 INMUX plane 2,1
38  // 53 x28y45 INMUX plane 4,3
00  // 54 x28y45 INMUX plane 6,5
10  // 55 x28y45 INMUX plane 8,7
01  // 56 x28y45 INMUX plane 10,9
20  // 57 x28y45 INMUX plane 12,11
30  // 58 x28y46 INMUX plane 2,1
00  // 59 x28y46 INMUX plane 4,3
20  // 60 x28y46 INMUX plane 6,5
20  // 61 x28y46 INMUX plane 8,7
00  // 62 x28y46 INMUX plane 10,9
00  // 63 x28y46 INMUX plane 12,11
00  // 64 x28y46 SB_BIG plane 1
0A  // 65 x28y46 SB_BIG plane 1
00  // 66 x28y46 SB_DRIVE plane 2,1
00  // 67 x28y46 SB_BIG plane 2
00  // 68 x28y46 SB_BIG plane 2
48  // 69 x28y46 SB_BIG plane 3
12  // 70 x28y46 SB_BIG plane 3
00  // 71 x28y46 SB_DRIVE plane 4,3
48  // 72 x28y46 SB_BIG plane 4
12  // 73 x28y46 SB_BIG plane 4
00  // 74 x28y46 SB_BIG plane 5
00  // 75 x28y46 SB_BIG plane 5
00  // 76 x28y46 SB_DRIVE plane 6,5
00  // 77 x28y46 SB_BIG plane 6
0A  // 78 x28y46 SB_BIG plane 6
48  // 79 x28y46 SB_BIG plane 7
12  // 80 x28y46 SB_BIG plane 7
00  // 81 x28y46 SB_DRIVE plane 8,7
48  // 82 x28y46 SB_BIG plane 8
12  // 83 x28y46 SB_BIG plane 8
00  // 84 x28y46 SB_BIG plane 9
00  // 85 x28y46 SB_BIG plane 9
00  // 86 x28y46 SB_DRIVE plane 10,9
00  // 87 x28y46 SB_BIG plane 10
00  // 88 x28y46 SB_BIG plane 10
00  // 89 x28y46 SB_BIG plane 11
00  // 90 x28y46 SB_BIG plane 11
00  // 91 x28y46 SB_DRIVE plane 12,11
00  // 92 x28y46 SB_BIG plane 12
00  // 93 x28y46 SB_BIG plane 12
00  // 94 x27y45 SB_SML plane 1
00  // 95 x27y45 SB_SML plane 2,1
00  // 96 x27y45 SB_SML plane 2
A8  // 97 x27y45 SB_SML plane 3
82  // 98 x27y45 SB_SML plane 4,3
2A  // 99 x27y45 SB_SML plane 4
00  // 100 x27y45 SB_SML plane 5
00  // 101 x27y45 SB_SML plane 6,5
00  // 102 x27y45 SB_SML plane 6
A8  // 103 x27y45 SB_SML plane 7
82  // 104 x27y45 SB_SML plane 8,7
2A  // 105 x27y45 SB_SML plane 8
11  // 106 x27y45 SB_SML plane 9
85 // -- CRC low byte
1C // -- CRC high byte


// Config Latches on x31y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 192A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
17 // y_sel: 45
71 // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1932
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F0  //  0 x31y45 CPE[0]  _a470  C_AND////    _a469  C_///AND/
F0  //  1 x31y45 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  //  2 x31y45 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  //  3 x31y45 CPE[3]
00  //  4 x31y45 CPE[4]
00  //  5 x31y45 CPE[5]
00  //  6 x31y45 CPE[6]
78  //  7 x31y45 CPE[7]
00  //  8 x31y45 CPE[8]
0C  //  9 x31y45 CPE[9]
F0  // 10 x31y46 CPE[0]  _a468  C_AND////    _a467  C_///AND/
F0  // 11 x31y46 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 12 x31y46 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 13 x31y46 CPE[3]
00  // 14 x31y46 CPE[4]
00  // 15 x31y46 CPE[5]
00  // 16 x31y46 CPE[6]
78  // 17 x31y46 CPE[7]
00  // 18 x31y46 CPE[8]
0C  // 19 x31y46 CPE[9]
F0  // 20 x32y45 CPE[0]  _a450  C_AND////    _a449  C_///AND/
F0  // 21 x32y45 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 22 x32y45 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 23 x32y45 CPE[3]
00  // 24 x32y45 CPE[4]
00  // 25 x32y45 CPE[5]
00  // 26 x32y45 CPE[6]
78  // 27 x32y45 CPE[7]
00  // 28 x32y45 CPE[8]
0C  // 29 x32y45 CPE[9]
F0  // 30 x32y46 CPE[0]  _a448  C_AND////    _a447  C_///AND/
F0  // 31 x32y46 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 32 x32y46 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 33 x32y46 CPE[3]
00  // 34 x32y46 CPE[4]
00  // 35 x32y46 CPE[5]
00  // 36 x32y46 CPE[6]
78  // 37 x32y46 CPE[7]
00  // 38 x32y46 CPE[8]
0C  // 39 x32y46 CPE[9]
00  // 40 x31y45 INMUX plane 2,1
00  // 41 x31y45 INMUX plane 4,3
00  // 42 x31y45 INMUX plane 6,5
00  // 43 x31y45 INMUX plane 8,7
00  // 44 x31y45 INMUX plane 10,9
00  // 45 x31y45 INMUX plane 12,11
00  // 46 x31y46 INMUX plane 2,1
00  // 47 x31y46 INMUX plane 4,3
00  // 48 x31y46 INMUX plane 6,5
00  // 49 x31y46 INMUX plane 8,7
00  // 50 x31y46 INMUX plane 10,9
00  // 51 x31y46 INMUX plane 12,11
04  // 52 x32y45 INMUX plane 2,1
00  // 53 x32y45 INMUX plane 4,3
00  // 54 x32y45 INMUX plane 6,5
18  // 55 x32y45 INMUX plane 8,7
01  // 56 x32y45 INMUX plane 10,9
00  // 57 x32y45 INMUX plane 12,11
03  // 58 x32y46 INMUX plane 2,1
00  // 59 x32y46 INMUX plane 4,3
00  // 60 x32y46 INMUX plane 6,5
00  // 61 x32y46 INMUX plane 8,7
00  // 62 x32y46 INMUX plane 10,9
00  // 63 x32y46 INMUX plane 12,11
48  // 64 x32y46 SB_BIG plane 1
12  // 65 x32y46 SB_BIG plane 1
00  // 66 x32y46 SB_DRIVE plane 2,1
48  // 67 x32y46 SB_BIG plane 2
12  // 68 x32y46 SB_BIG plane 2
48  // 69 x32y46 SB_BIG plane 3
12  // 70 x32y46 SB_BIG plane 3
00  // 71 x32y46 SB_DRIVE plane 4,3
48  // 72 x32y46 SB_BIG plane 4
12  // 73 x32y46 SB_BIG plane 4
48  // 74 x32y46 SB_BIG plane 5
12  // 75 x32y46 SB_BIG plane 5
00  // 76 x32y46 SB_DRIVE plane 6,5
48  // 77 x32y46 SB_BIG plane 6
12  // 78 x32y46 SB_BIG plane 6
48  // 79 x32y46 SB_BIG plane 7
12  // 80 x32y46 SB_BIG plane 7
00  // 81 x32y46 SB_DRIVE plane 8,7
48  // 82 x32y46 SB_BIG plane 8
32  // 83 x32y46 SB_BIG plane 8
61  // 84 x32y46 SB_BIG plane 9
12  // 85 x32y46 SB_BIG plane 9
00  // 86 x32y46 SB_DRIVE plane 10,9
48  // 87 x32y46 SB_BIG plane 10
12  // 88 x32y46 SB_BIG plane 10
48  // 89 x32y46 SB_BIG plane 11
12  // 90 x32y46 SB_BIG plane 11
00  // 91 x32y46 SB_DRIVE plane 12,11
48  // 92 x32y46 SB_BIG plane 12
12  // 93 x32y46 SB_BIG plane 12
A8  // 94 x31y45 SB_SML plane 1
82  // 95 x31y45 SB_SML plane 2,1
2A  // 96 x31y45 SB_SML plane 2
A8  // 97 x31y45 SB_SML plane 3
82  // 98 x31y45 SB_SML plane 4,3
2A  // 99 x31y45 SB_SML plane 4
A8  // 100 x31y45 SB_SML plane 5
82  // 101 x31y45 SB_SML plane 6,5
2A  // 102 x31y45 SB_SML plane 6
A8  // 103 x31y45 SB_SML plane 7
92  // 104 x31y45 SB_SML plane 8,7
54  // 105 x31y45 SB_SML plane 8
B9  // 106 x31y45 SB_SML plane 9
82  // 107 x31y45 SB_SML plane 10,9
2A  // 108 x31y45 SB_SML plane 10
A8  // 109 x31y45 SB_SML plane 11
82  // 110 x31y45 SB_SML plane 12,11
2A  // 111 x31y45 SB_SML plane 12
84 // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x33y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 19A8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
17 // y_sel: 45
A9 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 19B0
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
4A  //  0 x33y45 CPE[0]  _a4  C_AND/D///    
A2  //  1 x33y45 CPE[1]  80'h00_FD00_00_0000_0888_A24A modified with path inversions
88  //  2 x33y45 CPE[2]  80'h00_FE00_00_0000_0888_A41A from netlist
08  //  3 x33y45 CPE[3]      00_0300_00_0000_0000_0650 difference
00  //  4 x33y45 CPE[4]
00  //  5 x33y45 CPE[5]
00  //  6 x33y45 CPE[6]
00  //  7 x33y45 CPE[7]
FD  //  8 x33y45 CPE[8]
00  //  9 x33y45 CPE[9]
06  // 10 x33y46 CPE[0]  _a376  C_///XOR/
FF  // 11 x33y46 CPE[1]  80'h00_0060_00_0000_0C06_FF06 modified with path inversions
06  // 12 x33y46 CPE[2]  80'h00_0060_00_0000_0C06_FF06 from netlist
0C  // 13 x33y46 CPE[3]
00  // 14 x33y46 CPE[4]
00  // 15 x33y46 CPE[5]
00  // 16 x33y46 CPE[6]
60  // 17 x33y46 CPE[7]
00  // 18 x33y46 CPE[8]
00  // 19 x33y46 CPE[9]
FF  // 20 x34y45 CPE[0]  _a45  C_AND/D///    
5A  // 21 x34y45 CPE[1]  80'h00_FD00_00_0000_0C88_5AFF modified with path inversions
88  // 22 x34y45 CPE[2]  80'h00_FE00_00_0000_0C88_AAFF from netlist
0C  // 23 x34y45 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 24 x34y45 CPE[4]
00  // 25 x34y45 CPE[5]
00  // 26 x34y45 CPE[6]
00  // 27 x34y45 CPE[7]
FD  // 28 x34y45 CPE[8]
00  // 29 x34y45 CPE[9]
5F  // 30 x34y46 CPE[0]  _a105  C_AND/D///    _a234  C_///AND/D
2F  // 31 x34y46 CPE[1]  80'h00_CE00_80_0000_0C88_2F5F modified with path inversions
88  // 32 x34y46 CPE[2]  80'h00_FE00_80_0000_0C88_8F5F from netlist
0C  // 33 x34y46 CPE[3]      00_3000_00_0000_0000_A000 difference
00  // 34 x34y46 CPE[4]
00  // 35 x34y46 CPE[5]
80  // 36 x34y46 CPE[6]
00  // 37 x34y46 CPE[7]
CE  // 38 x34y46 CPE[8]
0A // -- CRC low byte
06 // -- CRC high byte


// Config Latches on x35y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 19DD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
17 // y_sel: 45
C1 // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 19E5
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x35y45 CPE[0]
00  //  1 x35y45 CPE[1]
00  //  2 x35y45 CPE[2]
00  //  3 x35y45 CPE[3]
00  //  4 x35y45 CPE[4]
00  //  5 x35y45 CPE[5]
00  //  6 x35y45 CPE[6]
00  //  7 x35y45 CPE[7]
00  //  8 x35y45 CPE[8]
00  //  9 x35y45 CPE[9]
0A  // 10 x35y46 CPE[0]  _a374  C_MX2b////    
00  // 11 x35y46 CPE[1]  80'h00_0018_00_0040_0A32_000A modified with path inversions
32  // 12 x35y46 CPE[2]  80'h00_0018_00_0040_0A30_0005 from netlist
0A  // 13 x35y46 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 14 x35y46 CPE[4]
00  // 15 x35y46 CPE[5]
00  // 16 x35y46 CPE[6]
18  // 17 x35y46 CPE[7]
00  // 18 x35y46 CPE[8]
00  // 19 x35y46 CPE[9]
05  // 20 x36y45 CPE[0]  net1 = net2: _a162  C_ADDF2///ADDF2/
05  // 21 x36y45 CPE[1]  80'h00_0078_00_0020_0C66_0505 modified with path inversions
66  // 22 x36y45 CPE[2]  80'h00_0078_00_0020_0C66_0A0A from netlist
0C  // 23 x36y45 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 24 x36y45 CPE[4]
00  // 25 x36y45 CPE[5]
00  // 26 x36y45 CPE[6]
78  // 27 x36y45 CPE[7]
00  // 28 x36y45 CPE[8]
00  // 29 x36y45 CPE[9]
05  // 30 x36y46 CPE[0]  net1 = net2: _a164  C_ADDF2///ADDF2/
05  // 31 x36y46 CPE[1]  80'h00_0078_00_0020_0C66_0505 modified with path inversions
66  // 32 x36y46 CPE[2]  80'h00_0078_00_0020_0C66_0A0A from netlist
0C  // 33 x36y46 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 34 x36y46 CPE[4]
00  // 35 x36y46 CPE[5]
00  // 36 x36y46 CPE[6]
78  // 37 x36y46 CPE[7]
00  // 38 x36y46 CPE[8]
00  // 39 x36y46 CPE[9]
04  // 40 x35y45 INMUX plane 2,1
03  // 41 x35y45 INMUX plane 4,3
00  // 42 x35y45 INMUX plane 6,5
10  // 43 x35y45 INMUX plane 8,7
01  // 44 x35y45 INMUX plane 10,9
01  // 45 x35y45 INMUX plane 12,11
01  // 46 x35y46 INMUX plane 2,1
03  // 47 x35y46 INMUX plane 4,3
3D  // 48 x35y46 INMUX plane 6,5
00  // 49 x35y46 INMUX plane 8,7
20  // 50 x35y46 INMUX plane 10,9
00  // 51 x35y46 INMUX plane 12,11
05  // 52 x36y45 INMUX plane 2,1
00  // 53 x36y45 INMUX plane 4,3
0F  // 54 x36y45 INMUX plane 6,5
00  // 55 x36y45 INMUX plane 8,7
05  // 56 x36y45 INMUX plane 10,9
01  // 57 x36y45 INMUX plane 12,11
04  // 58 x36y46 INMUX plane 2,1
00  // 59 x36y46 INMUX plane 4,3
05  // 60 x36y46 INMUX plane 6,5
00  // 61 x36y46 INMUX plane 8,7
00  // 62 x36y46 INMUX plane 10,9
C0  // 63 x36y46 INMUX plane 12,11
00  // 64 x36y46 SB_BIG plane 1
00  // 65 x36y46 SB_BIG plane 1
01  // 66 x36y46 SB_DRIVE plane 2,1
48  // 67 x36y46 SB_BIG plane 2
12  // 68 x36y46 SB_BIG plane 2
12  // 69 x36y46 SB_BIG plane 3
18  // 70 x36y46 SB_BIG plane 3
00  // 71 x36y46 SB_DRIVE plane 4,3
48  // 72 x36y46 SB_BIG plane 4
12  // 73 x36y46 SB_BIG plane 4
00  // 74 x36y46 SB_BIG plane 5
00  // 75 x36y46 SB_BIG plane 5
10  // 76 x36y46 SB_DRIVE plane 6,5
48  // 77 x36y46 SB_BIG plane 6
12  // 78 x36y46 SB_BIG plane 6
80  // 79 x36y46 SB_BIG plane 7
54  // 80 x36y46 SB_BIG plane 7
00  // 81 x36y46 SB_DRIVE plane 8,7
56  // 82 x36y46 SB_BIG plane 8
24  // 83 x36y46 SB_BIG plane 8
29  // 84 x36y46 SB_BIG plane 9
00  // 85 x36y46 SB_BIG plane 9
00  // 86 x36y46 SB_DRIVE plane 10,9
00  // 87 x36y46 SB_BIG plane 10
00  // 88 x36y46 SB_BIG plane 10
00  // 89 x36y46 SB_BIG plane 11
00  // 90 x36y46 SB_BIG plane 11
00  // 91 x36y46 SB_DRIVE plane 12,11
00  // 92 x36y46 SB_BIG plane 12
00  // 93 x36y46 SB_BIG plane 12
C0  // 94 x35y45 SB_SML plane 1
81  // 95 x35y45 SB_SML plane 2,1
22  // 96 x35y45 SB_SML plane 2
A8  // 97 x35y45 SB_SML plane 3
82  // 98 x35y45 SB_SML plane 4,3
2C  // 99 x35y45 SB_SML plane 4
00  // 100 x35y45 SB_SML plane 5
80  // 101 x35y45 SB_SML plane 6,5
6A  // 102 x35y45 SB_SML plane 6
A8  // 103 x35y45 SB_SML plane 7
22  // 104 x35y45 SB_SML plane 8,7
45  // 105 x35y45 SB_SML plane 8
00  // 106 x35y45 SB_SML plane 9
00  // 107 x35y45 SB_SML plane 10,9
60  // 108 x35y45 SB_SML plane 10
30  // 109 x35y45 SB_SML plane 11
9E // -- CRC low byte
2D // -- CRC high byte


// Config Latches on x37y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1A59     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
17 // y_sel: 45
19 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1A61
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
AF  //  0 x37y45 CPE[0]  _a430  C_AND////    _a429  C_///AND/
FC  //  1 x37y45 CPE[1]  80'h0C_0078_00_0000_0C88_FCAF modified with path inversions
88  //  2 x37y45 CPE[2]  80'h0C_0078_00_0000_0C88_FCAF from netlist
0C  //  3 x37y45 CPE[3]
00  //  4 x37y45 CPE[4]
00  //  5 x37y45 CPE[5]
00  //  6 x37y45 CPE[6]
78  //  7 x37y45 CPE[7]
00  //  8 x37y45 CPE[8]
0C  //  9 x37y45 CPE[9]
FC  // 10 x37y46 CPE[0]  _a428  C_AND////    _a427  C_///AND/
FC  // 11 x37y46 CPE[1]  80'h0C_0078_00_0000_0C88_FCFC modified with path inversions
88  // 12 x37y46 CPE[2]  80'h0C_0078_00_0000_0C88_FCFC from netlist
0C  // 13 x37y46 CPE[3]
00  // 14 x37y46 CPE[4]
00  // 15 x37y46 CPE[5]
00  // 16 x37y46 CPE[6]
78  // 17 x37y46 CPE[7]
00  // 18 x37y46 CPE[8]
0C  // 19 x37y46 CPE[9]
45  // 20 x38y45 CPE[0]  _a110  C_AND/D///    
51  // 21 x38y45 CPE[1]  80'h00_FD00_00_0000_0888_5145 modified with path inversions
88  // 22 x38y45 CPE[2]  80'h00_FE00_00_0000_0888_581A from netlist
08  // 23 x38y45 CPE[3]      00_0300_00_0000_0000_095F difference
00  // 24 x38y45 CPE[4]
00  // 25 x38y45 CPE[5]
00  // 26 x38y45 CPE[6]
00  // 27 x38y45 CPE[7]
FD  // 28 x38y45 CPE[8]
00  // 29 x38y45 CPE[9]
25  // 30 x38y46 CPE[0]  _a15  C_AND/D///    
54  // 31 x38y46 CPE[1]  80'h00_FD00_00_0000_0888_5425 modified with path inversions
88  // 32 x38y46 CPE[2]  80'h00_FE00_00_0000_0888_5485 from netlist
08  // 33 x38y46 CPE[3]      00_0300_00_0000_0000_00A0 difference
00  // 34 x38y46 CPE[4]
00  // 35 x38y46 CPE[5]
00  // 36 x38y46 CPE[6]
00  // 37 x38y46 CPE[7]
FD  // 38 x38y46 CPE[8]
00  // 39 x38y46 CPE[9]
11  // 40 x37y45 INMUX plane 2,1
0C  // 41 x37y45 INMUX plane 4,3
31  // 42 x37y45 INMUX plane 6,5
08  // 43 x37y45 INMUX plane 8,7
00  // 44 x37y45 INMUX plane 10,9
01  // 45 x37y45 INMUX plane 12,11
3D  // 46 x37y46 INMUX plane 2,1
00  // 47 x37y46 INMUX plane 4,3
12  // 48 x37y46 INMUX plane 6,5
21  // 49 x37y46 INMUX plane 8,7
2B  // 50 x37y46 INMUX plane 10,9
00  // 51 x37y46 INMUX plane 12,11
02  // 52 x38y45 INMUX plane 2,1
01  // 53 x38y45 INMUX plane 4,3
B4  // 54 x38y45 INMUX plane 6,5
05  // 55 x38y45 INMUX plane 8,7
80  // 56 x38y45 INMUX plane 10,9
00  // 57 x38y45 INMUX plane 12,11
2C  // 58 x38y46 INMUX plane 2,1
21  // 59 x38y46 INMUX plane 4,3
B4  // 60 x38y46 INMUX plane 6,5
05  // 61 x38y46 INMUX plane 8,7
80  // 62 x38y46 INMUX plane 10,9
C0  // 63 x38y46 INMUX plane 12,11
DE  // 64 x37y45 SB_BIG plane 1
18  // 65 x37y45 SB_BIG plane 1
10  // 66 x37y45 SB_DRIVE plane 2,1
8E  // 67 x37y45 SB_BIG plane 2
66  // 68 x37y45 SB_BIG plane 2
48  // 69 x37y45 SB_BIG plane 3
12  // 70 x37y45 SB_BIG plane 3
00  // 71 x37y45 SB_DRIVE plane 4,3
89  // 72 x37y45 SB_BIG plane 4
24  // 73 x37y45 SB_BIG plane 4
48  // 74 x37y45 SB_BIG plane 5
12  // 75 x37y45 SB_BIG plane 5
00  // 76 x37y45 SB_DRIVE plane 6,5
48  // 77 x37y45 SB_BIG plane 6
12  // 78 x37y45 SB_BIG plane 6
48  // 79 x37y45 SB_BIG plane 7
12  // 80 x37y45 SB_BIG plane 7
00  // 81 x37y45 SB_DRIVE plane 8,7
48  // 82 x37y45 SB_BIG plane 8
12  // 83 x37y45 SB_BIG plane 8
69  // 84 x37y45 SB_BIG plane 9
12  // 85 x37y45 SB_BIG plane 9
00  // 86 x37y45 SB_DRIVE plane 10,9
48  // 87 x37y45 SB_BIG plane 10
12  // 88 x37y45 SB_BIG plane 10
48  // 89 x37y45 SB_BIG plane 11
12  // 90 x37y45 SB_BIG plane 11
00  // 91 x37y45 SB_DRIVE plane 12,11
48  // 92 x37y45 SB_BIG plane 12
12  // 93 x37y45 SB_BIG plane 12
A8  // 94 x38y46 SB_SML plane 1
86  // 95 x38y46 SB_SML plane 2,1
2E  // 96 x38y46 SB_SML plane 2
88  // 97 x38y46 SB_SML plane 3
84  // 98 x38y46 SB_SML plane 4,3
2A  // 99 x38y46 SB_SML plane 4
A8  // 100 x38y46 SB_SML plane 5
83  // 101 x38y46 SB_SML plane 6,5
3A  // 102 x38y46 SB_SML plane 6
A8  // 103 x38y46 SB_SML plane 7
82  // 104 x38y46 SB_SML plane 8,7
2A  // 105 x38y46 SB_SML plane 8
B1  // 106 x38y46 SB_SML plane 9
82  // 107 x38y46 SB_SML plane 10,9
2A  // 108 x38y46 SB_SML plane 10
A8  // 109 x38y46 SB_SML plane 11
12  // 110 x38y46 SB_SML plane 12,11
2A  // 111 x38y46 SB_SML plane 12
52 // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x39y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1AD7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
17 // y_sel: 45
11 // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1ADF
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
A3  //  0 x39y45 CPE[0]  _a46  C_AND////    _a49  C_///AND/D
21  //  1 x39y45 CPE[1]  80'h00_FD18_80_0000_0C88_21A3 modified with path inversions
88  //  2 x39y45 CPE[2]  80'h00_FE18_80_0000_0C88_88AC from netlist
0C  //  3 x39y45 CPE[3]      00_0300_00_0000_0000_A90F difference
00  //  4 x39y45 CPE[4]
00  //  5 x39y45 CPE[5]
80  //  6 x39y45 CPE[6]
18  //  7 x39y45 CPE[7]
FD  //  8 x39y45 CPE[8]
00  //  9 x39y45 CPE[9]
03  // 10 x39y46 CPE[0]  _a93  C_MX2b/D///    _a519  C_////Bridge
00  // 11 x39y46 CPE[1]  80'h00_FAA7_00_0040_0A32_0003 modified with path inversions
32  // 12 x39y46 CPE[2]  80'h00_F6A7_00_0040_0A30_000C from netlist
0A  // 13 x39y46 CPE[3]      00_0C00_00_0000_0002_000F difference
40  // 14 x39y46 CPE[4]
00  // 15 x39y46 CPE[5]
00  // 16 x39y46 CPE[6]
A7  // 17 x39y46 CPE[7]
FA  // 18 x39y46 CPE[8]
00  // 19 x39y46 CPE[9]
28  // 20 x40y45 CPE[0]  net1 = net2: _a43  C_ICOMP/D//AND/D
63  // 21 x40y45 CPE[1]  80'h00_FD00_80_0000_0C88_6328 modified with path inversions
88  // 22 x40y45 CPE[2]  80'h00_FE00_80_0000_0C88_6C84 from netlist
0C  // 23 x40y45 CPE[3]      00_0300_00_0000_0000_0FAC difference
00  // 24 x40y45 CPE[4]
00  // 25 x40y45 CPE[5]
80  // 26 x40y45 CPE[6]
00  // 27 x40y45 CPE[7]
FD  // 28 x40y45 CPE[8]
00  // 29 x40y45 CPE[9]
00  // 30 x40y46 CPE[0]
00  // 31 x40y46 CPE[1]
00  // 32 x40y46 CPE[2]
00  // 33 x40y46 CPE[3]
00  // 34 x40y46 CPE[4]
00  // 35 x40y46 CPE[5]
00  // 36 x40y46 CPE[6]
00  // 37 x40y46 CPE[7]
00  // 38 x40y46 CPE[8]
00  // 39 x40y46 CPE[9]
28  // 40 x39y45 INMUX plane 2,1
25  // 41 x39y45 INMUX plane 4,3
3E  // 42 x39y45 INMUX plane 6,5
31  // 43 x39y45 INMUX plane 8,7
23  // 44 x39y45 INMUX plane 10,9
00  // 45 x39y45 INMUX plane 12,11
25  // 46 x39y46 INMUX plane 2,1
00  // 47 x39y46 INMUX plane 4,3
0E  // 48 x39y46 INMUX plane 6,5
39  // 49 x39y46 INMUX plane 8,7
28  // 50 x39y46 INMUX plane 10,9
18  // 51 x39y46 INMUX plane 12,11
24  // 52 x40y45 INMUX plane 2,1
3A  // 53 x40y45 INMUX plane 4,3
F0  // 54 x40y45 INMUX plane 6,5
6F  // 55 x40y45 INMUX plane 8,7
C9  // 56 x40y45 INMUX plane 10,9
E3  // 57 x40y45 INMUX plane 12,11
10  // 58 x40y46 INMUX plane 2,1
03  // 59 x40y46 INMUX plane 4,3
C0  // 60 x40y46 INMUX plane 6,5
C2  // 61 x40y46 INMUX plane 8,7
82  // 62 x40y46 INMUX plane 10,9
C8  // 63 x40y46 INMUX plane 12,11
CE  // 64 x40y46 SB_BIG plane 1
02  // 65 x40y46 SB_BIG plane 1
00  // 66 x40y46 SB_DRIVE plane 2,1
56  // 67 x40y46 SB_BIG plane 2
26  // 68 x40y46 SB_BIG plane 2
0E  // 69 x40y46 SB_BIG plane 3
44  // 70 x40y46 SB_BIG plane 3
00  // 71 x40y46 SB_DRIVE plane 4,3
00  // 72 x40y46 SB_BIG plane 4
00  // 73 x40y46 SB_BIG plane 4
48  // 74 x40y46 SB_BIG plane 5
12  // 75 x40y46 SB_BIG plane 5
00  // 76 x40y46 SB_DRIVE plane 6,5
81  // 77 x40y46 SB_BIG plane 6
22  // 78 x40y46 SB_BIG plane 6
48  // 79 x40y46 SB_BIG plane 7
22  // 80 x40y46 SB_BIG plane 7
00  // 81 x40y46 SB_DRIVE plane 8,7
C1  // 82 x40y46 SB_BIG plane 8
10  // 83 x40y46 SB_BIG plane 8
00  // 84 x40y46 SB_BIG plane 9
00  // 85 x40y46 SB_BIG plane 9
00  // 86 x40y46 SB_DRIVE plane 10,9
00  // 87 x40y46 SB_BIG plane 10
00  // 88 x40y46 SB_BIG plane 10
00  // 89 x40y46 SB_BIG plane 11
00  // 90 x40y46 SB_BIG plane 11
00  // 91 x40y46 SB_DRIVE plane 12,11
00  // 92 x40y46 SB_BIG plane 12
00  // 93 x40y46 SB_BIG plane 12
19  // 94 x39y45 SB_SML plane 1
E7  // 95 x39y45 SB_SML plane 2,1
3D  // 96 x39y45 SB_SML plane 2
91  // 97 x39y45 SB_SML plane 3
05  // 98 x39y45 SB_SML plane 4,3
00  // 99 x39y45 SB_SML plane 4
A8  // 100 x39y45 SB_SML plane 5
22  // 101 x39y45 SB_SML plane 6,5
13  // 102 x39y45 SB_SML plane 6
C8  // 103 x39y45 SB_SML plane 7
C2  // 104 x39y45 SB_SML plane 8,7
00  // 105 x39y45 SB_SML plane 8
00  // 106 x39y45 SB_SML plane 9
10  // 107 x39y45 SB_SML plane 10,9
D1 // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x41y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1B51     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
17 // y_sel: 45
C9 // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1B59
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
50  //  0 x41y45 CPE[0]  net1 = net2: _a188  C_ADDF2///ADDF2/
A0  //  1 x41y45 CPE[1]  80'h00_0078_00_0020_0C66_A050 modified with path inversions
66  //  2 x41y45 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  //  3 x41y45 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  //  4 x41y45 CPE[4]
00  //  5 x41y45 CPE[5]
00  //  6 x41y45 CPE[6]
78  //  7 x41y45 CPE[7]
00  //  8 x41y45 CPE[8]
00  //  9 x41y45 CPE[9]
0A  // 10 x41y46 CPE[0]  _a179  C_ADDF////    _a516  C_////Bridge
00  // 11 x41y46 CPE[1]  80'h00_00BB_00_0010_0666_000A modified with path inversions
66  // 12 x41y46 CPE[2]  80'h00_00BB_00_0010_0666_000A from netlist
06  // 13 x41y46 CPE[3]
10  // 14 x41y46 CPE[4]
00  // 15 x41y46 CPE[5]
00  // 16 x41y46 CPE[6]
BB  // 17 x41y46 CPE[7]
00  // 18 x41y46 CPE[8]
00  // 19 x41y46 CPE[9]
0C  // 20 x42y45 CPE[0]  net1 = net2: _a170  C_ADDF2///ADDF2/
C0  // 21 x42y45 CPE[1]  80'h00_0078_00_0020_0C66_C00C modified with path inversions
66  // 22 x42y45 CPE[2]  80'h00_0078_00_0020_0C66_C00C from netlist
0C  // 23 x42y45 CPE[3]
20  // 24 x42y45 CPE[4]
00  // 25 x42y45 CPE[5]
00  // 26 x42y45 CPE[6]
78  // 27 x42y45 CPE[7]
00  // 28 x42y45 CPE[8]
00  // 29 x42y45 CPE[9]
03  // 30 x42y46 CPE[0]  net1 = net2: _a172  C_ADDF2///ADDF2/
A0  // 31 x42y46 CPE[1]  80'h00_0078_00_0020_0C66_A003 modified with path inversions
66  // 32 x42y46 CPE[2]  80'h00_0078_00_0020_0C66_A00C from netlist
0C  // 33 x42y46 CPE[3]      00_0000_00_0000_0000_000F difference
20  // 34 x42y46 CPE[4]
00  // 35 x42y46 CPE[5]
00  // 36 x42y46 CPE[6]
78  // 37 x42y46 CPE[7]
00  // 38 x42y46 CPE[8]
00  // 39 x42y46 CPE[9]
00  // 40 x41y45 INMUX plane 2,1
07  // 41 x41y45 INMUX plane 4,3
00  // 42 x41y45 INMUX plane 6,5
2C  // 43 x41y45 INMUX plane 8,7
00  // 44 x41y45 INMUX plane 10,9
05  // 45 x41y45 INMUX plane 12,11
18  // 46 x41y46 INMUX plane 2,1
11  // 47 x41y46 INMUX plane 4,3
18  // 48 x41y46 INMUX plane 6,5
28  // 49 x41y46 INMUX plane 8,7
00  // 50 x41y46 INMUX plane 10,9
00  // 51 x41y46 INMUX plane 12,11
10  // 52 x42y45 INMUX plane 2,1
20  // 53 x42y45 INMUX plane 4,3
00  // 54 x42y45 INMUX plane 6,5
30  // 55 x42y45 INMUX plane 8,7
81  // 56 x42y45 INMUX plane 10,9
19  // 57 x42y45 INMUX plane 12,11
39  // 58 x42y46 INMUX plane 2,1
02  // 59 x42y46 INMUX plane 4,3
10  // 60 x42y46 INMUX plane 6,5
1E  // 61 x42y46 INMUX plane 8,7
A0  // 62 x42y46 INMUX plane 10,9
05  // 63 x42y46 INMUX plane 12,11
D6  // 64 x41y45 SB_BIG plane 1
22  // 65 x41y45 SB_BIG plane 1
00  // 66 x41y45 SB_DRIVE plane 2,1
48  // 67 x41y45 SB_BIG plane 2
12  // 68 x41y45 SB_BIG plane 2
48  // 69 x41y45 SB_BIG plane 3
16  // 70 x41y45 SB_BIG plane 3
00  // 71 x41y45 SB_DRIVE plane 4,3
48  // 72 x41y45 SB_BIG plane 4
12  // 73 x41y45 SB_BIG plane 4
08  // 74 x41y45 SB_BIG plane 5
12  // 75 x41y45 SB_BIG plane 5
00  // 76 x41y45 SB_DRIVE plane 6,5
C9  // 77 x41y45 SB_BIG plane 6
20  // 78 x41y45 SB_BIG plane 6
48  // 79 x41y45 SB_BIG plane 7
12  // 80 x41y45 SB_BIG plane 7
40  // 81 x41y45 SB_DRIVE plane 8,7
96  // 82 x41y45 SB_BIG plane 8
22  // 83 x41y45 SB_BIG plane 8
B0  // 84 x41y45 SB_BIG plane 9
24  // 85 x41y45 SB_BIG plane 9
00  // 86 x41y45 SB_DRIVE plane 10,9
48  // 87 x41y45 SB_BIG plane 10
12  // 88 x41y45 SB_BIG plane 10
41  // 89 x41y45 SB_BIG plane 11
12  // 90 x41y45 SB_BIG plane 11
00  // 91 x41y45 SB_DRIVE plane 12,11
48  // 92 x41y45 SB_BIG plane 12
12  // 93 x41y45 SB_BIG plane 12
A8  // 94 x42y46 SB_SML plane 1
82  // 95 x42y46 SB_SML plane 2,1
3A  // 96 x42y46 SB_SML plane 2
B1  // 97 x42y46 SB_SML plane 3
82  // 98 x42y46 SB_SML plane 4,3
22  // 99 x42y46 SB_SML plane 4
28  // 100 x42y46 SB_SML plane 5
02  // 101 x42y46 SB_SML plane 6,5
09  // 102 x42y46 SB_SML plane 6
D3  // 103 x42y46 SB_SML plane 7
14  // 104 x42y46 SB_SML plane 8,7
2A  // 105 x42y46 SB_SML plane 8
2E  // 106 x42y46 SB_SML plane 9
85  // 107 x42y46 SB_SML plane 10,9
2A  // 108 x42y46 SB_SML plane 10
A1  // 109 x42y46 SB_SML plane 11
82  // 110 x42y46 SB_SML plane 12,11
35  // 111 x42y46 SB_SML plane 12
6D // -- CRC low byte
9B // -- CRC high byte


// Config Latches on x43y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1BCF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
17 // y_sel: 45
A1 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1BD7
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x43y45 CPE[0]
00  //  1 x43y45 CPE[1]
00  //  2 x43y45 CPE[2]
00  //  3 x43y45 CPE[3]
00  //  4 x43y45 CPE[4]
00  //  5 x43y45 CPE[5]
00  //  6 x43y45 CPE[6]
00  //  7 x43y45 CPE[7]
00  //  8 x43y45 CPE[8]
00  //  9 x43y45 CPE[9]
03  // 10 x43y46 CPE[0]  _a91  C_MX2b/D///    
00  // 11 x43y46 CPE[1]  80'h00_F600_00_0040_0A31_0003 modified with path inversions
31  // 12 x43y46 CPE[2]  80'h00_F600_00_0040_0A30_0003 from netlist
0A  // 13 x43y46 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 14 x43y46 CPE[4]
00  // 15 x43y46 CPE[5]
00  // 16 x43y46 CPE[6]
00  // 17 x43y46 CPE[7]
F6  // 18 x43y46 CPE[8]
00  // 19 x43y46 CPE[9]
00  // 20 x44y45 CPE[0]
00  // 21 x44y45 CPE[1]
00  // 22 x44y45 CPE[2]
00  // 23 x44y45 CPE[3]
00  // 24 x44y45 CPE[4]
00  // 25 x44y45 CPE[5]
00  // 26 x44y45 CPE[6]
00  // 27 x44y45 CPE[7]
00  // 28 x44y45 CPE[8]
00  // 29 x44y45 CPE[9]
33  // 30 x44y46 CPE[0]  _a126  C_AND/D///    _a120  C_///AND/D
AC  // 31 x44y46 CPE[1]  80'h00_FE00_80_0000_0C88_AC33 modified with path inversions
88  // 32 x44y46 CPE[2]  80'h00_FE00_80_0000_0C88_ACCC from netlist
0C  // 33 x44y46 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x44y46 CPE[4]
00  // 35 x44y46 CPE[5]
80  // 36 x44y46 CPE[6]
00  // 37 x44y46 CPE[7]
FE  // 38 x44y46 CPE[8]
00  // 39 x44y46 CPE[9]
00  // 40 x43y45 INMUX plane 2,1
00  // 41 x43y45 INMUX plane 4,3
08  // 42 x43y45 INMUX plane 6,5
01  // 43 x43y45 INMUX plane 8,7
01  // 44 x43y45 INMUX plane 10,9
01  // 45 x43y45 INMUX plane 12,11
28  // 46 x43y46 INMUX plane 2,1
01  // 47 x43y46 INMUX plane 4,3
22  // 48 x43y46 INMUX plane 6,5
08  // 49 x43y46 INMUX plane 8,7
08  // 50 x43y46 INMUX plane 10,9
11  // 51 x43y46 INMUX plane 12,11
00  // 52 x44y45 INMUX plane 2,1
00  // 53 x44y45 INMUX plane 4,3
00  // 54 x44y45 INMUX plane 6,5
00  // 55 x44y45 INMUX plane 8,7
00  // 56 x44y45 INMUX plane 10,9
C1  // 57 x44y45 INMUX plane 12,11
10  // 58 x44y46 INMUX plane 2,1
29  // 59 x44y46 INMUX plane 4,3
30  // 60 x44y46 INMUX plane 6,5
14  // 61 x44y46 INMUX plane 8,7
01  // 62 x44y46 INMUX plane 10,9
C9  // 63 x44y46 INMUX plane 12,11
00  // 64 x44y46 SB_BIG plane 1
00  // 65 x44y46 SB_BIG plane 1
00  // 66 x44y46 SB_DRIVE plane 2,1
48  // 67 x44y46 SB_BIG plane 2
12  // 68 x44y46 SB_BIG plane 2
19  // 69 x44y46 SB_BIG plane 3
04  // 70 x44y46 SB_BIG plane 3
04  // 71 x44y46 SB_DRIVE plane 4,3
48  // 72 x44y46 SB_BIG plane 4
12  // 73 x44y46 SB_BIG plane 4
00  // 74 x44y46 SB_BIG plane 5
04  // 75 x44y46 SB_BIG plane 5
00  // 76 x44y46 SB_DRIVE plane 6,5
48  // 77 x44y46 SB_BIG plane 6
12  // 78 x44y46 SB_BIG plane 6
00  // 79 x44y46 SB_BIG plane 7
00  // 80 x44y46 SB_BIG plane 7
00  // 81 x44y46 SB_DRIVE plane 8,7
48  // 82 x44y46 SB_BIG plane 8
12  // 83 x44y46 SB_BIG plane 8
00  // 84 x44y46 SB_BIG plane 9
00  // 85 x44y46 SB_BIG plane 9
00  // 86 x44y46 SB_DRIVE plane 10,9
00  // 87 x44y46 SB_BIG plane 10
00  // 88 x44y46 SB_BIG plane 10
11  // 89 x44y46 SB_BIG plane 11
00  // 90 x44y46 SB_BIG plane 11
00  // 91 x44y46 SB_DRIVE plane 12,11
00  // 92 x44y46 SB_BIG plane 12
00  // 93 x44y46 SB_BIG plane 12
00  // 94 x43y45 SB_SML plane 1
80  // 95 x43y45 SB_SML plane 2,1
22  // 96 x43y45 SB_SML plane 2
00  // 97 x43y45 SB_SML plane 3
B0  // 98 x43y45 SB_SML plane 4,3
74  // 99 x43y45 SB_SML plane 4
00  // 100 x43y45 SB_SML plane 5
80  // 101 x43y45 SB_SML plane 6,5
2A  // 102 x43y45 SB_SML plane 6
06  // 103 x43y45 SB_SML plane 7
82  // 104 x43y45 SB_SML plane 8,7
2A  // 105 x43y45 SB_SML plane 8
00  // 106 x43y45 SB_SML plane 9
00  // 107 x43y45 SB_SML plane 10,9
04  // 108 x43y45 SB_SML plane 10
11  // 109 x43y45 SB_SML plane 11
20  // 110 x43y45 SB_SML plane 12,11
23 // -- CRC low byte
F7 // -- CRC high byte


// Config Latches on x45y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1C4C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
17 // y_sel: 45
79 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1C54
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
FF  //  0 x45y45 CPE[0]  _a514  C_////Bridge
FF  //  1 x45y45 CPE[1]  80'h00_00A6_00_0000_0C00_FFFF modified with path inversions
00  //  2 x45y45 CPE[2]  80'h00_00A6_00_0000_0C00_FFFF from netlist
0C  //  3 x45y45 CPE[3]
00  //  4 x45y45 CPE[4]
00  //  5 x45y45 CPE[5]
00  //  6 x45y45 CPE[6]
A6  //  7 x45y45 CPE[7]
00  //  8 x45y45 CPE[8]
00  //  9 x45y45 CPE[9]
AF  // 10 x45y46 CPE[0]  _a404  C_MX2b////    
00  // 11 x45y46 CPE[1]  80'h00_0018_00_0040_0AA2_00AF modified with path inversions
A2  // 12 x45y46 CPE[2]  80'h00_0018_00_0040_0AA0_005F from netlist
0A  // 13 x45y46 CPE[3]      00_0000_00_0000_0002_00F0 difference
40  // 14 x45y46 CPE[4]
00  // 15 x45y46 CPE[5]
00  // 16 x45y46 CPE[6]
18  // 17 x45y46 CPE[7]
00  // 18 x45y46 CPE[8]
00  // 19 x45y46 CPE[9]
0C  // 20 x46y45 CPE[0]  _a92  C_MX2b/D///    
00  // 21 x46y45 CPE[1]  80'h00_FA00_00_0040_0A33_000C modified with path inversions
33  // 22 x46y45 CPE[2]  80'h00_F600_00_0040_0A30_000C from netlist
0A  // 23 x46y45 CPE[3]      00_0C00_00_0000_0003_0000 difference
40  // 24 x46y45 CPE[4]
00  // 25 x46y45 CPE[5]
00  // 26 x46y45 CPE[6]
00  // 27 x46y45 CPE[7]
FA  // 28 x46y45 CPE[8]
00  // 29 x46y45 CPE[9]
00  // 30 x46y46 CPE[0]
00  // 31 x46y46 CPE[1]
00  // 32 x46y46 CPE[2]
00  // 33 x46y46 CPE[3]
00  // 34 x46y46 CPE[4]
00  // 35 x46y46 CPE[5]
00  // 36 x46y46 CPE[6]
00  // 37 x46y46 CPE[7]
00  // 38 x46y46 CPE[8]
00  // 39 x46y46 CPE[9]
00  // 40 x45y45 INMUX plane 2,1
08  // 41 x45y45 INMUX plane 4,3
00  // 42 x45y45 INMUX plane 6,5
07  // 43 x45y45 INMUX plane 8,7
00  // 44 x45y45 INMUX plane 10,9
15  // 45 x45y45 INMUX plane 12,11
00  // 46 x45y46 INMUX plane 2,1
20  // 47 x45y46 INMUX plane 4,3
18  // 48 x45y46 INMUX plane 6,5
30  // 49 x45y46 INMUX plane 8,7
00  // 50 x45y46 INMUX plane 10,9
22  // 51 x45y46 INMUX plane 12,11
00  // 52 x46y45 INMUX plane 2,1
00  // 53 x46y45 INMUX plane 4,3
54  // 54 x46y45 INMUX plane 6,5
00  // 55 x46y45 INMUX plane 8,7
60  // 56 x46y45 INMUX plane 10,9
00  // 57 x46y45 INMUX plane 12,11
00  // 58 x46y46 INMUX plane 2,1
00  // 59 x46y46 INMUX plane 4,3
40  // 60 x46y46 INMUX plane 6,5
00  // 61 x46y46 INMUX plane 8,7
40  // 62 x46y46 INMUX plane 10,9
00  // 63 x46y46 INMUX plane 12,11
48  // 64 x45y45 SB_BIG plane 1
12  // 65 x45y45 SB_BIG plane 1
00  // 66 x45y45 SB_DRIVE plane 2,1
E2  // 67 x45y45 SB_BIG plane 2
12  // 68 x45y45 SB_BIG plane 2
48  // 69 x45y45 SB_BIG plane 3
14  // 70 x45y45 SB_BIG plane 3
00  // 71 x45y45 SB_DRIVE plane 4,3
00  // 72 x45y45 SB_BIG plane 4
00  // 73 x45y45 SB_BIG plane 4
48  // 74 x45y45 SB_BIG plane 5
12  // 75 x45y45 SB_BIG plane 5
00  // 76 x45y45 SB_DRIVE plane 6,5
48  // 77 x45y45 SB_BIG plane 6
12  // 78 x45y45 SB_BIG plane 6
48  // 79 x45y45 SB_BIG plane 7
12  // 80 x45y45 SB_BIG plane 7
00  // 81 x45y45 SB_DRIVE plane 8,7
46  // 82 x45y45 SB_BIG plane 8
00  // 83 x45y45 SB_BIG plane 8
38  // 84 x45y45 SB_BIG plane 9
10  // 85 x45y45 SB_BIG plane 9
00  // 86 x45y45 SB_DRIVE plane 10,9
00  // 87 x45y45 SB_BIG plane 10
00  // 88 x45y45 SB_BIG plane 10
C0  // 89 x45y45 SB_BIG plane 11
00  // 90 x45y45 SB_BIG plane 11
00  // 91 x45y45 SB_DRIVE plane 12,11
00  // 92 x45y45 SB_BIG plane 12
00  // 93 x45y45 SB_BIG plane 12
A8  // 94 x46y46 SB_SML plane 1
12  // 95 x46y46 SB_SML plane 2,1
4D  // 96 x46y46 SB_SML plane 2
39  // 97 x46y46 SB_SML plane 3
02  // 98 x46y46 SB_SML plane 4,3
00  // 99 x46y46 SB_SML plane 4
28  // 100 x46y46 SB_SML plane 5
82  // 101 x46y46 SB_SML plane 6,5
28  // 102 x46y46 SB_SML plane 6
A8  // 103 x46y46 SB_SML plane 7
92  // 104 x46y46 SB_SML plane 8,7
01  // 105 x46y46 SB_SML plane 8
E8 // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x47y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1CC4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
17 // y_sel: 45
B1 // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1CCC
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x47y45 CPE[0]
00  //  1 x47y45 CPE[1]
00  //  2 x47y45 CPE[2]
00  //  3 x47y45 CPE[3]
00  //  4 x47y45 CPE[4]
00  //  5 x47y45 CPE[5]
00  //  6 x47y45 CPE[6]
00  //  7 x47y45 CPE[7]
00  //  8 x47y45 CPE[8]
00  //  9 x47y45 CPE[9]
FF  // 10 x47y46 CPE[0]  _a515  C_////Bridge
FF  // 11 x47y46 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x47y46 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x47y46 CPE[3]
00  // 14 x47y46 CPE[4]
00  // 15 x47y46 CPE[5]
00  // 16 x47y46 CPE[6]
A7  // 17 x47y46 CPE[7]
00  // 18 x47y46 CPE[8]
00  // 19 x47y46 CPE[9]
B3  // 20 x48y45 CPE[0]  net1 = net2: _a81  C_AND/D//ORAND/D
C4  // 21 x48y45 CPE[1]  80'h00_FE00_80_0000_0C88_C4B3 modified with path inversions
88  // 22 x48y45 CPE[2]  80'h00_FE00_80_0000_0C88_38EC from netlist
0C  // 23 x48y45 CPE[3]      00_0000_00_0000_0000_FC5F difference
00  // 24 x48y45 CPE[4]
00  // 25 x48y45 CPE[5]
80  // 26 x48y45 CPE[6]
00  // 27 x48y45 CPE[7]
FE  // 28 x48y45 CPE[8]
00  // 29 x48y45 CPE[9]
5F  // 30 x48y46 CPE[0]  _a410  C_MX2b////    
00  // 31 x48y46 CPE[1]  80'h00_0018_00_0040_0AAA_005F modified with path inversions
AA  // 32 x48y46 CPE[2]  80'h00_0018_00_0040_0AA0_005F from netlist
0A  // 33 x48y46 CPE[3]      00_0000_00_0000_000A_0000 difference
40  // 34 x48y46 CPE[4]
00  // 35 x48y46 CPE[5]
00  // 36 x48y46 CPE[6]
18  // 37 x48y46 CPE[7]
00  // 38 x48y46 CPE[8]
00  // 39 x48y46 CPE[9]
00  // 40 x47y45 INMUX plane 2,1
00  // 41 x47y45 INMUX plane 4,3
00  // 42 x47y45 INMUX plane 6,5
00  // 43 x47y45 INMUX plane 8,7
00  // 44 x47y45 INMUX plane 10,9
00  // 45 x47y45 INMUX plane 12,11
00  // 46 x47y46 INMUX plane 2,1
00  // 47 x47y46 INMUX plane 4,3
00  // 48 x47y46 INMUX plane 6,5
00  // 49 x47y46 INMUX plane 8,7
00  // 50 x47y46 INMUX plane 10,9
00  // 51 x47y46 INMUX plane 12,11
20  // 52 x48y45 INMUX plane 2,1
28  // 53 x48y45 INMUX plane 4,3
34  // 54 x48y45 INMUX plane 6,5
38  // 55 x48y45 INMUX plane 8,7
01  // 56 x48y45 INMUX plane 10,9
21  // 57 x48y45 INMUX plane 12,11
00  // 58 x48y46 INMUX plane 2,1
00  // 59 x48y46 INMUX plane 4,3
28  // 60 x48y46 INMUX plane 6,5
28  // 61 x48y46 INMUX plane 8,7
00  // 62 x48y46 INMUX plane 10,9
C0  // 63 x48y46 INMUX plane 12,11
00  // 64 x48y46 SB_BIG plane 1
00  // 65 x48y46 SB_BIG plane 1
00  // 66 x48y46 SB_DRIVE plane 2,1
48  // 67 x48y46 SB_BIG plane 2
12  // 68 x48y46 SB_BIG plane 2
41  // 69 x48y46 SB_BIG plane 3
12  // 70 x48y46 SB_BIG plane 3
00  // 71 x48y46 SB_DRIVE plane 4,3
48  // 72 x48y46 SB_BIG plane 4
12  // 73 x48y46 SB_BIG plane 4
00  // 74 x48y46 SB_BIG plane 5
00  // 75 x48y46 SB_BIG plane 5
00  // 76 x48y46 SB_DRIVE plane 6,5
48  // 77 x48y46 SB_BIG plane 6
12  // 78 x48y46 SB_BIG plane 6
48  // 79 x48y46 SB_BIG plane 7
12  // 80 x48y46 SB_BIG plane 7
00  // 81 x48y46 SB_DRIVE plane 8,7
48  // 82 x48y46 SB_BIG plane 8
12  // 83 x48y46 SB_BIG plane 8
00  // 84 x48y46 SB_BIG plane 9
00  // 85 x48y46 SB_BIG plane 9
00  // 86 x48y46 SB_DRIVE plane 10,9
00  // 87 x48y46 SB_BIG plane 10
00  // 88 x48y46 SB_BIG plane 10
00  // 89 x48y46 SB_BIG plane 11
00  // 90 x48y46 SB_BIG plane 11
20  // 91 x48y46 SB_DRIVE plane 12,11
00  // 92 x48y46 SB_BIG plane 12
00  // 93 x48y46 SB_BIG plane 12
00  // 94 x47y45 SB_SML plane 1
80  // 95 x47y45 SB_SML plane 2,1
2A  // 96 x47y45 SB_SML plane 2
21  // 97 x47y45 SB_SML plane 3
82  // 98 x47y45 SB_SML plane 4,3
2A  // 99 x47y45 SB_SML plane 4
00  // 100 x47y45 SB_SML plane 5
80  // 101 x47y45 SB_SML plane 6,5
22  // 102 x47y45 SB_SML plane 6
A8  // 103 x47y45 SB_SML plane 7
82  // 104 x47y45 SB_SML plane 8,7
2A  // 105 x47y45 SB_SML plane 8
00  // 106 x47y45 SB_SML plane 9
00  // 107 x47y45 SB_SML plane 10,9
00  // 108 x47y45 SB_SML plane 10
19  // 109 x47y45 SB_SML plane 11
03 // -- CRC low byte
88 // -- CRC high byte


// Config Latches on x49y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1D40     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
17 // y_sel: 45
69 // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1D48
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y45 CPE[0]
00  //  1 x49y45 CPE[1]
00  //  2 x49y45 CPE[2]
00  //  3 x49y45 CPE[3]
00  //  4 x49y45 CPE[4]
00  //  5 x49y45 CPE[5]
00  //  6 x49y45 CPE[6]
00  //  7 x49y45 CPE[7]
00  //  8 x49y45 CPE[8]
00  //  9 x49y45 CPE[9]
00  // 10 x49y46 CPE[0]
00  // 11 x49y46 CPE[1]
00  // 12 x49y46 CPE[2]
00  // 13 x49y46 CPE[3]
00  // 14 x49y46 CPE[4]
00  // 15 x49y46 CPE[5]
00  // 16 x49y46 CPE[6]
00  // 17 x49y46 CPE[7]
00  // 18 x49y46 CPE[8]
00  // 19 x49y46 CPE[9]
00  // 20 x50y45 CPE[0]
00  // 21 x50y45 CPE[1]
00  // 22 x50y45 CPE[2]
00  // 23 x50y45 CPE[3]
00  // 24 x50y45 CPE[4]
00  // 25 x50y45 CPE[5]
00  // 26 x50y45 CPE[6]
00  // 27 x50y45 CPE[7]
00  // 28 x50y45 CPE[8]
00  // 29 x50y45 CPE[9]
FF  // 30 x50y46 CPE[0]  _a499  C_////Bridge
FF  // 31 x50y46 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 32 x50y46 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 33 x50y46 CPE[3]
00  // 34 x50y46 CPE[4]
00  // 35 x50y46 CPE[5]
00  // 36 x50y46 CPE[6]
A2  // 37 x50y46 CPE[7]
00  // 38 x50y46 CPE[8]
00  // 39 x50y46 CPE[9]
00  // 40 x49y45 INMUX plane 2,1
01  // 41 x49y45 INMUX plane 4,3
00  // 42 x49y45 INMUX plane 6,5
00  // 43 x49y45 INMUX plane 8,7
00  // 44 x49y45 INMUX plane 10,9
00  // 45 x49y45 INMUX plane 12,11
00  // 46 x49y46 INMUX plane 2,1
11  // 47 x49y46 INMUX plane 4,3
00  // 48 x49y46 INMUX plane 6,5
00  // 49 x49y46 INMUX plane 8,7
00  // 50 x49y46 INMUX plane 10,9
00  // 51 x49y46 INMUX plane 12,11
00  // 52 x50y45 INMUX plane 2,1
00  // 53 x50y45 INMUX plane 4,3
00  // 54 x50y45 INMUX plane 6,5
00  // 55 x50y45 INMUX plane 8,7
00  // 56 x50y45 INMUX plane 10,9
00  // 57 x50y45 INMUX plane 12,11
00  // 58 x50y46 INMUX plane 2,1
00  // 59 x50y46 INMUX plane 4,3
00  // 60 x50y46 INMUX plane 6,5
00  // 61 x50y46 INMUX plane 8,7
00  // 62 x50y46 INMUX plane 10,9
00  // 63 x50y46 INMUX plane 12,11
00  // 64 x49y45 SB_BIG plane 1
00  // 65 x49y45 SB_BIG plane 1
00  // 66 x49y45 SB_DRIVE plane 2,1
00  // 67 x49y45 SB_BIG plane 2
00  // 68 x49y45 SB_BIG plane 2
00  // 69 x49y45 SB_BIG plane 3
00  // 70 x49y45 SB_BIG plane 3
00  // 71 x49y45 SB_DRIVE plane 4,3
48  // 72 x49y45 SB_BIG plane 4
12  // 73 x49y45 SB_BIG plane 4
00  // 74 x49y45 SB_BIG plane 5
00  // 75 x49y45 SB_BIG plane 5
00  // 76 x49y45 SB_DRIVE plane 6,5
00  // 77 x49y45 SB_BIG plane 6
00  // 78 x49y45 SB_BIG plane 6
00  // 79 x49y45 SB_BIG plane 7
00  // 80 x49y45 SB_BIG plane 7
00  // 81 x49y45 SB_DRIVE plane 8,7
88  // 82 x49y45 SB_BIG plane 8
12  // 83 x49y45 SB_BIG plane 8
00  // 84 x49y45 SB_BIG plane 9
00  // 85 x49y45 SB_BIG plane 9
00  // 86 x49y45 SB_DRIVE plane 10,9
00  // 87 x49y45 SB_BIG plane 10
00  // 88 x49y45 SB_BIG plane 10
00  // 89 x49y45 SB_BIG plane 11
00  // 90 x49y45 SB_BIG plane 11
00  // 91 x49y45 SB_DRIVE plane 12,11
00  // 92 x49y45 SB_BIG plane 12
00  // 93 x49y45 SB_BIG plane 12
00  // 94 x50y46 SB_SML plane 1
00  // 95 x50y46 SB_SML plane 2,1
00  // 96 x50y46 SB_SML plane 2
00  // 97 x50y46 SB_SML plane 3
80  // 98 x50y46 SB_SML plane 4,3
22  // 99 x50y46 SB_SML plane 4
00  // 100 x50y46 SB_SML plane 5
00  // 101 x50y46 SB_SML plane 6,5
00  // 102 x50y46 SB_SML plane 6
00  // 103 x50y46 SB_SML plane 7
80  // 104 x50y46 SB_SML plane 8,7
2A  // 105 x50y46 SB_SML plane 8
D8 // -- CRC low byte
C1 // -- CRC high byte


// Config Latches on x27y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1DB8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
18 // y_sel: 47
07 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1DC0
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x27y47 CPE[0]
00  //  1 x27y47 CPE[1]
00  //  2 x27y47 CPE[2]
00  //  3 x27y47 CPE[3]
00  //  4 x27y47 CPE[4]
00  //  5 x27y47 CPE[5]
00  //  6 x27y47 CPE[6]
00  //  7 x27y47 CPE[7]
00  //  8 x27y47 CPE[8]
00  //  9 x27y47 CPE[9]
00  // 10 x27y48 CPE[0]
00  // 11 x27y48 CPE[1]
00  // 12 x27y48 CPE[2]
00  // 13 x27y48 CPE[3]
00  // 14 x27y48 CPE[4]
00  // 15 x27y48 CPE[5]
00  // 16 x27y48 CPE[6]
00  // 17 x27y48 CPE[7]
00  // 18 x27y48 CPE[8]
00  // 19 x27y48 CPE[9]
5F  // 20 x28y47 CPE[0]  _a385  C_AND////    _a383  C_///AND/
FC  // 21 x28y47 CPE[1]  80'h0C_0078_00_0000_0C88_FC5F modified with path inversions
88  // 22 x28y47 CPE[2]  80'h0C_0078_00_0000_0C88_FCAF from netlist
0C  // 23 x28y47 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x28y47 CPE[4]
00  // 25 x28y47 CPE[5]
00  // 26 x28y47 CPE[6]
78  // 27 x28y47 CPE[7]
00  // 28 x28y47 CPE[8]
0C  // 29 x28y47 CPE[9]
FA  // 30 x28y48 CPE[0]  _a382  C_AND////    _a377  C_///AND/
AF  // 31 x28y48 CPE[1]  80'h0C_0078_00_0000_0C88_AFFA modified with path inversions
88  // 32 x28y48 CPE[2]  80'h0C_0078_00_0000_0C88_AFFA from netlist
0C  // 33 x28y48 CPE[3]
00  // 34 x28y48 CPE[4]
00  // 35 x28y48 CPE[5]
00  // 36 x28y48 CPE[6]
78  // 37 x28y48 CPE[7]
00  // 38 x28y48 CPE[8]
0C  // 39 x28y48 CPE[9]
04  // 40 x27y47 INMUX plane 2,1
00  // 41 x27y47 INMUX plane 4,3
00  // 42 x27y47 INMUX plane 6,5
02  // 43 x27y47 INMUX plane 8,7
01  // 44 x27y47 INMUX plane 10,9
00  // 45 x27y47 INMUX plane 12,11
00  // 46 x27y48 INMUX plane 2,1
00  // 47 x27y48 INMUX plane 4,3
00  // 48 x27y48 INMUX plane 6,5
00  // 49 x27y48 INMUX plane 8,7
01  // 50 x27y48 INMUX plane 10,9
00  // 51 x27y48 INMUX plane 12,11
00  // 52 x28y47 INMUX plane 2,1
06  // 53 x28y47 INMUX plane 4,3
20  // 54 x28y47 INMUX plane 6,5
05  // 55 x28y47 INMUX plane 8,7
00  // 56 x28y47 INMUX plane 10,9
00  // 57 x28y47 INMUX plane 12,11
04  // 58 x28y48 INMUX plane 2,1
00  // 59 x28y48 INMUX plane 4,3
00  // 60 x28y48 INMUX plane 6,5
04  // 61 x28y48 INMUX plane 8,7
01  // 62 x28y48 INMUX plane 10,9
00  // 63 x28y48 INMUX plane 12,11
00  // 64 x27y47 SB_BIG plane 1
00  // 65 x27y47 SB_BIG plane 1
00  // 66 x27y47 SB_DRIVE plane 2,1
00  // 67 x27y47 SB_BIG plane 2
00  // 68 x27y47 SB_BIG plane 2
48  // 69 x27y47 SB_BIG plane 3
12  // 70 x27y47 SB_BIG plane 3
00  // 71 x27y47 SB_DRIVE plane 4,3
48  // 72 x27y47 SB_BIG plane 4
12  // 73 x27y47 SB_BIG plane 4
00  // 74 x27y47 SB_BIG plane 5
00  // 75 x27y47 SB_BIG plane 5
00  // 76 x27y47 SB_DRIVE plane 6,5
00  // 77 x27y47 SB_BIG plane 6
00  // 78 x27y47 SB_BIG plane 6
48  // 79 x27y47 SB_BIG plane 7
12  // 80 x27y47 SB_BIG plane 7
00  // 81 x27y47 SB_DRIVE plane 8,7
48  // 82 x27y47 SB_BIG plane 8
12  // 83 x27y47 SB_BIG plane 8
00  // 84 x27y47 SB_BIG plane 9
00  // 85 x27y47 SB_BIG plane 9
00  // 86 x27y47 SB_DRIVE plane 10,9
00  // 87 x27y47 SB_BIG plane 10
00  // 88 x27y47 SB_BIG plane 10
00  // 89 x27y47 SB_BIG plane 11
00  // 90 x27y47 SB_BIG plane 11
00  // 91 x27y47 SB_DRIVE plane 12,11
00  // 92 x27y47 SB_BIG plane 12
00  // 93 x27y47 SB_BIG plane 12
00  // 94 x28y48 SB_SML plane 1
00  // 95 x28y48 SB_SML plane 2,1
00  // 96 x28y48 SB_SML plane 2
A8  // 97 x28y48 SB_SML plane 3
82  // 98 x28y48 SB_SML plane 4,3
2A  // 99 x28y48 SB_SML plane 4
00  // 100 x28y48 SB_SML plane 5
00  // 101 x28y48 SB_SML plane 6,5
00  // 102 x28y48 SB_SML plane 6
A8  // 103 x28y48 SB_SML plane 7
82  // 104 x28y48 SB_SML plane 8,7
2A  // 105 x28y48 SB_SML plane 8
A3 // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x29y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1E30     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
18 // y_sel: 47
DF // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1E38
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F0  //  0 x29y47 CPE[0]  _a462  C_AND////    _a461  C_///AND/
F0  //  1 x29y47 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  //  2 x29y47 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  //  3 x29y47 CPE[3]
00  //  4 x29y47 CPE[4]
00  //  5 x29y47 CPE[5]
00  //  6 x29y47 CPE[6]
78  //  7 x29y47 CPE[7]
00  //  8 x29y47 CPE[8]
0C  //  9 x29y47 CPE[9]
F0  // 10 x29y48 CPE[0]  _a460  C_AND////    _a459  C_///AND/
F0  // 11 x29y48 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 12 x29y48 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 13 x29y48 CPE[3]
00  // 14 x29y48 CPE[4]
00  // 15 x29y48 CPE[5]
00  // 16 x29y48 CPE[6]
78  // 17 x29y48 CPE[7]
00  // 18 x29y48 CPE[8]
0C  // 19 x29y48 CPE[9]
F0  // 20 x30y47 CPE[0]  _a442  C_AND////    _a441  C_///AND/
F0  // 21 x30y47 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 22 x30y47 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 23 x30y47 CPE[3]
00  // 24 x30y47 CPE[4]
00  // 25 x30y47 CPE[5]
00  // 26 x30y47 CPE[6]
78  // 27 x30y47 CPE[7]
00  // 28 x30y47 CPE[8]
0C  // 29 x30y47 CPE[9]
F0  // 30 x30y48 CPE[0]  _a440  C_AND////    _a439  C_///AND/
F0  // 31 x30y48 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 32 x30y48 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 33 x30y48 CPE[3]
00  // 34 x30y48 CPE[4]
00  // 35 x30y48 CPE[5]
00  // 36 x30y48 CPE[6]
78  // 37 x30y48 CPE[7]
00  // 38 x30y48 CPE[8]
0C  // 39 x30y48 CPE[9]
00  // 40 x29y47 INMUX plane 2,1
00  // 41 x29y47 INMUX plane 4,3
00  // 42 x29y47 INMUX plane 6,5
00  // 43 x29y47 INMUX plane 8,7
00  // 44 x29y47 INMUX plane 10,9
00  // 45 x29y47 INMUX plane 12,11
00  // 46 x29y48 INMUX plane 2,1
00  // 47 x29y48 INMUX plane 4,3
00  // 48 x29y48 INMUX plane 6,5
02  // 49 x29y48 INMUX plane 8,7
00  // 50 x29y48 INMUX plane 10,9
00  // 51 x29y48 INMUX plane 12,11
00  // 52 x30y47 INMUX plane 2,1
00  // 53 x30y47 INMUX plane 4,3
00  // 54 x30y47 INMUX plane 6,5
00  // 55 x30y47 INMUX plane 8,7
01  // 56 x30y47 INMUX plane 10,9
00  // 57 x30y47 INMUX plane 12,11
00  // 58 x30y48 INMUX plane 2,1
02  // 59 x30y48 INMUX plane 4,3
00  // 60 x30y48 INMUX plane 6,5
00  // 61 x30y48 INMUX plane 8,7
00  // 62 x30y48 INMUX plane 10,9
00  // 63 x30y48 INMUX plane 12,11
48  // 64 x30y48 SB_BIG plane 1
12  // 65 x30y48 SB_BIG plane 1
00  // 66 x30y48 SB_DRIVE plane 2,1
48  // 67 x30y48 SB_BIG plane 2
12  // 68 x30y48 SB_BIG plane 2
48  // 69 x30y48 SB_BIG plane 3
12  // 70 x30y48 SB_BIG plane 3
00  // 71 x30y48 SB_DRIVE plane 4,3
48  // 72 x30y48 SB_BIG plane 4
12  // 73 x30y48 SB_BIG plane 4
48  // 74 x30y48 SB_BIG plane 5
12  // 75 x30y48 SB_BIG plane 5
00  // 76 x30y48 SB_DRIVE plane 6,5
48  // 77 x30y48 SB_BIG plane 6
12  // 78 x30y48 SB_BIG plane 6
48  // 79 x30y48 SB_BIG plane 7
18  // 80 x30y48 SB_BIG plane 7
00  // 81 x30y48 SB_DRIVE plane 8,7
48  // 82 x30y48 SB_BIG plane 8
12  // 83 x30y48 SB_BIG plane 8
48  // 84 x30y48 SB_BIG plane 9
12  // 85 x30y48 SB_BIG plane 9
04  // 86 x30y48 SB_DRIVE plane 10,9
48  // 87 x30y48 SB_BIG plane 10
12  // 88 x30y48 SB_BIG plane 10
48  // 89 x30y48 SB_BIG plane 11
12  // 90 x30y48 SB_BIG plane 11
00  // 91 x30y48 SB_DRIVE plane 12,11
48  // 92 x30y48 SB_BIG plane 12
12  // 93 x30y48 SB_BIG plane 12
A8  // 94 x29y47 SB_SML plane 1
82  // 95 x29y47 SB_SML plane 2,1
2A  // 96 x29y47 SB_SML plane 2
A8  // 97 x29y47 SB_SML plane 3
82  // 98 x29y47 SB_SML plane 4,3
2A  // 99 x29y47 SB_SML plane 4
A8  // 100 x29y47 SB_SML plane 5
82  // 101 x29y47 SB_SML plane 6,5
2A  // 102 x29y47 SB_SML plane 6
28  // 103 x29y47 SB_SML plane 7
83  // 104 x29y47 SB_SML plane 8,7
2A  // 105 x29y47 SB_SML plane 8
B9  // 106 x29y47 SB_SML plane 9
82  // 107 x29y47 SB_SML plane 10,9
2A  // 108 x29y47 SB_SML plane 10
A8  // 109 x29y47 SB_SML plane 11
82  // 110 x29y47 SB_SML plane 12,11
2A  // 111 x29y47 SB_SML plane 12
79 // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x31y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1EAE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
18 // y_sel: 47
86 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1EB6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F0  //  0 x31y47 CPE[0]  _a466  C_AND////    _a465  C_///AND/
F0  //  1 x31y47 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  //  2 x31y47 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  //  3 x31y47 CPE[3]
00  //  4 x31y47 CPE[4]
00  //  5 x31y47 CPE[5]
00  //  6 x31y47 CPE[6]
78  //  7 x31y47 CPE[7]
00  //  8 x31y47 CPE[8]
0C  //  9 x31y47 CPE[9]
F0  // 10 x31y48 CPE[0]  _a464  C_AND////    _a463  C_///AND/
F0  // 11 x31y48 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 12 x31y48 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 13 x31y48 CPE[3]
00  // 14 x31y48 CPE[4]
00  // 15 x31y48 CPE[5]
00  // 16 x31y48 CPE[6]
78  // 17 x31y48 CPE[7]
00  // 18 x31y48 CPE[8]
0C  // 19 x31y48 CPE[9]
F0  // 20 x32y47 CPE[0]  _a446  C_AND////    _a445  C_///AND/
F0  // 21 x32y47 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 22 x32y47 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 23 x32y47 CPE[3]
00  // 24 x32y47 CPE[4]
00  // 25 x32y47 CPE[5]
00  // 26 x32y47 CPE[6]
78  // 27 x32y47 CPE[7]
00  // 28 x32y47 CPE[8]
0C  // 29 x32y47 CPE[9]
F0  // 30 x32y48 CPE[0]  _a444  C_AND////    _a443  C_///AND/
F0  // 31 x32y48 CPE[1]  80'h0C_0078_00_0000_0C88_F0F0 modified with path inversions
88  // 32 x32y48 CPE[2]  80'h0C_0078_00_0000_0C88_F0F0 from netlist
0C  // 33 x32y48 CPE[3]
00  // 34 x32y48 CPE[4]
00  // 35 x32y48 CPE[5]
00  // 36 x32y48 CPE[6]
78  // 37 x32y48 CPE[7]
00  // 38 x32y48 CPE[8]
0C  // 39 x32y48 CPE[9]
00  // 40 x31y47 INMUX plane 2,1
00  // 41 x31y47 INMUX plane 4,3
00  // 42 x31y47 INMUX plane 6,5
00  // 43 x31y47 INMUX plane 8,7
01  // 44 x31y47 INMUX plane 10,9
00  // 45 x31y47 INMUX plane 12,11
10  // 46 x31y48 INMUX plane 2,1
02  // 47 x31y48 INMUX plane 4,3
00  // 48 x31y48 INMUX plane 6,5
00  // 49 x31y48 INMUX plane 8,7
00  // 50 x31y48 INMUX plane 10,9
03  // 51 x31y48 INMUX plane 12,11
00  // 52 x32y47 INMUX plane 2,1
03  // 53 x32y47 INMUX plane 4,3
00  // 54 x32y47 INMUX plane 6,5
00  // 55 x32y47 INMUX plane 8,7
00  // 56 x32y47 INMUX plane 10,9
00  // 57 x32y47 INMUX plane 12,11
00  // 58 x32y48 INMUX plane 2,1
00  // 59 x32y48 INMUX plane 4,3
00  // 60 x32y48 INMUX plane 6,5
00  // 61 x32y48 INMUX plane 8,7
00  // 62 x32y48 INMUX plane 10,9
00  // 63 x32y48 INMUX plane 12,11
48  // 64 x31y47 SB_BIG plane 1
12  // 65 x31y47 SB_BIG plane 1
00  // 66 x31y47 SB_DRIVE plane 2,1
48  // 67 x31y47 SB_BIG plane 2
12  // 68 x31y47 SB_BIG plane 2
48  // 69 x31y47 SB_BIG plane 3
12  // 70 x31y47 SB_BIG plane 3
00  // 71 x31y47 SB_DRIVE plane 4,3
48  // 72 x31y47 SB_BIG plane 4
12  // 73 x31y47 SB_BIG plane 4
48  // 74 x31y47 SB_BIG plane 5
12  // 75 x31y47 SB_BIG plane 5
00  // 76 x31y47 SB_DRIVE plane 6,5
48  // 77 x31y47 SB_BIG plane 6
12  // 78 x31y47 SB_BIG plane 6
48  // 79 x31y47 SB_BIG plane 7
18  // 80 x31y47 SB_BIG plane 7
00  // 81 x31y47 SB_DRIVE plane 8,7
48  // 82 x31y47 SB_BIG plane 8
12  // 83 x31y47 SB_BIG plane 8
48  // 84 x31y47 SB_BIG plane 9
12  // 85 x31y47 SB_BIG plane 9
00  // 86 x31y47 SB_DRIVE plane 10,9
48  // 87 x31y47 SB_BIG plane 10
12  // 88 x31y47 SB_BIG plane 10
48  // 89 x31y47 SB_BIG plane 11
12  // 90 x31y47 SB_BIG plane 11
00  // 91 x31y47 SB_DRIVE plane 12,11
48  // 92 x31y47 SB_BIG plane 12
12  // 93 x31y47 SB_BIG plane 12
A8  // 94 x32y48 SB_SML plane 1
86  // 95 x32y48 SB_SML plane 2,1
3A  // 96 x32y48 SB_SML plane 2
28  // 97 x32y48 SB_SML plane 3
87  // 98 x32y48 SB_SML plane 4,3
2A  // 99 x32y48 SB_SML plane 4
A8  // 100 x32y48 SB_SML plane 5
82  // 101 x32y48 SB_SML plane 6,5
2A  // 102 x32y48 SB_SML plane 6
A8  // 103 x32y48 SB_SML plane 7
82  // 104 x32y48 SB_SML plane 8,7
2A  // 105 x32y48 SB_SML plane 8
A8  // 106 x32y48 SB_SML plane 9
82  // 107 x32y48 SB_SML plane 10,9
2A  // 108 x32y48 SB_SML plane 10
A8  // 109 x32y48 SB_SML plane 11
82  // 110 x32y48 SB_SML plane 12,11
2A  // 111 x32y48 SB_SML plane 12
4E // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x33y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1F2C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
18 // y_sel: 47
5E // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1F34
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x33y47 CPE[0]
00  //  1 x33y47 CPE[1]
00  //  2 x33y47 CPE[2]
00  //  3 x33y47 CPE[3]
00  //  4 x33y47 CPE[4]
00  //  5 x33y47 CPE[5]
00  //  6 x33y47 CPE[6]
00  //  7 x33y47 CPE[7]
00  //  8 x33y47 CPE[8]
00  //  9 x33y47 CPE[9]
0A  // 10 x33y48 CPE[0]  _a370  C_MX2b////    
00  // 11 x33y48 CPE[1]  80'h00_0018_00_0040_0A30_000A modified with path inversions
30  // 12 x33y48 CPE[2]  80'h00_0018_00_0040_0A30_0005 from netlist
0A  // 13 x33y48 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 14 x33y48 CPE[4]
00  // 15 x33y48 CPE[5]
00  // 16 x33y48 CPE[6]
18  // 17 x33y48 CPE[7]
00  // 18 x33y48 CPE[8]
00  // 19 x33y48 CPE[9]
FF  // 20 x34y47 CPE[0]  _a53  C_AND/D///    
1F  // 21 x34y47 CPE[1]  80'h00_FE00_00_0000_0C88_1FFF modified with path inversions
88  // 22 x34y47 CPE[2]  80'h00_FE00_00_0000_0C88_8FFF from netlist
0C  // 23 x34y47 CPE[3]      00_0000_00_0000_0000_9000 difference
00  // 24 x34y47 CPE[4]
00  // 25 x34y47 CPE[5]
00  // 26 x34y47 CPE[6]
00  // 27 x34y47 CPE[7]
FE  // 28 x34y47 CPE[8]
00  // 29 x34y47 CPE[9]
00  // 30 x34y48 CPE[0]  _a138  C_MX2a////    
10  // 31 x34y48 CPE[1]  80'h00_0018_00_0040_0C45_1000 modified with path inversions
45  // 32 x34y48 CPE[2]  80'h00_0018_00_0040_0C05_2000 from netlist
0C  // 33 x34y48 CPE[3]      00_0000_00_0000_0040_3000 difference
40  // 34 x34y48 CPE[4]
00  // 35 x34y48 CPE[5]
00  // 36 x34y48 CPE[6]
18  // 37 x34y48 CPE[7]
00  // 38 x34y48 CPE[8]
00  // 39 x34y48 CPE[9]
1C  // 40 x33y47 INMUX plane 2,1
00  // 41 x33y47 INMUX plane 4,3
00  // 42 x33y47 INMUX plane 6,5
01  // 43 x33y47 INMUX plane 8,7
00  // 44 x33y47 INMUX plane 10,9
00  // 45 x33y47 INMUX plane 12,11
15  // 46 x33y48 INMUX plane 2,1
04  // 47 x33y48 INMUX plane 4,3
31  // 48 x33y48 INMUX plane 6,5
00  // 49 x33y48 INMUX plane 8,7
18  // 50 x33y48 INMUX plane 10,9
00  // 51 x33y48 INMUX plane 12,11
00  // 52 x34y47 INMUX plane 2,1
05  // 53 x34y47 INMUX plane 4,3
00  // 54 x34y47 INMUX plane 6,5
26  // 55 x34y47 INMUX plane 8,7
00  // 56 x34y47 INMUX plane 10,9
00  // 57 x34y47 INMUX plane 12,11
24  // 58 x34y48 INMUX plane 2,1
05  // 59 x34y48 INMUX plane 4,3
03  // 60 x34y48 INMUX plane 6,5
0C  // 61 x34y48 INMUX plane 8,7
00  // 62 x34y48 INMUX plane 10,9
00  // 63 x34y48 INMUX plane 12,11
02  // 64 x34y48 SB_BIG plane 1
34  // 65 x34y48 SB_BIG plane 1
00  // 66 x34y48 SB_DRIVE plane 2,1
48  // 67 x34y48 SB_BIG plane 2
14  // 68 x34y48 SB_BIG plane 2
48  // 69 x34y48 SB_BIG plane 3
10  // 70 x34y48 SB_BIG plane 3
00  // 71 x34y48 SB_DRIVE plane 4,3
08  // 72 x34y48 SB_BIG plane 4
13  // 73 x34y48 SB_BIG plane 4
00  // 74 x34y48 SB_BIG plane 5
00  // 75 x34y48 SB_BIG plane 5
00  // 76 x34y48 SB_DRIVE plane 6,5
48  // 77 x34y48 SB_BIG plane 6
12  // 78 x34y48 SB_BIG plane 6
48  // 79 x34y48 SB_BIG plane 7
12  // 80 x34y48 SB_BIG plane 7
01  // 81 x34y48 SB_DRIVE plane 8,7
41  // 82 x34y48 SB_BIG plane 8
12  // 83 x34y48 SB_BIG plane 8
21  // 84 x34y48 SB_BIG plane 9
00  // 85 x34y48 SB_BIG plane 9
00  // 86 x34y48 SB_DRIVE plane 10,9
C0  // 87 x34y48 SB_BIG plane 10
00  // 88 x34y48 SB_BIG plane 10
00  // 89 x34y48 SB_BIG plane 11
00  // 90 x34y48 SB_BIG plane 11
00  // 91 x34y48 SB_DRIVE plane 12,11
00  // 92 x34y48 SB_BIG plane 12
00  // 93 x34y48 SB_BIG plane 12
04  // 94 x33y47 SB_SML plane 1
12  // 95 x33y47 SB_SML plane 2,1
2A  // 96 x33y47 SB_SML plane 2
A8  // 97 x33y47 SB_SML plane 3
82  // 98 x33y47 SB_SML plane 4,3
2A  // 99 x33y47 SB_SML plane 4
60  // 100 x33y47 SB_SML plane 5
80  // 101 x33y47 SB_SML plane 6,5
2A  // 102 x33y47 SB_SML plane 6
A8  // 103 x33y47 SB_SML plane 7
82  // 104 x33y47 SB_SML plane 8,7
2A  // 105 x33y47 SB_SML plane 8
19  // 106 x33y47 SB_SML plane 9
32 // -- CRC low byte
F3 // -- CRC high byte


// Config Latches on x35y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1FA5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
18 // y_sel: 47
36 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1FAD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FA  //  0 x35y47 CPE[0]  _a366  C_MX2b////    
00  //  1 x35y47 CPE[1]  80'h00_0018_00_0040_0AC4_00FA modified with path inversions
C4  //  2 x35y47 CPE[2]  80'h00_0018_00_0040_0AC0_00FA from netlist
0A  //  3 x35y47 CPE[3]      00_0000_00_0000_0004_0000 difference
40  //  4 x35y47 CPE[4]
00  //  5 x35y47 CPE[5]
00  //  6 x35y47 CPE[6]
18  //  7 x35y47 CPE[7]
00  //  8 x35y47 CPE[8]
00  //  9 x35y47 CPE[9]
53  // 10 x35y48 CPE[0]  _a50  C_///AND/D
FF  // 11 x35y48 CPE[1]  80'h00_FE00_80_0000_0C08_FF53 modified with path inversions
08  // 12 x35y48 CPE[2]  80'h00_FE00_80_0000_0C08_FFAC from netlist
0C  // 13 x35y48 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 14 x35y48 CPE[4]
00  // 15 x35y48 CPE[5]
80  // 16 x35y48 CPE[6]
00  // 17 x35y48 CPE[7]
FE  // 18 x35y48 CPE[8]
00  // 19 x35y48 CPE[9]
0C  // 20 x36y47 CPE[0]  net1 = net2: _a142  C_ADDF2///ADDF2/
03  // 21 x36y47 CPE[1]  80'h00_0078_00_0020_0C66_030C modified with path inversions
66  // 22 x36y47 CPE[2]  80'h00_0078_00_0020_0C66_0C0C from netlist
0C  // 23 x36y47 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 24 x36y47 CPE[4]
00  // 25 x36y47 CPE[5]
00  // 26 x36y47 CPE[6]
78  // 27 x36y47 CPE[7]
00  // 28 x36y47 CPE[8]
00  // 29 x36y47 CPE[9]
0C  // 30 x36y48 CPE[0]  net1 = net2: _a144  C_ADDF2///ADDF2/
03  // 31 x36y48 CPE[1]  80'h00_0078_00_0020_0C66_030C modified with path inversions
66  // 32 x36y48 CPE[2]  80'h00_0078_00_0020_0C66_0C0C from netlist
0C  // 33 x36y48 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 34 x36y48 CPE[4]
00  // 35 x36y48 CPE[5]
00  // 36 x36y48 CPE[6]
78  // 37 x36y48 CPE[7]
00  // 38 x36y48 CPE[8]
00  // 39 x36y48 CPE[9]
1C  // 40 x35y47 INMUX plane 2,1
2D  // 41 x35y47 INMUX plane 4,3
00  // 42 x35y47 INMUX plane 6,5
37  // 43 x35y47 INMUX plane 8,7
01  // 44 x35y47 INMUX plane 10,9
01  // 45 x35y47 INMUX plane 12,11
20  // 46 x35y48 INMUX plane 2,1
02  // 47 x35y48 INMUX plane 4,3
00  // 48 x35y48 INMUX plane 6,5
10  // 49 x35y48 INMUX plane 8,7
00  // 50 x35y48 INMUX plane 10,9
00  // 51 x35y48 INMUX plane 12,11
38  // 52 x36y47 INMUX plane 2,1
00  // 53 x36y47 INMUX plane 4,3
1D  // 54 x36y47 INMUX plane 6,5
40  // 55 x36y47 INMUX plane 8,7
A9  // 56 x36y47 INMUX plane 10,9
40  // 57 x36y47 INMUX plane 12,11
20  // 58 x36y48 INMUX plane 2,1
2A  // 59 x36y48 INMUX plane 4,3
38  // 60 x36y48 INMUX plane 6,5
50  // 61 x36y48 INMUX plane 8,7
29  // 62 x36y48 INMUX plane 10,9
40  // 63 x36y48 INMUX plane 12,11
48  // 64 x35y47 SB_BIG plane 1
12  // 65 x35y47 SB_BIG plane 1
08  // 66 x35y47 SB_DRIVE plane 2,1
8C  // 67 x35y47 SB_BIG plane 2
46  // 68 x35y47 SB_BIG plane 2
94  // 69 x35y47 SB_BIG plane 3
16  // 70 x35y47 SB_BIG plane 3
08  // 71 x35y47 SB_DRIVE plane 4,3
08  // 72 x35y47 SB_BIG plane 4
12  // 73 x35y47 SB_BIG plane 4
48  // 74 x35y47 SB_BIG plane 5
12  // 75 x35y47 SB_BIG plane 5
00  // 76 x35y47 SB_DRIVE plane 6,5
48  // 77 x35y47 SB_BIG plane 6
12  // 78 x35y47 SB_BIG plane 6
48  // 79 x35y47 SB_BIG plane 7
12  // 80 x35y47 SB_BIG plane 7
09  // 81 x35y47 SB_DRIVE plane 8,7
08  // 82 x35y47 SB_BIG plane 8
12  // 83 x35y47 SB_BIG plane 8
71  // 84 x35y47 SB_BIG plane 9
22  // 85 x35y47 SB_BIG plane 9
00  // 86 x35y47 SB_DRIVE plane 10,9
48  // 87 x35y47 SB_BIG plane 10
12  // 88 x35y47 SB_BIG plane 10
08  // 89 x35y47 SB_BIG plane 11
12  // 90 x35y47 SB_BIG plane 11
00  // 91 x35y47 SB_DRIVE plane 12,11
C8  // 92 x35y47 SB_BIG plane 12
12  // 93 x35y47 SB_BIG plane 12
28  // 94 x36y48 SB_SML plane 1
94  // 95 x36y48 SB_SML plane 2,1
66  // 96 x36y48 SB_SML plane 2
72  // 97 x36y48 SB_SML plane 3
87  // 98 x36y48 SB_SML plane 4,3
2A  // 99 x36y48 SB_SML plane 4
A8  // 100 x36y48 SB_SML plane 5
82  // 101 x36y48 SB_SML plane 6,5
6A  // 102 x36y48 SB_SML plane 6
40  // 103 x36y48 SB_SML plane 7
26  // 104 x36y48 SB_SML plane 8,7
2D  // 105 x36y48 SB_SML plane 8
A8  // 106 x36y48 SB_SML plane 9
82  // 107 x36y48 SB_SML plane 10,9
2A  // 108 x36y48 SB_SML plane 10
A8  // 109 x36y48 SB_SML plane 11
82  // 110 x36y48 SB_SML plane 12,11
2C  // 111 x36y48 SB_SML plane 12
E0 // -- CRC low byte
0F // -- CRC high byte


// Config Latches on x37y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2023     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
18 // y_sel: 47
EE // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 202B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F5  //  0 x37y47 CPE[0]  _a426  C_AND////    _a425  C_///AND/
FC  //  1 x37y47 CPE[1]  80'h0C_0078_00_0000_0C88_FCF5 modified with path inversions
88  //  2 x37y47 CPE[2]  80'h0C_0078_00_0000_0C88_FCFA from netlist
0C  //  3 x37y47 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x37y47 CPE[4]
00  //  5 x37y47 CPE[5]
00  //  6 x37y47 CPE[6]
78  //  7 x37y47 CPE[7]
00  //  8 x37y47 CPE[8]
0C  //  9 x37y47 CPE[9]
F3  // 10 x37y48 CPE[0]  _a424  C_AND////    _a423  C_///AND/
F3  // 11 x37y48 CPE[1]  80'h0C_0078_00_0000_0C88_F3F3 modified with path inversions
88  // 12 x37y48 CPE[2]  80'h0C_0078_00_0000_0C88_FCFC from netlist
0C  // 13 x37y48 CPE[3]      00_0000_00_0000_0000_0F0F difference
00  // 14 x37y48 CPE[4]
00  // 15 x37y48 CPE[5]
00  // 16 x37y48 CPE[6]
78  // 17 x37y48 CPE[7]
00  // 18 x37y48 CPE[8]
0C  // 19 x37y48 CPE[9]
5C  // 20 x38y47 CPE[0]  _a60  C_ORAND/D///    
BF  // 21 x38y47 CPE[1]  80'h00_FE00_00_0000_0888_BF5C modified with path inversions
88  // 22 x38y47 CPE[2]  80'h00_FE00_00_0000_0888_EF5C from netlist
08  // 23 x38y47 CPE[3]      00_0000_00_0000_0000_5000 difference
00  // 24 x38y47 CPE[4]
00  // 25 x38y47 CPE[5]
00  // 26 x38y47 CPE[6]
00  // 27 x38y47 CPE[7]
FE  // 28 x38y47 CPE[8]
00  // 29 x38y47 CPE[9]
F3  // 30 x38y48 CPE[0]  _a371  C_MX2b////    _a488  C_////Bridge
00  // 31 x38y48 CPE[1]  80'h00_00BA_00_0040_0ACC_00F3 modified with path inversions
CC  // 32 x38y48 CPE[2]  80'h00_00BA_00_0040_0AC0_00F3 from netlist
0A  // 33 x38y48 CPE[3]      00_0000_00_0000_000C_0000 difference
40  // 34 x38y48 CPE[4]
00  // 35 x38y48 CPE[5]
00  // 36 x38y48 CPE[6]
BA  // 37 x38y48 CPE[7]
00  // 38 x38y48 CPE[8]
00  // 39 x38y48 CPE[9]
1D  // 40 x37y47 INMUX plane 2,1
00  // 41 x37y47 INMUX plane 4,3
35  // 42 x37y47 INMUX plane 6,5
00  // 43 x37y47 INMUX plane 8,7
01  // 44 x37y47 INMUX plane 10,9
00  // 45 x37y47 INMUX plane 12,11
08  // 46 x37y48 INMUX plane 2,1
00  // 47 x37y48 INMUX plane 4,3
11  // 48 x37y48 INMUX plane 6,5
03  // 49 x37y48 INMUX plane 8,7
18  // 50 x37y48 INMUX plane 10,9
00  // 51 x37y48 INMUX plane 12,11
1A  // 52 x38y47 INMUX plane 2,1
01  // 53 x38y47 INMUX plane 4,3
94  // 54 x38y47 INMUX plane 6,5
20  // 55 x38y47 INMUX plane 8,7
90  // 56 x38y47 INMUX plane 10,9
00  // 57 x38y47 INMUX plane 12,11
0A  // 58 x38y48 INMUX plane 2,1
05  // 59 x38y48 INMUX plane 4,3
83  // 60 x38y48 INMUX plane 6,5
15  // 61 x38y48 INMUX plane 8,7
80  // 62 x38y48 INMUX plane 10,9
C0  // 63 x38y48 INMUX plane 12,11
48  // 64 x38y48 SB_BIG plane 1
12  // 65 x38y48 SB_BIG plane 1
00  // 66 x38y48 SB_DRIVE plane 2,1
51  // 67 x38y48 SB_BIG plane 2
62  // 68 x38y48 SB_BIG plane 2
12  // 69 x38y48 SB_BIG plane 3
01  // 70 x38y48 SB_BIG plane 3
00  // 71 x38y48 SB_DRIVE plane 4,3
48  // 72 x38y48 SB_BIG plane 4
12  // 73 x38y48 SB_BIG plane 4
48  // 74 x38y48 SB_BIG plane 5
12  // 75 x38y48 SB_BIG plane 5
00  // 76 x38y48 SB_DRIVE plane 6,5
48  // 77 x38y48 SB_BIG plane 6
14  // 78 x38y48 SB_BIG plane 6
48  // 79 x38y48 SB_BIG plane 7
14  // 80 x38y48 SB_BIG plane 7
00  // 81 x38y48 SB_DRIVE plane 8,7
48  // 82 x38y48 SB_BIG plane 8
12  // 83 x38y48 SB_BIG plane 8
69  // 84 x38y48 SB_BIG plane 9
12  // 85 x38y48 SB_BIG plane 9
00  // 86 x38y48 SB_DRIVE plane 10,9
48  // 87 x38y48 SB_BIG plane 10
12  // 88 x38y48 SB_BIG plane 10
48  // 89 x38y48 SB_BIG plane 11
12  // 90 x38y48 SB_BIG plane 11
00  // 91 x38y48 SB_DRIVE plane 12,11
41  // 92 x38y48 SB_BIG plane 12
12  // 93 x38y48 SB_BIG plane 12
A8  // 94 x37y47 SB_SML plane 1
22  // 95 x37y47 SB_SML plane 2,1
7B  // 96 x37y47 SB_SML plane 2
54  // 97 x37y47 SB_SML plane 3
83  // 98 x37y47 SB_SML plane 4,3
2E  // 99 x37y47 SB_SML plane 4
E8  // 100 x37y47 SB_SML plane 5
82  // 101 x37y47 SB_SML plane 6,5
2A  // 102 x37y47 SB_SML plane 6
A6  // 103 x37y47 SB_SML plane 7
15  // 104 x37y47 SB_SML plane 8,7
2A  // 105 x37y47 SB_SML plane 8
B1  // 106 x37y47 SB_SML plane 9
86  // 107 x37y47 SB_SML plane 10,9
2A  // 108 x37y47 SB_SML plane 10
A8  // 109 x37y47 SB_SML plane 11
82  // 110 x37y47 SB_SML plane 12,11
2A  // 111 x37y47 SB_SML plane 12
6B // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x39y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 20A1     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
18 // y_sel: 47
E6 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 20A9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0C  //  0 x39y47 CPE[0]  _a96  C_MX2b/D///    
00  //  1 x39y47 CPE[1]  80'h00_F900_00_0040_0A31_000C modified with path inversions
31  //  2 x39y47 CPE[2]  80'h00_F600_00_0040_0A30_000C from netlist
0A  //  3 x39y47 CPE[3]      00_0F00_00_0000_0001_0000 difference
40  //  4 x39y47 CPE[4]
00  //  5 x39y47 CPE[5]
00  //  6 x39y47 CPE[6]
00  //  7 x39y47 CPE[7]
F9  //  8 x39y47 CPE[8]
00  //  9 x39y47 CPE[9]
0C  // 10 x39y48 CPE[0]  _a97  C_MX2b/D///    
00  // 11 x39y48 CPE[1]  80'h00_FA00_00_0040_0A31_000C modified with path inversions
31  // 12 x39y48 CPE[2]  80'h00_F600_00_0040_0A30_000C from netlist
0A  // 13 x39y48 CPE[3]      00_0C00_00_0000_0001_0000 difference
40  // 14 x39y48 CPE[4]
00  // 15 x39y48 CPE[5]
00  // 16 x39y48 CPE[6]
00  // 17 x39y48 CPE[7]
FA  // 18 x39y48 CPE[8]
00  // 19 x39y48 CPE[9]
CC  // 20 x40y47 CPE[0]  net1 = net2: _a52  C_AND/D//AND/D
C3  // 21 x40y47 CPE[1]  80'h00_FD00_80_0000_0C88_C3CC modified with path inversions
88  // 22 x40y47 CPE[2]  80'h00_FE00_80_0000_0C88_CCCC from netlist
0C  // 23 x40y47 CPE[3]      00_0300_00_0000_0000_0F00 difference
00  // 24 x40y47 CPE[4]
00  // 25 x40y47 CPE[5]
80  // 26 x40y47 CPE[6]
00  // 27 x40y47 CPE[7]
FD  // 28 x40y47 CPE[8]
00  // 29 x40y47 CPE[9]
FC  // 30 x40y48 CPE[0]  _a373  C_MX2b////    
00  // 31 x40y48 CPE[1]  80'h00_0018_00_0040_0AC4_00FC modified with path inversions
C4  // 32 x40y48 CPE[2]  80'h00_0018_00_0040_0AC0_00F3 from netlist
0A  // 33 x40y48 CPE[3]      00_0000_00_0000_0004_000F difference
40  // 34 x40y48 CPE[4]
00  // 35 x40y48 CPE[5]
00  // 36 x40y48 CPE[6]
18  // 37 x40y48 CPE[7]
00  // 38 x40y48 CPE[8]
00  // 39 x40y48 CPE[9]
00  // 40 x39y47 INMUX plane 2,1
00  // 41 x39y47 INMUX plane 4,3
1D  // 42 x39y47 INMUX plane 6,5
11  // 43 x39y47 INMUX plane 8,7
2D  // 44 x39y47 INMUX plane 10,9
00  // 45 x39y47 INMUX plane 12,11
01  // 46 x39y48 INMUX plane 2,1
00  // 47 x39y48 INMUX plane 4,3
24  // 48 x39y48 INMUX plane 6,5
00  // 49 x39y48 INMUX plane 8,7
28  // 50 x39y48 INMUX plane 10,9
08  // 51 x39y48 INMUX plane 12,11
0D  // 52 x40y47 INMUX plane 2,1
00  // 53 x40y47 INMUX plane 4,3
30  // 54 x40y47 INMUX plane 6,5
38  // 55 x40y47 INMUX plane 8,7
A8  // 56 x40y47 INMUX plane 10,9
29  // 57 x40y47 INMUX plane 12,11
28  // 58 x40y48 INMUX plane 2,1
00  // 59 x40y48 INMUX plane 4,3
05  // 60 x40y48 INMUX plane 6,5
27  // 61 x40y48 INMUX plane 8,7
A8  // 62 x40y48 INMUX plane 10,9
0D  // 63 x40y48 INMUX plane 12,11
94  // 64 x39y47 SB_BIG plane 1
22  // 65 x39y47 SB_BIG plane 1
40  // 66 x39y47 SB_DRIVE plane 2,1
41  // 67 x39y47 SB_BIG plane 2
12  // 68 x39y47 SB_BIG plane 2
48  // 69 x39y47 SB_BIG plane 3
12  // 70 x39y47 SB_BIG plane 3
00  // 71 x39y47 SB_DRIVE plane 4,3
41  // 72 x39y47 SB_BIG plane 4
12  // 73 x39y47 SB_BIG plane 4
48  // 74 x39y47 SB_BIG plane 5
12  // 75 x39y47 SB_BIG plane 5
00  // 76 x39y47 SB_DRIVE plane 6,5
C8  // 77 x39y47 SB_BIG plane 6
14  // 78 x39y47 SB_BIG plane 6
08  // 79 x39y47 SB_BIG plane 7
10  // 80 x39y47 SB_BIG plane 7
00  // 81 x39y47 SB_DRIVE plane 8,7
48  // 82 x39y47 SB_BIG plane 8
12  // 83 x39y47 SB_BIG plane 8
B8  // 84 x39y47 SB_BIG plane 9
14  // 85 x39y47 SB_BIG plane 9
04  // 86 x39y47 SB_DRIVE plane 10,9
48  // 87 x39y47 SB_BIG plane 10
16  // 88 x39y47 SB_BIG plane 10
41  // 89 x39y47 SB_BIG plane 11
12  // 90 x39y47 SB_BIG plane 11
00  // 91 x39y47 SB_DRIVE plane 12,11
94  // 92 x39y47 SB_BIG plane 12
14  // 93 x39y47 SB_BIG plane 12
43  // 94 x40y48 SB_SML plane 1
A6  // 95 x40y48 SB_SML plane 2,1
2F  // 96 x40y48 SB_SML plane 2
49  // 97 x40y48 SB_SML plane 3
85  // 98 x40y48 SB_SML plane 4,3
2A  // 99 x40y48 SB_SML plane 4
A8  // 100 x40y48 SB_SML plane 5
82  // 101 x40y48 SB_SML plane 6,5
22  // 102 x40y48 SB_SML plane 6
28  // 103 x40y48 SB_SML plane 7
80  // 104 x40y48 SB_SML plane 8,7
3A  // 105 x40y48 SB_SML plane 8
B1  // 106 x40y48 SB_SML plane 9
82  // 107 x40y48 SB_SML plane 10,9
2A  // 108 x40y48 SB_SML plane 10
A1  // 109 x40y48 SB_SML plane 11
22  // 110 x40y48 SB_SML plane 12,11
55  // 111 x40y48 SB_SML plane 12
C3 // -- CRC low byte
EF // -- CRC high byte


// Config Latches on x41y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 211F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
18 // y_sel: 47
3E // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2127
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x41y47 CPE[0]  _a518  C_////Bridge
FF  //  1 x41y47 CPE[1]  80'h00_00A6_00_0000_0C00_FFFF modified with path inversions
00  //  2 x41y47 CPE[2]  80'h00_00A6_00_0000_0C00_FFFF from netlist
0C  //  3 x41y47 CPE[3]
00  //  4 x41y47 CPE[4]
00  //  5 x41y47 CPE[5]
00  //  6 x41y47 CPE[6]
A6  //  7 x41y47 CPE[7]
00  //  8 x41y47 CPE[8]
00  //  9 x41y47 CPE[9]
03  // 10 x41y48 CPE[0]  _a98  C_MX2b/D///    _a520  C_////Bridge
00  // 11 x41y48 CPE[1]  80'h00_F9A3_00_0040_0A32_0003 modified with path inversions
32  // 12 x41y48 CPE[2]  80'h00_F6A3_00_0040_0A30_0003 from netlist
0A  // 13 x41y48 CPE[3]      00_0F00_00_0000_0002_0000 difference
40  // 14 x41y48 CPE[4]
00  // 15 x41y48 CPE[5]
00  // 16 x41y48 CPE[6]
A3  // 17 x41y48 CPE[7]
F9  // 18 x41y48 CPE[8]
00  // 19 x41y48 CPE[9]
0C  // 20 x42y47 CPE[0]  net1 = net2: _a174  C_ADDF2///ADDF2/
0C  // 21 x42y47 CPE[1]  80'h00_0078_00_0020_0C66_0C0C modified with path inversions
66  // 22 x42y47 CPE[2]  80'h00_0078_00_0020_0C66_0C0C from netlist
0C  // 23 x42y47 CPE[3]
20  // 24 x42y47 CPE[4]
00  // 25 x42y47 CPE[5]
00  // 26 x42y47 CPE[6]
78  // 27 x42y47 CPE[7]
00  // 28 x42y47 CPE[8]
00  // 29 x42y47 CPE[9]
03  // 30 x42y48 CPE[0]  net1 = net2: _a176  C_ADDF2///ADDF2/
05  // 31 x42y48 CPE[1]  80'h00_0078_00_0020_0C66_0503 modified with path inversions
66  // 32 x42y48 CPE[2]  80'h00_0078_00_0020_0C66_0A0C from netlist
0C  // 33 x42y48 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 34 x42y48 CPE[4]
00  // 35 x42y48 CPE[5]
00  // 36 x42y48 CPE[6]
78  // 37 x42y48 CPE[7]
00  // 38 x42y48 CPE[8]
00  // 39 x42y48 CPE[9]
00  // 40 x41y47 INMUX plane 2,1
08  // 41 x41y47 INMUX plane 4,3
00  // 42 x41y47 INMUX plane 6,5
04  // 43 x41y47 INMUX plane 8,7
01  // 44 x41y47 INMUX plane 10,9
01  // 45 x41y47 INMUX plane 12,11
01  // 46 x41y48 INMUX plane 2,1
11  // 47 x41y48 INMUX plane 4,3
2A  // 48 x41y48 INMUX plane 6,5
00  // 49 x41y48 INMUX plane 8,7
28  // 50 x41y48 INMUX plane 10,9
01  // 51 x41y48 INMUX plane 12,11
21  // 52 x42y47 INMUX plane 2,1
00  // 53 x42y47 INMUX plane 4,3
38  // 54 x42y47 INMUX plane 6,5
01  // 55 x42y47 INMUX plane 8,7
11  // 56 x42y47 INMUX plane 10,9
11  // 57 x42y47 INMUX plane 12,11
20  // 58 x42y48 INMUX plane 2,1
01  // 59 x42y48 INMUX plane 4,3
06  // 60 x42y48 INMUX plane 6,5
00  // 61 x42y48 INMUX plane 8,7
02  // 62 x42y48 INMUX plane 10,9
CB  // 63 x42y48 INMUX plane 12,11
48  // 64 x42y48 SB_BIG plane 1
12  // 65 x42y48 SB_BIG plane 1
00  // 66 x42y48 SB_DRIVE plane 2,1
1A  // 67 x42y48 SB_BIG plane 2
13  // 68 x42y48 SB_BIG plane 2
48  // 69 x42y48 SB_BIG plane 3
12  // 70 x42y48 SB_BIG plane 3
00  // 71 x42y48 SB_DRIVE plane 4,3
48  // 72 x42y48 SB_BIG plane 4
10  // 73 x42y48 SB_BIG plane 4
48  // 74 x42y48 SB_BIG plane 5
14  // 75 x42y48 SB_BIG plane 5
00  // 76 x42y48 SB_DRIVE plane 6,5
C9  // 77 x42y48 SB_BIG plane 6
34  // 78 x42y48 SB_BIG plane 6
48  // 79 x42y48 SB_BIG plane 7
02  // 80 x42y48 SB_BIG plane 7
00  // 81 x42y48 SB_DRIVE plane 8,7
92  // 82 x42y48 SB_BIG plane 8
16  // 83 x42y48 SB_BIG plane 8
79  // 84 x42y48 SB_BIG plane 9
12  // 85 x42y48 SB_BIG plane 9
00  // 86 x42y48 SB_DRIVE plane 10,9
48  // 87 x42y48 SB_BIG plane 10
12  // 88 x42y48 SB_BIG plane 10
50  // 89 x42y48 SB_BIG plane 11
34  // 90 x42y48 SB_BIG plane 11
00  // 91 x42y48 SB_DRIVE plane 12,11
48  // 92 x42y48 SB_BIG plane 12
10  // 93 x42y48 SB_BIG plane 12
E2  // 94 x41y47 SB_SML plane 1
82  // 95 x41y47 SB_SML plane 2,1
40  // 96 x41y47 SB_SML plane 2
A8  // 97 x41y47 SB_SML plane 3
82  // 98 x41y47 SB_SML plane 4,3
2A  // 99 x41y47 SB_SML plane 4
C8  // 100 x41y47 SB_SML plane 5
82  // 101 x41y47 SB_SML plane 6,5
26  // 102 x41y47 SB_SML plane 6
A1  // 103 x41y47 SB_SML plane 7
92  // 104 x41y47 SB_SML plane 8,7
33  // 105 x41y47 SB_SML plane 8
A8  // 106 x41y47 SB_SML plane 9
82  // 107 x41y47 SB_SML plane 10,9
2A  // 108 x41y47 SB_SML plane 10
B1  // 109 x41y47 SB_SML plane 11
82  // 110 x41y47 SB_SML plane 12,11
2A  // 111 x41y47 SB_SML plane 12
7B // -- CRC low byte
08 // -- CRC high byte


// Config Latches on x43y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 219D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
18 // y_sel: 47
56 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 21A5
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
FF  //  0 x43y47 CPE[0]  _a510  C_////Bridge
FF  //  1 x43y47 CPE[1]  80'h00_00A6_00_0000_0C00_FFFF modified with path inversions
00  //  2 x43y47 CPE[2]  80'h00_00A6_00_0000_0C00_FFFF from netlist
0C  //  3 x43y47 CPE[3]
00  //  4 x43y47 CPE[4]
00  //  5 x43y47 CPE[5]
00  //  6 x43y47 CPE[6]
A6  //  7 x43y47 CPE[7]
00  //  8 x43y47 CPE[8]
00  //  9 x43y47 CPE[9]
0C  // 10 x43y48 CPE[0]  _a94  C_MX2b/D///    
00  // 11 x43y48 CPE[1]  80'h00_F500_00_0040_0A33_000C modified with path inversions
33  // 12 x43y48 CPE[2]  80'h00_F600_00_0040_0A30_0003 from netlist
0A  // 13 x43y48 CPE[3]      00_0300_00_0000_0003_000F difference
40  // 14 x43y48 CPE[4]
00  // 15 x43y48 CPE[5]
00  // 16 x43y48 CPE[6]
00  // 17 x43y48 CPE[7]
F5  // 18 x43y48 CPE[8]
00  // 19 x43y48 CPE[9]
00  // 20 x44y47 CPE[0]
00  // 21 x44y47 CPE[1]
00  // 22 x44y47 CPE[2]
00  // 23 x44y47 CPE[3]
00  // 24 x44y47 CPE[4]
00  // 25 x44y47 CPE[5]
00  // 26 x44y47 CPE[6]
00  // 27 x44y47 CPE[7]
00  // 28 x44y47 CPE[8]
00  // 29 x44y47 CPE[9]
5F  // 30 x44y48 CPE[0]  _a285  C_///AND/D
FF  // 31 x44y48 CPE[1]  80'h00_FD00_80_0000_0C08_FF5F modified with path inversions
08  // 32 x44y48 CPE[2]  80'h00_FE00_80_0000_0C08_FFAF from netlist
0C  // 33 x44y48 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 34 x44y48 CPE[4]
00  // 35 x44y48 CPE[5]
80  // 36 x44y48 CPE[6]
00  // 37 x44y48 CPE[7]
FD  // 38 x44y48 CPE[8]
00  // 39 x44y48 CPE[9]
01  // 40 x43y47 INMUX plane 2,1
03  // 41 x43y47 INMUX plane 4,3
00  // 42 x43y47 INMUX plane 6,5
0B  // 43 x43y47 INMUX plane 8,7
00  // 44 x43y47 INMUX plane 10,9
00  // 45 x43y47 INMUX plane 12,11
00  // 46 x43y48 INMUX plane 2,1
18  // 47 x43y48 INMUX plane 4,3
05  // 48 x43y48 INMUX plane 6,5
00  // 49 x43y48 INMUX plane 8,7
0C  // 50 x43y48 INMUX plane 10,9
22  // 51 x43y48 INMUX plane 12,11
03  // 52 x44y47 INMUX plane 2,1
00  // 53 x44y47 INMUX plane 4,3
43  // 54 x44y47 INMUX plane 6,5
41  // 55 x44y47 INMUX plane 8,7
49  // 56 x44y47 INMUX plane 10,9
C0  // 57 x44y47 INMUX plane 12,11
08  // 58 x44y48 INMUX plane 2,1
04  // 59 x44y48 INMUX plane 4,3
48  // 60 x44y48 INMUX plane 6,5
00  // 61 x44y48 INMUX plane 8,7
40  // 62 x44y48 INMUX plane 10,9
01  // 63 x44y48 INMUX plane 12,11
50  // 64 x43y47 SB_BIG plane 1
24  // 65 x43y47 SB_BIG plane 1
00  // 66 x43y47 SB_DRIVE plane 2,1
61  // 67 x43y47 SB_BIG plane 2
12  // 68 x43y47 SB_BIG plane 2
00  // 69 x43y47 SB_BIG plane 3
00  // 70 x43y47 SB_BIG plane 3
00  // 71 x43y47 SB_DRIVE plane 4,3
48  // 72 x43y47 SB_BIG plane 4
12  // 73 x43y47 SB_BIG plane 4
48  // 74 x43y47 SB_BIG plane 5
12  // 75 x43y47 SB_BIG plane 5
00  // 76 x43y47 SB_DRIVE plane 6,5
48  // 77 x43y47 SB_BIG plane 6
12  // 78 x43y47 SB_BIG plane 6
11  // 79 x43y47 SB_BIG plane 7
00  // 80 x43y47 SB_BIG plane 7
00  // 81 x43y47 SB_DRIVE plane 8,7
19  // 82 x43y47 SB_BIG plane 8
33  // 83 x43y47 SB_BIG plane 8
21  // 84 x43y47 SB_BIG plane 9
00  // 85 x43y47 SB_BIG plane 9
80  // 86 x43y47 SB_DRIVE plane 10,9
CB  // 87 x43y47 SB_BIG plane 10
30  // 88 x43y47 SB_BIG plane 10
42  // 89 x43y47 SB_BIG plane 11
06  // 90 x43y47 SB_BIG plane 11
00  // 91 x43y47 SB_DRIVE plane 12,11
80  // 92 x43y47 SB_BIG plane 12
00  // 93 x43y47 SB_BIG plane 12
4B  // 94 x44y48 SB_SML plane 1
87  // 95 x44y48 SB_SML plane 2,1
2A  // 96 x44y48 SB_SML plane 2
19  // 97 x44y48 SB_SML plane 3
80  // 98 x44y48 SB_SML plane 4,3
2A  // 99 x44y48 SB_SML plane 4
28  // 100 x44y48 SB_SML plane 5
86  // 101 x44y48 SB_SML plane 6,5
2A  // 102 x44y48 SB_SML plane 6
00  // 103 x44y48 SB_SML plane 7
10  // 104 x44y48 SB_SML plane 8,7
6F  // 105 x44y48 SB_SML plane 8
30  // 106 x44y48 SB_SML plane 9
F3 // -- CRC low byte
4B // -- CRC high byte


// Config Latches on x45y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2216     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
18 // y_sel: 47
8E // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 221E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y47 CPE[0]  _a381  C_/C_0_1///    _a517  C_////Bridge
00  //  1 x45y47 CPE[1]  80'h00_CFA6_12_0800_0000_0000 modified with path inversions
00  //  2 x45y47 CPE[2]  80'h00_CFA6_12_0800_0000_0000 from netlist
00  //  3 x45y47 CPE[3]
00  //  4 x45y47 CPE[4]
08  //  5 x45y47 CPE[5]
12  //  6 x45y47 CPE[6]
A6  //  7 x45y47 CPE[7]
CF  //  8 x45y47 CPE[8]
00  //  9 x45y47 CPE[9]
0A  // 10 x45y48 CPE[0]  net1 = net2: _a204  C_ADDF2///ADDF2/
5A  // 11 x45y48 CPE[1]  80'h00_0078_00_0020_0C66_5A0A modified with path inversions
66  // 12 x45y48 CPE[2]  80'h00_0078_00_0020_0C66_AA0A from netlist
0C  // 13 x45y48 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 14 x45y48 CPE[4]
00  // 15 x45y48 CPE[5]
00  // 16 x45y48 CPE[6]
78  // 17 x45y48 CPE[7]
00  // 18 x45y48 CPE[8]
00  // 19 x45y48 CPE[9]
00  // 20 x46y47 CPE[0]  _a116  C_OR/D///    _a505  C_////Bridge
0E  // 21 x46y47 CPE[1]  80'h00_FEA7_00_0000_0CEE_0E00 modified with path inversions
EE  // 22 x46y47 CPE[2]  80'h00_FEA7_00_0000_0CEE_0D00 from netlist
0C  // 23 x46y47 CPE[3]      00_0000_00_0000_0000_0300 difference
00  // 24 x46y47 CPE[4]
00  // 25 x46y47 CPE[5]
00  // 26 x46y47 CPE[6]
A7  // 27 x46y47 CPE[7]
FE  // 28 x46y47 CPE[8]
00  // 29 x46y47 CPE[9]
FC  // 30 x46y48 CPE[0]  _a393  C_MX2b////    
00  // 31 x46y48 CPE[1]  80'h00_0018_00_0040_0AC4_00FC modified with path inversions
C4  // 32 x46y48 CPE[2]  80'h00_0018_00_0040_0AC0_00FC from netlist
0A  // 33 x46y48 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 34 x46y48 CPE[4]
00  // 35 x46y48 CPE[5]
00  // 36 x46y48 CPE[6]
18  // 37 x46y48 CPE[7]
00  // 38 x46y48 CPE[8]
00  // 39 x46y48 CPE[9]
09  // 40 x45y47 INMUX plane 2,1
18  // 41 x45y47 INMUX plane 4,3
00  // 42 x45y47 INMUX plane 6,5
08  // 43 x45y47 INMUX plane 8,7
09  // 44 x45y47 INMUX plane 10,9
01  // 45 x45y47 INMUX plane 12,11
04  // 46 x45y48 INMUX plane 2,1
00  // 47 x45y48 INMUX plane 4,3
04  // 48 x45y48 INMUX plane 6,5
06  // 49 x45y48 INMUX plane 8,7
01  // 50 x45y48 INMUX plane 10,9
00  // 51 x45y48 INMUX plane 12,11
08  // 52 x46y47 INMUX plane 2,1
00  // 53 x46y47 INMUX plane 4,3
FD  // 54 x46y47 INMUX plane 6,5
38  // 55 x46y47 INMUX plane 8,7
80  // 56 x46y47 INMUX plane 10,9
20  // 57 x46y47 INMUX plane 12,11
21  // 58 x46y48 INMUX plane 2,1
01  // 59 x46y48 INMUX plane 4,3
C0  // 60 x46y48 INMUX plane 6,5
27  // 61 x46y48 INMUX plane 8,7
C1  // 62 x46y48 INMUX plane 10,9
04  // 63 x46y48 INMUX plane 12,11
48  // 64 x46y48 SB_BIG plane 1
12  // 65 x46y48 SB_BIG plane 1
80  // 66 x46y48 SB_DRIVE plane 2,1
48  // 67 x46y48 SB_BIG plane 2
12  // 68 x46y48 SB_BIG plane 2
08  // 69 x46y48 SB_BIG plane 3
12  // 70 x46y48 SB_BIG plane 3
00  // 71 x46y48 SB_DRIVE plane 4,3
48  // 72 x46y48 SB_BIG plane 4
12  // 73 x46y48 SB_BIG plane 4
11  // 74 x46y48 SB_BIG plane 5
24  // 75 x46y48 SB_BIG plane 5
00  // 76 x46y48 SB_DRIVE plane 6,5
41  // 77 x46y48 SB_BIG plane 6
12  // 78 x46y48 SB_BIG plane 6
08  // 79 x46y48 SB_BIG plane 7
12  // 80 x46y48 SB_BIG plane 7
00  // 81 x46y48 SB_DRIVE plane 8,7
48  // 82 x46y48 SB_BIG plane 8
10  // 83 x46y48 SB_BIG plane 8
48  // 84 x46y48 SB_BIG plane 9
12  // 85 x46y48 SB_BIG plane 9
00  // 86 x46y48 SB_DRIVE plane 10,9
48  // 87 x46y48 SB_BIG plane 10
12  // 88 x46y48 SB_BIG plane 10
48  // 89 x46y48 SB_BIG plane 11
12  // 90 x46y48 SB_BIG plane 11
00  // 91 x46y48 SB_DRIVE plane 12,11
48  // 92 x46y48 SB_BIG plane 12
12  // 93 x46y48 SB_BIG plane 12
A8  // 94 x45y47 SB_SML plane 1
82  // 95 x45y47 SB_SML plane 2,1
2A  // 96 x45y47 SB_SML plane 2
A8  // 97 x45y47 SB_SML plane 3
82  // 98 x45y47 SB_SML plane 4,3
2A  // 99 x45y47 SB_SML plane 4
A8  // 100 x45y47 SB_SML plane 5
12  // 101 x45y47 SB_SML plane 6,5
4A  // 102 x45y47 SB_SML plane 6
A8  // 103 x45y47 SB_SML plane 7
82  // 104 x45y47 SB_SML plane 8,7
2A  // 105 x45y47 SB_SML plane 8
B1  // 106 x45y47 SB_SML plane 9
12  // 107 x45y47 SB_SML plane 10,9
2B  // 108 x45y47 SB_SML plane 10
88  // 109 x45y47 SB_SML plane 11
82  // 110 x45y47 SB_SML plane 12,11
2A  // 111 x45y47 SB_SML plane 12
4B // -- CRC low byte
37 // -- CRC high byte


// Config Latches on x47y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2294     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
18 // y_sel: 47
46 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 229C
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x47y47 CPE[0]
00  //  1 x47y47 CPE[1]
00  //  2 x47y47 CPE[2]
00  //  3 x47y47 CPE[3]
00  //  4 x47y47 CPE[4]
00  //  5 x47y47 CPE[5]
00  //  6 x47y47 CPE[6]
00  //  7 x47y47 CPE[7]
00  //  8 x47y47 CPE[8]
00  //  9 x47y47 CPE[9]
00  // 10 x47y48 CPE[0]
00  // 11 x47y48 CPE[1]
00  // 12 x47y48 CPE[2]
00  // 13 x47y48 CPE[3]
00  // 14 x47y48 CPE[4]
00  // 15 x47y48 CPE[5]
00  // 16 x47y48 CPE[6]
00  // 17 x47y48 CPE[7]
00  // 18 x47y48 CPE[8]
00  // 19 x47y48 CPE[9]
AF  // 20 x48y47 CPE[0]  _a408  C_MX2b////    
00  // 21 x48y47 CPE[1]  80'h00_0018_00_0040_0AAA_00AF modified with path inversions
AA  // 22 x48y47 CPE[2]  80'h00_0018_00_0040_0AA0_005F from netlist
0A  // 23 x48y47 CPE[3]      00_0000_00_0000_000A_00F0 difference
40  // 24 x48y47 CPE[4]
00  // 25 x48y47 CPE[5]
00  // 26 x48y47 CPE[6]
18  // 27 x48y47 CPE[7]
00  // 28 x48y47 CPE[8]
00  // 29 x48y47 CPE[9]
A0  // 30 x48y48 CPE[0]  _a407  C_MX2b////    
00  // 31 x48y48 CPE[1]  80'h00_0018_00_0040_0A50_00A0 modified with path inversions
50  // 32 x48y48 CPE[2]  80'h00_0018_00_0040_0A50_0050 from netlist
0A  // 33 x48y48 CPE[3]      00_0000_00_0000_0000_00F0 difference
40  // 34 x48y48 CPE[4]
00  // 35 x48y48 CPE[5]
00  // 36 x48y48 CPE[6]
18  // 37 x48y48 CPE[7]
00  // 38 x48y48 CPE[8]
00  // 39 x48y48 CPE[9]
00  // 40 x47y47 INMUX plane 2,1
04  // 41 x47y47 INMUX plane 4,3
08  // 42 x47y47 INMUX plane 6,5
00  // 43 x47y47 INMUX plane 8,7
09  // 44 x47y47 INMUX plane 10,9
00  // 45 x47y47 INMUX plane 12,11
20  // 46 x47y48 INMUX plane 2,1
08  // 47 x47y48 INMUX plane 4,3
0D  // 48 x47y48 INMUX plane 6,5
00  // 49 x47y48 INMUX plane 8,7
00  // 50 x47y48 INMUX plane 10,9
00  // 51 x47y48 INMUX plane 12,11
00  // 52 x48y47 INMUX plane 2,1
04  // 53 x48y47 INMUX plane 4,3
00  // 54 x48y47 INMUX plane 6,5
10  // 55 x48y47 INMUX plane 8,7
80  // 56 x48y47 INMUX plane 10,9
00  // 57 x48y47 INMUX plane 12,11
00  // 58 x48y48 INMUX plane 2,1
04  // 59 x48y48 INMUX plane 4,3
0D  // 60 x48y48 INMUX plane 6,5
03  // 61 x48y48 INMUX plane 8,7
00  // 62 x48y48 INMUX plane 10,9
00  // 63 x48y48 INMUX plane 12,11
00  // 64 x47y47 SB_BIG plane 1
00  // 65 x47y47 SB_BIG plane 1
00  // 66 x47y47 SB_DRIVE plane 2,1
00  // 67 x47y47 SB_BIG plane 2
00  // 68 x47y47 SB_BIG plane 2
48  // 69 x47y47 SB_BIG plane 3
12  // 70 x47y47 SB_BIG plane 3
00  // 71 x47y47 SB_DRIVE plane 4,3
08  // 72 x47y47 SB_BIG plane 4
12  // 73 x47y47 SB_BIG plane 4
00  // 74 x47y47 SB_BIG plane 5
00  // 75 x47y47 SB_BIG plane 5
00  // 76 x47y47 SB_DRIVE plane 6,5
11  // 77 x47y47 SB_BIG plane 6
00  // 78 x47y47 SB_BIG plane 6
48  // 79 x47y47 SB_BIG plane 7
12  // 80 x47y47 SB_BIG plane 7
00  // 81 x47y47 SB_DRIVE plane 8,7
48  // 82 x47y47 SB_BIG plane 8
12  // 83 x47y47 SB_BIG plane 8
00  // 84 x47y47 SB_BIG plane 9
00  // 85 x47y47 SB_BIG plane 9
00  // 86 x47y47 SB_DRIVE plane 10,9
00  // 87 x47y47 SB_BIG plane 10
00  // 88 x47y47 SB_BIG plane 10
00  // 89 x47y47 SB_BIG plane 11
00  // 90 x47y47 SB_BIG plane 11
00  // 91 x47y47 SB_DRIVE plane 12,11
00  // 92 x47y47 SB_BIG plane 12
00  // 93 x47y47 SB_BIG plane 12
19  // 94 x48y48 SB_SML plane 1
00  // 95 x48y48 SB_SML plane 2,1
00  // 96 x48y48 SB_SML plane 2
A8  // 97 x48y48 SB_SML plane 3
82  // 98 x48y48 SB_SML plane 4,3
2A  // 99 x48y48 SB_SML plane 4
00  // 100 x48y48 SB_SML plane 5
10  // 101 x48y48 SB_SML plane 6,5
01  // 102 x48y48 SB_SML plane 6
A8  // 103 x48y48 SB_SML plane 7
82  // 104 x48y48 SB_SML plane 8,7
2A  // 105 x48y48 SB_SML plane 8
81 // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x49y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 230C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
18 // y_sel: 47
9E // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2314
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y47 CPE[0]
00  //  1 x49y47 CPE[1]
00  //  2 x49y47 CPE[2]
00  //  3 x49y47 CPE[3]
00  //  4 x49y47 CPE[4]
00  //  5 x49y47 CPE[5]
00  //  6 x49y47 CPE[6]
00  //  7 x49y47 CPE[7]
00  //  8 x49y47 CPE[8]
00  //  9 x49y47 CPE[9]
00  // 10 x49y48 CPE[0]
00  // 11 x49y48 CPE[1]
00  // 12 x49y48 CPE[2]
00  // 13 x49y48 CPE[3]
00  // 14 x49y48 CPE[4]
00  // 15 x49y48 CPE[5]
00  // 16 x49y48 CPE[6]
00  // 17 x49y48 CPE[7]
00  // 18 x49y48 CPE[8]
00  // 19 x49y48 CPE[9]
00  // 20 x50y47 CPE[0]
00  // 21 x50y47 CPE[1]
00  // 22 x50y47 CPE[2]
00  // 23 x50y47 CPE[3]
00  // 24 x50y47 CPE[4]
00  // 25 x50y47 CPE[5]
00  // 26 x50y47 CPE[6]
00  // 27 x50y47 CPE[7]
00  // 28 x50y47 CPE[8]
00  // 29 x50y47 CPE[9]
FF  // 30 x50y48 CPE[0]  _a506  C_////Bridge
FF  // 31 x50y48 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 32 x50y48 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 33 x50y48 CPE[3]
00  // 34 x50y48 CPE[4]
00  // 35 x50y48 CPE[5]
00  // 36 x50y48 CPE[6]
A4  // 37 x50y48 CPE[7]
00  // 38 x50y48 CPE[8]
00  // 39 x50y48 CPE[9]
00  // 40 x49y47 INMUX plane 2,1
00  // 41 x49y47 INMUX plane 4,3
28  // 42 x49y47 INMUX plane 6,5
08  // 43 x49y47 INMUX plane 8,7
00  // 44 x49y47 INMUX plane 10,9
00  // 45 x49y47 INMUX plane 12,11
01  // 46 x49y48 INMUX plane 2,1
00  // 47 x49y48 INMUX plane 4,3
08  // 48 x49y48 INMUX plane 6,5
00  // 49 x49y48 INMUX plane 8,7
00  // 50 x49y48 INMUX plane 10,9
00  // 51 x49y48 INMUX plane 12,11
00  // 52 x50y47 INMUX plane 2,1
00  // 53 x50y47 INMUX plane 4,3
00  // 54 x50y47 INMUX plane 6,5
00  // 55 x50y47 INMUX plane 8,7
00  // 56 x50y47 INMUX plane 10,9
00  // 57 x50y47 INMUX plane 12,11
00  // 58 x50y48 INMUX plane 2,1
00  // 59 x50y48 INMUX plane 4,3
06  // 60 x50y48 INMUX plane 6,5
00  // 61 x50y48 INMUX plane 8,7
00  // 62 x50y48 INMUX plane 10,9
00  // 63 x50y48 INMUX plane 12,11
00  // 64 x50y48 SB_BIG plane 1
00  // 65 x50y48 SB_BIG plane 1
00  // 66 x50y48 SB_DRIVE plane 2,1
00  // 67 x50y48 SB_BIG plane 2
00  // 68 x50y48 SB_BIG plane 2
00  // 69 x50y48 SB_BIG plane 3
00  // 70 x50y48 SB_BIG plane 3
00  // 71 x50y48 SB_DRIVE plane 4,3
48  // 72 x50y48 SB_BIG plane 4
12  // 73 x50y48 SB_BIG plane 4
00  // 74 x50y48 SB_BIG plane 5
00  // 75 x50y48 SB_BIG plane 5
00  // 76 x50y48 SB_DRIVE plane 6,5
00  // 77 x50y48 SB_BIG plane 6
00  // 78 x50y48 SB_BIG plane 6
00  // 79 x50y48 SB_BIG plane 7
00  // 80 x50y48 SB_BIG plane 7
00  // 81 x50y48 SB_DRIVE plane 8,7
48  // 82 x50y48 SB_BIG plane 8
12  // 83 x50y48 SB_BIG plane 8
00  // 84 x50y48 SB_BIG plane 9
00  // 85 x50y48 SB_BIG plane 9
00  // 86 x50y48 SB_DRIVE plane 10,9
00  // 87 x50y48 SB_BIG plane 10
00  // 88 x50y48 SB_BIG plane 10
00  // 89 x50y48 SB_BIG plane 11
00  // 90 x50y48 SB_BIG plane 11
00  // 91 x50y48 SB_DRIVE plane 12,11
00  // 92 x50y48 SB_BIG plane 12
00  // 93 x50y48 SB_BIG plane 12
00  // 94 x49y47 SB_SML plane 1
00  // 95 x49y47 SB_SML plane 2,1
00  // 96 x49y47 SB_SML plane 2
00  // 97 x49y47 SB_SML plane 3
80  // 98 x49y47 SB_SML plane 4,3
2A  // 99 x49y47 SB_SML plane 4
00  // 100 x49y47 SB_SML plane 5
00  // 101 x49y47 SB_SML plane 6,5
00  // 102 x49y47 SB_SML plane 6
00  // 103 x49y47 SB_SML plane 7
80  // 104 x49y47 SB_SML plane 8,7
22  // 105 x49y47 SB_SML plane 8
B2 // -- CRC low byte
75 // -- CRC high byte


// Config Latches on x27y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2384     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
19 // y_sel: 49
8E // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 238C
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x27y49 CPE[0]
00  //  1 x27y49 CPE[1]
00  //  2 x27y49 CPE[2]
00  //  3 x27y49 CPE[3]
00  //  4 x27y49 CPE[4]
00  //  5 x27y49 CPE[5]
00  //  6 x27y49 CPE[6]
00  //  7 x27y49 CPE[7]
00  //  8 x27y49 CPE[8]
00  //  9 x27y49 CPE[9]
00  // 10 x27y50 CPE[0]
00  // 11 x27y50 CPE[1]
00  // 12 x27y50 CPE[2]
00  // 13 x27y50 CPE[3]
00  // 14 x27y50 CPE[4]
00  // 15 x27y50 CPE[5]
00  // 16 x27y50 CPE[6]
00  // 17 x27y50 CPE[7]
00  // 18 x27y50 CPE[8]
00  // 19 x27y50 CPE[9]
00  // 20 x28y49 CPE[0]
00  // 21 x28y49 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x28y49 CPE[2]
00  // 23 x28y49 CPE[3]
00  // 24 x28y49 CPE[4]
60  // 25 x28y49 CPE[5]
3F  // 26 x28y49 CPE[6]
00  // 27 x28y49 CPE[7]
00  // 28 x28y49 CPE[8]
00  // 29 x28y49 CPE[9]
00  // 30 x28y50 CPE[0]
00  // 31 x28y50 CPE[1]
00  // 32 x28y50 CPE[2]
00  // 33 x28y50 CPE[3]
00  // 34 x28y50 CPE[4]
00  // 35 x28y50 CPE[5]
00  // 36 x28y50 CPE[6]
00  // 37 x28y50 CPE[7]
00  // 38 x28y50 CPE[8]
00  // 39 x28y50 CPE[9]
00  // 40 x27y49 INMUX plane 2,1
00  // 41 x27y49 INMUX plane 4,3
00  // 42 x27y49 INMUX plane 6,5
00  // 43 x27y49 INMUX plane 8,7
00  // 44 x27y49 INMUX plane 10,9
00  // 45 x27y49 INMUX plane 12,11
00  // 46 x27y50 INMUX plane 2,1
00  // 47 x27y50 INMUX plane 4,3
00  // 48 x27y50 INMUX plane 6,5
00  // 49 x27y50 INMUX plane 8,7
01  // 50 x27y50 INMUX plane 10,9
00  // 51 x27y50 INMUX plane 12,11
00  // 52 x28y49 INMUX plane 2,1
00  // 53 x28y49 INMUX plane 4,3
00  // 54 x28y49 INMUX plane 6,5
00  // 55 x28y49 INMUX plane 8,7
00  // 56 x28y49 INMUX plane 10,9
00  // 57 x28y49 INMUX plane 12,11
00  // 58 x28y50 INMUX plane 2,1
00  // 59 x28y50 INMUX plane 4,3
00  // 60 x28y50 INMUX plane 6,5
00  // 61 x28y50 INMUX plane 8,7
01  // 62 x28y50 INMUX plane 10,9
00  // 63 x28y50 INMUX plane 12,11
00  // 64 x28y50 SB_BIG plane 1
00  // 65 x28y50 SB_BIG plane 1
00  // 66 x28y50 SB_DRIVE plane 2,1
00  // 67 x28y50 SB_BIG plane 2
00  // 68 x28y50 SB_BIG plane 2
00  // 69 x28y50 SB_BIG plane 3
00  // 70 x28y50 SB_BIG plane 3
00  // 71 x28y50 SB_DRIVE plane 4,3
00  // 72 x28y50 SB_BIG plane 4
00  // 73 x28y50 SB_BIG plane 4
00  // 74 x28y50 SB_BIG plane 5
00  // 75 x28y50 SB_BIG plane 5
00  // 76 x28y50 SB_DRIVE plane 6,5
00  // 77 x28y50 SB_BIG plane 6
00  // 78 x28y50 SB_BIG plane 6
00  // 79 x28y50 SB_BIG plane 7
00  // 80 x28y50 SB_BIG plane 7
00  // 81 x28y50 SB_DRIVE plane 8,7
00  // 82 x28y50 SB_BIG plane 8
00  // 83 x28y50 SB_BIG plane 8
11  // 84 x28y50 SB_BIG plane 9
A3 // -- CRC low byte
B7 // -- CRC high byte


// Config Latches on x29y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 23E7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
19 // y_sel: 49
56 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 23EF
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x29y49 CPE[0]
00  //  1 x29y49 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x29y49 CPE[2]
00  //  3 x29y49 CPE[3]
00  //  4 x29y49 CPE[4]
60  //  5 x29y49 CPE[5]
3F  //  6 x29y49 CPE[6]
00  //  7 x29y49 CPE[7]
00  //  8 x29y49 CPE[8]
00  //  9 x29y49 CPE[9]
00  // 10 x29y50 CPE[0]
00  // 11 x29y50 CPE[1]
00  // 12 x29y50 CPE[2]
00  // 13 x29y50 CPE[3]
00  // 14 x29y50 CPE[4]
00  // 15 x29y50 CPE[5]
00  // 16 x29y50 CPE[6]
00  // 17 x29y50 CPE[7]
00  // 18 x29y50 CPE[8]
00  // 19 x29y50 CPE[9]
00  // 20 x30y49 CPE[0]
00  // 21 x30y49 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x30y49 CPE[2]
00  // 23 x30y49 CPE[3]
00  // 24 x30y49 CPE[4]
60  // 25 x30y49 CPE[5]
3F  // 26 x30y49 CPE[6]
00  // 27 x30y49 CPE[7]
00  // 28 x30y49 CPE[8]
00  // 29 x30y49 CPE[9]
00  // 30 x30y50 CPE[0]
00  // 31 x30y50 CPE[1]
00  // 32 x30y50 CPE[2]
00  // 33 x30y50 CPE[3]
00  // 34 x30y50 CPE[4]
00  // 35 x30y50 CPE[5]
00  // 36 x30y50 CPE[6]
00  // 37 x30y50 CPE[7]
00  // 38 x30y50 CPE[8]
00  // 39 x30y50 CPE[9]
00  // 40 x29y49 INMUX plane 2,1
00  // 41 x29y49 INMUX plane 4,3
00  // 42 x29y49 INMUX plane 6,5
00  // 43 x29y49 INMUX plane 8,7
00  // 44 x29y49 INMUX plane 10,9
00  // 45 x29y49 INMUX plane 12,11
00  // 46 x29y50 INMUX plane 2,1
00  // 47 x29y50 INMUX plane 4,3
00  // 48 x29y50 INMUX plane 6,5
00  // 49 x29y50 INMUX plane 8,7
01  // 50 x29y50 INMUX plane 10,9
00  // 51 x29y50 INMUX plane 12,11
00  // 52 x30y49 INMUX plane 2,1
00  // 53 x30y49 INMUX plane 4,3
00  // 54 x30y49 INMUX plane 6,5
00  // 55 x30y49 INMUX plane 8,7
00  // 56 x30y49 INMUX plane 10,9
00  // 57 x30y49 INMUX plane 12,11
00  // 58 x30y50 INMUX plane 2,1
00  // 59 x30y50 INMUX plane 4,3
00  // 60 x30y50 INMUX plane 6,5
00  // 61 x30y50 INMUX plane 8,7
01  // 62 x30y50 INMUX plane 10,9
6B // -- CRC low byte
F4 // -- CRC high byte


// Config Latches on x31y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2434     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
19 // y_sel: 49
0F // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 243C
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x31y49 CPE[0]
00  //  1 x31y49 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x31y49 CPE[2]
00  //  3 x31y49 CPE[3]
00  //  4 x31y49 CPE[4]
60  //  5 x31y49 CPE[5]
3F  //  6 x31y49 CPE[6]
00  //  7 x31y49 CPE[7]
00  //  8 x31y49 CPE[8]
00  //  9 x31y49 CPE[9]
00  // 10 x31y50 CPE[0]
00  // 11 x31y50 CPE[1]
00  // 12 x31y50 CPE[2]
00  // 13 x31y50 CPE[3]
00  // 14 x31y50 CPE[4]
00  // 15 x31y50 CPE[5]
00  // 16 x31y50 CPE[6]
00  // 17 x31y50 CPE[7]
00  // 18 x31y50 CPE[8]
00  // 19 x31y50 CPE[9]
AC  // 20 x32y49 CPE[0]  _a342  C_MX4b////    
00  // 21 x32y49 CPE[1]  80'h00_0018_00_0040_0A74_00AC modified with path inversions
74  // 22 x32y49 CPE[2]  80'h00_0018_00_0040_0A70_00AC from netlist
0A  // 23 x32y49 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 24 x32y49 CPE[4]
00  // 25 x32y49 CPE[5]
00  // 26 x32y49 CPE[6]
18  // 27 x32y49 CPE[7]
00  // 28 x32y49 CPE[8]
00  // 29 x32y49 CPE[9]
FA  // 30 x32y50 CPE[0]  _a372  C_MX2b////    
00  // 31 x32y50 CPE[1]  80'h00_0018_00_0040_0AC8_00FA modified with path inversions
C8  // 32 x32y50 CPE[2]  80'h00_0018_00_0040_0AC0_00FA from netlist
0A  // 33 x32y50 CPE[3]      00_0000_00_0000_0008_0000 difference
40  // 34 x32y50 CPE[4]
00  // 35 x32y50 CPE[5]
00  // 36 x32y50 CPE[6]
18  // 37 x32y50 CPE[7]
00  // 38 x32y50 CPE[8]
00  // 39 x32y50 CPE[9]
00  // 40 x31y49 INMUX plane 2,1
04  // 41 x31y49 INMUX plane 4,3
00  // 42 x31y49 INMUX plane 6,5
00  // 43 x31y49 INMUX plane 8,7
00  // 44 x31y49 INMUX plane 10,9
00  // 45 x31y49 INMUX plane 12,11
00  // 46 x31y50 INMUX plane 2,1
00  // 47 x31y50 INMUX plane 4,3
00  // 48 x31y50 INMUX plane 6,5
00  // 49 x31y50 INMUX plane 8,7
00  // 50 x31y50 INMUX plane 10,9
00  // 51 x31y50 INMUX plane 12,11
20  // 52 x32y49 INMUX plane 2,1
04  // 53 x32y49 INMUX plane 4,3
2D  // 54 x32y49 INMUX plane 6,5
05  // 55 x32y49 INMUX plane 8,7
00  // 56 x32y49 INMUX plane 10,9
04  // 57 x32y49 INMUX plane 12,11
02  // 58 x32y50 INMUX plane 2,1
2C  // 59 x32y50 INMUX plane 4,3
00  // 60 x32y50 INMUX plane 6,5
36  // 61 x32y50 INMUX plane 8,7
18  // 62 x32y50 INMUX plane 10,9
00  // 63 x32y50 INMUX plane 12,11
00  // 64 x32y50 SB_BIG plane 1
00  // 65 x32y50 SB_BIG plane 1
00  // 66 x32y50 SB_DRIVE plane 2,1
00  // 67 x32y50 SB_BIG plane 2
00  // 68 x32y50 SB_BIG plane 2
83  // 69 x32y50 SB_BIG plane 3
34  // 70 x32y50 SB_BIG plane 3
02  // 71 x32y50 SB_DRIVE plane 4,3
48  // 72 x32y50 SB_BIG plane 4
12  // 73 x32y50 SB_BIG plane 4
00  // 74 x32y50 SB_BIG plane 5
00  // 75 x32y50 SB_BIG plane 5
00  // 76 x32y50 SB_DRIVE plane 6,5
00  // 77 x32y50 SB_BIG plane 6
00  // 78 x32y50 SB_BIG plane 6
48  // 79 x32y50 SB_BIG plane 7
12  // 80 x32y50 SB_BIG plane 7
00  // 81 x32y50 SB_DRIVE plane 8,7
48  // 82 x32y50 SB_BIG plane 8
02  // 83 x32y50 SB_BIG plane 8
31  // 84 x32y50 SB_BIG plane 9
00  // 85 x32y50 SB_BIG plane 9
04  // 86 x32y50 SB_DRIVE plane 10,9
00  // 87 x32y50 SB_BIG plane 10
00  // 88 x32y50 SB_BIG plane 10
00  // 89 x32y50 SB_BIG plane 11
00  // 90 x32y50 SB_BIG plane 11
00  // 91 x32y50 SB_DRIVE plane 12,11
00  // 92 x32y50 SB_BIG plane 12
00  // 93 x32y50 SB_BIG plane 12
00  // 94 x31y49 SB_SML plane 1
00  // 95 x31y49 SB_SML plane 2,1
00  // 96 x31y49 SB_SML plane 2
4C  // 97 x31y49 SB_SML plane 3
85  // 98 x31y49 SB_SML plane 4,3
2A  // 99 x31y49 SB_SML plane 4
00  // 100 x31y49 SB_SML plane 5
00  // 101 x31y49 SB_SML plane 6,5
00  // 102 x31y49 SB_SML plane 6
A8  // 103 x31y49 SB_SML plane 7
82  // 104 x31y49 SB_SML plane 8,7
2A  // 105 x31y49 SB_SML plane 8
00  // 106 x31y49 SB_SML plane 9
00  // 107 x31y49 SB_SML plane 10,9
00  // 108 x31y49 SB_SML plane 10
00  // 109 x31y49 SB_SML plane 11
06  // 110 x31y49 SB_SML plane 12,11
7E // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x33y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 24B1     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
19 // y_sel: 49
D7 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 24B9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
53  //  0 x33y49 CPE[0]  _a102  C_///AND/D
FF  //  1 x33y49 CPE[1]  80'h00_FD00_80_0000_0C08_FF53 modified with path inversions
08  //  2 x33y49 CPE[2]  80'h00_FE00_80_0000_0C08_FFA3 from netlist
0C  //  3 x33y49 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  //  4 x33y49 CPE[4]
00  //  5 x33y49 CPE[5]
80  //  6 x33y49 CPE[6]
00  //  7 x33y49 CPE[7]
FD  //  8 x33y49 CPE[8]
00  //  9 x33y49 CPE[9]
FF  // 10 x33y50 CPE[0]  _a503  C_////Bridge
FF  // 11 x33y50 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x33y50 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x33y50 CPE[3]
00  // 14 x33y50 CPE[4]
00  // 15 x33y50 CPE[5]
00  // 16 x33y50 CPE[6]
A2  // 17 x33y50 CPE[7]
00  // 18 x33y50 CPE[8]
00  // 19 x33y50 CPE[9]
AC  // 20 x34y49 CPE[0]  _a127  C_///AND/D
FF  // 21 x34y49 CPE[1]  80'h00_FE00_80_0000_0C08_FFAC modified with path inversions
08  // 22 x34y49 CPE[2]  80'h00_FE00_80_0000_0C08_FFAC from netlist
0C  // 23 x34y49 CPE[3]
00  // 24 x34y49 CPE[4]
00  // 25 x34y49 CPE[5]
80  // 26 x34y49 CPE[6]
00  // 27 x34y49 CPE[7]
FE  // 28 x34y49 CPE[8]
00  // 29 x34y49 CPE[9]
CC  // 30 x34y50 CPE[0]  _a58  C_///AND/D
FF  // 31 x34y50 CPE[1]  80'h00_FD00_80_0000_0C08_FFCC modified with path inversions
08  // 32 x34y50 CPE[2]  80'h00_FE00_80_0000_0C08_FFCC from netlist
0C  // 33 x34y50 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 34 x34y50 CPE[4]
00  // 35 x34y50 CPE[5]
80  // 36 x34y50 CPE[6]
00  // 37 x34y50 CPE[7]
FD  // 38 x34y50 CPE[8]
00  // 39 x34y50 CPE[9]
38  // 40 x33y49 INMUX plane 2,1
05  // 41 x33y49 INMUX plane 4,3
00  // 42 x33y49 INMUX plane 6,5
00  // 43 x33y49 INMUX plane 8,7
2B  // 44 x33y49 INMUX plane 10,9
00  // 45 x33y49 INMUX plane 12,11
00  // 46 x33y50 INMUX plane 2,1
07  // 47 x33y50 INMUX plane 4,3
1B  // 48 x33y50 INMUX plane 6,5
02  // 49 x33y50 INMUX plane 8,7
00  // 50 x33y50 INMUX plane 10,9
04  // 51 x33y50 INMUX plane 12,11
3B  // 52 x34y49 INMUX plane 2,1
04  // 53 x34y49 INMUX plane 4,3
00  // 54 x34y49 INMUX plane 6,5
00  // 55 x34y49 INMUX plane 8,7
20  // 56 x34y49 INMUX plane 10,9
00  // 57 x34y49 INMUX plane 12,11
18  // 58 x34y50 INMUX plane 2,1
08  // 59 x34y50 INMUX plane 4,3
03  // 60 x34y50 INMUX plane 6,5
00  // 61 x34y50 INMUX plane 8,7
08  // 62 x34y50 INMUX plane 10,9
00  // 63 x34y50 INMUX plane 12,11
08  // 64 x33y49 SB_BIG plane 1
12  // 65 x33y49 SB_BIG plane 1
00  // 66 x33y49 SB_DRIVE plane 2,1
93  // 67 x33y49 SB_BIG plane 2
64  // 68 x33y49 SB_BIG plane 2
41  // 69 x33y49 SB_BIG plane 3
12  // 70 x33y49 SB_BIG plane 3
00  // 71 x33y49 SB_DRIVE plane 4,3
48  // 72 x33y49 SB_BIG plane 4
12  // 73 x33y49 SB_BIG plane 4
48  // 74 x33y49 SB_BIG plane 5
12  // 75 x33y49 SB_BIG plane 5
00  // 76 x33y49 SB_DRIVE plane 6,5
48  // 77 x33y49 SB_BIG plane 6
12  // 78 x33y49 SB_BIG plane 6
48  // 79 x33y49 SB_BIG plane 7
12  // 80 x33y49 SB_BIG plane 7
80  // 81 x33y49 SB_DRIVE plane 8,7
48  // 82 x33y49 SB_BIG plane 8
02  // 83 x33y49 SB_BIG plane 8
71  // 84 x33y49 SB_BIG plane 9
12  // 85 x33y49 SB_BIG plane 9
00  // 86 x33y49 SB_DRIVE plane 10,9
48  // 87 x33y49 SB_BIG plane 10
22  // 88 x33y49 SB_BIG plane 10
52  // 89 x33y49 SB_BIG plane 11
24  // 90 x33y49 SB_BIG plane 11
00  // 91 x33y49 SB_DRIVE plane 12,11
48  // 92 x33y49 SB_BIG plane 12
12  // 93 x33y49 SB_BIG plane 12
D4  // 94 x34y50 SB_SML plane 1
E2  // 95 x34y50 SB_SML plane 2,1
78  // 96 x34y50 SB_SML plane 2
A8  // 97 x34y50 SB_SML plane 3
82  // 98 x34y50 SB_SML plane 4,3
2A  // 99 x34y50 SB_SML plane 4
52  // 100 x34y50 SB_SML plane 5
B3  // 101 x34y50 SB_SML plane 6,5
54  // 102 x34y50 SB_SML plane 6
28  // 103 x34y50 SB_SML plane 7
43  // 104 x34y50 SB_SML plane 8,7
5B  // 105 x34y50 SB_SML plane 8
B1  // 106 x34y50 SB_SML plane 9
82  // 107 x34y50 SB_SML plane 10,9
2A  // 108 x34y50 SB_SML plane 10
A8  // 109 x34y50 SB_SML plane 11
82  // 110 x34y50 SB_SML plane 12,11
2A  // 111 x34y50 SB_SML plane 12
83 // -- CRC low byte
02 // -- CRC high byte


// Config Latches on x35y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 252F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
19 // y_sel: 49
BF // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2537
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F8  //  0 x35y49 CPE[0]  net1 = net2: _a35  C_AND/D//AND/D
C3  //  1 x35y49 CPE[1]  80'h00_FD00_80_0000_0C88_C3F8 modified with path inversions
88  //  2 x35y49 CPE[2]  80'h00_FE00_80_0000_0C88_CCF4 from netlist
0C  //  3 x35y49 CPE[3]      00_0300_00_0000_0000_0F0C difference
00  //  4 x35y49 CPE[4]
00  //  5 x35y49 CPE[5]
80  //  6 x35y49 CPE[6]
00  //  7 x35y49 CPE[7]
FD  //  8 x35y49 CPE[8]
00  //  9 x35y49 CPE[9]
CC  // 10 x35y50 CPE[0]  net1 = net2: _a17  C_AND/D//AND/D
C3  // 11 x35y50 CPE[1]  80'h00_FE00_80_0000_0C88_C3CC modified with path inversions
88  // 12 x35y50 CPE[2]  80'h00_FE00_80_0000_0C88_CCCC from netlist
0C  // 13 x35y50 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 14 x35y50 CPE[4]
00  // 15 x35y50 CPE[5]
80  // 16 x35y50 CPE[6]
00  // 17 x35y50 CPE[7]
FE  // 18 x35y50 CPE[8]
00  // 19 x35y50 CPE[9]
0A  // 20 x36y49 CPE[0]  net1 = net2: _a146  C_ADDF2///ADDF2/
05  // 21 x36y49 CPE[1]  80'h00_0078_00_0020_0C66_050A modified with path inversions
66  // 22 x36y49 CPE[2]  80'h00_0078_00_0020_0C66_0A0A from netlist
0C  // 23 x36y49 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 24 x36y49 CPE[4]
00  // 25 x36y49 CPE[5]
00  // 26 x36y49 CPE[6]
78  // 27 x36y49 CPE[7]
00  // 28 x36y49 CPE[8]
00  // 29 x36y49 CPE[9]
03  // 30 x36y50 CPE[0]  net1 = net2: _a148  C_ADDF2///ADDF2/
03  // 31 x36y50 CPE[1]  80'h00_0078_00_0020_0C66_0303 modified with path inversions
66  // 32 x36y50 CPE[2]  80'h00_0078_00_0020_0C66_0C0C from netlist
0C  // 33 x36y50 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 34 x36y50 CPE[4]
00  // 35 x36y50 CPE[5]
00  // 36 x36y50 CPE[6]
78  // 37 x36y50 CPE[7]
00  // 38 x36y50 CPE[8]
00  // 39 x36y50 CPE[9]
26  // 40 x35y49 INMUX plane 2,1
00  // 41 x35y49 INMUX plane 4,3
34  // 42 x35y49 INMUX plane 6,5
38  // 43 x35y49 INMUX plane 8,7
05  // 44 x35y49 INMUX plane 10,9
08  // 45 x35y49 INMUX plane 12,11
00  // 46 x35y50 INMUX plane 2,1
08  // 47 x35y50 INMUX plane 4,3
30  // 48 x35y50 INMUX plane 6,5
08  // 49 x35y50 INMUX plane 8,7
18  // 50 x35y50 INMUX plane 10,9
00  // 51 x35y50 INMUX plane 12,11
05  // 52 x36y49 INMUX plane 2,1
01  // 53 x36y49 INMUX plane 4,3
03  // 54 x36y49 INMUX plane 6,5
50  // 55 x36y49 INMUX plane 8,7
81  // 56 x36y49 INMUX plane 10,9
00  // 57 x36y49 INMUX plane 12,11
38  // 58 x36y50 INMUX plane 2,1
00  // 59 x36y50 INMUX plane 4,3
00  // 60 x36y50 INMUX plane 6,5
08  // 61 x36y50 INMUX plane 8,7
18  // 62 x36y50 INMUX plane 10,9
C8  // 63 x36y50 INMUX plane 12,11
48  // 64 x36y50 SB_BIG plane 1
02  // 65 x36y50 SB_BIG plane 1
00  // 66 x36y50 SB_DRIVE plane 2,1
89  // 67 x36y50 SB_BIG plane 2
24  // 68 x36y50 SB_BIG plane 2
C9  // 69 x36y50 SB_BIG plane 3
24  // 70 x36y50 SB_BIG plane 3
00  // 71 x36y50 SB_DRIVE plane 4,3
48  // 72 x36y50 SB_BIG plane 4
12  // 73 x36y50 SB_BIG plane 4
48  // 74 x36y50 SB_BIG plane 5
30  // 75 x36y50 SB_BIG plane 5
00  // 76 x36y50 SB_DRIVE plane 6,5
48  // 77 x36y50 SB_BIG plane 6
12  // 78 x36y50 SB_BIG plane 6
41  // 79 x36y50 SB_BIG plane 7
23  // 80 x36y50 SB_BIG plane 7
00  // 81 x36y50 SB_DRIVE plane 8,7
56  // 82 x36y50 SB_BIG plane 8
24  // 83 x36y50 SB_BIG plane 8
48  // 84 x36y50 SB_BIG plane 9
12  // 85 x36y50 SB_BIG plane 9
00  // 86 x36y50 SB_DRIVE plane 10,9
48  // 87 x36y50 SB_BIG plane 10
12  // 88 x36y50 SB_BIG plane 10
48  // 89 x36y50 SB_BIG plane 11
12  // 90 x36y50 SB_BIG plane 11
00  // 91 x36y50 SB_DRIVE plane 12,11
08  // 92 x36y50 SB_BIG plane 12
12  // 93 x36y50 SB_BIG plane 12
A8  // 94 x35y49 SB_SML plane 1
82  // 95 x35y49 SB_SML plane 2,1
4A  // 96 x35y49 SB_SML plane 2
B9  // 97 x35y49 SB_SML plane 3
82  // 98 x35y49 SB_SML plane 4,3
2E  // 99 x35y49 SB_SML plane 4
A8  // 100 x35y49 SB_SML plane 5
82  // 101 x35y49 SB_SML plane 6,5
0A  // 102 x35y49 SB_SML plane 6
A8  // 103 x35y49 SB_SML plane 7
02  // 104 x35y49 SB_SML plane 8,7
76  // 105 x35y49 SB_SML plane 8
B1  // 106 x35y49 SB_SML plane 9
80  // 107 x35y49 SB_SML plane 10,9
0A  // 108 x35y49 SB_SML plane 10
28  // 109 x35y49 SB_SML plane 11
82  // 110 x35y49 SB_SML plane 12,11
2A  // 111 x35y49 SB_SML plane 12
D1 // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x37y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 25AD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
19 // y_sel: 49
67 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 25B5
09 // Length: 9
5C // -- CRC low byte
A5 // -- CRC high byte
AD  //  0 x37y49 CPE[0]  _a139  C_///ORAND/D
FF  //  1 x37y49 CPE[1]  80'h00_CD00_80_0000_0C08_FFAD modified with path inversions
08  //  2 x37y49 CPE[2]  80'h00_FE00_80_0000_0C08_FFAE from netlist
0C  //  3 x37y49 CPE[3]      00_3300_00_0000_0000_0003 difference
00  //  4 x37y49 CPE[4]
00  //  5 x37y49 CPE[5]
80  //  6 x37y49 CPE[6]
00  //  7 x37y49 CPE[7]
CD  //  8 x37y49 CPE[8]
DC // -- CRC low byte
3D // -- CRC high byte


// Config Latches on x39y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 25C4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
19 // y_sel: 49
6F // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 25CC
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x39y49 CPE[0]
00  //  1 x39y49 CPE[1]
00  //  2 x39y49 CPE[2]
00  //  3 x39y49 CPE[3]
00  //  4 x39y49 CPE[4]
00  //  5 x39y49 CPE[5]
00  //  6 x39y49 CPE[6]
00  //  7 x39y49 CPE[7]
00  //  8 x39y49 CPE[8]
00  //  9 x39y49 CPE[9]
FF  // 10 x39y50 CPE[0]  _a415  C_AND////    
3C  // 11 x39y50 CPE[1]  80'h00_0018_00_0000_0C88_3CFF modified with path inversions
88  // 12 x39y50 CPE[2]  80'h00_0018_00_0000_0C88_CCFF from netlist
0C  // 13 x39y50 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 14 x39y50 CPE[4]
00  // 15 x39y50 CPE[5]
00  // 16 x39y50 CPE[6]
18  // 17 x39y50 CPE[7]
00  // 18 x39y50 CPE[8]
00  // 19 x39y50 CPE[9]
03  // 20 x40y49 CPE[0]  _a369  C_MX2b////    
00  // 21 x40y49 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  // 22 x40y49 CPE[2]  80'h00_0018_00_0040_0A30_0003 from netlist
0A  // 23 x40y49 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 24 x40y49 CPE[4]
00  // 25 x40y49 CPE[5]
00  // 26 x40y49 CPE[6]
18  // 27 x40y49 CPE[7]
00  // 28 x40y49 CPE[8]
00  // 29 x40y49 CPE[9]
00  // 30 x40y50 CPE[0]
00  // 31 x40y50 CPE[1]
00  // 32 x40y50 CPE[2]
00  // 33 x40y50 CPE[3]
00  // 34 x40y50 CPE[4]
00  // 35 x40y50 CPE[5]
00  // 36 x40y50 CPE[6]
00  // 37 x40y50 CPE[7]
00  // 38 x40y50 CPE[8]
00  // 39 x40y50 CPE[9]
02  // 40 x39y49 INMUX plane 2,1
05  // 41 x39y49 INMUX plane 4,3
00  // 42 x39y49 INMUX plane 6,5
01  // 43 x39y49 INMUX plane 8,7
00  // 44 x39y49 INMUX plane 10,9
00  // 45 x39y49 INMUX plane 12,11
28  // 46 x39y50 INMUX plane 2,1
00  // 47 x39y50 INMUX plane 4,3
30  // 48 x39y50 INMUX plane 6,5
21  // 49 x39y50 INMUX plane 8,7
00  // 50 x39y50 INMUX plane 10,9
00  // 51 x39y50 INMUX plane 12,11
0C  // 52 x40y49 INMUX plane 2,1
00  // 53 x40y49 INMUX plane 4,3
16  // 54 x40y49 INMUX plane 6,5
00  // 55 x40y49 INMUX plane 8,7
28  // 56 x40y49 INMUX plane 10,9
00  // 57 x40y49 INMUX plane 12,11
00  // 58 x40y50 INMUX plane 2,1
01  // 59 x40y50 INMUX plane 4,3
00  // 60 x40y50 INMUX plane 6,5
01  // 61 x40y50 INMUX plane 8,7
00  // 62 x40y50 INMUX plane 10,9
00  // 63 x40y50 INMUX plane 12,11
00  // 64 x40y50 SB_BIG plane 1
00  // 65 x40y50 SB_BIG plane 1
00  // 66 x40y50 SB_DRIVE plane 2,1
59  // 67 x40y50 SB_BIG plane 2
12  // 68 x40y50 SB_BIG plane 2
8E  // 69 x40y50 SB_BIG plane 3
05  // 70 x40y50 SB_BIG plane 3
00  // 71 x40y50 SB_DRIVE plane 4,3
00  // 72 x40y50 SB_BIG plane 4
00  // 73 x40y50 SB_BIG plane 4
00  // 74 x40y50 SB_BIG plane 5
00  // 75 x40y50 SB_BIG plane 5
00  // 76 x40y50 SB_DRIVE plane 6,5
48  // 77 x40y50 SB_BIG plane 6
12  // 78 x40y50 SB_BIG plane 6
48  // 79 x40y50 SB_BIG plane 7
12  // 80 x40y50 SB_BIG plane 7
00  // 81 x40y50 SB_DRIVE plane 8,7
00  // 82 x40y50 SB_BIG plane 8
00  // 83 x40y50 SB_BIG plane 8
29  // 84 x40y50 SB_BIG plane 9
00  // 85 x40y50 SB_BIG plane 9
00  // 86 x40y50 SB_DRIVE plane 10,9
00  // 87 x40y50 SB_BIG plane 10
00  // 88 x40y50 SB_BIG plane 10
00  // 89 x40y50 SB_BIG plane 11
00  // 90 x40y50 SB_BIG plane 11
00  // 91 x40y50 SB_DRIVE plane 12,11
00  // 92 x40y50 SB_BIG plane 12
00  // 93 x40y50 SB_BIG plane 12
30  // 94 x39y49 SB_SML plane 1
80  // 95 x39y49 SB_SML plane 2,1
22  // 96 x39y49 SB_SML plane 2
71  // 97 x39y49 SB_SML plane 3
05  // 98 x39y49 SB_SML plane 4,3
00  // 99 x39y49 SB_SML plane 4
00  // 100 x39y49 SB_SML plane 5
10  // 101 x39y49 SB_SML plane 6,5
25  // 102 x39y49 SB_SML plane 6
A8  // 103 x39y49 SB_SML plane 7
02  // 104 x39y49 SB_SML plane 8,7
EE // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x41y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 263B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
19 // y_sel: 49
B7 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2643
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
5F  //  0 x41y49 CPE[0]  _a405  C_MX2b////    
00  //  1 x41y49 CPE[1]  80'h00_0018_00_0040_0AAA_005F modified with path inversions
AA  //  2 x41y49 CPE[2]  80'h00_0018_00_0040_0AA0_005F from netlist
0A  //  3 x41y49 CPE[3]      00_0000_00_0000_000A_0000 difference
40  //  4 x41y49 CPE[4]
00  //  5 x41y49 CPE[5]
00  //  6 x41y49 CPE[6]
18  //  7 x41y49 CPE[7]
00  //  8 x41y49 CPE[8]
00  //  9 x41y49 CPE[9]
0C  // 10 x41y50 CPE[0]  _a95  C_MX2b/D///    _a508  C_////Bridge
00  // 11 x41y50 CPE[1]  80'h00_F9A3_00_0040_0A31_000C modified with path inversions
31  // 12 x41y50 CPE[2]  80'h00_F6A3_00_0040_0A30_0003 from netlist
0A  // 13 x41y50 CPE[3]      00_0F00_00_0000_0001_000F difference
40  // 14 x41y50 CPE[4]
00  // 15 x41y50 CPE[5]
00  // 16 x41y50 CPE[6]
A3  // 17 x41y50 CPE[7]
F9  // 18 x41y50 CPE[8]
00  // 19 x41y50 CPE[9]
03  // 20 x42y49 CPE[0]  _a167  C_ADDF////    
00  // 21 x42y49 CPE[1]  80'h00_0018_00_0010_0666_0003 modified with path inversions
66  // 22 x42y49 CPE[2]  80'h00_0018_00_0010_0666_000C from netlist
06  // 23 x42y49 CPE[3]      00_0000_00_0000_0000_000F difference
10  // 24 x42y49 CPE[4]
00  // 25 x42y49 CPE[5]
00  // 26 x42y49 CPE[6]
18  // 27 x42y49 CPE[7]
00  // 28 x42y49 CPE[8]
00  // 29 x42y49 CPE[9]
AF  // 30 x42y50 CPE[0]  _a398  C_MX2b////    
00  // 31 x42y50 CPE[1]  80'h00_0018_00_0040_0AAA_00AF modified with path inversions
AA  // 32 x42y50 CPE[2]  80'h00_0018_00_0040_0AA0_005F from netlist
0A  // 33 x42y50 CPE[3]      00_0000_00_0000_000A_00F0 difference
40  // 34 x42y50 CPE[4]
00  // 35 x42y50 CPE[5]
00  // 36 x42y50 CPE[6]
18  // 37 x42y50 CPE[7]
00  // 38 x42y50 CPE[8]
00  // 39 x42y50 CPE[9]
2A  // 40 x41y49 INMUX plane 2,1
05  // 41 x41y49 INMUX plane 4,3
11  // 42 x41y49 INMUX plane 6,5
10  // 43 x41y49 INMUX plane 8,7
10  // 44 x41y49 INMUX plane 10,9
05  // 45 x41y49 INMUX plane 12,11
05  // 46 x41y50 INMUX plane 2,1
38  // 47 x41y50 INMUX plane 4,3
0E  // 48 x41y50 INMUX plane 6,5
00  // 49 x41y50 INMUX plane 8,7
28  // 50 x41y50 INMUX plane 10,9
10  // 51 x41y50 INMUX plane 12,11
00  // 52 x42y49 INMUX plane 2,1
08  // 53 x42y49 INMUX plane 4,3
28  // 54 x42y49 INMUX plane 6,5
01  // 55 x42y49 INMUX plane 8,7
28  // 56 x42y49 INMUX plane 10,9
00  // 57 x42y49 INMUX plane 12,11
08  // 58 x42y50 INMUX plane 2,1
00  // 59 x42y50 INMUX plane 4,3
38  // 60 x42y50 INMUX plane 6,5
28  // 61 x42y50 INMUX plane 8,7
29  // 62 x42y50 INMUX plane 10,9
01  // 63 x42y50 INMUX plane 12,11
48  // 64 x41y49 SB_BIG plane 1
12  // 65 x41y49 SB_BIG plane 1
00  // 66 x41y49 SB_DRIVE plane 2,1
89  // 67 x41y49 SB_BIG plane 2
00  // 68 x41y49 SB_BIG plane 2
48  // 69 x41y49 SB_BIG plane 3
12  // 70 x41y49 SB_BIG plane 3
00  // 71 x41y49 SB_DRIVE plane 4,3
41  // 72 x41y49 SB_BIG plane 4
12  // 73 x41y49 SB_BIG plane 4
48  // 74 x41y49 SB_BIG plane 5
12  // 75 x41y49 SB_BIG plane 5
00  // 76 x41y49 SB_DRIVE plane 6,5
88  // 77 x41y49 SB_BIG plane 6
10  // 78 x41y49 SB_BIG plane 6
41  // 79 x41y49 SB_BIG plane 7
12  // 80 x41y49 SB_BIG plane 7
00  // 81 x41y49 SB_DRIVE plane 8,7
48  // 82 x41y49 SB_BIG plane 8
12  // 83 x41y49 SB_BIG plane 8
48  // 84 x41y49 SB_BIG plane 9
12  // 85 x41y49 SB_BIG plane 9
00  // 86 x41y49 SB_DRIVE plane 10,9
48  // 87 x41y49 SB_BIG plane 10
12  // 88 x41y49 SB_BIG plane 10
48  // 89 x41y49 SB_BIG plane 11
12  // 90 x41y49 SB_BIG plane 11
00  // 91 x41y49 SB_DRIVE plane 12,11
48  // 92 x41y49 SB_BIG plane 12
12  // 93 x41y49 SB_BIG plane 12
88  // 94 x42y50 SB_SML plane 1
82  // 95 x42y50 SB_SML plane 2,1
2A  // 96 x42y50 SB_SML plane 2
B1  // 97 x42y50 SB_SML plane 3
82  // 98 x42y50 SB_SML plane 4,3
2A  // 99 x42y50 SB_SML plane 4
A8  // 100 x42y50 SB_SML plane 5
92  // 101 x42y50 SB_SML plane 6,5
56  // 102 x42y50 SB_SML plane 6
A8  // 103 x42y50 SB_SML plane 7
82  // 104 x42y50 SB_SML plane 8,7
2A  // 105 x42y50 SB_SML plane 8
A8  // 106 x42y50 SB_SML plane 9
82  // 107 x42y50 SB_SML plane 10,9
2A  // 108 x42y50 SB_SML plane 10
72  // 109 x42y50 SB_SML plane 11
83  // 110 x42y50 SB_SML plane 12,11
32  // 111 x42y50 SB_SML plane 12
99 // -- CRC low byte
04 // -- CRC high byte


// Config Latches on x43y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 26B9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
19 // y_sel: 49
DF // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 26C1
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
A0  //  0 x43y49 CPE[0]  _a396  C_MX2b////    
00  //  1 x43y49 CPE[1]  80'h00_0018_00_0040_0A50_00A0 modified with path inversions
50  //  2 x43y49 CPE[2]  80'h00_0018_00_0040_0A50_0050 from netlist
0A  //  3 x43y49 CPE[3]      00_0000_00_0000_0000_00F0 difference
40  //  4 x43y49 CPE[4]
00  //  5 x43y49 CPE[5]
00  //  6 x43y49 CPE[6]
18  //  7 x43y49 CPE[7]
00  //  8 x43y49 CPE[8]
00  //  9 x43y49 CPE[9]
00  // 10 x43y50 CPE[0]
00  // 11 x43y50 CPE[1]
00  // 12 x43y50 CPE[2]
00  // 13 x43y50 CPE[3]
00  // 14 x43y50 CPE[4]
00  // 15 x43y50 CPE[5]
00  // 16 x43y50 CPE[6]
00  // 17 x43y50 CPE[7]
00  // 18 x43y50 CPE[8]
00  // 19 x43y50 CPE[9]
F8  // 20 x44y49 CPE[0]  net1 = net2: _a82  C_AND/D//AND/D
83  // 21 x44y49 CPE[1]  80'h00_FE00_80_0000_0C88_83F8 modified with path inversions
88  // 22 x44y49 CPE[2]  80'h00_FE00_80_0000_0C88_4CF8 from netlist
0C  // 23 x44y49 CPE[3]      00_0000_00_0000_0000_CF00 difference
00  // 24 x44y49 CPE[4]
00  // 25 x44y49 CPE[5]
80  // 26 x44y49 CPE[6]
00  // 27 x44y49 CPE[7]
FE  // 28 x44y49 CPE[8]
00  // 29 x44y49 CPE[9]
3C  // 30 x44y50 CPE[0]  net1 = net2: _a114  C_AND/D//AND/D
53  // 31 x44y50 CPE[1]  80'h00_FE00_80_0000_0C88_533C modified with path inversions
88  // 32 x44y50 CPE[2]  80'h00_FE00_80_0000_0C88_ACCC from netlist
0C  // 33 x44y50 CPE[3]      00_0000_00_0000_0000_FFF0 difference
00  // 34 x44y50 CPE[4]
00  // 35 x44y50 CPE[5]
80  // 36 x44y50 CPE[6]
00  // 37 x44y50 CPE[7]
FE  // 38 x44y50 CPE[8]
00  // 39 x44y50 CPE[9]
08  // 40 x43y49 INMUX plane 2,1
05  // 41 x43y49 INMUX plane 4,3
05  // 42 x43y49 INMUX plane 6,5
07  // 43 x43y49 INMUX plane 8,7
00  // 44 x43y49 INMUX plane 10,9
0C  // 45 x43y49 INMUX plane 12,11
00  // 46 x43y50 INMUX plane 2,1
0A  // 47 x43y50 INMUX plane 4,3
00  // 48 x43y50 INMUX plane 6,5
08  // 49 x43y50 INMUX plane 8,7
08  // 50 x43y50 INMUX plane 10,9
00  // 51 x43y50 INMUX plane 12,11
2B  // 52 x44y49 INMUX plane 2,1
20  // 53 x44y49 INMUX plane 4,3
32  // 54 x44y49 INMUX plane 6,5
7E  // 55 x44y49 INMUX plane 8,7
01  // 56 x44y49 INMUX plane 10,9
60  // 57 x44y49 INMUX plane 12,11
28  // 58 x44y50 INMUX plane 2,1
20  // 59 x44y50 INMUX plane 4,3
35  // 60 x44y50 INMUX plane 6,5
45  // 61 x44y50 INMUX plane 8,7
81  // 62 x44y50 INMUX plane 10,9
60  // 63 x44y50 INMUX plane 12,11
48  // 64 x44y50 SB_BIG plane 1
02  // 65 x44y50 SB_BIG plane 1
00  // 66 x44y50 SB_DRIVE plane 2,1
00  // 67 x44y50 SB_BIG plane 2
00  // 68 x44y50 SB_BIG plane 2
59  // 69 x44y50 SB_BIG plane 3
02  // 70 x44y50 SB_BIG plane 3
08  // 71 x44y50 SB_DRIVE plane 4,3
48  // 72 x44y50 SB_BIG plane 4
12  // 73 x44y50 SB_BIG plane 4
52  // 74 x44y50 SB_BIG plane 5
36  // 75 x44y50 SB_BIG plane 5
00  // 76 x44y50 SB_DRIVE plane 6,5
00  // 77 x44y50 SB_BIG plane 6
00  // 78 x44y50 SB_BIG plane 6
48  // 79 x44y50 SB_BIG plane 7
12  // 80 x44y50 SB_BIG plane 7
00  // 81 x44y50 SB_DRIVE plane 8,7
CE  // 82 x44y50 SB_BIG plane 8
24  // 83 x44y50 SB_BIG plane 8
00  // 84 x44y50 SB_BIG plane 9
00  // 85 x44y50 SB_BIG plane 9
00  // 86 x44y50 SB_DRIVE plane 10,9
00  // 87 x44y50 SB_BIG plane 10
00  // 88 x44y50 SB_BIG plane 10
00  // 89 x44y50 SB_BIG plane 11
00  // 90 x44y50 SB_BIG plane 11
00  // 91 x44y50 SB_DRIVE plane 12,11
C1  // 92 x44y50 SB_BIG plane 12
02  // 93 x44y50 SB_BIG plane 12
A8  // 94 x43y49 SB_SML plane 1
02  // 95 x43y49 SB_SML plane 2,1
00  // 96 x43y49 SB_SML plane 2
82  // 97 x43y49 SB_SML plane 3
20  // 98 x43y49 SB_SML plane 4,3
68  // 99 x43y49 SB_SML plane 4
A8  // 100 x43y49 SB_SML plane 5
02  // 101 x43y49 SB_SML plane 6,5
10  // 102 x43y49 SB_SML plane 6
50  // 103 x43y49 SB_SML plane 7
33  // 104 x43y49 SB_SML plane 8,7
69  // 105 x43y49 SB_SML plane 8
00  // 106 x43y49 SB_SML plane 9
10  // 107 x43y49 SB_SML plane 10,9
0E  // 108 x43y49 SB_SML plane 10
40  // 109 x43y49 SB_SML plane 11
34 // -- CRC low byte
8B // -- CRC high byte


// Config Latches on x45y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2735     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
19 // y_sel: 49
07 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 273D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
A0  //  0 x45y49 CPE[0]  net1 = net2: _a206  C_ADDF2///ADDF2/
A0  //  1 x45y49 CPE[1]  80'h00_0078_00_0020_0C66_A0A0 modified with path inversions
66  //  2 x45y49 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  //  3 x45y49 CPE[3]
20  //  4 x45y49 CPE[4]
00  //  5 x45y49 CPE[5]
00  //  6 x45y49 CPE[6]
78  //  7 x45y49 CPE[7]
00  //  8 x45y49 CPE[8]
00  //  9 x45y49 CPE[9]
30  // 10 x45y50 CPE[0]  net1 = net2: _a208  C_ADDF2///ADDF2/
30  // 11 x45y50 CPE[1]  80'h00_0078_00_0020_0C66_3030 modified with path inversions
66  // 12 x45y50 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  // 13 x45y50 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 14 x45y50 CPE[4]
00  // 15 x45y50 CPE[5]
00  // 16 x45y50 CPE[6]
78  // 17 x45y50 CPE[7]
00  // 18 x45y50 CPE[8]
00  // 19 x45y50 CPE[9]
5F  // 20 x46y49 CPE[0]  _a397  C_MX2b////    
00  // 21 x46y49 CPE[1]  80'h00_0018_00_0040_0AA2_005F modified with path inversions
A2  // 22 x46y49 CPE[2]  80'h00_0018_00_0040_0AA0_005F from netlist
0A  // 23 x46y49 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 24 x46y49 CPE[4]
00  // 25 x46y49 CPE[5]
00  // 26 x46y49 CPE[6]
18  // 27 x46y49 CPE[7]
00  // 28 x46y49 CPE[8]
00  // 29 x46y49 CPE[9]
50  // 30 x46y50 CPE[0]  _a403  C_MX2b////    
00  // 31 x46y50 CPE[1]  80'h00_0018_00_0040_0A51_0050 modified with path inversions
51  // 32 x46y50 CPE[2]  80'h00_0018_00_0040_0A50_0050 from netlist
0A  // 33 x46y50 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 34 x46y50 CPE[4]
00  // 35 x46y50 CPE[5]
00  // 36 x46y50 CPE[6]
18  // 37 x46y50 CPE[7]
00  // 38 x46y50 CPE[8]
00  // 39 x46y50 CPE[9]
00  // 40 x45y49 INMUX plane 2,1
0F  // 41 x45y49 INMUX plane 4,3
00  // 42 x45y49 INMUX plane 6,5
02  // 43 x45y49 INMUX plane 8,7
00  // 44 x45y49 INMUX plane 10,9
02  // 45 x45y49 INMUX plane 12,11
28  // 46 x45y50 INMUX plane 2,1
20  // 47 x45y50 INMUX plane 4,3
00  // 48 x45y50 INMUX plane 6,5
00  // 49 x45y50 INMUX plane 8,7
00  // 50 x45y50 INMUX plane 10,9
00  // 51 x45y50 INMUX plane 12,11
00  // 52 x46y49 INMUX plane 2,1
05  // 53 x46y49 INMUX plane 4,3
BB  // 54 x46y49 INMUX plane 6,5
30  // 55 x46y49 INMUX plane 8,7
99  // 56 x46y49 INMUX plane 10,9
00  // 57 x46y49 INMUX plane 12,11
00  // 58 x46y50 INMUX plane 2,1
00  // 59 x46y50 INMUX plane 4,3
85  // 60 x46y50 INMUX plane 6,5
09  // 61 x46y50 INMUX plane 8,7
80  // 62 x46y50 INMUX plane 10,9
00  // 63 x46y50 INMUX plane 12,11
48  // 64 x45y49 SB_BIG plane 1
12  // 65 x45y49 SB_BIG plane 1
00  // 66 x45y49 SB_DRIVE plane 2,1
48  // 67 x45y49 SB_BIG plane 2
12  // 68 x45y49 SB_BIG plane 2
48  // 69 x45y49 SB_BIG plane 3
12  // 70 x45y49 SB_BIG plane 3
00  // 71 x45y49 SB_DRIVE plane 4,3
51  // 72 x45y49 SB_BIG plane 4
02  // 73 x45y49 SB_BIG plane 4
41  // 74 x45y49 SB_BIG plane 5
14  // 75 x45y49 SB_BIG plane 5
00  // 76 x45y49 SB_DRIVE plane 6,5
94  // 77 x45y49 SB_BIG plane 6
02  // 78 x45y49 SB_BIG plane 6
08  // 79 x45y49 SB_BIG plane 7
12  // 80 x45y49 SB_BIG plane 7
00  // 81 x45y49 SB_DRIVE plane 8,7
48  // 82 x45y49 SB_BIG plane 8
12  // 83 x45y49 SB_BIG plane 8
69  // 84 x45y49 SB_BIG plane 9
12  // 85 x45y49 SB_BIG plane 9
00  // 86 x45y49 SB_DRIVE plane 10,9
48  // 87 x45y49 SB_BIG plane 10
12  // 88 x45y49 SB_BIG plane 10
88  // 89 x45y49 SB_BIG plane 11
12  // 90 x45y49 SB_BIG plane 11
00  // 91 x45y49 SB_DRIVE plane 12,11
48  // 92 x45y49 SB_BIG plane 12
12  // 93 x45y49 SB_BIG plane 12
A8  // 94 x46y50 SB_SML plane 1
92  // 95 x46y50 SB_SML plane 2,1
76  // 96 x46y50 SB_SML plane 2
DA  // 97 x46y50 SB_SML plane 3
82  // 98 x46y50 SB_SML plane 4,3
2A  // 99 x46y50 SB_SML plane 4
88  // 100 x46y50 SB_SML plane 5
32  // 101 x46y50 SB_SML plane 6,5
17  // 102 x46y50 SB_SML plane 6
A8  // 103 x46y50 SB_SML plane 7
82  // 104 x46y50 SB_SML plane 8,7
2A  // 105 x46y50 SB_SML plane 8
A8  // 106 x46y50 SB_SML plane 9
82  // 107 x46y50 SB_SML plane 10,9
4A  // 108 x46y50 SB_SML plane 10
A8  // 109 x46y50 SB_SML plane 11
82  // 110 x46y50 SB_SML plane 12,11
2A  // 111 x46y50 SB_SML plane 12
E7 // -- CRC low byte
44 // -- CRC high byte


// Config Latches on x47y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 27B3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
19 // y_sel: 49
CF // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 27BB
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
FF  //  0 x47y49 CPE[0]  _a500  C_////Bridge
FF  //  1 x47y49 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  //  2 x47y49 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  //  3 x47y49 CPE[3]
00  //  4 x47y49 CPE[4]
00  //  5 x47y49 CPE[5]
00  //  6 x47y49 CPE[6]
A1  //  7 x47y49 CPE[7]
00  //  8 x47y49 CPE[8]
00  //  9 x47y49 CPE[9]
00  // 10 x47y50 CPE[0]
00  // 11 x47y50 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x47y50 CPE[2]
00  // 13 x47y50 CPE[3]
00  // 14 x47y50 CPE[4]
60  // 15 x47y50 CPE[5]
3F  // 16 x47y50 CPE[6]
00  // 17 x47y50 CPE[7]
00  // 18 x47y50 CPE[8]
00  // 19 x47y50 CPE[9]
33  // 20 x48y49 CPE[0]  net1 = net2: _a123  C_AND/D//AND/D
5C  // 21 x48y49 CPE[1]  80'h00_FD00_80_0000_0C88_5C33 modified with path inversions
88  // 22 x48y49 CPE[2]  80'h00_FE00_80_0000_0C88_ACCC from netlist
0C  // 23 x48y49 CPE[3]      00_0300_00_0000_0000_F0FF difference
00  // 24 x48y49 CPE[4]
00  // 25 x48y49 CPE[5]
80  // 26 x48y49 CPE[6]
00  // 27 x48y49 CPE[7]
FD  // 28 x48y49 CPE[8]
00  // 29 x48y49 CPE[9]
00  // 30 x48y50 CPE[0]
00  // 31 x48y50 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x48y50 CPE[2]
00  // 33 x48y50 CPE[3]
00  // 34 x48y50 CPE[4]
60  // 35 x48y50 CPE[5]
3F  // 36 x48y50 CPE[6]
00  // 37 x48y50 CPE[7]
00  // 38 x48y50 CPE[8]
00  // 39 x48y50 CPE[9]
28  // 40 x47y49 INMUX plane 2,1
10  // 41 x47y49 INMUX plane 4,3
01  // 42 x47y49 INMUX plane 6,5
00  // 43 x47y49 INMUX plane 8,7
01  // 44 x47y49 INMUX plane 10,9
00  // 45 x47y49 INMUX plane 12,11
08  // 46 x47y50 INMUX plane 2,1
00  // 47 x47y50 INMUX plane 4,3
00  // 48 x47y50 INMUX plane 6,5
00  // 49 x47y50 INMUX plane 8,7
00  // 50 x47y50 INMUX plane 10,9
00  // 51 x47y50 INMUX plane 12,11
20  // 52 x48y49 INMUX plane 2,1
20  // 53 x48y49 INMUX plane 4,3
73  // 54 x48y49 INMUX plane 6,5
05  // 55 x48y49 INMUX plane 8,7
80  // 56 x48y49 INMUX plane 10,9
00  // 57 x48y49 INMUX plane 12,11
00  // 58 x48y50 INMUX plane 2,1
01  // 59 x48y50 INMUX plane 4,3
40  // 60 x48y50 INMUX plane 6,5
00  // 61 x48y50 INMUX plane 8,7
40  // 62 x48y50 INMUX plane 10,9
00  // 63 x48y50 INMUX plane 12,11
48  // 64 x48y50 SB_BIG plane 1
12  // 65 x48y50 SB_BIG plane 1
00  // 66 x48y50 SB_DRIVE plane 2,1
00  // 67 x48y50 SB_BIG plane 2
00  // 68 x48y50 SB_BIG plane 2
48  // 69 x48y50 SB_BIG plane 3
12  // 70 x48y50 SB_BIG plane 3
00  // 71 x48y50 SB_DRIVE plane 4,3
00  // 72 x48y50 SB_BIG plane 4
00  // 73 x48y50 SB_BIG plane 4
48  // 74 x48y50 SB_BIG plane 5
00  // 75 x48y50 SB_BIG plane 5
00  // 76 x48y50 SB_DRIVE plane 6,5
00  // 77 x48y50 SB_BIG plane 6
00  // 78 x48y50 SB_BIG plane 6
93  // 79 x48y50 SB_BIG plane 7
04  // 80 x48y50 SB_BIG plane 7
00  // 81 x48y50 SB_DRIVE plane 8,7
00  // 82 x48y50 SB_BIG plane 8
00  // 83 x48y50 SB_BIG plane 8
00  // 84 x48y50 SB_BIG plane 9
00  // 85 x48y50 SB_BIG plane 9
00  // 86 x48y50 SB_DRIVE plane 10,9
00  // 87 x48y50 SB_BIG plane 10
00  // 88 x48y50 SB_BIG plane 10
00  // 89 x48y50 SB_BIG plane 11
00  // 90 x48y50 SB_BIG plane 11
00  // 91 x48y50 SB_DRIVE plane 12,11
00  // 92 x48y50 SB_BIG plane 12
00  // 93 x48y50 SB_BIG plane 12
A8  // 94 x47y49 SB_SML plane 1
02  // 95 x47y49 SB_SML plane 2,1
00  // 96 x47y49 SB_SML plane 2
A8  // 97 x47y49 SB_SML plane 3
02  // 98 x47y49 SB_SML plane 4,3
00  // 99 x47y49 SB_SML plane 4
D6  // 100 x47y49 SB_SML plane 5
04  // 101 x47y49 SB_SML plane 6,5
00  // 102 x47y49 SB_SML plane 6
D4  // 103 x47y49 SB_SML plane 7
04  // 104 x47y49 SB_SML plane 8,7
00  // 105 x47y49 SB_SML plane 8
11  // 106 x47y49 SB_SML plane 9
EE // -- CRC low byte
6C // -- CRC high byte


// Config Latches on x49y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 282C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
19 // y_sel: 49
17 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2834
32 // Length: 50
0C // -- CRC low byte
2A // -- CRC high byte
00  //  0 x49y49 CPE[0]
00  //  1 x49y49 CPE[1]
00  //  2 x49y49 CPE[2]
00  //  3 x49y49 CPE[3]
00  //  4 x49y49 CPE[4]
00  //  5 x49y49 CPE[5]
00  //  6 x49y49 CPE[6]
00  //  7 x49y49 CPE[7]
00  //  8 x49y49 CPE[8]
00  //  9 x49y49 CPE[9]
00  // 10 x49y50 CPE[0]
00  // 11 x49y50 CPE[1]
00  // 12 x49y50 CPE[2]
00  // 13 x49y50 CPE[3]
00  // 14 x49y50 CPE[4]
00  // 15 x49y50 CPE[5]
00  // 16 x49y50 CPE[6]
00  // 17 x49y50 CPE[7]
00  // 18 x49y50 CPE[8]
00  // 19 x49y50 CPE[9]
00  // 20 x50y49 CPE[0]
00  // 21 x50y49 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x50y49 CPE[2]
00  // 23 x50y49 CPE[3]
00  // 24 x50y49 CPE[4]
60  // 25 x50y49 CPE[5]
3F  // 26 x50y49 CPE[6]
00  // 27 x50y49 CPE[7]
00  // 28 x50y49 CPE[8]
00  // 29 x50y49 CPE[9]
00  // 30 x50y50 CPE[0]
00  // 31 x50y50 CPE[1]
00  // 32 x50y50 CPE[2]
00  // 33 x50y50 CPE[3]
00  // 34 x50y50 CPE[4]
00  // 35 x50y50 CPE[5]
00  // 36 x50y50 CPE[6]
00  // 37 x50y50 CPE[7]
00  // 38 x50y50 CPE[8]
00  // 39 x50y50 CPE[9]
00  // 40 x49y49 INMUX plane 2,1
00  // 41 x49y49 INMUX plane 4,3
00  // 42 x49y49 INMUX plane 6,5
00  // 43 x49y49 INMUX plane 8,7
01  // 44 x49y49 INMUX plane 10,9
00  // 45 x49y49 INMUX plane 12,11
00  // 46 x49y50 INMUX plane 2,1
00  // 47 x49y50 INMUX plane 4,3
00  // 48 x49y50 INMUX plane 6,5
05  // 49 x49y50 INMUX plane 8,7
4B // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x33y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 286C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1A // y_sel: 51
4C // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2874
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
0C  //  0 x33y51 CPE[0]  _a80  C_MX2b/D///    
00  //  1 x33y51 CPE[1]  80'h00_FE00_00_0040_0A31_000C modified with path inversions
31  //  2 x33y51 CPE[2]  80'h00_FE00_00_0040_0A30_000C from netlist
0A  //  3 x33y51 CPE[3]      00_0000_00_0000_0001_0000 difference
40  //  4 x33y51 CPE[4]
00  //  5 x33y51 CPE[5]
00  //  6 x33y51 CPE[6]
00  //  7 x33y51 CPE[7]
FE  //  8 x33y51 CPE[8]
00  //  9 x33y51 CPE[9]
F5  // 10 x33y52 CPE[0]  net1 = net2: _a83  C_AND/D//AND/D
54  // 11 x33y52 CPE[1]  80'h00_FD00_80_0000_0C88_54F5 modified with path inversions
88  // 12 x33y52 CPE[2]  80'h00_FE00_80_0000_0C88_A4FA from netlist
0C  // 13 x33y52 CPE[3]      00_0300_00_0000_0000_F00F difference
00  // 14 x33y52 CPE[4]
00  // 15 x33y52 CPE[5]
80  // 16 x33y52 CPE[6]
00  // 17 x33y52 CPE[7]
FD  // 18 x33y52 CPE[8]
00  // 19 x33y52 CPE[9]
5C  // 20 x34y51 CPE[0]  net1 = net2: _a59  C_AND/D//AND/D
53  // 21 x34y51 CPE[1]  80'h00_FE00_80_0000_0C88_535C modified with path inversions
88  // 22 x34y51 CPE[2]  80'h00_FE00_80_0000_0C88_ACAC from netlist
0C  // 23 x34y51 CPE[3]      00_0000_00_0000_0000_FFF0 difference
00  // 24 x34y51 CPE[4]
00  // 25 x34y51 CPE[5]
80  // 26 x34y51 CPE[6]
00  // 27 x34y51 CPE[7]
FE  // 28 x34y51 CPE[8]
00  // 29 x34y51 CPE[9]
00  // 30 x34y52 CPE[0]
00  // 31 x34y52 CPE[1]
00  // 32 x34y52 CPE[2]
00  // 33 x34y52 CPE[3]
00  // 34 x34y52 CPE[4]
00  // 35 x34y52 CPE[5]
00  // 36 x34y52 CPE[6]
00  // 37 x34y52 CPE[7]
00  // 38 x34y52 CPE[8]
00  // 39 x34y52 CPE[9]
29  // 40 x33y51 INMUX plane 2,1
10  // 41 x33y51 INMUX plane 4,3
3E  // 42 x33y51 INMUX plane 6,5
00  // 43 x33y51 INMUX plane 8,7
20  // 44 x33y51 INMUX plane 10,9
01  // 45 x33y51 INMUX plane 12,11
01  // 46 x33y52 INMUX plane 2,1
04  // 47 x33y52 INMUX plane 4,3
09  // 48 x33y52 INMUX plane 6,5
06  // 49 x33y52 INMUX plane 8,7
01  // 50 x33y52 INMUX plane 10,9
00  // 51 x33y52 INMUX plane 12,11
18  // 52 x34y51 INMUX plane 2,1
05  // 53 x34y51 INMUX plane 4,3
30  // 54 x34y51 INMUX plane 6,5
45  // 55 x34y51 INMUX plane 8,7
04  // 56 x34y51 INMUX plane 10,9
C0  // 57 x34y51 INMUX plane 12,11
08  // 58 x34y52 INMUX plane 2,1
00  // 59 x34y52 INMUX plane 4,3
00  // 60 x34y52 INMUX plane 6,5
40  // 61 x34y52 INMUX plane 8,7
80  // 62 x34y52 INMUX plane 10,9
C4  // 63 x34y52 INMUX plane 12,11
82  // 64 x34y52 SB_BIG plane 1
16  // 65 x34y52 SB_BIG plane 1
00  // 66 x34y52 SB_DRIVE plane 2,1
48  // 67 x34y52 SB_BIG plane 2
52  // 68 x34y52 SB_BIG plane 2
48  // 69 x34y52 SB_BIG plane 3
02  // 70 x34y52 SB_BIG plane 3
08  // 71 x34y52 SB_DRIVE plane 4,3
00  // 72 x34y52 SB_BIG plane 4
00  // 73 x34y52 SB_BIG plane 4
92  // 74 x34y52 SB_BIG plane 5
14  // 75 x34y52 SB_BIG plane 5
00  // 76 x34y52 SB_DRIVE plane 6,5
94  // 77 x34y52 SB_BIG plane 6
16  // 78 x34y52 SB_BIG plane 6
8B  // 79 x34y52 SB_BIG plane 7
34  // 80 x34y52 SB_BIG plane 7
00  // 81 x34y52 SB_DRIVE plane 8,7
00  // 82 x34y52 SB_BIG plane 8
00  // 83 x34y52 SB_BIG plane 8
31  // 84 x34y52 SB_BIG plane 9
00  // 85 x34y52 SB_BIG plane 9
00  // 86 x34y52 SB_DRIVE plane 10,9
00  // 87 x34y52 SB_BIG plane 10
00  // 88 x34y52 SB_BIG plane 10
00  // 89 x34y52 SB_BIG plane 11
00  // 90 x34y52 SB_BIG plane 11
08  // 91 x34y52 SB_DRIVE plane 12,11
00  // 92 x34y52 SB_BIG plane 12
00  // 93 x34y52 SB_BIG plane 12
C8  // 94 x33y51 SB_SML plane 1
82  // 95 x33y51 SB_SML plane 2,1
2A  // 96 x33y51 SB_SML plane 2
4E  // 97 x33y51 SB_SML plane 3
05  // 98 x33y51 SB_SML plane 4,3
00  // 99 x33y51 SB_SML plane 4
88  // 100 x33y51 SB_SML plane 5
24  // 101 x33y51 SB_SML plane 6,5
48  // 102 x33y51 SB_SML plane 6
A8  // 103 x33y51 SB_SML plane 7
02  // 104 x33y51 SB_SML plane 8,7
00  // 105 x33y51 SB_SML plane 8
30  // 106 x33y51 SB_SML plane 9
06  // 107 x33y51 SB_SML plane 10,9
8F // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x35y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 28E6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1A // y_sel: 51
24 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 28EE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
54  //  0 x35y51 CPE[0]  net1 = net2: _a6  C_AND/D//AND/D
AA  //  1 x35y51 CPE[1]  80'h00_FD00_80_0000_0C88_AA54 modified with path inversions
88  //  2 x35y51 CPE[2]  80'h00_FE00_80_0000_0C88_AAA2 from netlist
0C  //  3 x35y51 CPE[3]      00_0300_00_0000_0000_00F6 difference
00  //  4 x35y51 CPE[4]
00  //  5 x35y51 CPE[5]
80  //  6 x35y51 CPE[6]
00  //  7 x35y51 CPE[7]
FD  //  8 x35y51 CPE[8]
00  //  9 x35y51 CPE[9]
33  // 10 x35y52 CPE[0]  net1 = net2: _a33  C_AND/D//AND/D
3C  // 11 x35y52 CPE[1]  80'h00_FD00_80_0000_0C88_3C33 modified with path inversions
88  // 12 x35y52 CPE[2]  80'h00_FE00_80_0000_0C88_CCCC from netlist
0C  // 13 x35y52 CPE[3]      00_0300_00_0000_0000_F0FF difference
00  // 14 x35y52 CPE[4]
00  // 15 x35y52 CPE[5]
80  // 16 x35y52 CPE[6]
00  // 17 x35y52 CPE[7]
FD  // 18 x35y52 CPE[8]
00  // 19 x35y52 CPE[9]
0C  // 20 x36y51 CPE[0]  net1 = net2: _a150  C_ADDF2///ADDF2/
03  // 21 x36y51 CPE[1]  80'h00_0078_00_0020_0C66_030C modified with path inversions
66  // 22 x36y51 CPE[2]  80'h00_0078_00_0020_0C66_0C0C from netlist
0C  // 23 x36y51 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 24 x36y51 CPE[4]
00  // 25 x36y51 CPE[5]
00  // 26 x36y51 CPE[6]
78  // 27 x36y51 CPE[7]
00  // 28 x36y51 CPE[8]
00  // 29 x36y51 CPE[9]
A0  // 30 x36y52 CPE[0]  net1 = net2: _a153  C_ADDF2///ADDF2/
50  // 31 x36y52 CPE[1]  80'h00_0078_00_0020_0C66_50A0 modified with path inversions
66  // 32 x36y52 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  // 33 x36y52 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 34 x36y52 CPE[4]
00  // 35 x36y52 CPE[5]
00  // 36 x36y52 CPE[6]
78  // 37 x36y52 CPE[7]
00  // 38 x36y52 CPE[8]
00  // 39 x36y52 CPE[9]
35  // 40 x35y51 INMUX plane 2,1
00  // 41 x35y51 INMUX plane 4,3
04  // 42 x35y51 INMUX plane 6,5
06  // 43 x35y51 INMUX plane 8,7
00  // 44 x35y51 INMUX plane 10,9
00  // 45 x35y51 INMUX plane 12,11
23  // 46 x35y52 INMUX plane 2,1
09  // 47 x35y52 INMUX plane 4,3
30  // 48 x35y52 INMUX plane 6,5
09  // 49 x35y52 INMUX plane 8,7
00  // 50 x35y52 INMUX plane 10,9
01  // 51 x35y52 INMUX plane 12,11
38  // 52 x36y51 INMUX plane 2,1
00  // 53 x36y51 INMUX plane 4,3
00  // 54 x36y51 INMUX plane 6,5
00  // 55 x36y51 INMUX plane 8,7
20  // 56 x36y51 INMUX plane 10,9
01  // 57 x36y51 INMUX plane 12,11
00  // 58 x36y52 INMUX plane 2,1
07  // 59 x36y52 INMUX plane 4,3
00  // 60 x36y52 INMUX plane 6,5
40  // 61 x36y52 INMUX plane 8,7
01  // 62 x36y52 INMUX plane 10,9
C5  // 63 x36y52 INMUX plane 12,11
11  // 64 x35y51 SB_BIG plane 1
25  // 65 x35y51 SB_BIG plane 1
00  // 66 x35y51 SB_DRIVE plane 2,1
48  // 67 x35y51 SB_BIG plane 2
02  // 68 x35y51 SB_BIG plane 2
08  // 69 x35y51 SB_BIG plane 3
13  // 70 x35y51 SB_BIG plane 3
01  // 71 x35y51 SB_DRIVE plane 4,3
C8  // 72 x35y51 SB_BIG plane 4
14  // 73 x35y51 SB_BIG plane 4
48  // 74 x35y51 SB_BIG plane 5
12  // 75 x35y51 SB_BIG plane 5
00  // 76 x35y51 SB_DRIVE plane 6,5
8B  // 77 x35y51 SB_BIG plane 6
34  // 78 x35y51 SB_BIG plane 6
08  // 79 x35y51 SB_BIG plane 7
13  // 80 x35y51 SB_BIG plane 7
00  // 81 x35y51 SB_DRIVE plane 8,7
D2  // 82 x35y51 SB_BIG plane 8
20  // 83 x35y51 SB_BIG plane 8
48  // 84 x35y51 SB_BIG plane 9
12  // 85 x35y51 SB_BIG plane 9
00  // 86 x35y51 SB_DRIVE plane 10,9
48  // 87 x35y51 SB_BIG plane 10
32  // 88 x35y51 SB_BIG plane 10
F2  // 89 x35y51 SB_BIG plane 11
12  // 90 x35y51 SB_BIG plane 11
00  // 91 x35y51 SB_DRIVE plane 12,11
48  // 92 x35y51 SB_BIG plane 12
12  // 93 x35y51 SB_BIG plane 12
28  // 94 x36y52 SB_SML plane 1
82  // 95 x36y52 SB_SML plane 2,1
2A  // 96 x36y52 SB_SML plane 2
88  // 97 x36y52 SB_SML plane 3
82  // 98 x36y52 SB_SML plane 4,3
2A  // 99 x36y52 SB_SML plane 4
28  // 100 x36y52 SB_SML plane 5
42  // 101 x36y52 SB_SML plane 6,5
35  // 102 x36y52 SB_SML plane 6
88  // 103 x36y52 SB_SML plane 7
82  // 104 x36y52 SB_SML plane 8,7
2A  // 105 x36y52 SB_SML plane 8
A8  // 106 x36y52 SB_SML plane 9
42  // 107 x36y52 SB_SML plane 10,9
34  // 108 x36y52 SB_SML plane 10
A8  // 109 x36y52 SB_SML plane 11
82  // 110 x36y52 SB_SML plane 12,11
28  // 111 x36y52 SB_SML plane 12
E7 // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x37y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2964     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
1A // y_sel: 51
FC // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 296C
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
C3  //  0 x37y51 CPE[0]  net1 = net2: _a10  C_AND/D//AND/D
CC  //  1 x37y51 CPE[1]  80'h00_FD00_80_0000_0C88_CCC3 modified with path inversions
88  //  2 x37y51 CPE[2]  80'h00_FE00_80_0000_0C88_CCCC from netlist
0C  //  3 x37y51 CPE[3]      00_0300_00_0000_0000_000F difference
00  //  4 x37y51 CPE[4]
00  //  5 x37y51 CPE[5]
80  //  6 x37y51 CPE[6]
00  //  7 x37y51 CPE[7]
FD  //  8 x37y51 CPE[8]
00  //  9 x37y51 CPE[9]
00  // 10 x37y52 CPE[0]
00  // 11 x37y52 CPE[1]
00  // 12 x37y52 CPE[2]
00  // 13 x37y52 CPE[3]
00  // 14 x37y52 CPE[4]
00  // 15 x37y52 CPE[5]
00  // 16 x37y52 CPE[6]
00  // 17 x37y52 CPE[7]
00  // 18 x37y52 CPE[8]
00  // 19 x37y52 CPE[9]
00  // 20 x38y51 CPE[0]
00  // 21 x38y51 CPE[1]
00  // 22 x38y51 CPE[2]
00  // 23 x38y51 CPE[3]
00  // 24 x38y51 CPE[4]
00  // 25 x38y51 CPE[5]
00  // 26 x38y51 CPE[6]
00  // 27 x38y51 CPE[7]
00  // 28 x38y51 CPE[8]
00  // 29 x38y51 CPE[9]
00  // 30 x38y52 CPE[0]
00  // 31 x38y52 CPE[1]
00  // 32 x38y52 CPE[2]
00  // 33 x38y52 CPE[3]
00  // 34 x38y52 CPE[4]
00  // 35 x38y52 CPE[5]
00  // 36 x38y52 CPE[6]
00  // 37 x38y52 CPE[7]
00  // 38 x38y52 CPE[8]
00  // 39 x38y52 CPE[9]
18  // 40 x37y51 INMUX plane 2,1
38  // 41 x37y51 INMUX plane 4,3
30  // 42 x37y51 INMUX plane 6,5
20  // 43 x37y51 INMUX plane 8,7
06  // 44 x37y51 INMUX plane 10,9
20  // 45 x37y51 INMUX plane 12,11
00  // 46 x37y52 INMUX plane 2,1
00  // 47 x37y52 INMUX plane 4,3
00  // 48 x37y52 INMUX plane 6,5
00  // 49 x37y52 INMUX plane 8,7
08  // 50 x37y52 INMUX plane 10,9
00  // 51 x37y52 INMUX plane 12,11
00  // 52 x38y51 INMUX plane 2,1
00  // 53 x38y51 INMUX plane 4,3
40  // 54 x38y51 INMUX plane 6,5
40  // 55 x38y51 INMUX plane 8,7
40  // 56 x38y51 INMUX plane 10,9
41  // 57 x38y51 INMUX plane 12,11
00  // 58 x38y52 INMUX plane 2,1
00  // 59 x38y52 INMUX plane 4,3
40  // 60 x38y52 INMUX plane 6,5
40  // 61 x38y52 INMUX plane 8,7
48  // 62 x38y52 INMUX plane 10,9
40  // 63 x38y52 INMUX plane 12,11
48  // 64 x38y52 SB_BIG plane 1
10  // 65 x38y52 SB_BIG plane 1
00  // 66 x38y52 SB_DRIVE plane 2,1
00  // 67 x38y52 SB_BIG plane 2
50  // 68 x38y52 SB_BIG plane 2
00  // 69 x38y52 SB_BIG plane 3
00  // 70 x38y52 SB_BIG plane 3
00  // 71 x38y52 SB_DRIVE plane 4,3
00  // 72 x38y52 SB_BIG plane 4
00  // 73 x38y52 SB_BIG plane 4
48  // 74 x38y52 SB_BIG plane 5
02  // 75 x38y52 SB_BIG plane 5
00  // 76 x38y52 SB_DRIVE plane 6,5
00  // 77 x38y52 SB_BIG plane 6
00  // 78 x38y52 SB_BIG plane 6
00  // 79 x38y52 SB_BIG plane 7
00  // 80 x38y52 SB_BIG plane 7
00  // 81 x38y52 SB_DRIVE plane 8,7
00  // 82 x38y52 SB_BIG plane 8
00  // 83 x38y52 SB_BIG plane 8
00  // 84 x38y52 SB_BIG plane 9
00  // 85 x38y52 SB_BIG plane 9
00  // 86 x38y52 SB_DRIVE plane 10,9
10  // 87 x38y52 SB_BIG plane 10
10  // 88 x38y52 SB_BIG plane 10
00  // 89 x38y52 SB_BIG plane 11
00  // 90 x38y52 SB_BIG plane 11
00  // 91 x38y52 SB_DRIVE plane 12,11
00  // 92 x38y52 SB_BIG plane 12
00  // 93 x38y52 SB_BIG plane 12
A8  // 94 x37y51 SB_SML plane 1
06  // 95 x37y51 SB_SML plane 2,1
00  // 96 x37y51 SB_SML plane 2
00  // 97 x37y51 SB_SML plane 3
10  // 98 x37y51 SB_SML plane 4,3
0E  // 99 x37y51 SB_SML plane 4
A8  // 100 x37y51 SB_SML plane 5
02  // 101 x37y51 SB_SML plane 6,5
00  // 102 x37y51 SB_SML plane 6
00  // 103 x37y51 SB_SML plane 7
00  // 104 x37y51 SB_SML plane 8,7
00  // 105 x37y51 SB_SML plane 8
02  // 106 x37y51 SB_SML plane 9
03  // 107 x37y51 SB_SML plane 10,9
00  // 108 x37y51 SB_SML plane 10
11  // 109 x37y51 SB_SML plane 11
3A // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x39y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 29E0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
1A // y_sel: 51
F4 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 29E8
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
AC  //  0 x39y51 CPE[0]  net1 = net2: _a34  C_AND/D//AND/D
A3  //  1 x39y51 CPE[1]  80'h00_FE00_80_0000_0C88_A3AC modified with path inversions
88  //  2 x39y51 CPE[2]  80'h00_FE00_80_0000_0C88_ACAC from netlist
0C  //  3 x39y51 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  //  4 x39y51 CPE[4]
00  //  5 x39y51 CPE[5]
80  //  6 x39y51 CPE[6]
00  //  7 x39y51 CPE[7]
FE  //  8 x39y51 CPE[8]
00  //  9 x39y51 CPE[9]
00  // 10 x39y52 CPE[0]
00  // 11 x39y52 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x39y52 CPE[2]
00  // 13 x39y52 CPE[3]
00  // 14 x39y52 CPE[4]
60  // 15 x39y52 CPE[5]
3F  // 16 x39y52 CPE[6]
00  // 17 x39y52 CPE[7]
00  // 18 x39y52 CPE[8]
00  // 19 x39y52 CPE[9]
00  // 20 x40y51 CPE[0]
00  // 21 x40y51 CPE[1]
00  // 22 x40y51 CPE[2]
00  // 23 x40y51 CPE[3]
00  // 24 x40y51 CPE[4]
00  // 25 x40y51 CPE[5]
00  // 26 x40y51 CPE[6]
00  // 27 x40y51 CPE[7]
00  // 28 x40y51 CPE[8]
00  // 29 x40y51 CPE[9]
00  // 30 x40y52 CPE[0]
00  // 31 x40y52 CPE[1]
00  // 32 x40y52 CPE[2]
00  // 33 x40y52 CPE[3]
00  // 34 x40y52 CPE[4]
00  // 35 x40y52 CPE[5]
00  // 36 x40y52 CPE[6]
00  // 37 x40y52 CPE[7]
00  // 38 x40y52 CPE[8]
00  // 39 x40y52 CPE[9]
21  // 40 x39y51 INMUX plane 2,1
04  // 41 x39y51 INMUX plane 4,3
30  // 42 x39y51 INMUX plane 6,5
04  // 43 x39y51 INMUX plane 8,7
06  // 44 x39y51 INMUX plane 10,9
00  // 45 x39y51 INMUX plane 12,11
00  // 46 x39y52 INMUX plane 2,1
00  // 47 x39y52 INMUX plane 4,3
00  // 48 x39y52 INMUX plane 6,5
00  // 49 x39y52 INMUX plane 8,7
08  // 50 x39y52 INMUX plane 10,9
00  // 51 x39y52 INMUX plane 12,11
28  // 52 x40y51 INMUX plane 2,1
00  // 53 x40y51 INMUX plane 4,3
00  // 54 x40y51 INMUX plane 6,5
40  // 55 x40y51 INMUX plane 8,7
41  // 56 x40y51 INMUX plane 10,9
40  // 57 x40y51 INMUX plane 12,11
00  // 58 x40y52 INMUX plane 2,1
00  // 59 x40y52 INMUX plane 4,3
40  // 60 x40y52 INMUX plane 6,5
40  // 61 x40y52 INMUX plane 8,7
48  // 62 x40y52 INMUX plane 10,9
40  // 63 x40y52 INMUX plane 12,11
48  // 64 x39y51 SB_BIG plane 1
12  // 65 x39y51 SB_BIG plane 1
00  // 66 x39y51 SB_DRIVE plane 2,1
00  // 67 x39y51 SB_BIG plane 2
00  // 68 x39y51 SB_BIG plane 2
06  // 69 x39y51 SB_BIG plane 3
02  // 70 x39y51 SB_BIG plane 3
00  // 71 x39y51 SB_DRIVE plane 4,3
00  // 72 x39y51 SB_BIG plane 4
00  // 73 x39y51 SB_BIG plane 4
48  // 74 x39y51 SB_BIG plane 5
12  // 75 x39y51 SB_BIG plane 5
00  // 76 x39y51 SB_DRIVE plane 6,5
00  // 77 x39y51 SB_BIG plane 6
00  // 78 x39y51 SB_BIG plane 6
00  // 79 x39y51 SB_BIG plane 7
00  // 80 x39y51 SB_BIG plane 7
00  // 81 x39y51 SB_DRIVE plane 8,7
00  // 82 x39y51 SB_BIG plane 8
00  // 83 x39y51 SB_BIG plane 8
39  // 84 x39y51 SB_BIG plane 9
00  // 85 x39y51 SB_BIG plane 9
00  // 86 x39y51 SB_DRIVE plane 10,9
00  // 87 x39y51 SB_BIG plane 10
00  // 88 x39y51 SB_BIG plane 10
00  // 89 x39y51 SB_BIG plane 11
00  // 90 x39y51 SB_BIG plane 11
00  // 91 x39y51 SB_DRIVE plane 12,11
00  // 92 x39y51 SB_BIG plane 12
00  // 93 x39y51 SB_BIG plane 12
A8  // 94 x40y52 SB_SML plane 1
00  // 95 x40y52 SB_SML plane 2,1
00  // 96 x40y52 SB_SML plane 2
00  // 97 x40y52 SB_SML plane 3
00  // 98 x40y52 SB_SML plane 4,3
00  // 99 x40y52 SB_SML plane 4
A8  // 100 x40y52 SB_SML plane 5
02  // 101 x40y52 SB_SML plane 6,5
F3 // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x41y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2A54     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
1A // y_sel: 51
2C // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2A5C
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x41y51 CPE[0]
00  //  1 x41y51 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x41y51 CPE[2]
00  //  3 x41y51 CPE[3]
00  //  4 x41y51 CPE[4]
60  //  5 x41y51 CPE[5]
3F  //  6 x41y51 CPE[6]
00  //  7 x41y51 CPE[7]
00  //  8 x41y51 CPE[8]
00  //  9 x41y51 CPE[9]
00  // 10 x41y52 CPE[0]
00  // 11 x41y52 CPE[1]
00  // 12 x41y52 CPE[2]
00  // 13 x41y52 CPE[3]
00  // 14 x41y52 CPE[4]
00  // 15 x41y52 CPE[5]
00  // 16 x41y52 CPE[6]
00  // 17 x41y52 CPE[7]
00  // 18 x41y52 CPE[8]
00  // 19 x41y52 CPE[9]
00  // 20 x42y51 CPE[0]
00  // 21 x42y51 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x42y51 CPE[2]
00  // 23 x42y51 CPE[3]
00  // 24 x42y51 CPE[4]
60  // 25 x42y51 CPE[5]
3F  // 26 x42y51 CPE[6]
00  // 27 x42y51 CPE[7]
00  // 28 x42y51 CPE[8]
00  // 29 x42y51 CPE[9]
00  // 30 x42y52 CPE[0]
00  // 31 x42y52 CPE[1]
00  // 32 x42y52 CPE[2]
00  // 33 x42y52 CPE[3]
00  // 34 x42y52 CPE[4]
00  // 35 x42y52 CPE[5]
00  // 36 x42y52 CPE[6]
00  // 37 x42y52 CPE[7]
00  // 38 x42y52 CPE[8]
00  // 39 x42y52 CPE[9]
00  // 40 x41y51 INMUX plane 2,1
00  // 41 x41y51 INMUX plane 4,3
00  // 42 x41y51 INMUX plane 6,5
00  // 43 x41y51 INMUX plane 8,7
01  // 44 x41y51 INMUX plane 10,9
00  // 45 x41y51 INMUX plane 12,11
10  // 46 x41y52 INMUX plane 2,1
00  // 47 x41y52 INMUX plane 4,3
00  // 48 x41y52 INMUX plane 6,5
00  // 49 x41y52 INMUX plane 8,7
00  // 50 x41y52 INMUX plane 10,9
00  // 51 x41y52 INMUX plane 12,11
05  // 52 x42y51 INMUX plane 2,1
04  // 53 x42y51 INMUX plane 4,3
00  // 54 x42y51 INMUX plane 6,5
00  // 55 x42y51 INMUX plane 8,7
29  // 56 x42y51 INMUX plane 10,9
00  // 57 x42y51 INMUX plane 12,11
01  // 58 x42y52 INMUX plane 2,1
00  // 59 x42y52 INMUX plane 4,3
00  // 60 x42y52 INMUX plane 6,5
00  // 61 x42y52 INMUX plane 8,7
00  // 62 x42y52 INMUX plane 10,9
00  // 63 x42y52 INMUX plane 12,11
00  // 64 x42y52 SB_BIG plane 1
00  // 65 x42y52 SB_BIG plane 1
00  // 66 x42y52 SB_DRIVE plane 2,1
00  // 67 x42y52 SB_BIG plane 2
06  // 68 x42y52 SB_BIG plane 2
00  // 69 x42y52 SB_BIG plane 3
00  // 70 x42y52 SB_BIG plane 3
00  // 71 x42y52 SB_DRIVE plane 4,3
00  // 72 x42y52 SB_BIG plane 4
00  // 73 x42y52 SB_BIG plane 4
00  // 74 x42y52 SB_BIG plane 5
00  // 75 x42y52 SB_BIG plane 5
00  // 76 x42y52 SB_DRIVE plane 6,5
00  // 77 x42y52 SB_BIG plane 6
00  // 78 x42y52 SB_BIG plane 6
00  // 79 x42y52 SB_BIG plane 7
00  // 80 x42y52 SB_BIG plane 7
00  // 81 x42y52 SB_DRIVE plane 8,7
00  // 82 x42y52 SB_BIG plane 8
00  // 83 x42y52 SB_BIG plane 8
00  // 84 x42y52 SB_BIG plane 9
00  // 85 x42y52 SB_BIG plane 9
00  // 86 x42y52 SB_DRIVE plane 10,9
00  // 87 x42y52 SB_BIG plane 10
00  // 88 x42y52 SB_BIG plane 10
00  // 89 x42y52 SB_BIG plane 11
00  // 90 x42y52 SB_BIG plane 11
00  // 91 x42y52 SB_DRIVE plane 12,11
00  // 92 x42y52 SB_BIG plane 12
00  // 93 x42y52 SB_BIG plane 12
00  // 94 x41y51 SB_SML plane 1
00  // 95 x41y51 SB_SML plane 2,1
00  // 96 x41y51 SB_SML plane 2
00  // 97 x41y51 SB_SML plane 3
00  // 98 x41y51 SB_SML plane 4,3
00  // 99 x41y51 SB_SML plane 4
00  // 100 x41y51 SB_SML plane 5
00  // 101 x41y51 SB_SML plane 6,5
00  // 102 x41y51 SB_SML plane 6
00  // 103 x41y51 SB_SML plane 7
00  // 104 x41y51 SB_SML plane 8,7
00  // 105 x41y51 SB_SML plane 8
11  // 106 x41y51 SB_SML plane 9
1A // -- CRC low byte
2D // -- CRC high byte


// Config Latches on x43y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2ACD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1A // y_sel: 51
44 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2AD5
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
C3  //  0 x43y51 CPE[0]  net1 = net2: _a125  C_AND/D//AND/D
AC  //  1 x43y51 CPE[1]  80'h00_FE00_80_0000_0C88_ACC3 modified with path inversions
88  //  2 x43y51 CPE[2]  80'h00_FE00_80_0000_0C88_ACCC from netlist
0C  //  3 x43y51 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x43y51 CPE[4]
00  //  5 x43y51 CPE[5]
80  //  6 x43y51 CPE[6]
00  //  7 x43y51 CPE[7]
FE  //  8 x43y51 CPE[8]
00  //  9 x43y51 CPE[9]
A0  // 10 x43y52 CPE[0]  _a399  C_MX2b////    
00  // 11 x43y52 CPE[1]  80'h00_0018_00_0040_0A51_00A0 modified with path inversions
51  // 12 x43y52 CPE[2]  80'h00_0018_00_0040_0A50_0050 from netlist
0A  // 13 x43y52 CPE[3]      00_0000_00_0000_0001_00F0 difference
40  // 14 x43y52 CPE[4]
00  // 15 x43y52 CPE[5]
00  // 16 x43y52 CPE[6]
18  // 17 x43y52 CPE[7]
00  // 18 x43y52 CPE[8]
00  // 19 x43y52 CPE[9]
00  // 20 x44y51 CPE[0]
00  // 21 x44y51 CPE[1]
00  // 22 x44y51 CPE[2]
00  // 23 x44y51 CPE[3]
00  // 24 x44y51 CPE[4]
00  // 25 x44y51 CPE[5]
00  // 26 x44y51 CPE[6]
00  // 27 x44y51 CPE[7]
00  // 28 x44y51 CPE[8]
00  // 29 x44y51 CPE[9]
00  // 30 x44y52 CPE[0]
00  // 31 x44y52 CPE[1]
00  // 32 x44y52 CPE[2]
00  // 33 x44y52 CPE[3]
00  // 34 x44y52 CPE[4]
00  // 35 x44y52 CPE[5]
00  // 36 x44y52 CPE[6]
00  // 37 x44y52 CPE[7]
00  // 38 x44y52 CPE[8]
00  // 39 x44y52 CPE[9]
28  // 40 x43y51 INMUX plane 2,1
39  // 41 x43y51 INMUX plane 4,3
30  // 42 x43y51 INMUX plane 6,5
0F  // 43 x43y51 INMUX plane 8,7
10  // 44 x43y51 INMUX plane 10,9
29  // 45 x43y51 INMUX plane 12,11
01  // 46 x43y52 INMUX plane 2,1
04  // 47 x43y52 INMUX plane 4,3
02  // 48 x43y52 INMUX plane 6,5
07  // 49 x43y52 INMUX plane 8,7
08  // 50 x43y52 INMUX plane 10,9
05  // 51 x43y52 INMUX plane 12,11
00  // 52 x44y51 INMUX plane 2,1
20  // 53 x44y51 INMUX plane 4,3
40  // 54 x44y51 INMUX plane 6,5
60  // 55 x44y51 INMUX plane 8,7
40  // 56 x44y51 INMUX plane 10,9
80  // 57 x44y51 INMUX plane 12,11
10  // 58 x44y52 INMUX plane 2,1
04  // 59 x44y52 INMUX plane 4,3
40  // 60 x44y52 INMUX plane 6,5
80  // 61 x44y52 INMUX plane 8,7
40  // 62 x44y52 INMUX plane 10,9
A8  // 63 x44y52 INMUX plane 12,11
C8  // 64 x43y51 SB_BIG plane 1
12  // 65 x43y51 SB_BIG plane 1
00  // 66 x43y51 SB_DRIVE plane 2,1
48  // 67 x43y51 SB_BIG plane 2
12  // 68 x43y51 SB_BIG plane 2
00  // 69 x43y51 SB_BIG plane 3
00  // 70 x43y51 SB_BIG plane 3
00  // 71 x43y51 SB_DRIVE plane 4,3
00  // 72 x43y51 SB_BIG plane 4
00  // 73 x43y51 SB_BIG plane 4
48  // 74 x43y51 SB_BIG plane 5
12  // 75 x43y51 SB_BIG plane 5
00  // 76 x43y51 SB_DRIVE plane 6,5
48  // 77 x43y51 SB_BIG plane 6
12  // 78 x43y51 SB_BIG plane 6
00  // 79 x43y51 SB_BIG plane 7
00  // 80 x43y51 SB_BIG plane 7
00  // 81 x43y51 SB_DRIVE plane 8,7
00  // 82 x43y51 SB_BIG plane 8
00  // 83 x43y51 SB_BIG plane 8
00  // 84 x43y51 SB_BIG plane 9
00  // 85 x43y51 SB_BIG plane 9
00  // 86 x43y51 SB_DRIVE plane 10,9
00  // 87 x43y51 SB_BIG plane 10
01  // 88 x43y51 SB_BIG plane 10
00  // 89 x43y51 SB_BIG plane 11
00  // 90 x43y51 SB_BIG plane 11
00  // 91 x43y51 SB_DRIVE plane 12,11
00  // 92 x43y51 SB_BIG plane 12
00  // 93 x43y51 SB_BIG plane 12
A8  // 94 x44y52 SB_SML plane 1
80  // 95 x44y52 SB_SML plane 2,1
2A  // 96 x44y52 SB_SML plane 2
00  // 97 x44y52 SB_SML plane 3
00  // 98 x44y52 SB_SML plane 4,3
00  // 99 x44y52 SB_SML plane 4
48  // 100 x44y52 SB_SML plane 5
81  // 101 x44y52 SB_SML plane 6,5
2A  // 102 x44y52 SB_SML plane 6
0D // -- CRC low byte
95 // -- CRC high byte


// Config Latches on x45y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2B42     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1A // y_sel: 51
9C // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2B4A
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
A0  //  0 x45y51 CPE[0]  net1 = net2: _a210  C_ADDF2///ADDF2/
30  //  1 x45y51 CPE[1]  80'h00_0078_00_0020_0C66_30A0 modified with path inversions
66  //  2 x45y51 CPE[2]  80'h00_0078_00_0020_0C66_C0A0 from netlist
0C  //  3 x45y51 CPE[3]      00_0000_00_0000_0000_F000 difference
20  //  4 x45y51 CPE[4]
00  //  5 x45y51 CPE[5]
00  //  6 x45y51 CPE[6]
78  //  7 x45y51 CPE[7]
00  //  8 x45y51 CPE[8]
00  //  9 x45y51 CPE[9]
C0  // 10 x45y52 CPE[0]  net1 = net2: _a212  C_ADDF2///ADDF2/
C0  // 11 x45y52 CPE[1]  80'h00_0078_00_0020_0C66_C0C0 modified with path inversions
66  // 12 x45y52 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  // 13 x45y52 CPE[3]
20  // 14 x45y52 CPE[4]
00  // 15 x45y52 CPE[5]
00  // 16 x45y52 CPE[6]
78  // 17 x45y52 CPE[7]
00  // 18 x45y52 CPE[8]
00  // 19 x45y52 CPE[9]
A0  // 20 x46y51 CPE[0]  _a406  C_MX2b////    
00  // 21 x46y51 CPE[1]  80'h00_0018_00_0040_0A50_00A0 modified with path inversions
50  // 22 x46y51 CPE[2]  80'h00_0018_00_0040_0A50_0050 from netlist
0A  // 23 x46y51 CPE[3]      00_0000_00_0000_0000_00F0 difference
40  // 24 x46y51 CPE[4]
00  // 25 x46y51 CPE[5]
00  // 26 x46y51 CPE[6]
18  // 27 x46y51 CPE[7]
00  // 28 x46y51 CPE[8]
00  // 29 x46y51 CPE[9]
00  // 30 x46y52 CPE[0]
00  // 31 x46y52 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x46y52 CPE[2]
00  // 33 x46y52 CPE[3]
00  // 34 x46y52 CPE[4]
60  // 35 x46y52 CPE[5]
3F  // 36 x46y52 CPE[6]
00  // 37 x46y52 CPE[7]
00  // 38 x46y52 CPE[8]
00  // 39 x46y52 CPE[9]
28  // 40 x45y51 INMUX plane 2,1
05  // 41 x45y51 INMUX plane 4,3
03  // 42 x45y51 INMUX plane 6,5
39  // 43 x45y51 INMUX plane 8,7
00  // 44 x45y51 INMUX plane 10,9
20  // 45 x45y51 INMUX plane 12,11
00  // 46 x45y52 INMUX plane 2,1
20  // 47 x45y52 INMUX plane 4,3
00  // 48 x45y52 INMUX plane 6,5
20  // 49 x45y52 INMUX plane 8,7
00  // 50 x45y52 INMUX plane 10,9
00  // 51 x45y52 INMUX plane 12,11
08  // 52 x46y51 INMUX plane 2,1
04  // 53 x46y51 INMUX plane 4,3
81  // 54 x46y51 INMUX plane 6,5
47  // 55 x46y51 INMUX plane 8,7
80  // 56 x46y51 INMUX plane 10,9
C5  // 57 x46y51 INMUX plane 12,11
08  // 58 x46y52 INMUX plane 2,1
01  // 59 x46y52 INMUX plane 4,3
80  // 60 x46y52 INMUX plane 6,5
40  // 61 x46y52 INMUX plane 8,7
80  // 62 x46y52 INMUX plane 10,9
C0  // 63 x46y52 INMUX plane 12,11
48  // 64 x46y52 SB_BIG plane 1
12  // 65 x46y52 SB_BIG plane 1
00  // 66 x46y52 SB_DRIVE plane 2,1
11  // 67 x46y52 SB_BIG plane 2
23  // 68 x46y52 SB_BIG plane 2
48  // 69 x46y52 SB_BIG plane 3
12  // 70 x46y52 SB_BIG plane 3
00  // 71 x46y52 SB_DRIVE plane 4,3
00  // 72 x46y52 SB_BIG plane 4
00  // 73 x46y52 SB_BIG plane 4
48  // 74 x46y52 SB_BIG plane 5
10  // 75 x46y52 SB_BIG plane 5
00  // 76 x46y52 SB_DRIVE plane 6,5
48  // 77 x46y52 SB_BIG plane 6
12  // 78 x46y52 SB_BIG plane 6
48  // 79 x46y52 SB_BIG plane 7
12  // 80 x46y52 SB_BIG plane 7
00  // 81 x46y52 SB_DRIVE plane 8,7
00  // 82 x46y52 SB_BIG plane 8
00  // 83 x46y52 SB_BIG plane 8
00  // 84 x46y52 SB_BIG plane 9
00  // 85 x46y52 SB_BIG plane 9
00  // 86 x46y52 SB_DRIVE plane 10,9
00  // 87 x46y52 SB_BIG plane 10
00  // 88 x46y52 SB_BIG plane 10
00  // 89 x46y52 SB_BIG plane 11
00  // 90 x46y52 SB_BIG plane 11
00  // 91 x46y52 SB_DRIVE plane 12,11
00  // 92 x46y52 SB_BIG plane 12
00  // 93 x46y52 SB_BIG plane 12
A8  // 94 x45y51 SB_SML plane 1
82  // 95 x45y51 SB_SML plane 2,1
2A  // 96 x45y51 SB_SML plane 2
A8  // 97 x45y51 SB_SML plane 3
02  // 98 x45y51 SB_SML plane 4,3
00  // 99 x45y51 SB_SML plane 4
A1  // 100 x45y51 SB_SML plane 5
82  // 101 x45y51 SB_SML plane 6,5
2A  // 102 x45y51 SB_SML plane 6
A1  // 103 x45y51 SB_SML plane 7
02  // 104 x45y51 SB_SML plane 8,7
73 // -- CRC low byte
F7 // -- CRC high byte


// Config Latches on x31y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2BB9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
1B // y_sel: 53
1D // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2BC1
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x31y53 CPE[0]
00  //  1 x31y53 CPE[1]
00  //  2 x31y53 CPE[2]
00  //  3 x31y53 CPE[3]
00  //  4 x31y53 CPE[4]
00  //  5 x31y53 CPE[5]
00  //  6 x31y53 CPE[6]
00  //  7 x31y53 CPE[7]
00  //  8 x31y53 CPE[8]
00  //  9 x31y53 CPE[9]
00  // 10 x31y54 CPE[0]
00  // 11 x31y54 CPE[1]
00  // 12 x31y54 CPE[2]
00  // 13 x31y54 CPE[3]
00  // 14 x31y54 CPE[4]
00  // 15 x31y54 CPE[5]
00  // 16 x31y54 CPE[6]
00  // 17 x31y54 CPE[7]
00  // 18 x31y54 CPE[8]
00  // 19 x31y54 CPE[9]
AC  // 20 x32y53 CPE[0]  _a104  C_ORAND/D///    
EF  // 21 x32y53 CPE[1]  80'h00_FD00_00_0000_0888_EFAC modified with path inversions
88  // 22 x32y53 CPE[2]  80'h00_FE00_00_0000_0888_EF5C from netlist
08  // 23 x32y53 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 24 x32y53 CPE[4]
00  // 25 x32y53 CPE[5]
00  // 26 x32y53 CPE[6]
00  // 27 x32y53 CPE[7]
FD  // 28 x32y53 CPE[8]
00  // 29 x32y53 CPE[9]
00  // 30 x32y54 CPE[0]
00  // 31 x32y54 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x32y54 CPE[2]
00  // 33 x32y54 CPE[3]
00  // 34 x32y54 CPE[4]
60  // 35 x32y54 CPE[5]
3F  // 36 x32y54 CPE[6]
00  // 37 x32y54 CPE[7]
00  // 38 x32y54 CPE[8]
00  // 39 x32y54 CPE[9]
00  // 40 x31y53 INMUX plane 2,1
00  // 41 x31y53 INMUX plane 4,3
00  // 42 x31y53 INMUX plane 6,5
00  // 43 x31y53 INMUX plane 8,7
00  // 44 x31y53 INMUX plane 10,9
00  // 45 x31y53 INMUX plane 12,11
00  // 46 x31y54 INMUX plane 2,1
00  // 47 x31y54 INMUX plane 4,3
00  // 48 x31y54 INMUX plane 6,5
00  // 49 x31y54 INMUX plane 8,7
00  // 50 x31y54 INMUX plane 10,9
00  // 51 x31y54 INMUX plane 12,11
28  // 52 x32y53 INMUX plane 2,1
04  // 53 x32y53 INMUX plane 4,3
00  // 54 x32y53 INMUX plane 6,5
28  // 55 x32y53 INMUX plane 8,7
85  // 56 x32y53 INMUX plane 10,9
00  // 57 x32y53 INMUX plane 12,11
00  // 58 x32y54 INMUX plane 2,1
00  // 59 x32y54 INMUX plane 4,3
00  // 60 x32y54 INMUX plane 6,5
00  // 61 x32y54 INMUX plane 8,7
00  // 62 x32y54 INMUX plane 10,9
00  // 63 x32y54 INMUX plane 12,11
00  // 64 x32y54 SB_BIG plane 1
00  // 65 x32y54 SB_BIG plane 1
00  // 66 x32y54 SB_DRIVE plane 2,1
00  // 67 x32y54 SB_BIG plane 2
00  // 68 x32y54 SB_BIG plane 2
41  // 69 x32y54 SB_BIG plane 3
02  // 70 x32y54 SB_BIG plane 3
01  // 71 x32y54 SB_DRIVE plane 4,3
00  // 72 x32y54 SB_BIG plane 4
00  // 73 x32y54 SB_BIG plane 4
00  // 74 x32y54 SB_BIG plane 5
00  // 75 x32y54 SB_BIG plane 5
00  // 76 x32y54 SB_DRIVE plane 6,5
00  // 77 x32y54 SB_BIG plane 6
00  // 78 x32y54 SB_BIG plane 6
48  // 79 x32y54 SB_BIG plane 7
12  // 80 x32y54 SB_BIG plane 7
00  // 81 x32y54 SB_DRIVE plane 8,7
00  // 82 x32y54 SB_BIG plane 8
00  // 83 x32y54 SB_BIG plane 8
30  // 84 x32y54 SB_BIG plane 9
00  // 85 x32y54 SB_BIG plane 9
00  // 86 x32y54 SB_DRIVE plane 10,9
00  // 87 x32y54 SB_BIG plane 10
00  // 88 x32y54 SB_BIG plane 10
00  // 89 x32y54 SB_BIG plane 11
00  // 90 x32y54 SB_BIG plane 11
00  // 91 x32y54 SB_DRIVE plane 12,11
00  // 92 x32y54 SB_BIG plane 12
00  // 93 x32y54 SB_BIG plane 12
00  // 94 x31y53 SB_SML plane 1
00  // 95 x31y53 SB_SML plane 2,1
00  // 96 x31y53 SB_SML plane 2
A8  // 97 x31y53 SB_SML plane 3
02  // 98 x31y53 SB_SML plane 4,3
00  // 99 x31y53 SB_SML plane 4
00  // 100 x31y53 SB_SML plane 5
00  // 101 x31y53 SB_SML plane 6,5
00  // 102 x31y53 SB_SML plane 6
A1  // 103 x31y53 SB_SML plane 7
02  // 104 x31y53 SB_SML plane 8,7
F0 // -- CRC low byte
20 // -- CRC high byte


// Config Latches on x33y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2C30     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1B // y_sel: 53
C5 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2C38
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
FF  //  0 x33y53 CPE[0]  _a130  C_AND/D///    
A3  //  1 x33y53 CPE[1]  80'h00_FE00_00_0000_0C88_A3FF modified with path inversions
88  //  2 x33y53 CPE[2]  80'h00_FE00_00_0000_0C88_ACFF from netlist
0C  //  3 x33y53 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  //  4 x33y53 CPE[4]
00  //  5 x33y53 CPE[5]
00  //  6 x33y53 CPE[6]
00  //  7 x33y53 CPE[7]
FE  //  8 x33y53 CPE[8]
00  //  9 x33y53 CPE[9]
AA  // 10 x33y54 CPE[0]  _a128  C_///AND/D
FF  // 11 x33y54 CPE[1]  80'h00_FE00_80_0000_0C08_FFAA modified with path inversions
08  // 12 x33y54 CPE[2]  80'h00_FE00_80_0000_0C08_FFAA from netlist
0C  // 13 x33y54 CPE[3]
00  // 14 x33y54 CPE[4]
00  // 15 x33y54 CPE[5]
80  // 16 x33y54 CPE[6]
00  // 17 x33y54 CPE[7]
FE  // 18 x33y54 CPE[8]
00  // 19 x33y54 CPE[9]
00  // 20 x34y53 CPE[0]
00  // 21 x34y53 CPE[1]
00  // 22 x34y53 CPE[2]
00  // 23 x34y53 CPE[3]
00  // 24 x34y53 CPE[4]
00  // 25 x34y53 CPE[5]
00  // 26 x34y53 CPE[6]
00  // 27 x34y53 CPE[7]
00  // 28 x34y53 CPE[8]
00  // 29 x34y53 CPE[9]
00  // 30 x34y54 CPE[0]
00  // 31 x34y54 CPE[1]
00  // 32 x34y54 CPE[2]
00  // 33 x34y54 CPE[3]
00  // 34 x34y54 CPE[4]
00  // 35 x34y54 CPE[5]
00  // 36 x34y54 CPE[6]
00  // 37 x34y54 CPE[7]
00  // 38 x34y54 CPE[8]
00  // 39 x34y54 CPE[9]
00  // 40 x33y53 INMUX plane 2,1
05  // 41 x33y53 INMUX plane 4,3
20  // 42 x33y53 INMUX plane 6,5
06  // 43 x33y53 INMUX plane 8,7
03  // 44 x33y53 INMUX plane 10,9
00  // 45 x33y53 INMUX plane 12,11
2B  // 46 x33y54 INMUX plane 2,1
00  // 47 x33y54 INMUX plane 4,3
00  // 48 x33y54 INMUX plane 6,5
10  // 49 x33y54 INMUX plane 8,7
00  // 50 x33y54 INMUX plane 10,9
00  // 51 x33y54 INMUX plane 12,11
00  // 52 x34y53 INMUX plane 2,1
00  // 53 x34y53 INMUX plane 4,3
00  // 54 x34y53 INMUX plane 6,5
40  // 55 x34y53 INMUX plane 8,7
00  // 56 x34y53 INMUX plane 10,9
40  // 57 x34y53 INMUX plane 12,11
00  // 58 x34y54 INMUX plane 2,1
00  // 59 x34y54 INMUX plane 4,3
00  // 60 x34y54 INMUX plane 6,5
40  // 61 x34y54 INMUX plane 8,7
01  // 62 x34y54 INMUX plane 10,9
40  // 63 x34y54 INMUX plane 12,11
48  // 64 x33y53 SB_BIG plane 1
12  // 65 x33y53 SB_BIG plane 1
00  // 66 x33y53 SB_DRIVE plane 2,1
48  // 67 x33y53 SB_BIG plane 2
12  // 68 x33y53 SB_BIG plane 2
00  // 69 x33y53 SB_BIG plane 3
00  // 70 x33y53 SB_BIG plane 3
00  // 71 x33y53 SB_DRIVE plane 4,3
00  // 72 x33y53 SB_BIG plane 4
00  // 73 x33y53 SB_BIG plane 4
48  // 74 x33y53 SB_BIG plane 5
02  // 75 x33y53 SB_BIG plane 5
00  // 76 x33y53 SB_DRIVE plane 6,5
48  // 77 x33y53 SB_BIG plane 6
02  // 78 x33y53 SB_BIG plane 6
00  // 79 x33y53 SB_BIG plane 7
00  // 80 x33y53 SB_BIG plane 7
00  // 81 x33y53 SB_DRIVE plane 8,7
00  // 82 x33y53 SB_BIG plane 8
00  // 83 x33y53 SB_BIG plane 8
31  // 84 x33y53 SB_BIG plane 9
00  // 85 x33y53 SB_BIG plane 9
00  // 86 x33y53 SB_DRIVE plane 10,9
00  // 87 x33y53 SB_BIG plane 10
00  // 88 x33y53 SB_BIG plane 10
00  // 89 x33y53 SB_BIG plane 11
00  // 90 x33y53 SB_BIG plane 11
00  // 91 x33y53 SB_DRIVE plane 12,11
00  // 92 x33y53 SB_BIG plane 12
00  // 93 x33y53 SB_BIG plane 12
A8  // 94 x34y54 SB_SML plane 1
82  // 95 x34y54 SB_SML plane 2,1
2A  // 96 x34y54 SB_SML plane 2
00  // 97 x34y54 SB_SML plane 3
00  // 98 x34y54 SB_SML plane 4,3
00  // 99 x34y54 SB_SML plane 4
A8  // 100 x34y54 SB_SML plane 5
82  // 101 x34y54 SB_SML plane 6,5
2A  // 102 x34y54 SB_SML plane 6
00  // 103 x34y54 SB_SML plane 7
00  // 104 x34y54 SB_SML plane 8,7
1E  // 105 x34y54 SB_SML plane 8
21 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x35y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2CA8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1B // y_sel: 53
AD // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2CB0
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
5C  //  0 x35y53 CPE[0]  net1 = net2: _a28  C_AND/D//AND/D
53  //  1 x35y53 CPE[1]  80'h00_FD00_80_0000_0C88_535C modified with path inversions
88  //  2 x35y53 CPE[2]  80'h00_FE00_80_0000_0C88_ACAC from netlist
0C  //  3 x35y53 CPE[3]      00_0300_00_0000_0000_FFF0 difference
00  //  4 x35y53 CPE[4]
00  //  5 x35y53 CPE[5]
80  //  6 x35y53 CPE[6]
00  //  7 x35y53 CPE[7]
FD  //  8 x35y53 CPE[8]
00  //  9 x35y53 CPE[9]
CC  // 10 x35y54 CPE[0]  net1 = net2: _a32  C_AND/D//AND/D
C3  // 11 x35y54 CPE[1]  80'h00_FE00_80_0000_0C88_C3CC modified with path inversions
88  // 12 x35y54 CPE[2]  80'h00_FE00_80_0000_0C88_CCCC from netlist
0C  // 13 x35y54 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 14 x35y54 CPE[4]
00  // 15 x35y54 CPE[5]
80  // 16 x35y54 CPE[6]
00  // 17 x35y54 CPE[7]
FE  // 18 x35y54 CPE[8]
00  // 19 x35y54 CPE[9]
A0  // 20 x36y53 CPE[0]  net1 = net2: _a155  C_ADDF2///ADDF2/
A0  // 21 x36y53 CPE[1]  80'h00_0078_00_0020_0C66_A0A0 modified with path inversions
66  // 22 x36y53 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  // 23 x36y53 CPE[3]
20  // 24 x36y53 CPE[4]
00  // 25 x36y53 CPE[5]
00  // 26 x36y53 CPE[6]
78  // 27 x36y53 CPE[7]
00  // 28 x36y53 CPE[8]
00  // 29 x36y53 CPE[9]
00  // 30 x36y54 CPE[0]
00  // 31 x36y54 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x36y54 CPE[2]
00  // 33 x36y54 CPE[3]
00  // 34 x36y54 CPE[4]
60  // 35 x36y54 CPE[5]
3F  // 36 x36y54 CPE[6]
00  // 37 x36y54 CPE[7]
00  // 38 x36y54 CPE[8]
00  // 39 x36y54 CPE[9]
28  // 40 x35y53 INMUX plane 2,1
07  // 41 x35y53 INMUX plane 4,3
30  // 42 x35y53 INMUX plane 6,5
05  // 43 x35y53 INMUX plane 8,7
00  // 44 x35y53 INMUX plane 10,9
04  // 45 x35y53 INMUX plane 12,11
28  // 46 x35y54 INMUX plane 2,1
38  // 47 x35y54 INMUX plane 4,3
30  // 48 x35y54 INMUX plane 6,5
28  // 49 x35y54 INMUX plane 8,7
04  // 50 x35y54 INMUX plane 10,9
28  // 51 x35y54 INMUX plane 12,11
20  // 52 x36y53 INMUX plane 2,1
03  // 53 x36y53 INMUX plane 4,3
C0  // 54 x36y53 INMUX plane 6,5
43  // 55 x36y53 INMUX plane 8,7
C8  // 56 x36y53 INMUX plane 10,9
C4  // 57 x36y53 INMUX plane 12,11
28  // 58 x36y54 INMUX plane 2,1
00  // 59 x36y54 INMUX plane 4,3
C0  // 60 x36y54 INMUX plane 6,5
C2  // 61 x36y54 INMUX plane 8,7
C0  // 62 x36y54 INMUX plane 10,9
C0  // 63 x36y54 INMUX plane 12,11
80  // 64 x36y54 SB_BIG plane 1
24  // 65 x36y54 SB_BIG plane 1
00  // 66 x36y54 SB_DRIVE plane 2,1
48  // 67 x36y54 SB_BIG plane 2
12  // 68 x36y54 SB_BIG plane 2
41  // 69 x36y54 SB_BIG plane 3
22  // 70 x36y54 SB_BIG plane 3
00  // 71 x36y54 SB_DRIVE plane 4,3
00  // 72 x36y54 SB_BIG plane 4
00  // 73 x36y54 SB_BIG plane 4
48  // 74 x36y54 SB_BIG plane 5
02  // 75 x36y54 SB_BIG plane 5
00  // 76 x36y54 SB_DRIVE plane 6,5
48  // 77 x36y54 SB_BIG plane 6
12  // 78 x36y54 SB_BIG plane 6
41  // 79 x36y54 SB_BIG plane 7
22  // 80 x36y54 SB_BIG plane 7
00  // 81 x36y54 SB_DRIVE plane 8,7
C0  // 82 x36y54 SB_BIG plane 8
00  // 83 x36y54 SB_BIG plane 8
39  // 84 x36y54 SB_BIG plane 9
00  // 85 x36y54 SB_BIG plane 9
00  // 86 x36y54 SB_DRIVE plane 10,9
00  // 87 x36y54 SB_BIG plane 10
00  // 88 x36y54 SB_BIG plane 10
00  // 89 x36y54 SB_BIG plane 11
00  // 90 x36y54 SB_BIG plane 11
00  // 91 x36y54 SB_DRIVE plane 12,11
C0  // 92 x36y54 SB_BIG plane 12
00  // 93 x36y54 SB_BIG plane 12
A8  // 94 x35y53 SB_SML plane 1
82  // 95 x35y53 SB_SML plane 2,1
2A  // 96 x35y53 SB_SML plane 2
A8  // 97 x35y53 SB_SML plane 3
02  // 98 x35y53 SB_SML plane 4,3
00  // 99 x35y53 SB_SML plane 4
A8  // 100 x35y53 SB_SML plane 5
22  // 101 x35y53 SB_SML plane 6,5
65  // 102 x35y53 SB_SML plane 6
A8  // 103 x35y53 SB_SML plane 7
02  // 104 x35y53 SB_SML plane 8,7
00  // 105 x35y53 SB_SML plane 8
11  // 106 x35y53 SB_SML plane 9
10  // 107 x35y53 SB_SML plane 10,9
5B // -- CRC low byte
7C // -- CRC high byte


// Config Latches on x37y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2D22     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
1B // y_sel: 53
75 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2D2A
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x37y53 CPE[0]
00  //  1 x37y53 CPE[1]
00  //  2 x37y53 CPE[2]
00  //  3 x37y53 CPE[3]
00  //  4 x37y53 CPE[4]
00  //  5 x37y53 CPE[5]
00  //  6 x37y53 CPE[6]
00  //  7 x37y53 CPE[7]
00  //  8 x37y53 CPE[8]
00  //  9 x37y53 CPE[9]
53  // 10 x37y54 CPE[0]  net1 = net2: _a101  C_AND/D//AND/D
5C  // 11 x37y54 CPE[1]  80'h00_FD00_80_0000_0C88_5C53 modified with path inversions
88  // 12 x37y54 CPE[2]  80'h00_FE00_80_0000_0C88_ACAC from netlist
0C  // 13 x37y54 CPE[3]      00_0300_00_0000_0000_F0FF difference
00  // 14 x37y54 CPE[4]
00  // 15 x37y54 CPE[5]
80  // 16 x37y54 CPE[6]
00  // 17 x37y54 CPE[7]
FD  // 18 x37y54 CPE[8]
00  // 19 x37y54 CPE[9]
00  // 20 x38y53 CPE[0]
00  // 21 x38y53 CPE[1]
00  // 22 x38y53 CPE[2]
00  // 23 x38y53 CPE[3]
00  // 24 x38y53 CPE[4]
00  // 25 x38y53 CPE[5]
00  // 26 x38y53 CPE[6]
00  // 27 x38y53 CPE[7]
00  // 28 x38y53 CPE[8]
00  // 29 x38y53 CPE[9]
FF  // 30 x38y54 CPE[0]  _a235  C_AND/D///    
AF  // 31 x38y54 CPE[1]  80'h00_FD00_00_0000_0C88_AFFF modified with path inversions
88  // 32 x38y54 CPE[2]  80'h00_FE00_00_0000_0C88_5FFF from netlist
0C  // 33 x38y54 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 34 x38y54 CPE[4]
00  // 35 x38y54 CPE[5]
00  // 36 x38y54 CPE[6]
00  // 37 x38y54 CPE[7]
FD  // 38 x38y54 CPE[8]
00  // 39 x38y54 CPE[9]
00  // 40 x37y53 INMUX plane 2,1
00  // 41 x37y53 INMUX plane 4,3
00  // 42 x37y53 INMUX plane 6,5
00  // 43 x37y53 INMUX plane 8,7
09  // 44 x37y53 INMUX plane 10,9
03  // 45 x37y53 INMUX plane 12,11
21  // 46 x37y54 INMUX plane 2,1
07  // 47 x37y54 INMUX plane 4,3
30  // 48 x37y54 INMUX plane 6,5
01  // 49 x37y54 INMUX plane 8,7
04  // 50 x37y54 INMUX plane 10,9
04  // 51 x37y54 INMUX plane 12,11
00  // 52 x38y53 INMUX plane 2,1
00  // 53 x38y53 INMUX plane 4,3
00  // 54 x38y53 INMUX plane 6,5
40  // 55 x38y53 INMUX plane 8,7
08  // 56 x38y53 INMUX plane 10,9
00  // 57 x38y53 INMUX plane 12,11
01  // 58 x38y54 INMUX plane 2,1
05  // 59 x38y54 INMUX plane 4,3
00  // 60 x38y54 INMUX plane 6,5
06  // 61 x38y54 INMUX plane 8,7
00  // 62 x38y54 INMUX plane 10,9
00  // 63 x38y54 INMUX plane 12,11
00  // 64 x37y53 SB_BIG plane 1
00  // 65 x37y53 SB_BIG plane 1
00  // 66 x37y53 SB_DRIVE plane 2,1
48  // 67 x37y53 SB_BIG plane 2
52  // 68 x37y53 SB_BIG plane 2
00  // 69 x37y53 SB_BIG plane 3
00  // 70 x37y53 SB_BIG plane 3
00  // 71 x37y53 SB_DRIVE plane 4,3
48  // 72 x37y53 SB_BIG plane 4
12  // 73 x37y53 SB_BIG plane 4
00  // 74 x37y53 SB_BIG plane 5
00  // 75 x37y53 SB_BIG plane 5
00  // 76 x37y53 SB_DRIVE plane 6,5
92  // 77 x37y53 SB_BIG plane 6
20  // 78 x37y53 SB_BIG plane 6
C0  // 79 x37y53 SB_BIG plane 7
00  // 80 x37y53 SB_BIG plane 7
00  // 81 x37y53 SB_DRIVE plane 8,7
48  // 82 x37y53 SB_BIG plane 8
12  // 83 x37y53 SB_BIG plane 8
00  // 84 x37y53 SB_BIG plane 9
00  // 85 x37y53 SB_BIG plane 9
00  // 86 x37y53 SB_DRIVE plane 10,9
10  // 87 x37y53 SB_BIG plane 10
00  // 88 x37y53 SB_BIG plane 10
00  // 89 x37y53 SB_BIG plane 11
00  // 90 x37y53 SB_BIG plane 11
00  // 91 x37y53 SB_DRIVE plane 12,11
00  // 92 x37y53 SB_BIG plane 12
00  // 93 x37y53 SB_BIG plane 12
00  // 94 x38y54 SB_SML plane 1
80  // 95 x38y54 SB_SML plane 2,1
2A  // 96 x38y54 SB_SML plane 2
11  // 97 x38y54 SB_SML plane 3
80  // 98 x38y54 SB_SML plane 4,3
2A  // 99 x38y54 SB_SML plane 4
00  // 100 x38y54 SB_SML plane 5
80  // 101 x38y54 SB_SML plane 6,5
2A  // 102 x38y54 SB_SML plane 6
F1  // 103 x38y54 SB_SML plane 7
80  // 104 x38y54 SB_SML plane 8,7
22  // 105 x38y54 SB_SML plane 8
E2 // -- CRC low byte
D1 // -- CRC high byte


// Config Latches on x43y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2D9A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1B // y_sel: 53
CD // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2DA2
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x43y53 CPE[0]
00  //  1 x43y53 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x43y53 CPE[2]
00  //  3 x43y53 CPE[3]
00  //  4 x43y53 CPE[4]
60  //  5 x43y53 CPE[5]
3F  //  6 x43y53 CPE[6]
00  //  7 x43y53 CPE[7]
00  //  8 x43y53 CPE[8]
00  //  9 x43y53 CPE[9]
00  // 10 x43y54 CPE[0]
00  // 11 x43y54 CPE[1]
00  // 12 x43y54 CPE[2]
00  // 13 x43y54 CPE[3]
00  // 14 x43y54 CPE[4]
00  // 15 x43y54 CPE[5]
00  // 16 x43y54 CPE[6]
00  // 17 x43y54 CPE[7]
00  // 18 x43y54 CPE[8]
00  // 19 x43y54 CPE[9]
00  // 20 x44y53 CPE[0]
00  // 21 x44y53 CPE[1]
00  // 22 x44y53 CPE[2]
00  // 23 x44y53 CPE[3]
00  // 24 x44y53 CPE[4]
00  // 25 x44y53 CPE[5]
00  // 26 x44y53 CPE[6]
00  // 27 x44y53 CPE[7]
00  // 28 x44y53 CPE[8]
00  // 29 x44y53 CPE[9]
F2  // 30 x44y54 CPE[0]  net1 = net2: _a121  C_AND/D//AND/D
F4  // 31 x44y54 CPE[1]  80'h00_FE00_80_0000_0C88_F4F2 modified with path inversions
88  // 32 x44y54 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 33 x44y54 CPE[3]      00_0000_00_0000_0000_0C0A difference
00  // 34 x44y54 CPE[4]
00  // 35 x44y54 CPE[5]
80  // 36 x44y54 CPE[6]
00  // 37 x44y54 CPE[7]
FE  // 38 x44y54 CPE[8]
00  // 39 x44y54 CPE[9]
04  // 40 x43y53 INMUX plane 2,1
00  // 41 x43y53 INMUX plane 4,3
00  // 42 x43y53 INMUX plane 6,5
00  // 43 x43y53 INMUX plane 8,7
00  // 44 x43y53 INMUX plane 10,9
00  // 45 x43y53 INMUX plane 12,11
00  // 46 x43y54 INMUX plane 2,1
00  // 47 x43y54 INMUX plane 4,3
00  // 48 x43y54 INMUX plane 6,5
00  // 49 x43y54 INMUX plane 8,7
01  // 50 x43y54 INMUX plane 10,9
00  // 51 x43y54 INMUX plane 12,11
00  // 52 x44y53 INMUX plane 2,1
00  // 53 x44y53 INMUX plane 4,3
00  // 54 x44y53 INMUX plane 6,5
00  // 55 x44y53 INMUX plane 8,7
00  // 56 x44y53 INMUX plane 10,9
05  // 57 x44y53 INMUX plane 12,11
2C  // 58 x44y54 INMUX plane 2,1
00  // 59 x44y54 INMUX plane 4,3
29  // 60 x44y54 INMUX plane 6,5
00  // 61 x44y54 INMUX plane 8,7
00  // 62 x44y54 INMUX plane 10,9
00  // 63 x44y54 INMUX plane 12,11
00  // 64 x44y54 SB_BIG plane 1
00  // 65 x44y54 SB_BIG plane 1
00  // 66 x44y54 SB_DRIVE plane 2,1
00  // 67 x44y54 SB_BIG plane 2
00  // 68 x44y54 SB_BIG plane 2
00  // 69 x44y54 SB_BIG plane 3
00  // 70 x44y54 SB_BIG plane 3
00  // 71 x44y54 SB_DRIVE plane 4,3
48  // 72 x44y54 SB_BIG plane 4
12  // 73 x44y54 SB_BIG plane 4
00  // 74 x44y54 SB_BIG plane 5
00  // 75 x44y54 SB_BIG plane 5
00  // 76 x44y54 SB_DRIVE plane 6,5
00  // 77 x44y54 SB_BIG plane 6
00  // 78 x44y54 SB_BIG plane 6
00  // 79 x44y54 SB_BIG plane 7
00  // 80 x44y54 SB_BIG plane 7
00  // 81 x44y54 SB_DRIVE plane 8,7
48  // 82 x44y54 SB_BIG plane 8
12  // 83 x44y54 SB_BIG plane 8
00  // 84 x44y54 SB_BIG plane 9
00  // 85 x44y54 SB_BIG plane 9
00  // 86 x44y54 SB_DRIVE plane 10,9
00  // 87 x44y54 SB_BIG plane 10
00  // 88 x44y54 SB_BIG plane 10
00  // 89 x44y54 SB_BIG plane 11
00  // 90 x44y54 SB_BIG plane 11
00  // 91 x44y54 SB_DRIVE plane 12,11
00  // 92 x44y54 SB_BIG plane 12
00  // 93 x44y54 SB_BIG plane 12
00  // 94 x43y53 SB_SML plane 1
00  // 95 x43y53 SB_SML plane 2,1
00  // 96 x43y53 SB_SML plane 2
00  // 97 x43y53 SB_SML plane 3
80  // 98 x43y53 SB_SML plane 4,3
0A  // 99 x43y53 SB_SML plane 4
00  // 100 x43y53 SB_SML plane 5
00  // 101 x43y53 SB_SML plane 6,5
00  // 102 x43y53 SB_SML plane 6
00  // 103 x43y53 SB_SML plane 7
80  // 104 x43y53 SB_SML plane 8,7
0A  // 105 x43y53 SB_SML plane 8
F4 // -- CRC low byte
8C // -- CRC high byte


// Config Latches on x45y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2E12     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
1B // y_sel: 53
15 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2E1A
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
A0  //  0 x45y53 CPE[0]  _a203  C_ADDF////    
00  //  1 x45y53 CPE[1]  80'h00_0018_00_0010_0666_00A0 modified with path inversions
66  //  2 x45y53 CPE[2]  80'h00_0018_00_0010_0666_00A0 from netlist
06  //  3 x45y53 CPE[3]
10  //  4 x45y53 CPE[4]
00  //  5 x45y53 CPE[5]
00  //  6 x45y53 CPE[6]
18  //  7 x45y53 CPE[7]
00  //  8 x45y53 CPE[8]
00  //  9 x45y53 CPE[9]
00  // 10 x45y54 CPE[0]
00  // 11 x45y54 CPE[1]
00  // 12 x45y54 CPE[2]
00  // 13 x45y54 CPE[3]
00  // 14 x45y54 CPE[4]
00  // 15 x45y54 CPE[5]
00  // 16 x45y54 CPE[6]
00  // 17 x45y54 CPE[7]
00  // 18 x45y54 CPE[8]
00  // 19 x45y54 CPE[9]
00  // 20 x46y53 CPE[0]
00  // 21 x46y53 CPE[1]
00  // 22 x46y53 CPE[2]
00  // 23 x46y53 CPE[3]
00  // 24 x46y53 CPE[4]
00  // 25 x46y53 CPE[5]
00  // 26 x46y53 CPE[6]
00  // 27 x46y53 CPE[7]
00  // 28 x46y53 CPE[8]
00  // 29 x46y53 CPE[9]
00  // 30 x46y54 CPE[0]
00  // 31 x46y54 CPE[1]
00  // 32 x46y54 CPE[2]
00  // 33 x46y54 CPE[3]
00  // 34 x46y54 CPE[4]
00  // 35 x46y54 CPE[5]
00  // 36 x46y54 CPE[6]
00  // 37 x46y54 CPE[7]
00  // 38 x46y54 CPE[8]
00  // 39 x46y54 CPE[9]
00  // 40 x45y53 INMUX plane 2,1
04  // 41 x45y53 INMUX plane 4,3
00  // 42 x45y53 INMUX plane 6,5
00  // 43 x45y53 INMUX plane 8,7
00  // 44 x45y53 INMUX plane 10,9
10  // 45 x45y53 INMUX plane 12,11
00  // 46 x45y54 INMUX plane 2,1
00  // 47 x45y54 INMUX plane 4,3
00  // 48 x45y54 INMUX plane 6,5
00  // 49 x45y54 INMUX plane 8,7
00  // 50 x45y54 INMUX plane 10,9
01  // 51 x45y54 INMUX plane 12,11
00  // 52 x46y53 INMUX plane 2,1
00  // 53 x46y53 INMUX plane 4,3
00  // 54 x46y53 INMUX plane 6,5
40  // 55 x46y53 INMUX plane 8,7
00  // 56 x46y53 INMUX plane 10,9
40  // 57 x46y53 INMUX plane 12,11
00  // 58 x46y54 INMUX plane 2,1
00  // 59 x46y54 INMUX plane 4,3
00  // 60 x46y54 INMUX plane 6,5
40  // 61 x46y54 INMUX plane 8,7
00  // 62 x46y54 INMUX plane 10,9
40  // 63 x46y54 INMUX plane 12,11
48  // 64 x45y53 SB_BIG plane 1
12  // 65 x45y53 SB_BIG plane 1
00  // 66 x45y53 SB_DRIVE plane 2,1
00  // 67 x45y53 SB_BIG plane 2
00  // 68 x45y53 SB_BIG plane 2
00  // 69 x45y53 SB_BIG plane 3
00  // 70 x45y53 SB_BIG plane 3
00  // 71 x45y53 SB_DRIVE plane 4,3
00  // 72 x45y53 SB_BIG plane 4
00  // 73 x45y53 SB_BIG plane 4
48  // 74 x45y53 SB_BIG plane 5
02  // 75 x45y53 SB_BIG plane 5
00  // 76 x45y53 SB_DRIVE plane 6,5
00  // 77 x45y53 SB_BIG plane 6
00  // 78 x45y53 SB_BIG plane 6
00  // 79 x45y53 SB_BIG plane 7
00  // 80 x45y53 SB_BIG plane 7
00  // 81 x45y53 SB_DRIVE plane 8,7
00  // 82 x45y53 SB_BIG plane 8
00  // 83 x45y53 SB_BIG plane 8
00  // 84 x45y53 SB_BIG plane 9
00  // 85 x45y53 SB_BIG plane 9
00  // 86 x45y53 SB_DRIVE plane 10,9
00  // 87 x45y53 SB_BIG plane 10
00  // 88 x45y53 SB_BIG plane 10
C0  // 89 x45y53 SB_BIG plane 11
00  // 90 x45y53 SB_BIG plane 11
00  // 91 x45y53 SB_DRIVE plane 12,11
00  // 92 x45y53 SB_BIG plane 12
00  // 93 x45y53 SB_BIG plane 12
A8  // 94 x46y54 SB_SML plane 1
02  // 95 x46y54 SB_SML plane 2,1
04  // 96 x46y54 SB_SML plane 2
00  // 97 x46y54 SB_SML plane 3
00  // 98 x46y54 SB_SML plane 4,3
00  // 99 x46y54 SB_SML plane 4
A8  // 100 x46y54 SB_SML plane 5
02  // 101 x46y54 SB_SML plane 6,5
06  // 102 x46y54 SB_SML plane 6
27 // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x33y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2E87     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
1C // y_sel: 55
7A // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2E8F
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x33y55 CPE[0]
00  //  1 x33y55 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x33y55 CPE[2]
00  //  3 x33y55 CPE[3]
00  //  4 x33y55 CPE[4]
60  //  5 x33y55 CPE[5]
3F  //  6 x33y55 CPE[6]
00  //  7 x33y55 CPE[7]
00  //  8 x33y55 CPE[8]
00  //  9 x33y55 CPE[9]
00  // 10 x33y56 CPE[0]
00  // 11 x33y56 CPE[1]
00  // 12 x33y56 CPE[2]
00  // 13 x33y56 CPE[3]
00  // 14 x33y56 CPE[4]
00  // 15 x33y56 CPE[5]
00  // 16 x33y56 CPE[6]
00  // 17 x33y56 CPE[7]
00  // 18 x33y56 CPE[8]
00  // 19 x33y56 CPE[9]
3C  // 20 x34y55 CPE[0]  net1 = net2: _a8  C_AND/D//AND/D
33  // 21 x34y55 CPE[1]  80'h00_FD00_80_0000_0C88_333C modified with path inversions
88  // 22 x34y55 CPE[2]  80'h00_FE00_80_0000_0C88_CCCC from netlist
0C  // 23 x34y55 CPE[3]      00_0300_00_0000_0000_FFF0 difference
00  // 24 x34y55 CPE[4]
00  // 25 x34y55 CPE[5]
80  // 26 x34y55 CPE[6]
00  // 27 x34y55 CPE[7]
FD  // 28 x34y55 CPE[8]
00  // 29 x34y55 CPE[9]
00  // 30 x34y56 CPE[0]
00  // 31 x34y56 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x34y56 CPE[2]
00  // 33 x34y56 CPE[3]
00  // 34 x34y56 CPE[4]
60  // 35 x34y56 CPE[5]
3F  // 36 x34y56 CPE[6]
00  // 37 x34y56 CPE[7]
00  // 38 x34y56 CPE[8]
00  // 39 x34y56 CPE[9]
00  // 40 x33y55 INMUX plane 2,1
00  // 41 x33y55 INMUX plane 4,3
00  // 42 x33y55 INMUX plane 6,5
00  // 43 x33y55 INMUX plane 8,7
00  // 44 x33y55 INMUX plane 10,9
00  // 45 x33y55 INMUX plane 12,11
00  // 46 x33y56 INMUX plane 2,1
00  // 47 x33y56 INMUX plane 4,3
00  // 48 x33y56 INMUX plane 6,5
00  // 49 x33y56 INMUX plane 8,7
00  // 50 x33y56 INMUX plane 10,9
00  // 51 x33y56 INMUX plane 12,11
18  // 52 x34y55 INMUX plane 2,1
38  // 53 x34y55 INMUX plane 4,3
30  // 54 x34y55 INMUX plane 6,5
08  // 55 x34y55 INMUX plane 8,7
86  // 56 x34y55 INMUX plane 10,9
2D  // 57 x34y55 INMUX plane 12,11
00  // 58 x34y56 INMUX plane 2,1
00  // 59 x34y56 INMUX plane 4,3
00  // 60 x34y56 INMUX plane 6,5
00  // 61 x34y56 INMUX plane 8,7
00  // 62 x34y56 INMUX plane 10,9
00  // 63 x34y56 INMUX plane 12,11
00  // 64 x34y56 SB_BIG plane 1
00  // 65 x34y56 SB_BIG plane 1
00  // 66 x34y56 SB_DRIVE plane 2,1
00  // 67 x34y56 SB_BIG plane 2
40  // 68 x34y56 SB_BIG plane 2
48  // 69 x34y56 SB_BIG plane 3
12  // 70 x34y56 SB_BIG plane 3
00  // 71 x34y56 SB_DRIVE plane 4,3
00  // 72 x34y56 SB_BIG plane 4
00  // 73 x34y56 SB_BIG plane 4
00  // 74 x34y56 SB_BIG plane 5
00  // 75 x34y56 SB_BIG plane 5
00  // 76 x34y56 SB_DRIVE plane 6,5
00  // 77 x34y56 SB_BIG plane 6
00  // 78 x34y56 SB_BIG plane 6
48  // 79 x34y56 SB_BIG plane 7
02  // 80 x34y56 SB_BIG plane 7
00  // 81 x34y56 SB_DRIVE plane 8,7
00  // 82 x34y56 SB_BIG plane 8
00  // 83 x34y56 SB_BIG plane 8
00  // 84 x34y56 SB_BIG plane 9
00  // 85 x34y56 SB_BIG plane 9
00  // 86 x34y56 SB_DRIVE plane 10,9
00  // 87 x34y56 SB_BIG plane 10
00  // 88 x34y56 SB_BIG plane 10
31  // 89 x34y56 SB_BIG plane 11
00  // 90 x34y56 SB_BIG plane 11
00  // 91 x34y56 SB_DRIVE plane 12,11
00  // 92 x34y56 SB_BIG plane 12
00  // 93 x34y56 SB_BIG plane 12
00  // 94 x33y55 SB_SML plane 1
04  // 95 x33y55 SB_SML plane 2,1
00  // 96 x33y55 SB_SML plane 2
A8  // 97 x33y55 SB_SML plane 3
02  // 98 x33y55 SB_SML plane 4,3
00  // 99 x33y55 SB_SML plane 4
00  // 100 x33y55 SB_SML plane 5
00  // 101 x33y55 SB_SML plane 6,5
00  // 102 x33y55 SB_SML plane 6
A8  // 103 x33y55 SB_SML plane 7
02  // 104 x33y55 SB_SML plane 8,7
00  // 105 x33y55 SB_SML plane 8
06  // 106 x33y55 SB_SML plane 9
02  // 107 x33y55 SB_SML plane 10,9
00  // 108 x33y55 SB_SML plane 10
01  // 109 x33y55 SB_SML plane 11
BF // -- CRC low byte
0C // -- CRC high byte


// Config Latches on x35y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2F03     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1C // y_sel: 55
12 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2F0B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y55 CPE[0]
00  //  1 x35y55 CPE[1]
00  //  2 x35y55 CPE[2]
00  //  3 x35y55 CPE[3]
00  //  4 x35y55 CPE[4]
00  //  5 x35y55 CPE[5]
00  //  6 x35y55 CPE[6]
00  //  7 x35y55 CPE[7]
00  //  8 x35y55 CPE[8]
00  //  9 x35y55 CPE[9]
A3  // 10 x35y56 CPE[0]  net1 = net2: _a29  C_AND/D//AND/D
AC  // 11 x35y56 CPE[1]  80'h00_FE00_80_0000_0C88_ACA3 modified with path inversions
88  // 12 x35y56 CPE[2]  80'h00_FE00_80_0000_0C88_ACAC from netlist
0C  // 13 x35y56 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 14 x35y56 CPE[4]
00  // 15 x35y56 CPE[5]
80  // 16 x35y56 CPE[6]
00  // 17 x35y56 CPE[7]
FE  // 18 x35y56 CPE[8]
00  // 19 x35y56 CPE[9]
00  // 20 x36y55 CPE[0]
00  // 21 x36y55 CPE[1]
00  // 22 x36y55 CPE[2]
00  // 23 x36y55 CPE[3]
00  // 24 x36y55 CPE[4]
00  // 25 x36y55 CPE[5]
00  // 26 x36y55 CPE[6]
00  // 27 x36y55 CPE[7]
00  // 28 x36y55 CPE[8]
00  // 29 x36y55 CPE[9]
00  // 30 x36y56 CPE[0]
00  // 31 x36y56 CPE[1]
00  // 32 x36y56 CPE[2]
00  // 33 x36y56 CPE[3]
00  // 34 x36y56 CPE[4]
00  // 35 x36y56 CPE[5]
00  // 36 x36y56 CPE[6]
00  // 37 x36y56 CPE[7]
00  // 38 x36y56 CPE[8]
00  // 39 x36y56 CPE[9]
00  // 40 x35y55 INMUX plane 2,1
00  // 41 x35y55 INMUX plane 4,3
00  // 42 x35y55 INMUX plane 6,5
00  // 43 x35y55 INMUX plane 8,7
00  // 44 x35y55 INMUX plane 10,9
01  // 45 x35y55 INMUX plane 12,11
20  // 46 x35y56 INMUX plane 2,1
05  // 47 x35y56 INMUX plane 4,3
30  // 48 x35y56 INMUX plane 6,5
05  // 49 x35y56 INMUX plane 8,7
06  // 50 x35y56 INMUX plane 10,9
28  // 51 x35y56 INMUX plane 12,11
28  // 52 x36y55 INMUX plane 2,1
00  // 53 x36y55 INMUX plane 4,3
00  // 54 x36y55 INMUX plane 6,5
48  // 55 x36y55 INMUX plane 8,7
00  // 56 x36y55 INMUX plane 10,9
08  // 57 x36y55 INMUX plane 12,11
00  // 58 x36y56 INMUX plane 2,1
00  // 59 x36y56 INMUX plane 4,3
00  // 60 x36y56 INMUX plane 6,5
00  // 61 x36y56 INMUX plane 8,7
00  // 62 x36y56 INMUX plane 10,9
01  // 63 x36y56 INMUX plane 12,11
00  // 64 x35y55 SB_BIG plane 1
00  // 65 x35y55 SB_BIG plane 1
00  // 66 x35y55 SB_DRIVE plane 2,1
48  // 67 x35y55 SB_BIG plane 2
12  // 68 x35y55 SB_BIG plane 2
00  // 69 x35y55 SB_BIG plane 3
00  // 70 x35y55 SB_BIG plane 3
00  // 71 x35y55 SB_DRIVE plane 4,3
00  // 72 x35y55 SB_BIG plane 4
00  // 73 x35y55 SB_BIG plane 4
00  // 74 x35y55 SB_BIG plane 5
00  // 75 x35y55 SB_BIG plane 5
00  // 76 x35y55 SB_DRIVE plane 6,5
48  // 77 x35y55 SB_BIG plane 6
02  // 78 x35y55 SB_BIG plane 6
00  // 79 x35y55 SB_BIG plane 7
00  // 80 x35y55 SB_BIG plane 7
00  // 81 x35y55 SB_DRIVE plane 8,7
00  // 82 x35y55 SB_BIG plane 8
00  // 83 x35y55 SB_BIG plane 8
00  // 84 x35y55 SB_BIG plane 9
00  // 85 x35y55 SB_BIG plane 9
00  // 86 x35y55 SB_DRIVE plane 10,9
00  // 87 x35y55 SB_BIG plane 10
00  // 88 x35y55 SB_BIG plane 10
00  // 89 x35y55 SB_BIG plane 11
00  // 90 x35y55 SB_BIG plane 11
00  // 91 x35y55 SB_DRIVE plane 12,11
00  // 92 x35y55 SB_BIG plane 12
00  // 93 x35y55 SB_BIG plane 12
00  // 94 x36y56 SB_SML plane 1
80  // 95 x36y56 SB_SML plane 2,1
2A  // 96 x36y56 SB_SML plane 2
E2  // 97 x36y56 SB_SML plane 3
03  // 98 x36y56 SB_SML plane 4,3
00  // 99 x36y56 SB_SML plane 4
00  // 100 x36y56 SB_SML plane 5
80  // 101 x36y56 SB_SML plane 6,5
2A  // 102 x36y56 SB_SML plane 6
E2  // 103 x36y56 SB_SML plane 7
03  // 104 x36y56 SB_SML plane 8,7
00  // 105 x36y56 SB_SML plane 8
00  // 106 x36y56 SB_SML plane 9
00  // 107 x36y56 SB_SML plane 10,9
00  // 108 x36y56 SB_SML plane 10
00  // 109 x36y56 SB_SML plane 11
00  // 110 x36y56 SB_SML plane 12,11
06  // 111 x36y56 SB_SML plane 12
B5 // -- CRC low byte
05 // -- CRC high byte


// Config Latches on x37y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2F81     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
1C // y_sel: 55
CA // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2F89
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x37y55 CPE[0]
00  //  1 x37y55 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x37y55 CPE[2]
00  //  3 x37y55 CPE[3]
00  //  4 x37y55 CPE[4]
60  //  5 x37y55 CPE[5]
3F  //  6 x37y55 CPE[6]
00  //  7 x37y55 CPE[7]
00  //  8 x37y55 CPE[8]
00  //  9 x37y55 CPE[9]
00  // 10 x37y56 CPE[0]
00  // 11 x37y56 CPE[1]
00  // 12 x37y56 CPE[2]
00  // 13 x37y56 CPE[3]
00  // 14 x37y56 CPE[4]
00  // 15 x37y56 CPE[5]
00  // 16 x37y56 CPE[6]
00  // 17 x37y56 CPE[7]
00  // 18 x37y56 CPE[8]
00  // 19 x37y56 CPE[9]
00  // 20 x38y55 CPE[0]
00  // 21 x38y55 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x38y55 CPE[2]
00  // 23 x38y55 CPE[3]
00  // 24 x38y55 CPE[4]
60  // 25 x38y55 CPE[5]
3F  // 26 x38y55 CPE[6]
00  // 27 x38y55 CPE[7]
00  // 28 x38y55 CPE[8]
00  // 29 x38y55 CPE[9]
00  // 30 x38y56 CPE[0]
00  // 31 x38y56 CPE[1]
00  // 32 x38y56 CPE[2]
00  // 33 x38y56 CPE[3]
00  // 34 x38y56 CPE[4]
00  // 35 x38y56 CPE[5]
00  // 36 x38y56 CPE[6]
00  // 37 x38y56 CPE[7]
00  // 38 x38y56 CPE[8]
00  // 39 x38y56 CPE[9]
18  // 40 x37y55 INMUX plane 2,1
00  // 41 x37y55 INMUX plane 4,3
00  // 42 x37y55 INMUX plane 6,5
00  // 43 x37y55 INMUX plane 8,7
00  // 44 x37y55 INMUX plane 10,9
00  // 45 x37y55 INMUX plane 12,11
18  // 46 x37y56 INMUX plane 2,1
00  // 47 x37y56 INMUX plane 4,3
00  // 48 x37y56 INMUX plane 6,5
00  // 49 x37y56 INMUX plane 8,7
00  // 50 x37y56 INMUX plane 10,9
00  // 51 x37y56 INMUX plane 12,11
00  // 52 x38y55 INMUX plane 2,1
00  // 53 x38y55 INMUX plane 4,3
00  // 54 x38y55 INMUX plane 6,5
00  // 55 x38y55 INMUX plane 8,7
00  // 56 x38y55 INMUX plane 10,9
01  // 57 x38y55 INMUX plane 12,11
00  // 58 x38y56 INMUX plane 2,1
00  // 59 x38y56 INMUX plane 4,3
00  // 60 x38y56 INMUX plane 6,5
00  // 61 x38y56 INMUX plane 8,7
00  // 62 x38y56 INMUX plane 10,9
00  // 63 x38y56 INMUX plane 12,11
00  // 64 x38y56 SB_BIG plane 1
00  // 65 x38y56 SB_BIG plane 1
00  // 66 x38y56 SB_DRIVE plane 2,1
00  // 67 x38y56 SB_BIG plane 2
00  // 68 x38y56 SB_BIG plane 2
00  // 69 x38y56 SB_BIG plane 3
00  // 70 x38y56 SB_BIG plane 3
00  // 71 x38y56 SB_DRIVE plane 4,3
00  // 72 x38y56 SB_BIG plane 4
00  // 73 x38y56 SB_BIG plane 4
00  // 74 x38y56 SB_BIG plane 5
00  // 75 x38y56 SB_BIG plane 5
00  // 76 x38y56 SB_DRIVE plane 6,5
00  // 77 x38y56 SB_BIG plane 6
00  // 78 x38y56 SB_BIG plane 6
00  // 79 x38y56 SB_BIG plane 7
00  // 80 x38y56 SB_BIG plane 7
00  // 81 x38y56 SB_DRIVE plane 8,7
00  // 82 x38y56 SB_BIG plane 8
00  // 83 x38y56 SB_BIG plane 8
00  // 84 x38y56 SB_BIG plane 9
00  // 85 x38y56 SB_BIG plane 9
00  // 86 x38y56 SB_DRIVE plane 10,9
00  // 87 x38y56 SB_BIG plane 10
00  // 88 x38y56 SB_BIG plane 10
00  // 89 x38y56 SB_BIG plane 11
00  // 90 x38y56 SB_BIG plane 11
00  // 91 x38y56 SB_DRIVE plane 12,11
00  // 92 x38y56 SB_BIG plane 12
00  // 93 x38y56 SB_BIG plane 12
06  // 94 x37y55 SB_SML plane 1
02  // 95 x37y55 SB_SML plane 2,1
00  // 96 x37y55 SB_SML plane 2
00  // 97 x37y55 SB_SML plane 3
00  // 98 x37y55 SB_SML plane 4,3
00  // 99 x37y55 SB_SML plane 4
00  // 100 x37y55 SB_SML plane 5
00  // 101 x37y55 SB_SML plane 6,5
00  // 102 x37y55 SB_SML plane 6
00  // 103 x37y55 SB_SML plane 7
00  // 104 x37y55 SB_SML plane 8,7
00  // 105 x37y55 SB_SML plane 8
00  // 106 x37y55 SB_SML plane 9
00  // 107 x37y55 SB_SML plane 10,9
00  // 108 x37y55 SB_SML plane 10
18  // 109 x37y55 SB_SML plane 11
02  // 110 x37y55 SB_SML plane 12,11
19 // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x39y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2FFE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
1C // y_sel: 55
C2 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3006
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x39y55 CPE[0]
00  //  1 x39y55 CPE[1]
00  //  2 x39y55 CPE[2]
00  //  3 x39y55 CPE[3]
00  //  4 x39y55 CPE[4]
00  //  5 x39y55 CPE[5]
00  //  6 x39y55 CPE[6]
00  //  7 x39y55 CPE[7]
00  //  8 x39y55 CPE[8]
00  //  9 x39y55 CPE[9]
00  // 10 x39y56 CPE[0]
00  // 11 x39y56 CPE[1]
00  // 12 x39y56 CPE[2]
00  // 13 x39y56 CPE[3]
00  // 14 x39y56 CPE[4]
00  // 15 x39y56 CPE[5]
00  // 16 x39y56 CPE[6]
00  // 17 x39y56 CPE[7]
00  // 18 x39y56 CPE[8]
00  // 19 x39y56 CPE[9]
AC  // 20 x40y55 CPE[0]  net1 = net2: _a11  C_AND/D//AND/D
A3  // 21 x40y55 CPE[1]  80'h00_FE00_80_0000_0C88_A3AC modified with path inversions
88  // 22 x40y55 CPE[2]  80'h00_FE00_80_0000_0C88_ACAC from netlist
0C  // 23 x40y55 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 24 x40y55 CPE[4]
00  // 25 x40y55 CPE[5]
80  // 26 x40y55 CPE[6]
00  // 27 x40y55 CPE[7]
FE  // 28 x40y55 CPE[8]
00  // 29 x40y55 CPE[9]
00  // 30 x40y56 CPE[0]
00  // 31 x40y56 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x40y56 CPE[2]
00  // 33 x40y56 CPE[3]
00  // 34 x40y56 CPE[4]
60  // 35 x40y56 CPE[5]
3F  // 36 x40y56 CPE[6]
00  // 37 x40y56 CPE[7]
00  // 38 x40y56 CPE[8]
00  // 39 x40y56 CPE[9]
00  // 40 x39y55 INMUX plane 2,1
05  // 41 x39y55 INMUX plane 4,3
00  // 42 x39y55 INMUX plane 6,5
00  // 43 x39y55 INMUX plane 8,7
00  // 44 x39y55 INMUX plane 10,9
01  // 45 x39y55 INMUX plane 12,11
00  // 46 x39y56 INMUX plane 2,1
00  // 47 x39y56 INMUX plane 4,3
00  // 48 x39y56 INMUX plane 6,5
00  // 49 x39y56 INMUX plane 8,7
00  // 50 x39y56 INMUX plane 10,9
00  // 51 x39y56 INMUX plane 12,11
20  // 52 x40y55 INMUX plane 2,1
04  // 53 x40y55 INMUX plane 4,3
30  // 54 x40y55 INMUX plane 6,5
04  // 55 x40y55 INMUX plane 8,7
00  // 56 x40y55 INMUX plane 10,9
00  // 57 x40y55 INMUX plane 12,11
00  // 58 x40y56 INMUX plane 2,1
01  // 59 x40y56 INMUX plane 4,3
00  // 60 x40y56 INMUX plane 6,5
00  // 61 x40y56 INMUX plane 8,7
00  // 62 x40y56 INMUX plane 10,9
00  // 63 x40y56 INMUX plane 12,11
00  // 64 x39y55 SB_BIG plane 1
00  // 65 x39y55 SB_BIG plane 1
00  // 66 x39y55 SB_DRIVE plane 2,1
00  // 67 x39y55 SB_BIG plane 2
50  // 68 x39y55 SB_BIG plane 2
48  // 69 x39y55 SB_BIG plane 3
12  // 70 x39y55 SB_BIG plane 3
00  // 71 x39y55 SB_DRIVE plane 4,3
00  // 72 x39y55 SB_BIG plane 4
00  // 73 x39y55 SB_BIG plane 4
00  // 74 x39y55 SB_BIG plane 5
00  // 75 x39y55 SB_BIG plane 5
00  // 76 x39y55 SB_DRIVE plane 6,5
00  // 77 x39y55 SB_BIG plane 6
00  // 78 x39y55 SB_BIG plane 6
48  // 79 x39y55 SB_BIG plane 7
12  // 80 x39y55 SB_BIG plane 7
00  // 81 x39y55 SB_DRIVE plane 8,7
00  // 82 x39y55 SB_BIG plane 8
00  // 83 x39y55 SB_BIG plane 8
39  // 84 x39y55 SB_BIG plane 9
00  // 85 x39y55 SB_BIG plane 9
00  // 86 x39y55 SB_DRIVE plane 10,9
00  // 87 x39y55 SB_BIG plane 10
00  // 88 x39y55 SB_BIG plane 10
00  // 89 x39y55 SB_BIG plane 11
00  // 90 x39y55 SB_BIG plane 11
00  // 91 x39y55 SB_DRIVE plane 12,11
00  // 92 x39y55 SB_BIG plane 12
00  // 93 x39y55 SB_BIG plane 12
00  // 94 x40y56 SB_SML plane 1
00  // 95 x40y56 SB_SML plane 2,1
00  // 96 x40y56 SB_SML plane 2
08  // 97 x40y56 SB_SML plane 3
02  // 98 x40y56 SB_SML plane 4,3
00  // 99 x40y56 SB_SML plane 4
00  // 100 x40y56 SB_SML plane 5
00  // 101 x40y56 SB_SML plane 6,5
00  // 102 x40y56 SB_SML plane 6
28  // 103 x40y56 SB_SML plane 7
02  // 104 x40y56 SB_SML plane 8,7
32 // -- CRC low byte
7F // -- CRC high byte


// Config Latches on x43y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3075     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
1C // y_sel: 55
72 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 307D
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
00  //  0 x43y55 CPE[0]
00  //  1 x43y55 CPE[1]
00  //  2 x43y55 CPE[2]
00  //  3 x43y55 CPE[3]
00  //  4 x43y55 CPE[4]
00  //  5 x43y55 CPE[5]
00  //  6 x43y55 CPE[6]
00  //  7 x43y55 CPE[7]
00  //  8 x43y55 CPE[8]
00  //  9 x43y55 CPE[9]
00  // 10 x43y56 CPE[0]
00  // 11 x43y56 CPE[1]
00  // 12 x43y56 CPE[2]
00  // 13 x43y56 CPE[3]
00  // 14 x43y56 CPE[4]
00  // 15 x43y56 CPE[5]
00  // 16 x43y56 CPE[6]
00  // 17 x43y56 CPE[7]
00  // 18 x43y56 CPE[8]
00  // 19 x43y56 CPE[9]
00  // 20 x44y55 CPE[0]
00  // 21 x44y55 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x44y55 CPE[2]
00  // 23 x44y55 CPE[3]
00  // 24 x44y55 CPE[4]
60  // 25 x44y55 CPE[5]
3F  // 26 x44y55 CPE[6]
09 // -- CRC low byte
35 // -- CRC high byte


// Config Latches on x35y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 309E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
1D // y_sel: 57
9B // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 30A6
3A // Length: 58
44 // -- CRC low byte
A6 // -- CRC high byte
00  //  0 x35y57 CPE[0]
00  //  1 x35y57 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x35y57 CPE[2]
00  //  3 x35y57 CPE[3]
00  //  4 x35y57 CPE[4]
60  //  5 x35y57 CPE[5]
3F  //  6 x35y57 CPE[6]
00  //  7 x35y57 CPE[7]
00  //  8 x35y57 CPE[8]
00  //  9 x35y57 CPE[9]
00  // 10 x35y58 CPE[0]
00  // 11 x35y58 CPE[1]
00  // 12 x35y58 CPE[2]
00  // 13 x35y58 CPE[3]
00  // 14 x35y58 CPE[4]
00  // 15 x35y58 CPE[5]
00  // 16 x35y58 CPE[6]
00  // 17 x35y58 CPE[7]
00  // 18 x35y58 CPE[8]
00  // 19 x35y58 CPE[9]
00  // 20 x36y57 CPE[0]
00  // 21 x36y57 CPE[1]
00  // 22 x36y57 CPE[2]
00  // 23 x36y57 CPE[3]
00  // 24 x36y57 CPE[4]
00  // 25 x36y57 CPE[5]
00  // 26 x36y57 CPE[6]
00  // 27 x36y57 CPE[7]
00  // 28 x36y57 CPE[8]
00  // 29 x36y57 CPE[9]
00  // 30 x36y58 CPE[0]
00  // 31 x36y58 CPE[1]
00  // 32 x36y58 CPE[2]
00  // 33 x36y58 CPE[3]
00  // 34 x36y58 CPE[4]
00  // 35 x36y58 CPE[5]
00  // 36 x36y58 CPE[6]
00  // 37 x36y58 CPE[7]
00  // 38 x36y58 CPE[8]
00  // 39 x36y58 CPE[9]
00  // 40 x35y57 INMUX plane 2,1
00  // 41 x35y57 INMUX plane 4,3
00  // 42 x35y57 INMUX plane 6,5
00  // 43 x35y57 INMUX plane 8,7
00  // 44 x35y57 INMUX plane 10,9
00  // 45 x35y57 INMUX plane 12,11
00  // 46 x35y58 INMUX plane 2,1
00  // 47 x35y58 INMUX plane 4,3
00  // 48 x35y58 INMUX plane 6,5
00  // 49 x35y58 INMUX plane 8,7
00  // 50 x35y58 INMUX plane 10,9
00  // 51 x35y58 INMUX plane 12,11
00  // 52 x36y57 INMUX plane 2,1
01  // 53 x36y57 INMUX plane 4,3
00  // 54 x36y57 INMUX plane 6,5
01  // 55 x36y57 INMUX plane 8,7
00  // 56 x36y57 INMUX plane 10,9
08  // 57 x36y57 INMUX plane 12,11
76 // -- CRC low byte
84 // -- CRC high byte


// Config Latches on x1y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 30E6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
21 // y_sel: 65
8D // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 30EE
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x1y65 CPE[0]
00  //  1 x1y65 CPE[1]
00  //  2 x1y65 CPE[2]
00  //  3 x1y65 CPE[3]
00  //  4 x1y65 CPE[4]
00  //  5 x1y65 CPE[5]
00  //  6 x1y65 CPE[6]
00  //  7 x1y65 CPE[7]
00  //  8 x1y65 CPE[8]
00  //  9 x1y65 CPE[9]
FF  // 10 x1y66 CPE[0]  _a363  C_////RAM_I2
FF  // 11 x1y66 CPE[1]  80'h02_0000_00_0000_0C00_FFFF modified with path inversions
00  // 12 x1y66 CPE[2]  80'h02_0000_00_0000_0C00_FFFF from netlist
0C  // 13 x1y66 CPE[3]
00  // 14 x1y66 CPE[4]
00  // 15 x1y66 CPE[5]
00  // 16 x1y66 CPE[6]
00  // 17 x1y66 CPE[7]
00  // 18 x1y66 CPE[8]
02  // 19 x1y66 CPE[9]
00  // 20 x2y65 CPE[0]
00  // 21 x2y65 CPE[1]
00  // 22 x2y65 CPE[2]
00  // 23 x2y65 CPE[3]
00  // 24 x2y65 CPE[4]
00  // 25 x2y65 CPE[5]
00  // 26 x2y65 CPE[6]
00  // 27 x2y65 CPE[7]
00  // 28 x2y65 CPE[8]
00  // 29 x2y65 CPE[9]
00  // 30 x2y66 CPE[0]
00  // 31 x2y66 CPE[1]
00  // 32 x2y66 CPE[2]
00  // 33 x2y66 CPE[3]
00  // 34 x2y66 CPE[4]
00  // 35 x2y66 CPE[5]
00  // 36 x2y66 CPE[6]
00  // 37 x2y66 CPE[7]
00  // 38 x2y66 CPE[8]
00  // 39 x2y66 CPE[9]
00  // 40 x1y65 INMUX plane 2,1
00  // 41 x1y65 INMUX plane 4,3
00  // 42 x1y65 INMUX plane 6,5
00  // 43 x1y65 INMUX plane 8,7
00  // 44 x1y65 INMUX plane 10,9
00  // 45 x1y65 INMUX plane 12,11
00  // 46 x1y66 INMUX plane 2,1
00  // 47 x1y66 INMUX plane 4,3
00  // 48 x1y66 INMUX plane 6,5
00  // 49 x1y66 INMUX plane 8,7
00  // 50 x1y66 INMUX plane 10,9
00  // 51 x1y66 INMUX plane 12,11
00  // 52 x2y65 INMUX plane 2,1
00  // 53 x2y65 INMUX plane 4,3
00  // 54 x2y65 INMUX plane 6,5
00  // 55 x2y65 INMUX plane 8,7
00  // 56 x2y65 INMUX plane 10,9
00  // 57 x2y65 INMUX plane 12,11
00  // 58 x2y66 INMUX plane 2,1
00  // 59 x2y66 INMUX plane 4,3
00  // 60 x2y66 INMUX plane 6,5
00  // 61 x2y66 INMUX plane 8,7
00  // 62 x2y66 INMUX plane 10,9
00  // 63 x2y66 INMUX plane 12,11
00  // 64 x1y65 SB_BIG plane 1
00  // 65 x1y65 SB_BIG plane 1
00  // 66 x1y65 SB_DRIVE plane 2,1
48  // 67 x1y65 SB_BIG plane 2
12  // 68 x1y65 SB_BIG plane 2
00  // 69 x1y65 SB_BIG plane 3
00  // 70 x1y65 SB_BIG plane 3
00  // 71 x1y65 SB_DRIVE plane 4,3
00  // 72 x1y65 SB_BIG plane 4
00  // 73 x1y65 SB_BIG plane 4
00  // 74 x1y65 SB_BIG plane 5
00  // 75 x1y65 SB_BIG plane 5
00  // 76 x1y65 SB_DRIVE plane 6,5
48  // 77 x1y65 SB_BIG plane 6
12  // 78 x1y65 SB_BIG plane 6
00  // 79 x1y65 SB_BIG plane 7
00  // 80 x1y65 SB_BIG plane 7
00  // 81 x1y65 SB_DRIVE plane 8,7
00  // 82 x1y65 SB_BIG plane 8
00  // 83 x1y65 SB_BIG plane 8
00  // 84 x1y65 SB_BIG plane 9
00  // 85 x1y65 SB_BIG plane 9
00  // 86 x1y65 SB_DRIVE plane 10,9
00  // 87 x1y65 SB_BIG plane 10
00  // 88 x1y65 SB_BIG plane 10
00  // 89 x1y65 SB_BIG plane 11
00  // 90 x1y65 SB_BIG plane 11
00  // 91 x1y65 SB_DRIVE plane 12,11
00  // 92 x1y65 SB_BIG plane 12
00  // 93 x1y65 SB_BIG plane 12
00  // 94 x2y66 SB_SML plane 1
10  // 95 x2y66 SB_SML plane 2,1
2A  // 96 x2y66 SB_SML plane 2
00  // 97 x2y66 SB_SML plane 3
00  // 98 x2y66 SB_SML plane 4,3
00  // 99 x2y66 SB_SML plane 4
00  // 100 x2y66 SB_SML plane 5
80  // 101 x2y66 SB_SML plane 6,5
2A  // 102 x2y66 SB_SML plane 6
2E // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x1y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 315B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
22 // y_sel: 67
16 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3163
07 // Length: 7
22 // -- CRC low byte
4C // -- CRC high byte
00  //  0 x1y67 CPE[0]
00  //  1 x1y67 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x1y67 CPE[2]
00  //  3 x1y67 CPE[3]
00  //  4 x1y67 CPE[4]
60  //  5 x1y67 CPE[5]
3F  //  6 x1y67 CPE[6]
C6 // -- CRC low byte
1D // -- CRC high byte


// Config Latches on x45y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3170     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
40 // y_sel: 127
43 // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3178
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x45y127 CPE[0]
00  //  1 x45y127 CPE[1]
00  //  2 x45y127 CPE[2]
00  //  3 x45y127 CPE[3]
00  //  4 x45y127 CPE[4]
00  //  5 x45y127 CPE[5]
00  //  6 x45y127 CPE[6]
00  //  7 x45y127 CPE[7]
00  //  8 x45y127 CPE[8]
00  //  9 x45y127 CPE[9]
FF  // 10 x45y128 CPE[0]  _a354  C_/RAM_I1///    
FF  // 11 x45y128 CPE[1]  80'h01_0000_00_0000_0C00_FFFF modified with path inversions
00  // 12 x45y128 CPE[2]  80'h01_0000_00_0000_0C00_FFFF from netlist
0C  // 13 x45y128 CPE[3]
00  // 14 x45y128 CPE[4]
00  // 15 x45y128 CPE[5]
00  // 16 x45y128 CPE[6]
00  // 17 x45y128 CPE[7]
00  // 18 x45y128 CPE[8]
01  // 19 x45y128 CPE[9]
00  // 20 x46y127 CPE[0]
00  // 21 x46y127 CPE[1]
00  // 22 x46y127 CPE[2]
00  // 23 x46y127 CPE[3]
00  // 24 x46y127 CPE[4]
00  // 25 x46y127 CPE[5]
00  // 26 x46y127 CPE[6]
00  // 27 x46y127 CPE[7]
00  // 28 x46y127 CPE[8]
00  // 29 x46y127 CPE[9]
00  // 30 x46y128 CPE[0]
00  // 31 x46y128 CPE[1]
00  // 32 x46y128 CPE[2]
00  // 33 x46y128 CPE[3]
00  // 34 x46y128 CPE[4]
00  // 35 x46y128 CPE[5]
00  // 36 x46y128 CPE[6]
00  // 37 x46y128 CPE[7]
00  // 38 x46y128 CPE[8]
00  // 39 x46y128 CPE[9]
00  // 40 x45y127 INMUX plane 2,1
00  // 41 x45y127 INMUX plane 4,3
00  // 42 x45y127 INMUX plane 6,5
00  // 43 x45y127 INMUX plane 8,7
00  // 44 x45y127 INMUX plane 10,9
00  // 45 x45y127 INMUX plane 12,11
00  // 46 x45y128 INMUX plane 2,1
00  // 47 x45y128 INMUX plane 4,3
00  // 48 x45y128 INMUX plane 6,5
00  // 49 x45y128 INMUX plane 8,7
00  // 50 x45y128 INMUX plane 10,9
00  // 51 x45y128 INMUX plane 12,11
00  // 52 x46y127 INMUX plane 2,1
00  // 53 x46y127 INMUX plane 4,3
00  // 54 x46y127 INMUX plane 6,5
00  // 55 x46y127 INMUX plane 8,7
00  // 56 x46y127 INMUX plane 10,9
00  // 57 x46y127 INMUX plane 12,11
00  // 58 x46y128 INMUX plane 2,1
00  // 59 x46y128 INMUX plane 4,3
00  // 60 x46y128 INMUX plane 6,5
00  // 61 x46y128 INMUX plane 8,7
00  // 62 x46y128 INMUX plane 10,9
00  // 63 x46y128 INMUX plane 12,11
00  // 64 x46y128 SB_BIG plane 1
00  // 65 x46y128 SB_BIG plane 1
00  // 66 x46y128 SB_DRIVE plane 2,1
48  // 67 x46y128 SB_BIG plane 2
12  // 68 x46y128 SB_BIG plane 2
00  // 69 x46y128 SB_BIG plane 3
00  // 70 x46y128 SB_BIG plane 3
00  // 71 x46y128 SB_DRIVE plane 4,3
00  // 72 x46y128 SB_BIG plane 4
00  // 73 x46y128 SB_BIG plane 4
00  // 74 x46y128 SB_BIG plane 5
00  // 75 x46y128 SB_BIG plane 5
00  // 76 x46y128 SB_DRIVE plane 6,5
48  // 77 x46y128 SB_BIG plane 6
10  // 78 x46y128 SB_BIG plane 6
00  // 79 x46y128 SB_BIG plane 7
00  // 80 x46y128 SB_BIG plane 7
00  // 81 x46y128 SB_DRIVE plane 8,7
00  // 82 x46y128 SB_BIG plane 8
00  // 83 x46y128 SB_BIG plane 8
00  // 84 x46y128 SB_BIG plane 9
00  // 85 x46y128 SB_BIG plane 9
00  // 86 x46y128 SB_DRIVE plane 10,9
00  // 87 x46y128 SB_BIG plane 10
00  // 88 x46y128 SB_BIG plane 10
00  // 89 x46y128 SB_BIG plane 11
00  // 90 x46y128 SB_BIG plane 11
00  // 91 x46y128 SB_DRIVE plane 12,11
00  // 92 x46y128 SB_BIG plane 12
00  // 93 x46y128 SB_BIG plane 12
00  // 94 x45y127 SB_SML plane 1
80  // 95 x45y127 SB_SML plane 2,1
2A  // 96 x45y127 SB_SML plane 2
00  // 97 x45y127 SB_SML plane 3
00  // 98 x45y127 SB_SML plane 4,3
00  // 99 x45y127 SB_SML plane 4
00  // 100 x45y127 SB_SML plane 5
80  // 101 x45y127 SB_SML plane 6,5
2A  // 102 x45y127 SB_SML plane 6
C0 // -- CRC low byte
FC // -- CRC high byte


// Config Latches on x107y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 31E5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
40 // y_sel: 127
A8 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 31ED
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x107y127 CPE[0]
00  //  1 x107y127 CPE[1]
00  //  2 x107y127 CPE[2]
00  //  3 x107y127 CPE[3]
00  //  4 x107y127 CPE[4]
00  //  5 x107y127 CPE[5]
00  //  6 x107y127 CPE[6]
00  //  7 x107y127 CPE[7]
00  //  8 x107y127 CPE[8]
00  //  9 x107y127 CPE[9]
5F  // 10 x107y128 CPE[0]  _a416  C_///AND/
FF  // 11 x107y128 CPE[1]  80'h08_0060_00_0000_0C08_FF5F modified with path inversions
08  // 12 x107y128 CPE[2]  80'h08_0060_00_0000_0C08_FFAF from netlist
0C  // 13 x107y128 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x107y128 CPE[4]
00  // 15 x107y128 CPE[5]
00  // 16 x107y128 CPE[6]
60  // 17 x107y128 CPE[7]
00  // 18 x107y128 CPE[8]
08  // 19 x107y128 CPE[9]
00  // 20 x108y127 CPE[0]
00  // 21 x108y127 CPE[1]
00  // 22 x108y127 CPE[2]
00  // 23 x108y127 CPE[3]
00  // 24 x108y127 CPE[4]
00  // 25 x108y127 CPE[5]
00  // 26 x108y127 CPE[6]
00  // 27 x108y127 CPE[7]
00  // 28 x108y127 CPE[8]
00  // 29 x108y127 CPE[9]
00  // 30 x108y128 CPE[0]
00  // 31 x108y128 CPE[1]
00  // 32 x108y128 CPE[2]
00  // 33 x108y128 CPE[3]
00  // 34 x108y128 CPE[4]
00  // 35 x108y128 CPE[5]
00  // 36 x108y128 CPE[6]
00  // 37 x108y128 CPE[7]
00  // 38 x108y128 CPE[8]
00  // 39 x108y128 CPE[9]
00  // 40 x107y127 INMUX plane 2,1
00  // 41 x107y127 INMUX plane 4,3
00  // 42 x107y127 INMUX plane 6,5
00  // 43 x107y127 INMUX plane 8,7
00  // 44 x107y127 INMUX plane 10,9
00  // 45 x107y127 INMUX plane 12,11
00  // 46 x107y128 INMUX plane 2,1
04  // 47 x107y128 INMUX plane 4,3
00  // 48 x107y128 INMUX plane 6,5
00  // 49 x107y128 INMUX plane 8,7
00  // 50 x107y128 INMUX plane 10,9
00  // 51 x107y128 INMUX plane 12,11
00  // 52 x108y127 INMUX plane 2,1
00  // 53 x108y127 INMUX plane 4,3
00  // 54 x108y127 INMUX plane 6,5
00  // 55 x108y127 INMUX plane 8,7
00  // 56 x108y127 INMUX plane 10,9
00  // 57 x108y127 INMUX plane 12,11
00  // 58 x108y128 INMUX plane 2,1
00  // 59 x108y128 INMUX plane 4,3
00  // 60 x108y128 INMUX plane 6,5
00  // 61 x108y128 INMUX plane 8,7
00  // 62 x108y128 INMUX plane 10,9
00  // 63 x108y128 INMUX plane 12,11
00  // 64 x107y127 SB_BIG plane 1
00  // 65 x107y127 SB_BIG plane 1
00  // 66 x107y127 SB_DRIVE plane 2,1
48  // 67 x107y127 SB_BIG plane 2
12  // 68 x107y127 SB_BIG plane 2
00  // 69 x107y127 SB_BIG plane 3
00  // 70 x107y127 SB_BIG plane 3
00  // 71 x107y127 SB_DRIVE plane 4,3
00  // 72 x107y127 SB_BIG plane 4
00  // 73 x107y127 SB_BIG plane 4
00  // 74 x107y127 SB_BIG plane 5
00  // 75 x107y127 SB_BIG plane 5
00  // 76 x107y127 SB_DRIVE plane 6,5
48  // 77 x107y127 SB_BIG plane 6
12  // 78 x107y127 SB_BIG plane 6
00  // 79 x107y127 SB_BIG plane 7
00  // 80 x107y127 SB_BIG plane 7
00  // 81 x107y127 SB_DRIVE plane 8,7
00  // 82 x107y127 SB_BIG plane 8
00  // 83 x107y127 SB_BIG plane 8
00  // 84 x107y127 SB_BIG plane 9
00  // 85 x107y127 SB_BIG plane 9
00  // 86 x107y127 SB_DRIVE plane 10,9
00  // 87 x107y127 SB_BIG plane 10
00  // 88 x107y127 SB_BIG plane 10
00  // 89 x107y127 SB_BIG plane 11
00  // 90 x107y127 SB_BIG plane 11
00  // 91 x107y127 SB_DRIVE plane 12,11
00  // 92 x107y127 SB_BIG plane 12
00  // 93 x107y127 SB_BIG plane 12
00  // 94 x108y128 SB_SML plane 1
80  // 95 x108y128 SB_SML plane 2,1
2A  // 96 x108y128 SB_SML plane 2
00  // 97 x108y128 SB_SML plane 3
00  // 98 x108y128 SB_SML plane 4,3
00  // 99 x108y128 SB_SML plane 4
00  // 100 x108y128 SB_SML plane 5
80  // 101 x108y128 SB_SML plane 6,5
2A  // 102 x108y128 SB_SML plane 6
62 // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x39y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 325A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
16 // y_sel: 43
98 // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3262
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
5C  //  0 x39y43 CPE[0]  _a74  C_MX4b/D///    _a495  C_////Bridge
00  //  1 x39y43 CPE[1]  80'h00_FEA3_00_0040_0A32_005C modified with path inversions
32  //  2 x39y43 CPE[2]  80'h00_FDA3_00_0040_0A30_00AC from netlist
0A  //  3 x39y43 CPE[3]      00_0300_00_0000_0002_00F0 difference
40  //  4 x39y43 CPE[4]
00  //  5 x39y43 CPE[5]
00  //  6 x39y43 CPE[6]
A3  //  7 x39y43 CPE[7]
FE  //  8 x39y43 CPE[8]
00  //  9 x39y43 CPE[9]
C3  // 10 x39y44 CPE[0]  net1 = net2: _a56  C_AND/D//AND/D
F8  // 11 x39y44 CPE[1]  80'h00_FE00_80_0000_0C88_F8C3 modified with path inversions
88  // 12 x39y44 CPE[2]  80'h00_FE00_80_0000_0C88_F8CC from netlist
0C  // 13 x39y44 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 14 x39y44 CPE[4]
00  // 15 x39y44 CPE[5]
80  // 16 x39y44 CPE[6]
00  // 17 x39y44 CPE[7]
FE  // 18 x39y44 CPE[8]
00  // 19 x39y44 CPE[9]
5C  // 20 x40y43 CPE[0]  _a39  C_ORAND/D///    _a487  C_////Bridge
BF  // 21 x40y43 CPE[1]  80'h00_FEA4_00_0000_0888_BF5C modified with path inversions
88  // 22 x40y43 CPE[2]  80'h00_FEA4_00_0000_0888_EFA3 from netlist
08  // 23 x40y43 CPE[3]      00_0000_00_0000_0000_50FF difference
00  // 24 x40y43 CPE[4]
00  // 25 x40y43 CPE[5]
00  // 26 x40y43 CPE[6]
A4  // 27 x40y43 CPE[7]
FE  // 28 x40y43 CPE[8]
00  // 29 x40y43 CPE[9]
53  // 30 x40y44 CPE[0]  net1 = net2: _a108  C_AND/D//AND/D
3C  // 31 x40y44 CPE[1]  80'h00_FE00_80_0000_0C88_3C53 modified with path inversions
88  // 32 x40y44 CPE[2]  80'h00_FE00_80_0000_0C88_CCAC from netlist
0C  // 33 x40y44 CPE[3]      00_0000_00_0000_0000_F0FF difference
00  // 34 x40y44 CPE[4]
00  // 35 x40y44 CPE[5]
80  // 36 x40y44 CPE[6]
00  // 37 x40y44 CPE[7]
FE  // 38 x40y44 CPE[8]
7A // -- CRC low byte
4A // -- CRC high byte


// Config Latches on x33y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 328F     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
17 // y_sel: 45
A9 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3297
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
4A  //  0 x33y45 CPE[0]  _a4  C_AND/D///    
A2  //  1 x33y45 CPE[1]  80'h00_FD00_00_0000_0888_A24A modified with path inversions
88  //  2 x33y45 CPE[2]  80'h00_FE00_00_0000_0888_A41A from netlist
08  //  3 x33y45 CPE[3]      00_0300_00_0000_0000_0650 difference
00  //  4 x33y45 CPE[4]
00  //  5 x33y45 CPE[5]
00  //  6 x33y45 CPE[6]
00  //  7 x33y45 CPE[7]
FD  //  8 x33y45 CPE[8]
00  //  9 x33y45 CPE[9]
06  // 10 x33y46 CPE[0]  _a376  C_///XOR/
FF  // 11 x33y46 CPE[1]  80'h00_0060_00_0000_0C06_FF06 modified with path inversions
06  // 12 x33y46 CPE[2]  80'h00_0060_00_0000_0C06_FF06 from netlist
0C  // 13 x33y46 CPE[3]
00  // 14 x33y46 CPE[4]
00  // 15 x33y46 CPE[5]
00  // 16 x33y46 CPE[6]
60  // 17 x33y46 CPE[7]
00  // 18 x33y46 CPE[8]
00  // 19 x33y46 CPE[9]
FF  // 20 x34y45 CPE[0]  _a45  C_AND/D///    
5A  // 21 x34y45 CPE[1]  80'h00_FD00_00_0000_0C88_5AFF modified with path inversions
88  // 22 x34y45 CPE[2]  80'h00_FE00_00_0000_0C88_AAFF from netlist
0C  // 23 x34y45 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 24 x34y45 CPE[4]
00  // 25 x34y45 CPE[5]
00  // 26 x34y45 CPE[6]
00  // 27 x34y45 CPE[7]
FD  // 28 x34y45 CPE[8]
00  // 29 x34y45 CPE[9]
5F  // 30 x34y46 CPE[0]  _a105  C_AND/D///    _a234  C_///AND/D
2F  // 31 x34y46 CPE[1]  80'h00_FE00_80_0000_0C88_2F5F modified with path inversions
88  // 32 x34y46 CPE[2]  80'h00_FE00_80_0000_0C88_8F5F from netlist
0C  // 33 x34y46 CPE[3]      00_0000_00_0000_0000_A000 difference
00  // 34 x34y46 CPE[4]
00  // 35 x34y46 CPE[5]
80  // 36 x34y46 CPE[6]
00  // 37 x34y46 CPE[7]
FE  // 38 x34y46 CPE[8]
89 // -- CRC low byte
37 // -- CRC high byte


// Config Latches on x37y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 32C4     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
19 // y_sel: 49
67 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 32CC
09 // Length: 9
5C // -- CRC low byte
A5 // -- CRC high byte
AD  //  0 x37y49 CPE[0]  _a139  C_///ORAND/D
FF  //  1 x37y49 CPE[1]  80'h00_FD00_80_0000_0C08_FFAD modified with path inversions
08  //  2 x37y49 CPE[2]  80'h00_FE00_80_0000_0C08_FFAE from netlist
0C  //  3 x37y49 CPE[3]      00_0300_00_0000_0000_0003 difference
00  //  4 x37y49 CPE[4]
00  //  5 x37y49 CPE[5]
80  //  6 x37y49 CPE[6]
00  //  7 x37y49 CPE[7]
FD  //  8 x37y49 CPE[8]
5F // -- CRC low byte
0C // -- CRC high byte


// Config Change Status   CMD_CHG_STATUS
// ---------------------------------
DB // Command: CMD_CHG_STATUS      addr: 32'h0001 32DB
01 // Length: 1
5D // -- CRC low byte
A5 // -- CRC high byte
01  //  0 cfg_stat_chg
45 // -- CRC low byte
D7 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4


// Config Change Status   CMD_CHG_STATUS
// ---------------------------------
DB // Command: CMD_CHG_STATUS      addr: 32'h0001 32EB
0C // Length: 12
B8 // -- CRC low byte
7E // -- CRC high byte
13  //  0 cfg_stat_chg
00  //  1 new_cfg_mode
3B  //  2 GPIO_bankE[2]enable  GPIO_bankE[1]enable  GPIO_bankS[3]enable  GPIO_bankS[2]enable  GPIO_bankS[1]enable  
33  //  3 GPIO_bankW[2]enable  GPIO_bankW[1]enable  GPIO_bankN[2]enable  GPIO_bankN[1]enable  
C3  //  4 PLL0 ctrl register
00  //  5 PLL0 startup register
C3  //  6 PLL1 ctrl register
00  //  7 PLL1 startup register
00  //  8 PLL2 ctrl register
00  //  9 PLL2 startup register
00  // 10 PLL3 ctrl register
00  // 11 PLL3 startup register
9C // -- CRC low byte
A9 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4

// end of cfg file