/****************************************************************************
 * arch/arm/src/stm32n6/stm32_eth_phyif.h
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

#ifndef __ARCH_ARM_SRC_STM32N6_STM32_ETH_PHYIF_H
#define __ARCH_ARM_SRC_STM32N6_STM32_ETH_PHYIF_H

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/config.h>

#include "hardware/stm32_rcc.h"

/****************************************************************************
 * Pre-processor Definitions
 ****************************************************************************/

/* The PHY interface of ETH1 is selected in RCC CCIPR2.
 * The common Ethernet MAC driver writes one of the STM32_ETH_PHYIF_<mode>
 * values to the STM32_ETH_PHYIF_MASK field of STM32_ETH_PHYIF_REG before it
 * resets the MAC.
 */

#define STM32_ETH_PHYIF_REG       STM32_RCC_CCIPR2
#define STM32_ETH_PHYIF_MASK      RCC_CCIPR2_ETH1SEL_MASK
#define STM32_ETH_PHYIF_MII       RCC_CCIPR2_ETH1SEL_MII
#define STM32_ETH_PHYIF_RMII      RCC_CCIPR2_ETH1SEL_RMII
#define STM32_ETH_PHYIF_RGMII     RCC_CCIPR2_ETH1SEL_RGMII

/* The ETH1 DMA is an AXI master: let it use bursts of up to 16 beats */

#define STM32_ETH_DMASBMR_AXIBLEN (STM32_ETH_DMASBMR_BLEN4 | \
                                   STM32_ETH_DMASBMR_BLEN8 | \
                                   STM32_ETH_DMASBMR_BLEN16)

/* The ETH1 DMA data bus is 64 bits wide.  The descriptor skip length is
 * counted in bus words.
 */

#define STM32_ETH_DMA_BUSWIDTH    8

#endif /* __ARCH_ARM_SRC_STM32N6_STM32_ETH_PHYIF_H */
