;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	SLT <0, @-80
	SLT <0, @-80
	SLT <0, @-80
	JMN 0, #0
	JMN 0, #0
	JMN 0, #0
	JMZ @-50, 9
	SUB 210, 31
	SUB 210, 31
	SUB 310, 831
	ADD 1, 800
	SUB 210, 31
	SUB 310, 831
	SUB 310, 831
	SUB 310, 831
	SUB 210, 31
	SUB 210, 31
	SUB @121, 103
	SUB 12, @10
	SUB @0, @2
	SUB @127, 106
	SUB @121, 103
	JMN 0, #0
	SUB @121, 106
	MOV <-7, <-22
	SLT <0, @0
	SUB @-127, 100
	CMP @12, @10
	SUB @121, 106
	MOV -1, <-20
	SUB 210, 31
	SLT 0, 40
	SUB 210, 31
	SUB @12, @10
	ADD 3, 20
	ADD #270, <1
	ADD #270, <1
	SUB 210, 31
	SUB 210, 31
	ADD 30, 9
	ADD 270, 60
	MOV -5, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	MOV -7, <-20
