`begin_keywords "1800-2017"
`line 1 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 1
 
 
 

`line 5 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
 
`line 5 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
`line 1 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 1
 
`line 2 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 
 

`line 5 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 
 

`line 8 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 
 

`line 11 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 









`line 21 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 




`line 26 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 





`line 32 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 






`line 39 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 







`line 47 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 2
`line 5 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0


`line 7 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
 
module tcdm_mux #(
  parameter int unsigned NrPorts = 2,
  parameter int unsigned AddrWidth = 0,
  parameter int unsigned DataWidth = 0,
  parameter type user_t = logic,
  parameter int unsigned RespDepth = 8,
  parameter type tcdm_req_t = logic,
  parameter type tcdm_rsp_t = logic
) (
  input  logic                    clk_i,
  input  logic                    rst_ni,
  input  tcdm_req_t [NrPorts-1:0] slv_req_i,
  output tcdm_rsp_t [NrPorts-1:0] slv_rsp_o,
  output tcdm_req_t               mst_req_o,
  input  tcdm_rsp_t               mst_rsp_i
);

`line 25 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  localparam int unsigned SelectWidth = cf_math_pkg::idx_width(NrPorts);
  typedef logic [SelectWidth-1:0] select_t;

`line 28 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  typedef logic [AddrWidth-1:0] addr_t;
  typedef logic [DataWidth-1:0] data_t;
  typedef logic [DataWidth/8-1:0] strb_t;

`line 32 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 32 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  typedef struct packed { 
`line 32 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    addr_t             addr;  
`line 32 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    logic                write; 
`line 32 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    reqrsp_pkg::amo_op_e amo;   
`line 32 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    data_t             data;  
`line 32 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    strb_t             strb;  
`line 32 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    user_t             user;  
`line 32 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  } tcdm_req_chan_t;

`line 34 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  if (NrPorts > 1) begin : gen_mux
    logic [NrPorts-1:0] slv_req_valid, slv_req_ready;
    tcdm_req_chan_t [NrPorts-1:0] slv_req;
    logic rr_valid, rr_ready;
    logic fifo_valid, fifo_ready;
    select_t fifo_in_select, fifo_out_select;

`line 41 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    for (genvar i = 0; i < NrPorts; i++) begin : gen_flat_valid_ready
      assign slv_req_valid[i] = slv_req_i[i].q_valid;
      assign slv_req[i] = slv_req_i[i].q;
       
      assign slv_rsp_o[i].q_ready = slv_req_ready[i];
      assign slv_rsp_o[i].p.data = mst_rsp_i.p.data;
      assign slv_rsp_o[i].p_valid = (i == fifo_out_select) & mst_rsp_i.p_valid;
    end

`line 50 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
     
    rr_arb_tree #(
      .NumIn (NrPorts),
      .DataType (tcdm_req_chan_t),
      .AxiVldRdy (1'b1),
      .LockIn (1'b1)
    ) i_q_mux (
      .clk_i (clk_i),
      .rst_ni (rst_ni),
      .flush_i (1'b0),
      .rr_i  ('0),
      .req_i (slv_req_valid),
      .gnt_o (slv_req_ready),
      .data_i (slv_req),
      .req_o (rr_valid),
      .gnt_i (rr_ready),
      .data_o (mst_req_o.q),
      .idx_o (fifo_in_select)
    );

`line 70 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    stream_fork #(
      .N_OUP (2)
    ) i_stream_fork (
      .clk_i (clk_i),
      .rst_ni (rst_ni),
      .valid_i (rr_valid),
      .ready_o (rr_ready),
      .valid_o ({fifo_valid, mst_req_o.q_valid}),
      .ready_i ({fifo_ready, mst_rsp_i.q_ready})
    );

`line 81 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    stream_fifo #(
      .FALL_THROUGH (1'b0),
      .DEPTH (RespDepth),
      .T (select_t)
    ) i_stream_fifo (
      .clk_i,
      .rst_ni,
      .flush_i (1'b0),
      .testmode_i (1'b0),
      .usage_o (),
      .data_i (fifo_in_select),
      .valid_i (fifo_valid),
      .ready_o (fifo_ready),
      .data_o (fifo_out_select),
      .valid_o (),
      .ready_i (mst_rsp_i.p_valid)
    );
  end else begin : gen_no_mux
    assign mst_req_o = slv_req_i;
    assign slv_rsp_o = mst_rsp_i;
  end

`line 103 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
endmodule

`line 105 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
 
`line 105 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
`line 1 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 1
 
`line 2 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 
 

`line 5 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 
 

`line 8 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 
 

`line 11 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 









`line 21 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 




`line 26 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 





`line 32 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 






`line 39 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 0
 







`line 47 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/typedef.svh" 2
`line 105 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0

`line 106 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
 
`line 106 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
`line 1 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 1
 
`line 2 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 0
 
 

`line 5 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 0
 
 

`line 8 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 0
 

`line 10 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 0
 
 


`line 14 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 0
 

 


`line 19 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 0
 















`line 35 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 0
 






 

 



















`line 64 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 0
 



`line 68 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 0
 



















`line 88 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 0
 



`line 92 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 0
 







`line 100 "/repo/hw/ip/tcdm_interface/include/tcdm_interface/assign.svh" 2
`line 106 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0


`line 108 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
 
module tcdm_mux_intf #(
  parameter int unsigned NrPorts = 2,
  parameter int unsigned AddrWidth = 0,
  parameter int unsigned DataWidth = 0,
  parameter type         user_t    = logic,
  parameter int unsigned RespDepth = 8
) (
  input  logic                    clk_i,
  input  logic                    rst_ni,
  TCDM_BUS                        slv [NrPorts],
  TCDM_BUS                        mst
);

`line 122 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  typedef logic [AddrWidth-1:0] addr_t;
  typedef logic [DataWidth-1:0] data_t;
  typedef logic [DataWidth/8-1:0] strb_t;

`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  typedef struct packed { 
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    addr_t             addr;  
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    logic                write; 
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    reqrsp_pkg::amo_op_e amo;   
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    data_t             data;  
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    strb_t             strb;  
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    user_t             user;  
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  } tcdm_req_chan_t; 
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  typedef struct packed { 
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    data_t data;        
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  } tcdm_rsp_chan_t; 
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  typedef struct packed { 
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    tcdm_req_chan_t q;       
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    logic        q_valid; 
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  } tcdm_req_t; 
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  typedef struct packed { 
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    tcdm_rsp_chan_t p;       
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    logic        p_valid; 
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
    logic        q_ready; 
`line 126 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  } tcdm_rsp_t;

`line 128 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  tcdm_req_t [NrPorts-1:0] tcdm_slv_req;
  tcdm_rsp_t [NrPorts-1:0] tcdm_slv_rsp;

`line 131 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  tcdm_req_t tcdm_mst_req;
  tcdm_rsp_t tcdm_mst_rsp;

`line 134 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  tcdm_mux #(
    .NrPorts (NrPorts),
    .AddrWidth (AddrWidth),
    .DataWidth (DataWidth),
    .user_t (user_t),
     
    .RespDepth (RespDepth),
    .tcdm_req_t (tcdm_req_t),
    .tcdm_rsp_t (tcdm_rsp_t)
  ) i_tcdm_mux (
    .clk_i,
    .rst_ni,
    .slv_req_i (tcdm_slv_req),
    .slv_rsp_o (tcdm_slv_rsp),
    .mst_req_o (tcdm_mst_req),
    .mst_rsp_i (tcdm_mst_rsp)
  );

`line 152 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  for (genvar i = 0; i < NrPorts; i++) begin : gen_interface_assignment
    
`line 153 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 153 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign tcdm_slv_req[i].q_valid   = slv[i].q_valid;     
`line 153 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 153 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign tcdm_slv_req[i].q.addr  = slv[i].q_addr;           
`line 153 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign tcdm_slv_req[i].q.write = slv[i].q_write;          
`line 153 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign tcdm_slv_req[i].q.amo   = slv[i].q_amo;            
`line 153 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign tcdm_slv_req[i].q.data  = slv[i].q_data;           
`line 153 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign tcdm_slv_req[i].q.strb  = slv[i].q_strb;           
`line 153 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign tcdm_slv_req[i].q.user  = slv[i].q_user;
    
`line 154 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 154 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign slv[i].q_ready   = tcdm_slv_rsp[i].q_ready;     
`line 154 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 154 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign slv[i].p_data   = tcdm_slv_rsp[i].p.data; 
`line 154 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 154 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign slv[i].p_valid   = tcdm_slv_rsp[i].p_valid;
  end

`line 157 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 157 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 157 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign mst.q_valid   = tcdm_mst_req.q_valid;     
`line 157 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 157 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign mst.q_addr  = tcdm_mst_req.q.addr;           
`line 157 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign mst.q_write = tcdm_mst_req.q.write;          
`line 157 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign mst.q_amo   = tcdm_mst_req.q.amo;            
`line 157 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign mst.q_data  = tcdm_mst_req.q.data;           
`line 157 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign mst.q_strb  = tcdm_mst_req.q.strb;           
`line 157 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign mst.q_user  = tcdm_mst_req.q.user;
  
`line 158 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 158 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign tcdm_mst_rsp.q_ready   = mst.q_ready;     
`line 158 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 158 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign tcdm_mst_rsp.p.data   = mst.p_data; 
`line 158 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  
`line 158 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
  assign tcdm_mst_rsp.p_valid   = mst.p_valid;

`line 160 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 0
endmodule

`line 162 "/repo/hw/ip/tcdm_interface/src/tcdm_mux.sv" 2
