library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
--use ieee.std_logic_vector.all;

entity MuxAluSrcB is

	port(
		entrada0 : in std_logic_vector(31 downto 0);
		entrada1 : in std_logic;
		entrada2	: in std_logic_vector(31 downto 0)
		entrada3	: in std_logic_vector(31 downto 0)
		
		selector : in std_logic;
		salidaMuxAluSrcB : out std_logic_vector(31 downto 0)
		);
end MuxIorD;

architecture archMuxAluSrcB of MuxAluSrcB is
	begin
	with selector select
		salidaMuxAluSrcB <= entrada1 when '0',
								entrada2 when '1';
end archMuxAluSrcB;