// A four stage (4 bit) ripple up (asynchronous) counter, with active low reset.
	//a. Design the counter using a gate or structural model.
	//b. Use the D flip-flop model in the adjacent listing.
module ripplecounter(clk, reset, count);
	input clk, reset;
	output [3:0] count;
endmodule
