{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 13:55:04 2024 " "Info: Processing started: Tue Nov 05 13:55:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Info: Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Info: Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/counter.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/counter.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math_pack.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file math_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Math_PACK " "Info: Found design unit 1: Math_PACK" {  } { { "Math_PACK.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/Math_PACK.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Math_PACK-body " "Info: Found design unit 2: Math_PACK-body" {  } { { "Math_PACK.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/Math_PACK.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_sensor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file edge_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_sensor-rtl " "Info: Found design unit 1: edge_sensor-rtl" {  } { { "edge_sensor.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/edge_sensor.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 edge_sensor " "Info: Found entity 1: edge_sensor" {  } { { "edge_sensor.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/edge_sensor.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_trigger.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sr_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_trigger-rtl " "Info: Found design unit 1: SR_trigger-rtl" {  } { { "SR_trigger.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/SR_trigger.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SR_trigger " "Info: Found entity 1: SR_trigger" {  } { { "SR_trigger.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/SR_trigger.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Info: Found design unit 1: uart-rtl" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_trigger.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_trigger-rtl " "Info: Found design unit 1: D_trigger-rtl" {  } { { "D_trigger.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/D_trigger.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_trigger " "Info: Found entity 1: D_trigger" {  } { { "D_trigger.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/D_trigger.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_pll-SYN " "Info: Found design unit 1: main_pll-SYN" {  } { { "Main_PLL.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/Main_PLL.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Main_PLL " "Info: Found entity 1: Main_PLL" {  } { { "Main_PLL.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/Main_PLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Info: Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IRQ uart.vhd(21) " "Warning (10541): VHDL Signal Declaration warning at uart.vhd(21): used implicit default value for signal \"IRQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DataBusOut uart.vhd(22) " "Warning (10541): VHDL Signal Declaration warning at uart.vhd(22): used implicit default value for signal \"DataBusOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Nyquist_Sample_Enable_vp uart.vhd(25) " "Warning (10541): VHDL Signal Declaration warning at uart.vhd(25): used implicit default value for signal \"Nyquist_Sample_Enable_vp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Received_Data_Bits_vp uart.vhd(26) " "Warning (10541): VHDL Signal Declaration warning at uart.vhd(26): used implicit default value for signal \"Received_Data_Bits_vp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Working_State_Flag_vp uart.vhd(27) " "Warning (10541): VHDL Signal Declaration warning at uart.vhd(27): used implicit default value for signal \"Working_State_Flag_vp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Parity_Current_Value_vp uart.vhd(28) " "Warning (10541): VHDL Signal Declaration warning at uart.vhd(28): used implicit default value for signal \"Parity_Current_Value_vp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sample_Number_Counter_vp uart.vhd(29) " "Warning (10541): VHDL Signal Declaration warning at uart.vhd(29): used implicit default value for signal \"Sample_Number_Counter_vp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cnt_res_s uart.vhd(65) " "Warning (10540): VHDL Signal Declaration warning at uart.vhd(65): used explicit default value for signal \"cnt_res_s\" because signal was never assigned a value" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_PLL Main_PLL:PLL " "Info: Elaborating entity \"Main_PLL\" for hierarchy \"Main_PLL:PLL\"" {  } { { "uart.vhd" "PLL" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Main_PLL:PLL\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"Main_PLL:PLL\|altpll:altpll_component\"" {  } { { "Main_PLL.vhd" "altpll_component" { Text "Y:/YandexDisk/Education/Quartus/UART/Main_PLL.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Main_PLL:PLL\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"Main_PLL:PLL\|altpll:altpll_component\"" {  } { { "Main_PLL.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/Main_PLL.vhd" 130 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main_PLL:PLL\|altpll:altpll_component " "Info: Instantiated megafunction \"Main_PLL:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Main_PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Main_PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Main_PLL.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/Main_PLL.vhd" 130 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_sensor edge_sensor:ES_in " "Info: Elaborating entity \"edge_sensor\" for hierarchy \"edge_sensor:ES_in\"" {  } { { "uart.vhd" "ES_in" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:cnt_1 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:cnt_1\"" {  } { { "uart.vhd" "cnt_1" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR_trigger SR_trigger:mode " "Info: Elaborating entity \"SR_trigger\" for hierarchy \"SR_trigger:mode\"" {  } { { "uart.vhd" "mode" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_trigger D_trigger:d_trigger_0 " "Info: Elaborating entity \"D_trigger\" for hierarchy \"D_trigger:d_trigger_0\"" {  } { { "uart.vhd" "d_trigger_0" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "IRQ GND " "Warning (13410): Pin \"IRQ\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DataBusOut\[0\] GND " "Warning (13410): Pin \"DataBusOut\[0\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DataBusOut\[1\] GND " "Warning (13410): Pin \"DataBusOut\[1\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DataBusOut\[2\] GND " "Warning (13410): Pin \"DataBusOut\[2\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DataBusOut\[3\] GND " "Warning (13410): Pin \"DataBusOut\[3\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DataBusOut\[4\] GND " "Warning (13410): Pin \"DataBusOut\[4\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DataBusOut\[5\] GND " "Warning (13410): Pin \"DataBusOut\[5\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DataBusOut\[6\] GND " "Warning (13410): Pin \"DataBusOut\[6\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DataBusOut\[7\] GND " "Warning (13410): Pin \"DataBusOut\[7\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Nyquist_Sample_Enable_vp GND " "Warning (13410): Pin \"Nyquist_Sample_Enable_vp\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Received_Data_Bits_vp GND " "Warning (13410): Pin \"Received_Data_Bits_vp\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Working_State_Flag_vp GND " "Warning (13410): Pin \"Working_State_Flag_vp\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parity_Current_Value_vp GND " "Warning (13410): Pin \"Parity_Current_Value_vp\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Sample_Number_Counter_vp GND " "Warning (13410): Pin \"Sample_Number_Counter_vp\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "shift_register_clock_vp GND " "Warning (13410): Pin \"shift_register_clock_vp\" is stuck at GND" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "24 " "Info: Design contains 24 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CLK_100_vp " "Info: Pin \"CLK_100_vp\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 31 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Sample_Freq_vp " "Info: Pin \"Sample_Freq_vp\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 32 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ES_vp " "Info: Pin \"ES_vp\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 33 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "st_wait_start_vp " "Info: Pin \"st_wait_start_vp\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 34 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "st_check_start_vp " "Info: Pin \"st_check_start_vp\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "st_start_yes_vp " "Info: Pin \"st_start_yes_vp\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 36 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "mode_vp " "Info: Pin \"mode_vp\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 37 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "shift_d_vp\[0\] " "Info: Pin \"shift_d_vp\[0\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 38 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "shift_d_vp\[1\] " "Info: Pin \"shift_d_vp\[1\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 38 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "shift_d_vp\[2\] " "Info: Pin \"shift_d_vp\[2\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 38 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "shift_d_vp\[3\] " "Info: Pin \"shift_d_vp\[3\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 38 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "shift_d_vp\[4\] " "Info: Pin \"shift_d_vp\[4\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 38 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "shift_d_vp\[5\] " "Info: Pin \"shift_d_vp\[5\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 38 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "shift_d_vp\[6\] " "Info: Pin \"shift_d_vp\[6\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 38 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "shift_d_vp\[7\] " "Info: Pin \"shift_d_vp\[7\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 38 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "cnt_q_vp\[0\] " "Info: Pin \"cnt_q_vp\[0\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 39 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "cnt_q_vp\[1\] " "Info: Pin \"cnt_q_vp\[1\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 39 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "cnt_q_vp\[2\] " "Info: Pin \"cnt_q_vp\[2\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 39 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "cnt_q_vp\[3\] " "Info: Pin \"cnt_q_vp\[3\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 39 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "cnt_q_vp\[4\] " "Info: Pin \"cnt_q_vp\[4\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 39 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "cnt_q_vp\[5\] " "Info: Pin \"cnt_q_vp\[5\]\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 39 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "bit_locked_vp " "Info: Pin \"bit_locked_vp\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 40 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "shift_register_clock_vp " "Info: Pin \"shift_register_clock_vp\" is virtual output pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 41 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "Input_Data_Line " "Info: Pin \"Input_Data_Line\" is virtual input pin" {  } { { "uart.vhd" "" { Text "Y:/YandexDisk/Education/Quartus/UART/uart.vhd" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual input pin" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_IGNORE_ARM_PLL_VIRTUAL_IO" "Cyclone II System_Clock " "Warning: Ignoring Virtual Pin assignment on \"Cyclone II\" PLL pin \"System_Clock\"" {  } {  } 0 0 "Ignoring Virtual Pin assignment on \"%1!s!\" PLL pin \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Info: Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Info: Implemented 76 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 13:55:05 2024 " "Info: Processing ended: Tue Nov 05 13:55:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
