Classic Timing Analyzer report for lcdclk
Thu Mar 24 17:25:36 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                           ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.764 ns                         ; KEY[3]                         ; lcdclk:inst|clock:c1|hrlsb[2] ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.394 ns                        ; lcdclk:inst|clock:c1|minlsb[2] ; HEX4[0]                       ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.263 ns                        ; SW[0]                          ; lcdclk:inst|LCD_DATA_VALUE[4] ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; 164.15 MHz ( period = 6.092 ns ) ; lcdclk:inst|clock:c1|minlsb[2] ; lcdclk:inst|LCD_DATA_VALUE[0] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                ; To                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 164.15 MHz ( period = 6.092 ns )                    ; lcdclk:inst|clock:c1|minlsb[2]                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.486 ns                ;
; N/A                                     ; 164.39 MHz ( period = 6.083 ns )                    ; lcdclk:inst|clock:c1|minlsb[3]                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 165.89 MHz ( period = 6.028 ns )                    ; lcdclk:inst|clock:c1|minmsb[0]                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.428 ns                ;
; N/A                                     ; 166.89 MHz ( period = 5.992 ns )                    ; lcdclk:inst|clock:c1|seclsb[1]                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.385 ns                ;
; N/A                                     ; 167.67 MHz ( period = 5.964 ns )                    ; lcdclk:inst|clock:c1|seclsb[3]                      ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; 167.90 MHz ( period = 5.956 ns )                    ; lcdclk:inst|clock:c1|seclsb[2]                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; lcdclk:inst|clock:c1|minlsb[0]                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.311 ns                ;
; N/A                                     ; 169.03 MHz ( period = 5.916 ns )                    ; lcdclk:inst|clock:c1|seclsb[3]                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.321 ns                ;
; N/A                                     ; 169.12 MHz ( period = 5.913 ns )                    ; lcdclk:inst|clock:c1|minlsb[2]                      ; lcdclk:inst|LCD_DATA_VALUE[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.306 ns                ;
; N/A                                     ; 170.97 MHz ( period = 5.849 ns )                    ; lcdclk:inst|clock:c1|hrlsb[2]                       ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; lcdclk:inst|clock:c1|hrlsb[1]                       ; lcdclk:inst|LCD_DATA_VALUE[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.208 ns                ;
; N/A                                     ; 172.09 MHz ( period = 5.811 ns )                    ; lcdclk:inst|clock:c1|minlsb[1]                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; 172.32 MHz ( period = 5.803 ns )                    ; lcdclk:inst|clock:c1|secmsb[0]                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.208 ns                ;
; N/A                                     ; 172.56 MHz ( period = 5.795 ns )                    ; lcdclk:inst|clock:c1|seclsb[3]                      ; lcdclk:inst|LCD_DATA_VALUE[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.199 ns                ;
; N/A                                     ; 172.77 MHz ( period = 5.788 ns )                    ; lcdclk:inst|clock:c1|seclsb[1]                      ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.180 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; lcdclk:inst|clock:c1|hrlsb[1]                       ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.180 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; lcdclk:inst|clock:c1|seclsb[0]                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.179 ns                ;
; N/A                                     ; 173.10 MHz ( period = 5.777 ns )                    ; lcdclk:inst|clock:c1|hrlsb[1]                       ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 174.52 MHz ( period = 5.730 ns )                    ; lcdclk:inst|clock:c1|minlsb[2]                      ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.123 ns                ;
; N/A                                     ; 175.35 MHz ( period = 5.703 ns )                    ; lcdclk:inst|clock:c1|seclsb[3]                      ; lcdclk:inst|LCD_DATA_VALUE[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.097 ns                ;
; N/A                                     ; 175.72 MHz ( period = 5.691 ns )                    ; lcdclk:inst|clock:c1|seclsb[2]                      ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.083 ns                ;
; N/A                                     ; 176.52 MHz ( period = 5.665 ns )                    ; lcdclk:inst|clock:c1|hrlsb[2]                       ; lcdclk:inst|LCD_DATA_VALUE[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.058 ns                ;
; N/A                                     ; 176.90 MHz ( period = 5.653 ns )                    ; lcdclk:inst|clock:c1|hflag                          ; lcdclk:inst|LCD_DATA_VALUE[4]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.048 ns                ;
; N/A                                     ; 177.43 MHz ( period = 5.636 ns )                    ; lcdclk:inst|clock:c1|hrlsb[2]                       ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.029 ns                ;
; N/A                                     ; 177.84 MHz ( period = 5.623 ns )                    ; lcdclk:inst|clock:c1|hrlsb[0]                       ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.017 ns                ;
; N/A                                     ; 178.09 MHz ( period = 5.615 ns )                    ; lcdclk:inst|clock:c1|seclsb[1]                      ; lcdclk:inst|LCD_DATA_VALUE[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.007 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; lcdclk:inst|clock:c1|secmsb[2]                      ; lcdclk:inst|LCD_DATA_VALUE[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.018 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; lcdclk:inst|clock:c1|minlsb[1]                      ; lcdclk:inst|LCD_DATA_VALUE[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 180.38 MHz ( period = 5.544 ns )                    ; lcdclk:inst|clock:c1|minmsb[1]                      ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.943 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; lcdclk:inst|clock:c1|hrlsb[3]                       ; lcdclk:inst|LCD_DATA_VALUE[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; lcdclk:inst|clock:c1|minmsb[2]                      ; lcdclk:inst|LCD_DATA_VALUE[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 181.16 MHz ( period = 5.520 ns )                    ; lcdclk:inst|clock:c1|seclsb[2]                      ; lcdclk:inst|LCD_DATA_VALUE[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; lcdclk:inst|clock:c1|hrlsb[3]                       ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.906 ns                ;
; N/A                                     ; 181.75 MHz ( period = 5.502 ns )                    ; lcdclk:inst|clock:c1|hrlsb[3]                       ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 182.02 MHz ( period = 5.494 ns )                    ; lcdclk:inst|clock:c1|hrmsb[0]                       ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; 184.60 MHz ( period = 5.417 ns )                    ; lcdclk:inst|clock:c1|minlsb[3]                      ; lcdclk:inst|LCD_DATA_VALUE[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.810 ns                ;
; N/A                                     ; 184.84 MHz ( period = 5.410 ns )                    ; lcdclk:inst|clock:c1|hrmsb[1]                       ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.804 ns                ;
; N/A                                     ; 185.05 MHz ( period = 5.404 ns )                    ; lcdclk:inst|clock:c1|secmsb[1]                      ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.808 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; lcdclk:inst|clock:c1|minlsb[1]                      ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.785 ns                ;
; N/A                                     ; 186.81 MHz ( period = 5.353 ns )                    ; lcdclk:inst|clock:c1|hrlsb[3]                       ; lcdclk:inst|LCD_DATA_VALUE[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.736 ns                ;
; N/A                                     ; 187.90 MHz ( period = 5.322 ns )                    ; lcdclk:inst|clock:c1|minlsb[3]                      ; lcdclk:inst|LCD_DATA_VALUE[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.705 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; lcdclk:inst|clock:c1|minlsb[3]                      ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.630 ns                ;
; N/A                                     ; 218.10 MHz ( period = 4.585 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[18]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.371 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[0]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; 234.08 MHz ( period = 4.272 ns )                    ; lcdclk:inst|count_clk[5]                            ; lcdclk:inst|count_clk[18]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; 234.30 MHz ( period = 4.268 ns )                    ; lcdclk:inst|clock:c1|seclsb[3]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.065 ns                ;
; N/A                                     ; 234.30 MHz ( period = 4.268 ns )                    ; lcdclk:inst|clock:c1|seclsb[3]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.065 ns                ;
; N/A                                     ; 234.30 MHz ( period = 4.268 ns )                    ; lcdclk:inst|clock:c1|seclsb[3]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.065 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[31]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; 236.18 MHz ( period = 4.234 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[1]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.016 ns                ;
; N/A                                     ; 236.97 MHz ( period = 4.220 ns )                    ; lcdclk:inst|clock:c1|minlsb[2]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.006 ns                ;
; N/A                                     ; 236.97 MHz ( period = 4.220 ns )                    ; lcdclk:inst|clock:c1|minlsb[2]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.006 ns                ;
; N/A                                     ; 236.97 MHz ( period = 4.220 ns )                    ; lcdclk:inst|clock:c1|minlsb[2]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.006 ns                ;
; N/A                                     ; 237.87 MHz ( period = 4.204 ns )                    ; lcdclk:inst|count_clk[6]                            ; lcdclk:inst|count_clk[18]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.990 ns                ;
; N/A                                     ; 237.93 MHz ( period = 4.203 ns )                    ; lcdclk:inst|now_state.INITIAL_3                     ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 238.44 MHz ( period = 4.194 ns )                    ; lcdclk:inst|now_state.STATE_21                      ; lcdclk:inst|LCD_DATA_VALUE[4]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.972 ns                ;
; N/A                                     ; 239.18 MHz ( period = 4.181 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[30]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; 239.35 MHz ( period = 4.178 ns )                    ; lcdclk:inst|now_state.WAITUP                        ; lcdclk:inst|LCD_DATA_VALUE[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.953 ns                ;
; N/A                                     ; 239.87 MHz ( period = 4.169 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[2]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 242.13 MHz ( period = 4.130 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[3]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 243.31 MHz ( period = 4.110 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[29]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.895 ns                ;
; N/A                                     ; 244.26 MHz ( period = 4.094 ns )                    ; lcdclk:inst|now_state.FUNC_SET                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.891 ns                ;
; N/A                                     ; 244.32 MHz ( period = 4.093 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[6]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.38 MHz ( period = 4.092 ns )                    ; lcdclk:inst|clock:c1|minlsb[0]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.878 ns                ;
; N/A                                     ; 244.38 MHz ( period = 4.092 ns )                    ; lcdclk:inst|clock:c1|minlsb[0]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.878 ns                ;
; N/A                                     ; 244.38 MHz ( period = 4.092 ns )                    ; lcdclk:inst|clock:c1|minlsb[0]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.878 ns                ;
; N/A                                     ; 246.00 MHz ( period = 4.065 ns )                    ; lcdclk:inst|now_state.STATE_20                      ; lcdclk:inst|LCD_DATA_VALUE[4]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.843 ns                ;
; N/A                                     ; 246.06 MHz ( period = 4.064 ns )                    ; lcdclk:inst|count_clk[1]                            ; lcdclk:inst|count_clk[18]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.843 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[28]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; lcdclk:inst|clock:c1|secmsb[0]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.832 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; lcdclk:inst|clock:c1|secmsb[0]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.832 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; lcdclk:inst|clock:c1|secmsb[0]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.832 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[4]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.809 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; lcdclk:inst|clock:c1|seclsb[2]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; lcdclk:inst|clock:c1|seclsb[2]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; lcdclk:inst|clock:c1|seclsb[2]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 248.57 MHz ( period = 4.023 ns )                    ; lcdclk:inst|now_state.STATE_21                      ; lcdclk:inst|LCD_DATA_VALUE[6]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; 249.81 MHz ( period = 4.003 ns )                    ; lcdclk:inst|clock:c1|seclsb[1]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 249.81 MHz ( period = 4.003 ns )                    ; lcdclk:inst|clock:c1|seclsb[1]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 249.81 MHz ( period = 4.003 ns )                    ; lcdclk:inst|clock:c1|seclsb[1]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; lcdclk:inst|count_clk[2]                            ; lcdclk:inst|count_clk[18]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 250.31 MHz ( period = 3.995 ns )                    ; lcdclk:inst|now_state.INITIAL_2                     ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.792 ns                ;
; N/A                                     ; 250.75 MHz ( period = 3.988 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[5]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[0]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 251.64 MHz ( period = 3.974 ns )                    ; lcdclk:inst|clock:c1|minmsb[2]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.766 ns                ;
; N/A                                     ; 251.64 MHz ( period = 3.974 ns )                    ; lcdclk:inst|clock:c1|minmsb[2]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.766 ns                ;
; N/A                                     ; 251.64 MHz ( period = 3.974 ns )                    ; lcdclk:inst|clock:c1|minmsb[2]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.766 ns                ;
; N/A                                     ; 252.02 MHz ( period = 3.968 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[27]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.753 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[0]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; lcdclk:inst|clock:c1|minlsb[3]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; lcdclk:inst|clock:c1|minlsb[3]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; lcdclk:inst|clock:c1|minlsb[3]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; lcdclk:inst|count_clk[3]                            ; lcdclk:inst|count_clk[18]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 253.29 MHz ( period = 3.948 ns )                    ; lcdclk:inst|now_state.STATE_4                       ; lcdclk:inst|LCD_DATA_VALUE[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; lcdclk:inst|now_state.STATE_13                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 253.87 MHz ( period = 3.939 ns )                    ; lcdclk:inst|count_clk[5]                            ; lcdclk:inst|count_clk[31]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; lcdclk:inst|now_state.WAITUP                        ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 255.23 MHz ( period = 3.918 ns )                    ; lcdclk:inst|now_state.STATE_22                      ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 255.82 MHz ( period = 3.909 ns )                    ; lcdclk:inst|now_state.STATE_10                      ; lcdclk:inst|LCD_DATA_VALUE[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 256.15 MHz ( period = 3.904 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[0]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; lcdclk:inst|now_state.STATE_30                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 256.48 MHz ( period = 3.899 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[0]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.61 MHz ( period = 3.897 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[26]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; lcdclk:inst|now_state.STATE_20                      ; lcdclk:inst|LCD_DATA_VALUE[6]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; lcdclk:inst|now_state.STATE_6                       ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 258.00 MHz ( period = 3.876 ns )                    ; lcdclk:inst|now_state.STATE_18                      ; lcdclk:inst|LCD_DATA_VALUE[4]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 258.33 MHz ( period = 3.871 ns )                    ; lcdclk:inst|count_clk[6]                            ; lcdclk:inst|count_clk[31]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; lcdclk:inst|now_state.STATE_25                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.668 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; lcdclk:inst|clock:c1|secmsb[2]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; lcdclk:inst|clock:c1|secmsb[2]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; lcdclk:inst|clock:c1|secmsb[2]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; lcdclk:inst|count_clk[5]                            ; lcdclk:inst|count_clk[30]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 259.27 MHz ( period = 3.857 ns )                    ; lcdclk:inst|count_clk[4]                            ; lcdclk:inst|count_clk[18]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.636 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; lcdclk:inst|now_state.STATE_17                      ; lcdclk:inst|LCD_DATA_VALUE[4]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.640 ns                ;
; N/A                                     ; 260.89 MHz ( period = 3.833 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[0]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[0]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 261.37 MHz ( period = 3.826 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[25]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.611 ns                ;
; N/A                                     ; 261.44 MHz ( period = 3.825 ns )                    ; lcdclk:inst|count_clk[10]                           ; lcdclk:inst|count_clk[18]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.611 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[16]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 261.92 MHz ( period = 3.818 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[7]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; lcdclk:inst|clock:c1|minmsb[1]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; lcdclk:inst|clock:c1|minmsb[1]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; lcdclk:inst|clock:c1|minmsb[1]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 262.95 MHz ( period = 3.803 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[11]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.598 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; lcdclk:inst|count_clk[6]                            ; lcdclk:inst|count_clk[30]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[15]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.595 ns                ;
; N/A                                     ; 263.30 MHz ( period = 3.798 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[14]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; lcdclk:inst|count_clk[5]                            ; lcdclk:inst|count_clk[29]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; lcdclk:inst|now_state.INITIAL_3                     ; lcdclk:inst|LCD_DATA_VALUE[6]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.569 ns                ;
; N/A                                     ; 264.76 MHz ( period = 3.777 ns )                    ; lcdclk:inst|now_state.INITIAL_START                 ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 264.76 MHz ( period = 3.777 ns )                    ; lcdclk:inst|now_state.STATE_29                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 265.46 MHz ( period = 3.767 ns )                    ; lcdclk:inst|now_state.STATE_1                       ; lcdclk:inst|LCD_DATA_VALUE[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.543 ns                ;
; N/A                                     ; 265.53 MHz ( period = 3.766 ns )                    ; lcdclk:inst|clock:c1|seclsb[3]                      ; lcdclk:inst|clock:c1|minmsb[0]                      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 265.53 MHz ( period = 3.766 ns )                    ; lcdclk:inst|clock:c1|seclsb[3]                      ; lcdclk:inst|clock:c1|minmsb[2]                      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 265.53 MHz ( period = 3.766 ns )                    ; lcdclk:inst|clock:c1|seclsb[3]                      ; lcdclk:inst|clock:c1|minmsb[1]                      ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[0]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[25] ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; 266.24 MHz ( period = 3.756 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[25] ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 266.31 MHz ( period = 3.755 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[24]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; lcdclk:inst|clock:c1|secmsb[1]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.546 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; lcdclk:inst|clock:c1|secmsb[1]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.546 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; lcdclk:inst|clock:c1|secmsb[1]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.546 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; lcdclk:inst|now_state.WAITUP                        ; lcdclk:inst|LCD_DATA_VALUE[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 268.02 MHz ( period = 3.731 ns )                    ; lcdclk:inst|count_clk[1]                            ; lcdclk:inst|count_clk[31]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 268.17 MHz ( period = 3.729 ns )                    ; lcdclk:inst|count_clk[6]                            ; lcdclk:inst|count_clk[29]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 268.31 MHz ( period = 3.727 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[1]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 268.38 MHz ( period = 3.726 ns )                    ; lcdclk:inst|count_clk[5]                            ; lcdclk:inst|count_clk[28]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 268.53 MHz ( period = 3.724 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[21] ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 268.67 MHz ( period = 3.722 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[21] ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 269.11 MHz ( period = 3.716 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[1]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 269.91 MHz ( period = 3.705 ns )                    ; lcdclk:inst|now_state.STATE_18                      ; lcdclk:inst|LCD_DATA_VALUE[6]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.491 ns                ;
; N/A                                     ; 270.12 MHz ( period = 3.702 ns )                    ; lcdclk:inst|now_state.STATE_9                       ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.498 ns                ;
; N/A                                     ; 270.27 MHz ( period = 3.700 ns )                    ; lcdclk:inst|clock:c1|minlsb[1]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 270.27 MHz ( period = 3.700 ns )                    ; lcdclk:inst|clock:c1|minlsb[1]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 270.27 MHz ( period = 3.700 ns )                    ; lcdclk:inst|clock:c1|minlsb[1]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[0]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[8]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; lcdclk:inst|clock:c1|seclsb[0]                      ; lcdclk:inst|clock:c1|hrlsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; lcdclk:inst|clock:c1|seclsb[0]                      ; lcdclk:inst|clock:c1|hrlsb[3]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; lcdclk:inst|clock:c1|seclsb[0]                      ; lcdclk:inst|clock:c1|hrlsb[2]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 271.52 MHz ( period = 3.683 ns )                    ; lcdclk:inst|now_state.STATE_17                      ; lcdclk:inst|LCD_DATA_VALUE[6]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 272.26 MHz ( period = 3.673 ns )                    ; lcdclk:inst|now_state.FUNC_SET                      ; lcdclk:inst|LCD_DATA_VALUE[6]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 272.78 MHz ( period = 3.666 ns )                    ; lcdclk:inst|count_clk[2]                            ; lcdclk:inst|count_clk[31]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.07 MHz ( period = 3.662 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[2]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; lcdclk:inst|count_clk[1]                            ; lcdclk:inst|count_clk[30]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; lcdclk:inst|count_clk[6]                            ; lcdclk:inst|count_clk[28]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[1]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; lcdclk:inst|count_clk[5]                            ; lcdclk:inst|count_clk[27]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 273.75 MHz ( period = 3.653 ns )                    ; lcdclk:inst|clock:c1|seclsb[3]                      ; lcdclk:inst|clock:c1|hrmsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[1]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[2]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 274.05 MHz ( period = 3.649 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[10]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 274.05 MHz ( period = 3.649 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[26] ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.431 ns                ;
; N/A                                     ; 274.12 MHz ( period = 3.648 ns )                    ; lcdclk:inst|count_clk[7]                            ; lcdclk:inst|count_clk[18]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.427 ns                ;
; N/A                                     ; 274.20 MHz ( period = 3.647 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[26] ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[5]                            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 274.42 MHz ( period = 3.644 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[0]                            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; 274.57 MHz ( period = 3.642 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[6]                            ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.428 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; lcdclk:inst|now_state.STATE_28                      ; lcdclk:inst|LCD_DATA_VALUE[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[0]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 276.01 MHz ( period = 3.623 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[3]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 276.24 MHz ( period = 3.620 ns )                    ; lcdclk:inst|count_clk[3]                            ; lcdclk:inst|count_clk[31]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 276.24 MHz ( period = 3.620 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[0]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; 276.40 MHz ( period = 3.618 ns )                    ; lcdclk:inst|now_state.STATE_19                      ; lcdclk:inst|LCD_DATA_VALUE[1]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[11] ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 276.85 MHz ( period = 3.612 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[3]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; lcdclk:inst|clock:c1|minlsb[2]                      ; lcdclk:inst|clock:c1|hrmsb[0]                       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 278.09 MHz ( period = 3.596 ns )                    ; lcdclk:inst|count_clk[0]                            ; lcdclk:inst|count_clk[23]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 278.09 MHz ( period = 3.596 ns )                    ; lcdclk:inst|count_clk[1]                            ; lcdclk:inst|count_clk[11]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 278.16 MHz ( period = 3.595 ns )                    ; lcdclk:inst|count_clk[2]                            ; lcdclk:inst|count_clk[30]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.373 ns                ;
; N/A                                     ; 278.32 MHz ( period = 3.593 ns )                    ; lcdclk:inst|count_clk[1]                            ; lcdclk:inst|count_clk[15]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; lcdclk:inst|count_clk[1]                            ; lcdclk:inst|count_clk[14]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[2]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.373 ns                ;
; N/A                                     ; 278.63 MHz ( period = 3.589 ns )                    ; lcdclk:inst|count_clk[1]                            ; lcdclk:inst|count_clk[29]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.367 ns                ;
; N/A                                     ; 278.78 MHz ( period = 3.587 ns )                    ; lcdclk:inst|count_clk[6]                            ; lcdclk:inst|count_clk[27]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[2]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[6]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[1]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.367 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; lcdclk:inst|count_clk[5]                            ; lcdclk:inst|count_clk[26]                           ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.369 ns                ;
; N/A                                     ; 279.10 MHz ( period = 3.583 ns )                    ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[1]  ; lcdclk:inst|clock:c1|clk_div:divide_clock|count[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.361 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                     ;                                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+--------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                             ; To Clock ;
+-------+--------------+------------+--------+--------------------------------+----------+
; N/A   ; None         ; 2.764 ns   ; KEY[3] ; lcdclk:inst|clock:c1|hrlsb[0]  ; CLOCK_50 ;
; N/A   ; None         ; 2.764 ns   ; KEY[3] ; lcdclk:inst|clock:c1|hrlsb[3]  ; CLOCK_50 ;
; N/A   ; None         ; 2.764 ns   ; KEY[3] ; lcdclk:inst|clock:c1|hrlsb[2]  ; CLOCK_50 ;
; N/A   ; None         ; 2.503 ns   ; SW[0]  ; lcdclk:inst|LCD_DATA_VALUE[3]  ; CLOCK_50 ;
; N/A   ; None         ; 2.322 ns   ; KEY[2] ; lcdclk:inst|clock:c1|minmsb[0] ; CLOCK_50 ;
; N/A   ; None         ; 2.322 ns   ; KEY[2] ; lcdclk:inst|clock:c1|minmsb[2] ; CLOCK_50 ;
; N/A   ; None         ; 2.322 ns   ; KEY[2] ; lcdclk:inst|clock:c1|minmsb[1] ; CLOCK_50 ;
; N/A   ; None         ; 2.149 ns   ; KEY[3] ; lcdclk:inst|clock:c1|hrmsb[0]  ; CLOCK_50 ;
; N/A   ; None         ; 1.949 ns   ; SW[0]  ; lcdclk:inst|LCD_DATA_VALUE[1]  ; CLOCK_50 ;
; N/A   ; None         ; 1.923 ns   ; SW[0]  ; lcdclk:inst|LCD_DATA_VALUE[0]  ; CLOCK_50 ;
; N/A   ; None         ; 1.875 ns   ; KEY[2] ; lcdclk:inst|clock:c1|minlsb[0] ; CLOCK_50 ;
; N/A   ; None         ; 1.875 ns   ; KEY[2] ; lcdclk:inst|clock:c1|minlsb[1] ; CLOCK_50 ;
; N/A   ; None         ; 1.875 ns   ; KEY[2] ; lcdclk:inst|clock:c1|minlsb[3] ; CLOCK_50 ;
; N/A   ; None         ; 1.844 ns   ; KEY[3] ; lcdclk:inst|clock:c1|hrlsb[1]  ; CLOCK_50 ;
; N/A   ; None         ; 1.843 ns   ; KEY[3] ; lcdclk:inst|clock:c1|hrmsb[1]  ; CLOCK_50 ;
; N/A   ; None         ; 1.768 ns   ; SW[0]  ; lcdclk:inst|LCD_DATA_VALUE[2]  ; CLOCK_50 ;
; N/A   ; None         ; 1.502 ns   ; SW[0]  ; lcdclk:inst|LCD_DATA_VALUE[6]  ; CLOCK_50 ;
; N/A   ; None         ; 1.471 ns   ; KEY[1] ; lcdclk:inst|clock:c1|secmsb[0] ; CLOCK_50 ;
; N/A   ; None         ; 1.471 ns   ; KEY[1] ; lcdclk:inst|clock:c1|secmsb[2] ; CLOCK_50 ;
; N/A   ; None         ; 1.471 ns   ; KEY[1] ; lcdclk:inst|clock:c1|secmsb[1] ; CLOCK_50 ;
; N/A   ; None         ; 1.468 ns   ; KEY[2] ; lcdclk:inst|clock:c1|minlsb[2] ; CLOCK_50 ;
; N/A   ; None         ; 1.294 ns   ; KEY[1] ; lcdclk:inst|clock:c1|seclsb[3] ; CLOCK_50 ;
; N/A   ; None         ; 0.945 ns   ; KEY[1] ; lcdclk:inst|clock:c1|seclsb[0] ; CLOCK_50 ;
; N/A   ; None         ; 0.919 ns   ; KEY[1] ; lcdclk:inst|clock:c1|seclsb[2] ; CLOCK_50 ;
; N/A   ; None         ; 0.917 ns   ; KEY[1] ; lcdclk:inst|clock:c1|seclsb[1] ; CLOCK_50 ;
; N/A   ; None         ; 0.493 ns   ; SW[0]  ; lcdclk:inst|LCD_DATA_VALUE[4]  ; CLOCK_50 ;
+-------+--------------+------------+--------+--------------------------------+----------+


+-----------------------------------------------------------------------------------------------+
; tco                                                                                           ;
+-------+--------------+------------+--------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------+-------------+------------+
; N/A   ; None         ; 14.394 ns  ; lcdclk:inst|clock:c1|minlsb[2] ; HEX4[0]     ; CLOCK_50   ;
; N/A   ; None         ; 14.223 ns  ; lcdclk:inst|clock:c1|minlsb[0] ; HEX4[0]     ; CLOCK_50   ;
; N/A   ; None         ; 14.197 ns  ; lcdclk:inst|clock:c1|hrlsb[0]  ; HEX6[4]     ; CLOCK_50   ;
; N/A   ; None         ; 14.131 ns  ; lcdclk:inst|clock:c1|hrlsb[3]  ; HEX6[4]     ; CLOCK_50   ;
; N/A   ; None         ; 14.101 ns  ; lcdclk:inst|clock:c1|hrlsb[0]  ; HEX6[1]     ; CLOCK_50   ;
; N/A   ; None         ; 14.047 ns  ; lcdclk:inst|clock:c1|minlsb[3] ; HEX4[0]     ; CLOCK_50   ;
; N/A   ; None         ; 14.039 ns  ; lcdclk:inst|clock:c1|hrlsb[3]  ; HEX6[1]     ; CLOCK_50   ;
; N/A   ; None         ; 13.994 ns  ; lcdclk:inst|clock:c1|hrlsb[0]  ; HEX6[3]     ; CLOCK_50   ;
; N/A   ; None         ; 13.918 ns  ; lcdclk:inst|clock:c1|hrlsb[0]  ; HEX6[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.886 ns  ; lcdclk:inst|clock:c1|hrlsb[3]  ; HEX6[3]     ; CLOCK_50   ;
; N/A   ; None         ; 13.885 ns  ; lcdclk:inst|clock:c1|hrlsb[2]  ; HEX6[4]     ; CLOCK_50   ;
; N/A   ; None         ; 13.869 ns  ; lcdclk:inst|clock:c1|minlsb[2] ; HEX4[1]     ; CLOCK_50   ;
; N/A   ; None         ; 13.831 ns  ; lcdclk:inst|clock:c1|minlsb[1] ; HEX4[0]     ; CLOCK_50   ;
; N/A   ; None         ; 13.805 ns  ; lcdclk:inst|clock:c1|hrlsb[3]  ; HEX6[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.792 ns  ; lcdclk:inst|clock:c1|hrlsb[2]  ; HEX6[1]     ; CLOCK_50   ;
; N/A   ; None         ; 13.710 ns  ; lcdclk:inst|clock:c1|seclsb[0] ; HEX2[2]     ; CLOCK_50   ;
; N/A   ; None         ; 13.701 ns  ; lcdclk:inst|clock:c1|minlsb[0] ; HEX4[1]     ; CLOCK_50   ;
; N/A   ; None         ; 13.679 ns  ; lcdclk:inst|clock:c1|hrlsb[2]  ; HEX6[3]     ; CLOCK_50   ;
; N/A   ; None         ; 13.590 ns  ; lcdclk:inst|clock:c1|hrlsb[1]  ; HEX6[4]     ; CLOCK_50   ;
; N/A   ; None         ; 13.580 ns  ; lcdclk:inst|clock:c1|hrlsb[2]  ; HEX6[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.569 ns  ; lcdclk:inst|clock:c1|minlsb[3] ; HEX4[1]     ; CLOCK_50   ;
; N/A   ; None         ; 13.522 ns  ; lcdclk:inst|clock:c1|hrmsb[0]  ; HEX7[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.512 ns  ; lcdclk:inst|clock:c1|seclsb[3] ; HEX2[2]     ; CLOCK_50   ;
; N/A   ; None         ; 13.497 ns  ; lcdclk:inst|clock:c1|hrlsb[1]  ; HEX6[1]     ; CLOCK_50   ;
; N/A   ; None         ; 13.384 ns  ; lcdclk:inst|clock:c1|hrlsb[1]  ; HEX6[3]     ; CLOCK_50   ;
; N/A   ; None         ; 13.362 ns  ; lcdclk:inst|clock:c1|hrmsb[0]  ; HEX7[0]     ; CLOCK_50   ;
; N/A   ; None         ; 13.360 ns  ; lcdclk:inst|clock:c1|minlsb[2] ; HEX4[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.332 ns  ; lcdclk:inst|clock:c1|hrmsb[0]  ; HEX7[3]     ; CLOCK_50   ;
; N/A   ; None         ; 13.330 ns  ; lcdclk:inst|clock:c1|seclsb[0] ; HEX2[4]     ; CLOCK_50   ;
; N/A   ; None         ; 13.329 ns  ; lcdclk:inst|clock:c1|hrmsb[0]  ; HEX7[2]     ; CLOCK_50   ;
; N/A   ; None         ; 13.310 ns  ; lcdclk:inst|clock:c1|minlsb[1] ; HEX4[1]     ; CLOCK_50   ;
; N/A   ; None         ; 13.296 ns  ; lcdclk:inst|clock:c1|secmsb[0] ; HEX3[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.283 ns  ; lcdclk:inst|clock:c1|hrlsb[1]  ; HEX6[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.250 ns  ; lcdclk:inst|clock:c1|seclsb[1] ; HEX2[2]     ; CLOCK_50   ;
; N/A   ; None         ; 13.216 ns  ; lcdclk:inst|clock:c1|seclsb[0] ; HEX2[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.182 ns  ; lcdclk:inst|clock:c1|minlsb[0] ; HEX4[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.168 ns  ; lcdclk:inst|clock:c1|seclsb[0] ; HEX2[6]     ; CLOCK_50   ;
; N/A   ; None         ; 13.133 ns  ; lcdclk:inst|clock:c1|secmsb[2] ; HEX3[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.132 ns  ; lcdclk:inst|clock:c1|hrmsb[1]  ; HEX7[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.129 ns  ; lcdclk:inst|clock:c1|seclsb[3] ; HEX2[4]     ; CLOCK_50   ;
; N/A   ; None         ; 13.065 ns  ; lcdclk:inst|clock:c1|seclsb[0] ; HEX2[3]     ; CLOCK_50   ;
; N/A   ; None         ; 13.045 ns  ; lcdclk:inst|clock:c1|minlsb[2] ; HEX4[6]     ; CLOCK_50   ;
; N/A   ; None         ; 13.026 ns  ; lcdclk:inst|clock:c1|minlsb[3] ; HEX4[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.021 ns  ; lcdclk:inst|clock:c1|hrlsb[0]  ; HEX6[0]     ; CLOCK_50   ;
; N/A   ; None         ; 13.010 ns  ; lcdclk:inst|clock:c1|secmsb[1] ; HEX3[5]     ; CLOCK_50   ;
; N/A   ; None         ; 13.006 ns  ; lcdclk:inst|clock:c1|seclsb[3] ; HEX2[5]     ; CLOCK_50   ;
; N/A   ; None         ; 12.970 ns  ; lcdclk:inst|clock:c1|seclsb[2] ; HEX2[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.969 ns  ; lcdclk:inst|clock:c1|hrmsb[1]  ; HEX7[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.952 ns  ; lcdclk:inst|clock:c1|hrlsb[0]  ; HEX6[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.939 ns  ; lcdclk:inst|clock:c1|hrmsb[1]  ; HEX7[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.934 ns  ; lcdclk:inst|clock:c1|minlsb[2] ; HEX4[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.931 ns  ; lcdclk:inst|clock:c1|hrmsb[1]  ; HEX7[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.929 ns  ; lcdclk:inst|clock:c1|seclsb[3] ; HEX2[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.909 ns  ; lcdclk:inst|clock:c1|hrlsb[3]  ; HEX6[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.900 ns  ; lcdclk:inst|clock:c1|minmsb[2] ; HEX5[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.891 ns  ; lcdclk:inst|clock:c1|hrlsb[3]  ; HEX6[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.874 ns  ; lcdclk:inst|clock:c1|minlsb[0] ; HEX4[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.868 ns  ; lcdclk:inst|clock:c1|seclsb[1] ; HEX2[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.861 ns  ; lcdclk:inst|clock:c1|secmsb[0] ; HEX3[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.858 ns  ; lcdclk:inst|clock:c1|seclsb[3] ; HEX2[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.836 ns  ; lcdclk:inst|clock:c1|minmsb[2] ; HEX5[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.821 ns  ; lcdclk:inst|clock:c1|minmsb[0] ; HEX5[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.806 ns  ; lcdclk:inst|clock:c1|minlsb[1] ; HEX4[5]     ; CLOCK_50   ;
; N/A   ; None         ; 12.793 ns  ; lcdclk:inst|clock:c1|hrmsb[1]  ; HEX7[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.787 ns  ; lcdclk:inst|clock:c1|hrmsb[0]  ; HEX7[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.778 ns  ; lcdclk:inst|clock:c1|minmsb[2] ; HEX5[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.777 ns  ; lcdclk:inst|clock:c1|seclsb[0] ; HEX2[1]     ; CLOCK_50   ;
; N/A   ; None         ; 12.766 ns  ; lcdclk:inst|clock:c1|minlsb[0] ; HEX4[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.741 ns  ; lcdclk:inst|clock:c1|minlsb[3] ; HEX4[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.740 ns  ; lcdclk:inst|clock:c1|minlsb[2] ; HEX4[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.740 ns  ; lcdclk:inst|clock:c1|seclsb[1] ; HEX2[5]     ; CLOCK_50   ;
; N/A   ; None         ; 12.724 ns  ; lcdclk:inst|clock:c1|secmsb[2] ; HEX3[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.692 ns  ; lcdclk:inst|clock:c1|seclsb[0] ; HEX2[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.692 ns  ; lcdclk:inst|clock:c1|seclsb[1] ; HEX2[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.685 ns  ; lcdclk:inst|clock:c1|hrlsb[2]  ; HEX6[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.682 ns  ; lcdclk:inst|clock:c1|minmsb[2] ; HEX5[5]     ; CLOCK_50   ;
; N/A   ; None         ; 12.667 ns  ; lcdclk:inst|clock:c1|minmsb[1] ; HEX5[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.661 ns  ; lcdclk:inst|clock:c1|minmsb[0] ; HEX5[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.657 ns  ; lcdclk:inst|clock:c1|secmsb[0] ; HEX3[1]     ; CLOCK_50   ;
; N/A   ; None         ; 12.648 ns  ; lcdclk:inst|clock:c1|minlsb[2] ; HEX4[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.647 ns  ; lcdclk:inst|clock:c1|minmsb[0] ; HEX5[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.646 ns  ; lcdclk:inst|clock:c1|hrlsb[2]  ; HEX6[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.627 ns  ; lcdclk:inst|clock:c1|secmsb[0] ; HEX3[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.605 ns  ; lcdclk:inst|clock:c1|hrlsb[0]  ; HEX6[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.603 ns  ; lcdclk:inst|clock:c1|secmsb[0] ; HEX3[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.590 ns  ; lcdclk:inst|clock:c1|minlsb[3] ; HEX4[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.586 ns  ; lcdclk:inst|clock:c1|seclsb[2] ; HEX2[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.581 ns  ; lcdclk:inst|clock:c1|minmsb[0] ; HEX5[5]     ; CLOCK_50   ;
; N/A   ; None         ; 12.575 ns  ; lcdclk:inst|clock:c1|seclsb[3] ; HEX2[1]     ; CLOCK_50   ;
; N/A   ; None         ; 12.574 ns  ; lcdclk:inst|clock:c1|secmsb[1] ; HEX3[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.557 ns  ; lcdclk:inst|clock:c1|seclsb[1] ; HEX2[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.553 ns  ; lcdclk:inst|clock:c1|minlsb[0] ; HEX4[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.542 ns  ; lcdclk:inst|clock:c1|minmsb[1] ; HEX5[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.533 ns  ; lcdclk:inst|clock:c1|hrlsb[3]  ; HEX6[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.521 ns  ; lcdclk:inst|clock:c1|secmsb[2] ; HEX3[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.503 ns  ; lcdclk:inst|clock:c1|secmsb[2] ; HEX3[1]     ; CLOCK_50   ;
; N/A   ; None         ; 12.493 ns  ; lcdclk:inst|clock:c1|minmsb[1] ; HEX5[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.483 ns  ; lcdclk:inst|clock:c1|seclsb[3] ; HEX2[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.481 ns  ; lcdclk:inst|clock:c1|minlsb[1] ; HEX4[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.470 ns  ; lcdclk:inst|clock:c1|secmsb[2] ; HEX3[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.468 ns  ; lcdclk:inst|clock:c1|seclsb[2] ; HEX2[5]     ; CLOCK_50   ;
; N/A   ; None         ; 12.457 ns  ; lcdclk:inst|clock:c1|minlsb[0] ; HEX4[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.431 ns  ; lcdclk:inst|clock:c1|minmsb[1] ; HEX5[5]     ; CLOCK_50   ;
; N/A   ; None         ; 12.426 ns  ; lcdclk:inst|clock:c1|minlsb[3] ; HEX4[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.420 ns  ; lcdclk:inst|clock:c1|seclsb[2] ; HEX2[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.391 ns  ; lcdclk:inst|clock:c1|hrlsb[1]  ; HEX6[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.374 ns  ; lcdclk:inst|clock:c1|minlsb[1] ; HEX4[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.373 ns  ; lcdclk:inst|clock:c1|secmsb[0] ; HEX3[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.371 ns  ; lcdclk:inst|clock:c1|secmsb[1] ; HEX3[1]     ; CLOCK_50   ;
; N/A   ; None         ; 12.371 ns  ; lcdclk:inst|clock:c1|secmsb[1] ; HEX3[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.351 ns  ; lcdclk:inst|clock:c1|hrlsb[1]  ; HEX6[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.345 ns  ; lcdclk:inst|clock:c1|minmsb[2] ; HEX5[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.341 ns  ; lcdclk:inst|clock:c1|secmsb[1] ; HEX3[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.339 ns  ; lcdclk:inst|clock:c1|minlsb[3] ; HEX4[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.317 ns  ; lcdclk:inst|clock:c1|seclsb[2] ; HEX2[3]     ; CLOCK_50   ;
; N/A   ; None         ; 12.316 ns  ; lcdclk:inst|clock:c1|seclsb[1] ; HEX2[1]     ; CLOCK_50   ;
; N/A   ; None         ; 12.289 ns  ; lcdclk:inst|clock:c1|minmsb[2] ; HEX5[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.267 ns  ; lcdclk:inst|clock:c1|hrlsb[2]  ; HEX6[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.229 ns  ; lcdclk:inst|clock:c1|secmsb[2] ; HEX3[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.214 ns  ; lcdclk:inst|clock:c1|minmsb[0] ; HEX5[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.172 ns  ; lcdclk:inst|clock:c1|seclsb[1] ; HEX2[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.171 ns  ; lcdclk:inst|clock:c1|minmsb[0] ; HEX5[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.167 ns  ; lcdclk:inst|clock:c1|minlsb[1] ; HEX4[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.157 ns  ; lcdclk:inst|clock:c1|secmsb[0] ; HEX3[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.088 ns  ; lcdclk:inst|clock:c1|secmsb[1] ; HEX3[4]     ; CLOCK_50   ;
; N/A   ; None         ; 12.070 ns  ; lcdclk:inst|clock:c1|minlsb[1] ; HEX4[2]     ; CLOCK_50   ;
; N/A   ; None         ; 12.069 ns  ; lcdclk:inst|clock:c1|minmsb[2] ; HEX5[1]     ; CLOCK_50   ;
; N/A   ; None         ; 12.060 ns  ; lcdclk:inst|clock:c1|minmsb[1] ; HEX5[0]     ; CLOCK_50   ;
; N/A   ; None         ; 12.035 ns  ; lcdclk:inst|clock:c1|seclsb[2] ; HEX2[1]     ; CLOCK_50   ;
; N/A   ; None         ; 12.023 ns  ; lcdclk:inst|clock:c1|minmsb[1] ; HEX5[6]     ; CLOCK_50   ;
; N/A   ; None         ; 12.016 ns  ; lcdclk:inst|clock:c1|secmsb[2] ; HEX3[6]     ; CLOCK_50   ;
; N/A   ; None         ; 11.965 ns  ; lcdclk:inst|clock:c1|hrlsb[1]  ; HEX6[6]     ; CLOCK_50   ;
; N/A   ; None         ; 11.944 ns  ; lcdclk:inst|clock:c1|seclsb[2] ; HEX2[0]     ; CLOCK_50   ;
; N/A   ; None         ; 11.937 ns  ; lcdclk:inst|clock:c1|minmsb[0] ; HEX5[1]     ; CLOCK_50   ;
; N/A   ; None         ; 11.870 ns  ; lcdclk:inst|clock:c1|secmsb[1] ; HEX3[6]     ; CLOCK_50   ;
; N/A   ; None         ; 11.787 ns  ; lcdclk:inst|clock:c1|minmsb[1] ; HEX5[1]     ; CLOCK_50   ;
; N/A   ; None         ; 9.640 ns   ; lcdclk:inst|LCD_DATA_VALUE[2]  ; LCD_DATA[2] ; CLOCK_50   ;
; N/A   ; None         ; 9.286 ns   ; lcdclk:inst|LCD_RS             ; LCD_RS      ; CLOCK_50   ;
; N/A   ; None         ; 8.849 ns   ; lcdclk:inst|LCD_DATA_VALUE[7]  ; LCD_DATA[7] ; CLOCK_50   ;
; N/A   ; None         ; 8.758 ns   ; lcdclk:inst|LCD_EN             ; LCD_EN      ; CLOCK_50   ;
; N/A   ; None         ; 8.470 ns   ; lcdclk:inst|LCD_DATA_VALUE[3]  ; LCD_DATA[3] ; CLOCK_50   ;
; N/A   ; None         ; 8.466 ns   ; lcdclk:inst|LCD_DATA_VALUE[0]  ; LCD_DATA[0] ; CLOCK_50   ;
; N/A   ; None         ; 8.419 ns   ; lcdclk:inst|LCD_DATA_VALUE[1]  ; LCD_DATA[1] ; CLOCK_50   ;
; N/A   ; None         ; 8.121 ns   ; lcdclk:inst|LCD_DATA_VALUE[5]  ; LCD_DATA[5] ; CLOCK_50   ;
; N/A   ; None         ; 7.912 ns   ; lcdclk:inst|LCD_DATA_VALUE[4]  ; LCD_DATA[4] ; CLOCK_50   ;
; N/A   ; None         ; 7.222 ns   ; lcdclk:inst|LCD_DATA_VALUE[6]  ; LCD_DATA[6] ; CLOCK_50   ;
+-------+--------------+------------+--------------------------------+-------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+--------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                             ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------------+----------+
; N/A           ; None        ; -0.263 ns ; SW[0]  ; lcdclk:inst|LCD_DATA_VALUE[4]  ; CLOCK_50 ;
; N/A           ; None        ; -0.426 ns ; KEY[1] ; lcdclk:inst|clock:c1|secmsb[2] ; CLOCK_50 ;
; N/A           ; None        ; -0.435 ns ; KEY[1] ; lcdclk:inst|clock:c1|secmsb[0] ; CLOCK_50 ;
; N/A           ; None        ; -0.687 ns ; KEY[1] ; lcdclk:inst|clock:c1|seclsb[1] ; CLOCK_50 ;
; N/A           ; None        ; -0.689 ns ; KEY[1] ; lcdclk:inst|clock:c1|seclsb[2] ; CLOCK_50 ;
; N/A           ; None        ; -0.706 ns ; KEY[1] ; lcdclk:inst|clock:c1|secmsb[1] ; CLOCK_50 ;
; N/A           ; None        ; -0.715 ns ; KEY[1] ; lcdclk:inst|clock:c1|seclsb[0] ; CLOCK_50 ;
; N/A           ; None        ; -0.901 ns ; SW[0]  ; lcdclk:inst|LCD_DATA_VALUE[0]  ; CLOCK_50 ;
; N/A           ; None        ; -1.064 ns ; KEY[1] ; lcdclk:inst|clock:c1|seclsb[3] ; CLOCK_50 ;
; N/A           ; None        ; -1.088 ns ; SW[0]  ; lcdclk:inst|LCD_DATA_VALUE[6]  ; CLOCK_50 ;
; N/A           ; None        ; -1.113 ns ; SW[0]  ; lcdclk:inst|LCD_DATA_VALUE[1]  ; CLOCK_50 ;
; N/A           ; None        ; -1.238 ns ; KEY[2] ; lcdclk:inst|clock:c1|minlsb[2] ; CLOCK_50 ;
; N/A           ; None        ; -1.538 ns ; SW[0]  ; lcdclk:inst|LCD_DATA_VALUE[2]  ; CLOCK_50 ;
; N/A           ; None        ; -1.613 ns ; KEY[3] ; lcdclk:inst|clock:c1|hrmsb[1]  ; CLOCK_50 ;
; N/A           ; None        ; -1.614 ns ; KEY[3] ; lcdclk:inst|clock:c1|hrlsb[1]  ; CLOCK_50 ;
; N/A           ; None        ; -1.645 ns ; KEY[2] ; lcdclk:inst|clock:c1|minlsb[0] ; CLOCK_50 ;
; N/A           ; None        ; -1.645 ns ; KEY[2] ; lcdclk:inst|clock:c1|minlsb[1] ; CLOCK_50 ;
; N/A           ; None        ; -1.645 ns ; KEY[2] ; lcdclk:inst|clock:c1|minlsb[3] ; CLOCK_50 ;
; N/A           ; None        ; -1.919 ns ; KEY[3] ; lcdclk:inst|clock:c1|hrmsb[0]  ; CLOCK_50 ;
; N/A           ; None        ; -2.092 ns ; KEY[2] ; lcdclk:inst|clock:c1|minmsb[0] ; CLOCK_50 ;
; N/A           ; None        ; -2.092 ns ; KEY[2] ; lcdclk:inst|clock:c1|minmsb[2] ; CLOCK_50 ;
; N/A           ; None        ; -2.092 ns ; KEY[2] ; lcdclk:inst|clock:c1|minmsb[1] ; CLOCK_50 ;
; N/A           ; None        ; -2.138 ns ; SW[0]  ; lcdclk:inst|LCD_DATA_VALUE[3]  ; CLOCK_50 ;
; N/A           ; None        ; -2.534 ns ; KEY[3] ; lcdclk:inst|clock:c1|hrlsb[0]  ; CLOCK_50 ;
; N/A           ; None        ; -2.534 ns ; KEY[3] ; lcdclk:inst|clock:c1|hrlsb[3]  ; CLOCK_50 ;
; N/A           ; None        ; -2.534 ns ; KEY[3] ; lcdclk:inst|clock:c1|hrlsb[2]  ; CLOCK_50 ;
+---------------+-------------+-----------+--------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Mar 24 17:25:34 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcdclk -c lcdclk --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 164.15 MHz between source register "lcdclk:inst|clock:c1|minlsb[2]" and destination register "lcdclk:inst|LCD_DATA_VALUE[0]" (period= 6.092 ns)
    Info: + Longest register to register delay is 2.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N29; Fanout = 14; REG Node = 'lcdclk:inst|clock:c1|minlsb[2]'
        Info: 2: + IC(0.517 ns) + CELL(0.420 ns) = 0.937 ns; Loc. = LCCOMB_X48_Y28_N30; Fanout = 1; COMB Node = 'lcdclk:inst|translate:t3|Mux2~0'
        Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.330 ns; Loc. = LCCOMB_X48_Y28_N24; Fanout = 1; COMB Node = 'lcdclk:inst|Selector9~1'
        Info: 4: + IC(0.265 ns) + CELL(0.410 ns) = 2.005 ns; Loc. = LCCOMB_X48_Y28_N6; Fanout = 1; COMB Node = 'lcdclk:inst|Selector9~4'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.402 ns; Loc. = LCCOMB_X48_Y28_N14; Fanout = 1; COMB Node = 'lcdclk:inst|Selector9~7'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.486 ns; Loc. = LCFF_X48_Y28_N15; Fanout = 2; REG Node = 'lcdclk:inst|LCD_DATA_VALUE[0]'
        Info: Total cell delay = 1.214 ns ( 48.83 % )
        Info: Total interconnect delay = 1.272 ns ( 51.17 % )
    Info: - Smallest clock skew is -3.392 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.655 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 161; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X48_Y28_N15; Fanout = 2; REG Node = 'lcdclk:inst|LCD_DATA_VALUE[0]'
            Info: Total cell delay = 1.536 ns ( 57.85 % )
            Info: Total interconnect delay = 1.119 ns ( 42.15 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 6.047 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.488 ns) + CELL(0.787 ns) = 3.274 ns; Loc. = LCFF_X36_Y14_N3; Fanout = 2; REG Node = 'lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out'
            Info: 3: + IC(1.230 ns) + CELL(0.000 ns) = 4.504 ns; Loc. = CLKCTRL_G12; Fanout = 21; COMB Node = 'lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl'
            Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 6.047 ns; Loc. = LCFF_X47_Y28_N29; Fanout = 14; REG Node = 'lcdclk:inst|clock:c1|minlsb[2]'
            Info: Total cell delay = 2.323 ns ( 38.42 % )
            Info: Total interconnect delay = 3.724 ns ( 61.58 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "lcdclk:inst|clock:c1|hrlsb[0]" (data pin = "KEY[3]", clock pin = "CLOCK_50") is 2.764 ns
    Info: + Longest pin to register delay is 8.847 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; PIN Node = 'KEY[3]'
        Info: 2: + IC(5.951 ns) + CELL(0.150 ns) = 6.963 ns; Loc. = LCCOMB_X47_Y28_N14; Fanout = 6; COMB Node = 'lcdclk:inst|clock:c1|hrlsb[1]~2'
        Info: 3: + IC(1.224 ns) + CELL(0.660 ns) = 8.847 ns; Loc. = LCFF_X48_Y28_N1; Fanout = 16; REG Node = 'lcdclk:inst|clock:c1|hrlsb[0]'
        Info: Total cell delay = 1.672 ns ( 18.90 % )
        Info: Total interconnect delay = 7.175 ns ( 81.10 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 6.047 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.488 ns) + CELL(0.787 ns) = 3.274 ns; Loc. = LCFF_X36_Y14_N3; Fanout = 2; REG Node = 'lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out'
        Info: 3: + IC(1.230 ns) + CELL(0.000 ns) = 4.504 ns; Loc. = CLKCTRL_G12; Fanout = 21; COMB Node = 'lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl'
        Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 6.047 ns; Loc. = LCFF_X48_Y28_N1; Fanout = 16; REG Node = 'lcdclk:inst|clock:c1|hrlsb[0]'
        Info: Total cell delay = 2.323 ns ( 38.42 % )
        Info: Total interconnect delay = 3.724 ns ( 61.58 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX4[0]" through register "lcdclk:inst|clock:c1|minlsb[2]" is 14.394 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.047 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.488 ns) + CELL(0.787 ns) = 3.274 ns; Loc. = LCFF_X36_Y14_N3; Fanout = 2; REG Node = 'lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out'
        Info: 3: + IC(1.230 ns) + CELL(0.000 ns) = 4.504 ns; Loc. = CLKCTRL_G12; Fanout = 21; COMB Node = 'lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl'
        Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 6.047 ns; Loc. = LCFF_X47_Y28_N29; Fanout = 14; REG Node = 'lcdclk:inst|clock:c1|minlsb[2]'
        Info: Total cell delay = 2.323 ns ( 38.42 % )
        Info: Total interconnect delay = 3.724 ns ( 61.58 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.097 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N29; Fanout = 14; REG Node = 'lcdclk:inst|clock:c1|minlsb[2]'
        Info: 2: + IC(0.666 ns) + CELL(0.438 ns) = 1.104 ns; Loc. = LCCOMB_X47_Y28_N20; Fanout = 1; COMB Node = 'lcdclk:inst|clock:c1|display:d3|Mux6~0'
        Info: 3: + IC(4.361 ns) + CELL(2.632 ns) = 8.097 ns; Loc. = PIN_U9; Fanout = 0; PIN Node = 'HEX4[0]'
        Info: Total cell delay = 3.070 ns ( 37.92 % )
        Info: Total interconnect delay = 5.027 ns ( 62.08 % )
Info: th for register "lcdclk:inst|LCD_DATA_VALUE[4]" (data pin = "SW[0]", clock pin = "CLOCK_50") is -0.263 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 161; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X48_Y27_N29; Fanout = 2; REG Node = 'lcdclk:inst|LCD_DATA_VALUE[4]'
        Info: Total cell delay = 1.536 ns ( 58.07 % )
        Info: Total interconnect delay = 1.109 ns ( 41.93 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.174 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; PIN Node = 'SW[0]'
        Info: 2: + IC(1.443 ns) + CELL(0.150 ns) = 2.592 ns; Loc. = LCCOMB_X48_Y27_N14; Fanout = 1; COMB Node = 'lcdclk:inst|Selector5~2'
        Info: 3: + IC(0.256 ns) + CELL(0.242 ns) = 3.090 ns; Loc. = LCCOMB_X48_Y27_N28; Fanout = 1; COMB Node = 'lcdclk:inst|Selector5~4'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.174 ns; Loc. = LCFF_X48_Y27_N29; Fanout = 2; REG Node = 'lcdclk:inst|LCD_DATA_VALUE[4]'
        Info: Total cell delay = 1.475 ns ( 46.47 % )
        Info: Total interconnect delay = 1.699 ns ( 53.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 137 megabytes
    Info: Processing ended: Thu Mar 24 17:25:37 2011
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


