vendor_name = ModelSim
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testoconmotoreEpreliminary/Main3/components/byte_divider.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testoconmotoreEpreliminary/Main3/components/SVmot_angle_cntrl.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testoconmotoreEpreliminary/Main3/components/UART_RX.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testoconmotoreEpreliminary/Main3/Main.bdf
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testoconmotoreEpreliminary/Main3/components/PWM_DCMotor.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testoconmotoreEpreliminary/Main3/components/DCmot_PWM_cntrl.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testoconmotoreEpreliminary/Main3/components/led_cntrl.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testoconmotoreEpreliminary/Main3/components/preliminary_control.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testoconmotoreEpreliminary/Main3/components/clock100hz.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testoconmotoreEpreliminary/Main3/pll/pll20_60khz.qip
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testoconmotoreEpreliminary/Main3/pll/pll20_60khz.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testoconmotoreEpreliminary/Main3/db/pll20_60khz_altpll.v
design_name = Main
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Main, 1
instance = comp, \PWM_SVmot~output\, PWM_SVmot~output, Main, 1
instance = comp, \PWM_DCmot~output\, PWM_DCmot~output, Main, 1
instance = comp, \PWM_DCmot_rev~output\, PWM_DCmot_rev~output, Main, 1
instance = comp, \FRONT_LED~output\, FRONT_LED~output, Main, 1
instance = comp, \BACK_LED~output\, BACK_LED~output, Main, 1
instance = comp, \rxdv_debug~output\, rxdv_debug~output, Main, 1
instance = comp, \debug[7]~output\, debug[7]~output, Main, 1
instance = comp, \debug[6]~output\, debug[6]~output, Main, 1
instance = comp, \debug[5]~output\, debug[5]~output, Main, 1
instance = comp, \debug[4]~output\, debug[4]~output, Main, 1
instance = comp, \debug[3]~output\, debug[3]~output, Main, 1
instance = comp, \debug[2]~output\, debug[2]~output, Main, 1
instance = comp, \debug[1]~output\, debug[1]~output, Main, 1
instance = comp, \debug[0]~output\, debug[0]~output, Main, 1
instance = comp, \CLK~input\, CLK~input, Main, 1
instance = comp, \inst2|altpll_component|auto_generated|pll1\, inst2|altpll_component|auto_generated|pll1, Main, 1
instance = comp, \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, Main, 1
instance = comp, \inst|Add0~0\, inst|Add0~0, Main, 1
instance = comp, \inst|counter[0]\, inst|counter[0], Main, 1
instance = comp, \inst|Add0~2\, inst|Add0~2, Main, 1
instance = comp, \inst|counter[1]\, inst|counter[1], Main, 1
instance = comp, \inst|Add0~4\, inst|Add0~4, Main, 1
instance = comp, \inst|counter[2]\, inst|counter[2], Main, 1
instance = comp, \inst|Add0~6\, inst|Add0~6, Main, 1
instance = comp, \inst|counter[3]\, inst|counter[3], Main, 1
instance = comp, \inst|Add0~8\, inst|Add0~8, Main, 1
instance = comp, \inst|Equal0~1\, inst|Equal0~1, Main, 1
instance = comp, \inst|Equal0~0\, inst|Equal0~0, Main, 1
instance = comp, \inst|counter~1\, inst|counter~1, Main, 1
instance = comp, \inst|counter[4]\, inst|counter[4], Main, 1
instance = comp, \inst|Add0~10\, inst|Add0~10, Main, 1
instance = comp, \inst|Add0~12\, inst|Add0~12, Main, 1
instance = comp, \inst|counter[6]\, inst|counter[6], Main, 1
instance = comp, \inst|Add0~14\, inst|Add0~14, Main, 1
instance = comp, \inst|counter~3\, inst|counter~3, Main, 1
instance = comp, \inst|counter[7]\, inst|counter[7], Main, 1
instance = comp, \inst|Add0~16\, inst|Add0~16, Main, 1
instance = comp, \inst|counter[8]\, inst|counter[8], Main, 1
instance = comp, \inst|Add0~18\, inst|Add0~18, Main, 1
instance = comp, \inst|counter[9]\, inst|counter[9], Main, 1
instance = comp, \inst|Add0~20\, inst|Add0~20, Main, 1
instance = comp, \inst|counter~0\, inst|counter~0, Main, 1
instance = comp, \inst|counter[10]\, inst|counter[10], Main, 1
instance = comp, \inst|Equal0~2\, inst|Equal0~2, Main, 1
instance = comp, \inst|counter~2\, inst|counter~2, Main, 1
instance = comp, \inst|counter[5]\, inst|counter[5], Main, 1
instance = comp, \inst|PWM_SVmot~1\, inst|PWM_SVmot~1, Main, 1
instance = comp, \inst|PWM_SVmot~2\, inst|PWM_SVmot~2, Main, 1
instance = comp, \inst|LessThan2~2\, inst|LessThan2~2, Main, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, Main, 1
instance = comp, \inst7|Add0~0\, inst7|Add0~0, Main, 1
instance = comp, \inst7|counter[0]\, inst7|counter[0], Main, 1
instance = comp, \inst7|Add0~2\, inst7|Add0~2, Main, 1
instance = comp, \inst7|counter[1]\, inst7|counter[1], Main, 1
instance = comp, \inst7|Add0~4\, inst7|Add0~4, Main, 1
instance = comp, \inst7|counter[2]\, inst7|counter[2], Main, 1
instance = comp, \inst7|Equal0~2\, inst7|Equal0~2, Main, 1
instance = comp, \inst7|Add0~32\, inst7|Add0~32, Main, 1
instance = comp, \inst7|Add0~34\, inst7|Add0~34, Main, 1
instance = comp, \inst7|counter[17]\, inst7|counter[17], Main, 1
instance = comp, \inst7|Add0~6\, inst7|Add0~6, Main, 1
instance = comp, \inst7|counter~4\, inst7|counter~4, Main, 1
instance = comp, \inst7|counter[3]\, inst7|counter[3], Main, 1
instance = comp, \inst7|Add0~8\, inst7|Add0~8, Main, 1
instance = comp, \inst7|counter[4]\, inst7|counter[4], Main, 1
instance = comp, \inst7|Add0~10\, inst7|Add0~10, Main, 1
instance = comp, \inst7|counter[5]\, inst7|counter[5], Main, 1
instance = comp, \inst7|Add0~12\, inst7|Add0~12, Main, 1
instance = comp, \inst7|counter~3\, inst7|counter~3, Main, 1
instance = comp, \inst7|counter[6]\, inst7|counter[6], Main, 1
instance = comp, \inst7|Equal0~1\, inst7|Equal0~1, Main, 1
instance = comp, \inst7|Equal0~3\, inst7|Equal0~3, Main, 1
instance = comp, \inst7|Add0~14\, inst7|Add0~14, Main, 1
instance = comp, \inst7|counter~2\, inst7|counter~2, Main, 1
instance = comp, \inst7|counter[7]\, inst7|counter[7], Main, 1
instance = comp, \inst7|Equal0~0\, inst7|Equal0~0, Main, 1
instance = comp, \inst7|Equal0~4\, inst7|Equal0~4, Main, 1
instance = comp, \inst7|Add0~16\, inst7|Add0~16, Main, 1
instance = comp, \inst7|counter~1\, inst7|counter~1, Main, 1
instance = comp, \inst7|counter[8]\, inst7|counter[8], Main, 1
instance = comp, \inst7|Add0~18\, inst7|Add0~18, Main, 1
instance = comp, \inst7|counter[9]\, inst7|counter[9], Main, 1
instance = comp, \inst7|Add0~20\, inst7|Add0~20, Main, 1
instance = comp, \inst7|counter~0\, inst7|counter~0, Main, 1
instance = comp, \inst7|counter[10]\, inst7|counter[10], Main, 1
instance = comp, \inst7|Add0~22\, inst7|Add0~22, Main, 1
instance = comp, \inst7|counter[11]\, inst7|counter[11], Main, 1
instance = comp, \inst7|Add0~24\, inst7|Add0~24, Main, 1
instance = comp, \inst7|counter~5\, inst7|counter~5, Main, 1
instance = comp, \inst7|counter[12]\, inst7|counter[12], Main, 1
instance = comp, \inst7|Add0~26\, inst7|Add0~26, Main, 1
instance = comp, \inst7|counter~6\, inst7|counter~6, Main, 1
instance = comp, \inst7|counter[13]\, inst7|counter[13], Main, 1
instance = comp, \inst7|Add0~28\, inst7|Add0~28, Main, 1
instance = comp, \inst7|counter~7\, inst7|counter~7, Main, 1
instance = comp, \inst7|counter[14]\, inst7|counter[14], Main, 1
instance = comp, \inst7|Add0~30\, inst7|Add0~30, Main, 1
instance = comp, \inst7|counter~8\, inst7|counter~8, Main, 1
instance = comp, \inst7|counter[15]\, inst7|counter[15], Main, 1
instance = comp, \inst7|counter[16]\, inst7|counter[16], Main, 1
instance = comp, \inst7|clk_out_signal~0\, inst7|clk_out_signal~0, Main, 1
instance = comp, \inst7|clk_out_signal~feeder\, inst7|clk_out_signal~feeder, Main, 1
instance = comp, \inst7|clk_out_signal\, inst7|clk_out_signal, Main, 1
instance = comp, \inst7|clk_out_signal~clkctrl\, inst7|clk_out_signal~clkctrl, Main, 1
instance = comp, \i_RX_Serial~input\, i_RX_Serial~input, Main, 1
instance = comp, \inst1|r_RX_Data_R~feeder\, inst1|r_RX_Data_R~feeder, Main, 1
instance = comp, \inst1|r_RX_Data_R\, inst1|r_RX_Data_R, Main, 1
instance = comp, \inst1|r_RX_Data~feeder\, inst1|r_RX_Data~feeder, Main, 1
instance = comp, \inst1|r_RX_Data\, inst1|r_RX_Data, Main, 1
instance = comp, \inst1|r_Clk_Count[0]~13\, inst1|r_Clk_Count[0]~13, Main, 1
instance = comp, \inst1|r_Clk_Count[4]~21\, inst1|r_Clk_Count[4]~21, Main, 1
instance = comp, \inst1|r_Clk_Count[5]~23\, inst1|r_Clk_Count[5]~23, Main, 1
instance = comp, \inst1|r_Clk_Count[8]~41\, inst1|r_Clk_Count[8]~41, Main, 1
instance = comp, \inst1|r_Clk_Count[5]\, inst1|r_Clk_Count[5], Main, 1
instance = comp, \inst1|r_Clk_Count[6]~25\, inst1|r_Clk_Count[6]~25, Main, 1
instance = comp, \inst1|r_Clk_Count[6]\, inst1|r_Clk_Count[6], Main, 1
instance = comp, \inst1|r_Clk_Count[7]~27\, inst1|r_Clk_Count[7]~27, Main, 1
instance = comp, \inst1|r_Clk_Count[7]\, inst1|r_Clk_Count[7], Main, 1
instance = comp, \inst1|r_Clk_Count[8]~29\, inst1|r_Clk_Count[8]~29, Main, 1
instance = comp, \inst1|r_Clk_Count[8]\, inst1|r_Clk_Count[8], Main, 1
instance = comp, \inst1|r_Clk_Count[9]~31\, inst1|r_Clk_Count[9]~31, Main, 1
instance = comp, \inst1|r_Clk_Count[9]\, inst1|r_Clk_Count[9], Main, 1
instance = comp, \inst1|r_Clk_Count[10]~33\, inst1|r_Clk_Count[10]~33, Main, 1
instance = comp, \inst1|r_Clk_Count[10]\, inst1|r_Clk_Count[10], Main, 1
instance = comp, \inst1|r_Clk_Count[11]~35\, inst1|r_Clk_Count[11]~35, Main, 1
instance = comp, \inst1|r_Clk_Count[11]\, inst1|r_Clk_Count[11], Main, 1
instance = comp, \inst1|Equal0~2\, inst1|Equal0~2, Main, 1
instance = comp, \inst1|Equal0~1\, inst1|Equal0~1, Main, 1
instance = comp, \inst1|Equal0~0\, inst1|Equal0~0, Main, 1
instance = comp, \inst1|r_Clk_Count[12]~37\, inst1|r_Clk_Count[12]~37, Main, 1
instance = comp, \inst1|r_Clk_Count[12]\, inst1|r_Clk_Count[12], Main, 1
instance = comp, \inst1|Equal0~3\, inst1|Equal0~3, Main, 1
instance = comp, \inst1|r_Clk_Count[8]~39\, inst1|r_Clk_Count[8]~39, Main, 1
instance = comp, \inst1|Selector16~0\, inst1|Selector16~0, Main, 1
instance = comp, \inst1|LessThan1~2\, inst1|LessThan1~2, Main, 1
instance = comp, \inst1|LessThan1~5\, inst1|LessThan1~5, Main, 1
instance = comp, \inst1|Selector16~1\, inst1|Selector16~1, Main, 1
instance = comp, \inst1|r_Bit_Index[0]\, inst1|r_Bit_Index[0], Main, 1
instance = comp, \inst1|Selector15~2\, inst1|Selector15~2, Main, 1
instance = comp, \inst1|Selector15~3\, inst1|Selector15~3, Main, 1
instance = comp, \inst1|r_Bit_Index[1]\, inst1|r_Bit_Index[1], Main, 1
instance = comp, \inst1|Selector14~2\, inst1|Selector14~2, Main, 1
instance = comp, \inst1|Selector14~3\, inst1|Selector14~3, Main, 1
instance = comp, \inst1|r_Bit_Index[2]\, inst1|r_Bit_Index[2], Main, 1
instance = comp, \inst1|Selector19~0\, inst1|Selector19~0, Main, 1
instance = comp, \inst1|Selector19~1\, inst1|Selector19~1, Main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Data_Bits\, inst1|r_SM_Main.s_RX_Data_Bits, Main, 1
instance = comp, \inst1|Selector0~0\, inst1|Selector0~0, Main, 1
instance = comp, \inst1|r_Clk_Count[8]~40\, inst1|r_Clk_Count[8]~40, Main, 1
instance = comp, \inst1|r_Clk_Count[0]\, inst1|r_Clk_Count[0], Main, 1
instance = comp, \inst1|r_Clk_Count[1]~15\, inst1|r_Clk_Count[1]~15, Main, 1
instance = comp, \inst1|r_Clk_Count[1]\, inst1|r_Clk_Count[1], Main, 1
instance = comp, \inst1|r_Clk_Count[2]~17\, inst1|r_Clk_Count[2]~17, Main, 1
instance = comp, \inst1|r_Clk_Count[2]\, inst1|r_Clk_Count[2], Main, 1
instance = comp, \inst1|r_Clk_Count[3]~19\, inst1|r_Clk_Count[3]~19, Main, 1
instance = comp, \inst1|r_Clk_Count[3]\, inst1|r_Clk_Count[3], Main, 1
instance = comp, \inst1|r_Clk_Count[4]\, inst1|r_Clk_Count[4], Main, 1
instance = comp, \inst1|LessThan1~0\, inst1|LessThan1~0, Main, 1
instance = comp, \inst1|LessThan1~1\, inst1|LessThan1~1, Main, 1
instance = comp, \inst1|LessThan1~3\, inst1|LessThan1~3, Main, 1
instance = comp, \inst1|LessThan1~4\, inst1|LessThan1~4, Main, 1
instance = comp, \inst1|Decoder0~0\, inst1|Decoder0~0, Main, 1
instance = comp, \inst1|Decoder0~1\, inst1|Decoder0~1, Main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Stop_Bit~0\, inst1|r_SM_Main.s_RX_Stop_Bit~0, Main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Stop_Bit\, inst1|r_SM_Main.s_RX_Stop_Bit, Main, 1
instance = comp, \inst1|r_SM_Main~7\, inst1|r_SM_Main~7, Main, 1
instance = comp, \inst1|r_SM_Main.s_Cleanup\, inst1|r_SM_Main.s_Cleanup, Main, 1
instance = comp, \inst1|Selector17~0\, inst1|Selector17~0, Main, 1
instance = comp, \inst1|r_SM_Main.s_Idle\, inst1|r_SM_Main.s_Idle, Main, 1
instance = comp, \inst1|Selector18~0\, inst1|Selector18~0, Main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Start_Bit\, inst1|r_SM_Main.s_RX_Start_Bit, Main, 1
instance = comp, \inst1|Selector0~1\, inst1|Selector0~1, Main, 1
instance = comp, \inst1|r_RX_DV~feeder\, inst1|r_RX_DV~feeder, Main, 1
instance = comp, \inst1|r_RX_DV\, inst1|r_RX_DV, Main, 1
instance = comp, \inst4|before~feeder\, inst4|before~feeder, Main, 1
instance = comp, \inst4|before\, inst4|before, Main, 1
instance = comp, \inst4|Add0~0\, inst4|Add0~0, Main, 1
instance = comp, \inst4|check~0\, inst4|check~0, Main, 1
instance = comp, \inst4|counter~63\, inst4|counter~63, Main, 1
instance = comp, \inst4|counter[0]\, inst4|counter[0], Main, 1
instance = comp, \inst4|Add0~2\, inst4|Add0~2, Main, 1
instance = comp, \inst4|counter~73\, inst4|counter~73, Main, 1
instance = comp, \inst4|counter[18]~62\, inst4|counter[18]~62, Main, 1
instance = comp, \inst4|counter[1]\, inst4|counter[1], Main, 1
instance = comp, \inst4|Add0~4\, inst4|Add0~4, Main, 1
instance = comp, \inst4|counter~74\, inst4|counter~74, Main, 1
instance = comp, \inst4|counter[2]\, inst4|counter[2], Main, 1
instance = comp, \inst4|Add0~6\, inst4|Add0~6, Main, 1
instance = comp, \inst4|counter~75\, inst4|counter~75, Main, 1
instance = comp, \inst4|counter[3]\, inst4|counter[3], Main, 1
instance = comp, \inst4|Add0~8\, inst4|Add0~8, Main, 1
instance = comp, \inst4|counter~76\, inst4|counter~76, Main, 1
instance = comp, \inst4|counter[4]\, inst4|counter[4], Main, 1
instance = comp, \inst4|Add0~10\, inst4|Add0~10, Main, 1
instance = comp, \inst4|counter~77\, inst4|counter~77, Main, 1
instance = comp, \inst4|counter[5]\, inst4|counter[5], Main, 1
instance = comp, \inst4|Add0~12\, inst4|Add0~12, Main, 1
instance = comp, \inst4|counter~65\, inst4|counter~65, Main, 1
instance = comp, \inst4|counter[6]\, inst4|counter[6], Main, 1
instance = comp, \inst4|Add0~14\, inst4|Add0~14, Main, 1
instance = comp, \inst4|counter~66\, inst4|counter~66, Main, 1
instance = comp, \inst4|counter[7]\, inst4|counter[7], Main, 1
instance = comp, \inst4|Add0~16\, inst4|Add0~16, Main, 1
instance = comp, \inst4|counter~67\, inst4|counter~67, Main, 1
instance = comp, \inst4|counter[8]\, inst4|counter[8], Main, 1
instance = comp, \inst4|Add0~18\, inst4|Add0~18, Main, 1
instance = comp, \inst4|counter~68\, inst4|counter~68, Main, 1
instance = comp, \inst4|counter[9]\, inst4|counter[9], Main, 1
instance = comp, \inst4|Add0~20\, inst4|Add0~20, Main, 1
instance = comp, \inst4|counter~69\, inst4|counter~69, Main, 1
instance = comp, \inst4|counter[10]\, inst4|counter[10], Main, 1
instance = comp, \inst4|Add0~22\, inst4|Add0~22, Main, 1
instance = comp, \inst4|counter~70\, inst4|counter~70, Main, 1
instance = comp, \inst4|counter[11]\, inst4|counter[11], Main, 1
instance = comp, \inst4|Add0~24\, inst4|Add0~24, Main, 1
instance = comp, \inst4|counter~71\, inst4|counter~71, Main, 1
instance = comp, \inst4|counter[12]\, inst4|counter[12], Main, 1
instance = comp, \inst4|Add0~26\, inst4|Add0~26, Main, 1
instance = comp, \inst4|counter~72\, inst4|counter~72, Main, 1
instance = comp, \inst4|counter[13]\, inst4|counter[13], Main, 1
instance = comp, \inst4|Add0~28\, inst4|Add0~28, Main, 1
instance = comp, \inst4|counter~78\, inst4|counter~78, Main, 1
instance = comp, \inst4|counter[14]\, inst4|counter[14], Main, 1
instance = comp, \inst4|Add0~30\, inst4|Add0~30, Main, 1
instance = comp, \inst4|counter~79\, inst4|counter~79, Main, 1
instance = comp, \inst4|counter[15]\, inst4|counter[15], Main, 1
instance = comp, \inst4|Add0~32\, inst4|Add0~32, Main, 1
instance = comp, \inst4|counter~80\, inst4|counter~80, Main, 1
instance = comp, \inst4|counter[16]\, inst4|counter[16], Main, 1
instance = comp, \inst4|Add0~34\, inst4|Add0~34, Main, 1
instance = comp, \inst4|counter~81\, inst4|counter~81, Main, 1
instance = comp, \inst4|counter[17]\, inst4|counter[17], Main, 1
instance = comp, \inst4|Add0~36\, inst4|Add0~36, Main, 1
instance = comp, \inst4|counter~82\, inst4|counter~82, Main, 1
instance = comp, \inst4|counter[18]\, inst4|counter[18], Main, 1
instance = comp, \inst4|Add0~38\, inst4|Add0~38, Main, 1
instance = comp, \inst4|counter~83\, inst4|counter~83, Main, 1
instance = comp, \inst4|counter[19]\, inst4|counter[19], Main, 1
instance = comp, \inst4|Add0~40\, inst4|Add0~40, Main, 1
instance = comp, \inst4|counter~84\, inst4|counter~84, Main, 1
instance = comp, \inst4|counter[20]\, inst4|counter[20], Main, 1
instance = comp, \inst4|Add0~42\, inst4|Add0~42, Main, 1
instance = comp, \inst4|counter~85\, inst4|counter~85, Main, 1
instance = comp, \inst4|counter[21]\, inst4|counter[21], Main, 1
instance = comp, \inst4|Add0~44\, inst4|Add0~44, Main, 1
instance = comp, \inst4|counter~86\, inst4|counter~86, Main, 1
instance = comp, \inst4|counter[22]\, inst4|counter[22], Main, 1
instance = comp, \inst4|Add0~46\, inst4|Add0~46, Main, 1
instance = comp, \inst4|counter~87\, inst4|counter~87, Main, 1
instance = comp, \inst4|counter[23]\, inst4|counter[23], Main, 1
instance = comp, \inst4|Add0~48\, inst4|Add0~48, Main, 1
instance = comp, \inst4|counter~88\, inst4|counter~88, Main, 1
instance = comp, \inst4|counter[24]\, inst4|counter[24], Main, 1
instance = comp, \inst4|Add0~50\, inst4|Add0~50, Main, 1
instance = comp, \inst4|counter~89\, inst4|counter~89, Main, 1
instance = comp, \inst4|counter[25]\, inst4|counter[25], Main, 1
instance = comp, \inst4|Add0~52\, inst4|Add0~52, Main, 1
instance = comp, \inst4|counter~90\, inst4|counter~90, Main, 1
instance = comp, \inst4|counter[26]\, inst4|counter[26], Main, 1
instance = comp, \inst4|Add0~54\, inst4|Add0~54, Main, 1
instance = comp, \inst4|counter~91\, inst4|counter~91, Main, 1
instance = comp, \inst4|counter[27]\, inst4|counter[27], Main, 1
instance = comp, \inst4|Add0~56\, inst4|Add0~56, Main, 1
instance = comp, \inst4|counter~92\, inst4|counter~92, Main, 1
instance = comp, \inst4|counter[28]\, inst4|counter[28], Main, 1
instance = comp, \inst4|Add0~58\, inst4|Add0~58, Main, 1
instance = comp, \inst4|counter~93\, inst4|counter~93, Main, 1
instance = comp, \inst4|counter[29]\, inst4|counter[29], Main, 1
instance = comp, \inst4|Add0~60\, inst4|Add0~60, Main, 1
instance = comp, \inst4|counter~94\, inst4|counter~94, Main, 1
instance = comp, \inst4|counter[30]\, inst4|counter[30], Main, 1
instance = comp, \inst4|Add0~62\, inst4|Add0~62, Main, 1
instance = comp, \inst4|counter~64\, inst4|counter~64, Main, 1
instance = comp, \inst4|counter[31]\, inst4|counter[31], Main, 1
instance = comp, \inst4|LessThan0~0\, inst4|LessThan0~0, Main, 1
instance = comp, \inst4|LessThan0~2\, inst4|LessThan0~2, Main, 1
instance = comp, \inst4|LessThan0~1\, inst4|LessThan0~1, Main, 1
instance = comp, \inst4|LessThan0~3\, inst4|LessThan0~3, Main, 1
instance = comp, \inst4|LessThan0~6\, inst4|LessThan0~6, Main, 1
instance = comp, \inst4|LessThan0~4\, inst4|LessThan0~4, Main, 1
instance = comp, \inst4|LessThan0~5\, inst4|LessThan0~5, Main, 1
instance = comp, \inst4|LessThan0~7\, inst4|LessThan0~7, Main, 1
instance = comp, \inst4|LessThan0~8\, inst4|LessThan0~8, Main, 1
instance = comp, \inst4|LessThan0~9\, inst4|LessThan0~9, Main, 1
instance = comp, \inst4|flag_error~2\, inst4|flag_error~2, Main, 1
instance = comp, \inst4|flag_error\, inst4|flag_error, Main, 1
instance = comp, \SW0~input\, SW0~input, Main, 1
instance = comp, \inst1|Decoder0~7\, inst1|Decoder0~7, Main, 1
instance = comp, \inst1|r_RX_Byte[1]~6\, inst1|r_RX_Byte[1]~6, Main, 1
instance = comp, \inst1|r_RX_Byte[1]\, inst1|r_RX_Byte[1], Main, 1
instance = comp, \inst1|Decoder0~6\, inst1|Decoder0~6, Main, 1
instance = comp, \inst1|r_RX_Byte[2]~5\, inst1|r_RX_Byte[2]~5, Main, 1
instance = comp, \inst1|r_RX_Byte[2]\, inst1|r_RX_Byte[2], Main, 1
instance = comp, \inst1|Decoder0~8\, inst1|Decoder0~8, Main, 1
instance = comp, \inst1|r_RX_Byte[0]~7\, inst1|r_RX_Byte[0]~7, Main, 1
instance = comp, \inst1|r_RX_Byte[0]\, inst1|r_RX_Byte[0], Main, 1
instance = comp, \inst1|Decoder0~5\, inst1|Decoder0~5, Main, 1
instance = comp, \inst1|r_RX_Byte[3]~4\, inst1|r_RX_Byte[3]~4, Main, 1
instance = comp, \inst1|r_RX_Byte[3]\, inst1|r_RX_Byte[3], Main, 1
instance = comp, \inst|process_0~0\, inst|process_0~0, Main, 1
instance = comp, \inst|process_0~1\, inst|process_0~1, Main, 1
instance = comp, \inst|LessThan2~0\, inst|LessThan2~0, Main, 1
instance = comp, \inst|LessThan2~1\, inst|LessThan2~1, Main, 1
instance = comp, \inst|PWM_SVmot~3\, inst|PWM_SVmot~3, Main, 1
instance = comp, \inst|PWM_SVmot~0\, inst|PWM_SVmot~0, Main, 1
instance = comp, \inst|LessThan3~1\, inst|LessThan3~1, Main, 1
instance = comp, \inst|LessThan3~0\, inst|LessThan3~0, Main, 1
instance = comp, \inst|PWM_SVmot~4\, inst|PWM_SVmot~4, Main, 1
instance = comp, \inst|PWM_SVmot~9\, inst|PWM_SVmot~9, Main, 1
instance = comp, \inst|innercounter[3]~0\, inst|innercounter[3]~0, Main, 1
instance = comp, \inst|flag~0\, inst|flag~0, Main, 1
instance = comp, \inst|flag\, inst|flag, Main, 1
instance = comp, \inst|innercounter~3\, inst|innercounter~3, Main, 1
instance = comp, \inst|innercounter[3]~2\, inst|innercounter[3]~2, Main, 1
instance = comp, \inst|innercounter[2]\, inst|innercounter[2], Main, 1
instance = comp, \inst|innercounter~5\, inst|innercounter~5, Main, 1
instance = comp, \inst|innercounter[1]\, inst|innercounter[1], Main, 1
instance = comp, \inst|innercounter~4\, inst|innercounter~4, Main, 1
instance = comp, \inst|innercounter[0]\, inst|innercounter[0], Main, 1
instance = comp, \inst|innercounter~1\, inst|innercounter~1, Main, 1
instance = comp, \inst|innercounter[3]\, inst|innercounter[3], Main, 1
instance = comp, \inst|PWM_SVmot~12\, inst|PWM_SVmot~12, Main, 1
instance = comp, \inst4|RX_data_OUT[1]~0\, inst4|RX_data_OUT[1]~0, Main, 1
instance = comp, \inst|PWM_SVmot~5\, inst|PWM_SVmot~5, Main, 1
instance = comp, \inst|PWM_SVmot~6\, inst|PWM_SVmot~6, Main, 1
instance = comp, \inst|PWM_SVmot~13\, inst|PWM_SVmot~13, Main, 1
instance = comp, \inst|PWM_SVmot~10\, inst|PWM_SVmot~10, Main, 1
instance = comp, \inst|PWM_SVmot~11\, inst|PWM_SVmot~11, Main, 1
instance = comp, \inst|PWM_SVmot~7\, inst|PWM_SVmot~7, Main, 1
instance = comp, \inst|PWM_SVmot~8\, inst|PWM_SVmot~8, Main, 1
instance = comp, \inst|PWM_SVmot\, inst|PWM_SVmot, Main, 1
instance = comp, \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, Main, 1
instance = comp, \inst5|U0|Add0~0\, inst5|U0|Add0~0, Main, 1
instance = comp, \inst5|U0|counter[0]\, inst5|U0|counter[0], Main, 1
instance = comp, \inst5|U0|Add0~2\, inst5|U0|Add0~2, Main, 1
instance = comp, \inst5|U0|counter[1]\, inst5|U0|counter[1], Main, 1
instance = comp, \inst5|U0|Add0~4\, inst5|U0|Add0~4, Main, 1
instance = comp, \inst5|U0|counter[2]\, inst5|U0|counter[2], Main, 1
instance = comp, \inst5|U0|Add0~6\, inst5|U0|Add0~6, Main, 1
instance = comp, \inst5|U0|counter[3]\, inst5|U0|counter[3], Main, 1
instance = comp, \inst5|U0|Add0~8\, inst5|U0|Add0~8, Main, 1
instance = comp, \inst5|U0|counter[4]\, inst5|U0|counter[4], Main, 1
instance = comp, \inst5|U0|Add0~10\, inst5|U0|Add0~10, Main, 1
instance = comp, \inst5|U0|counter~3\, inst5|U0|counter~3, Main, 1
instance = comp, \inst5|U0|counter[5]\, inst5|U0|counter[5], Main, 1
instance = comp, \inst5|U0|Add0~12\, inst5|U0|Add0~12, Main, 1
instance = comp, \inst5|U0|counter[6]\, inst5|U0|counter[6], Main, 1
instance = comp, \inst5|U0|Equal0~0\, inst5|U0|Equal0~0, Main, 1
instance = comp, \inst5|U0|Add0~14\, inst5|U0|Add0~14, Main, 1
instance = comp, \inst5|U0|counter[7]\, inst5|U0|counter[7], Main, 1
instance = comp, \inst5|U0|Add0~16\, inst5|U0|Add0~16, Main, 1
instance = comp, \inst5|U0|counter[8]\, inst5|U0|counter[8], Main, 1
instance = comp, \inst5|U0|Add0~18\, inst5|U0|Add0~18, Main, 1
instance = comp, \inst5|U0|counter~2\, inst5|U0|counter~2, Main, 1
instance = comp, \inst5|U0|counter[9]\, inst5|U0|counter[9], Main, 1
instance = comp, \inst5|U0|Add0~20\, inst5|U0|Add0~20, Main, 1
instance = comp, \inst5|U0|counter~0\, inst5|U0|counter~0, Main, 1
instance = comp, \inst5|U0|counter[10]\, inst5|U0|counter[10], Main, 1
instance = comp, \inst5|U0|Equal0~2\, inst5|U0|Equal0~2, Main, 1
instance = comp, \inst5|U0|Equal0~1\, inst5|U0|Equal0~1, Main, 1
instance = comp, \inst5|U0|Equal0~3\, inst5|U0|Equal0~3, Main, 1
instance = comp, \inst5|U0|Equal0~4\, inst5|U0|Equal0~4, Main, 1
instance = comp, \inst5|U0|Add0~22\, inst5|U0|Add0~22, Main, 1
instance = comp, \inst5|U0|counter~1\, inst5|U0|counter~1, Main, 1
instance = comp, \inst5|U0|counter[11]\, inst5|U0|counter[11], Main, 1
instance = comp, \inst5|U0|Add0~24\, inst5|U0|Add0~24, Main, 1
instance = comp, \inst5|U0|counter[12]\, inst5|U0|counter[12], Main, 1
instance = comp, \inst5|U0|Add0~26\, inst5|U0|Add0~26, Main, 1
instance = comp, \inst5|U0|counter[13]\, inst5|U0|counter[13], Main, 1
instance = comp, \inst5|U0|Add0~28\, inst5|U0|Add0~28, Main, 1
instance = comp, \inst5|U0|counter~4\, inst5|U0|counter~4, Main, 1
instance = comp, \inst5|U0|counter[14]\, inst5|U0|counter[14], Main, 1
instance = comp, \inst5|U0|PWM_DCmot~3\, inst5|U0|PWM_DCmot~3, Main, 1
instance = comp, \inst5|U0|PWM_DCmot~4\, inst5|U0|PWM_DCmot~4, Main, 1
instance = comp, \inst5|U0|PWM_DCmot~2\, inst5|U0|PWM_DCmot~2, Main, 1
instance = comp, \inst5|U0|PWM_DCmot~5\, inst5|U0|PWM_DCmot~5, Main, 1
instance = comp, \inst1|Decoder0~4\, inst1|Decoder0~4, Main, 1
instance = comp, \inst1|r_RX_Byte[4]~3\, inst1|r_RX_Byte[4]~3, Main, 1
instance = comp, \inst1|r_RX_Byte[4]\, inst1|r_RX_Byte[4], Main, 1
instance = comp, \inst1|Decoder0~3\, inst1|Decoder0~3, Main, 1
instance = comp, \inst1|r_RX_Byte[5]~2\, inst1|r_RX_Byte[5]~2, Main, 1
instance = comp, \inst1|r_RX_Byte[5]\, inst1|r_RX_Byte[5], Main, 1
instance = comp, \inst1|Decoder0~2\, inst1|Decoder0~2, Main, 1
instance = comp, \inst1|r_RX_Byte[6]~1\, inst1|r_RX_Byte[6]~1, Main, 1
instance = comp, \inst1|r_RX_Byte[6]\, inst1|r_RX_Byte[6], Main, 1
instance = comp, \inst5|U0|PWM_DCmot~0\, inst5|U0|PWM_DCmot~0, Main, 1
instance = comp, \inst5|U0|PWM_DCmot~1\, inst5|U0|PWM_DCmot~1, Main, 1
instance = comp, \inst5|U0|PWM_DCmot~6\, inst5|U0|PWM_DCmot~6, Main, 1
instance = comp, \inst5|U0|PWM_DCmot\, inst5|U0|PWM_DCmot, Main, 1
instance = comp, \inst1|r_RX_Byte[7]~0\, inst1|r_RX_Byte[7]~0, Main, 1
instance = comp, \inst1|r_RX_Byte[7]\, inst1|r_RX_Byte[7], Main, 1
instance = comp, \inst5|PWM_DCmot~0\, inst5|PWM_DCmot~0, Main, 1
instance = comp, \inst5|PWM_DCmot\, inst5|PWM_DCmot, Main, 1
instance = comp, \inst5|U_rev|PWM_DCmot~0\, inst5|U_rev|PWM_DCmot~0, Main, 1
instance = comp, \inst5|U_rev|PWM_DCmot~1\, inst5|U_rev|PWM_DCmot~1, Main, 1
instance = comp, \inst5|U_rev|PWM_DCmot~2\, inst5|U_rev|PWM_DCmot~2, Main, 1
instance = comp, \inst5|U_rev|PWM_DCmot\, inst5|U_rev|PWM_DCmot, Main, 1
instance = comp, \inst5|PWM_DCmot_rev~0\, inst5|PWM_DCmot_rev~0, Main, 1
instance = comp, \inst5|PWM_DCmot_rev\, inst5|PWM_DCmot_rev, Main, 1
instance = comp, \SW2~input\, SW2~input, Main, 1
instance = comp, \SW1~input\, SW1~input, Main, 1
instance = comp, \inst3|Mux0~0\, inst3|Mux0~0, Main, 1
instance = comp, \inst4|assign~0\, inst4|assign~0, Main, 1
instance = comp, \inst3|Mux1~0\, inst3|Mux1~0, Main, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, Main, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, Main, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, Main, 1
