--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml PLC.twx PLC.ncd -o PLC.twr PLC.pcf -ucf
BPC3011-Papilio_Pro-general.ucf

Design file:              PLC.ncd
Physical constraint file: PLC.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 878 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.220ns.
--------------------------------------------------------------------------------

Paths for end point REG/Mram_REG8_Narrowed (SLICE_X12Y50.AX), 226 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG/A_0 (FF)
  Destination:          REG/Mram_REG8_Narrowed (RAM)
  Requirement:          15.625ns
  Data Path Delay:      6.563ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: REG/A_0 to REG/Mram_REG8_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   REG/A<3>
                                                       REG/A_0
    SLICE_X12Y53.A2      net (fanout=5)        1.445   REG/A<0>
    SLICE_X12Y53.COUT    Topcya                0.482   ALU/Madd_n0036_cy<3>
                                                       A<0>LogicTrst1
                                                       ALU/Madd_n0036_cy<3>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   ALU/Madd_n0036_cy<3>
    SLICE_X12Y54.BMUX    Tcinb                 0.310   ALU/n0036<7>
                                                       ALU/Madd_n0036_xor<7>
    SLICE_X12Y56.B3      net (fanout=3)        0.690   ALU/n0036<5>
    SLICE_X12Y56.DMUX    Topbd                 0.695   ALU/A[15]_GND_7_o_add_5_OUT<7>
                                                       ALU/n0036<5>_rt
                                                       ALU/Madd_A[15]_GND_7_o_add_5_OUT_xor<7>
    SLICE_X10Y52.B3      net (fanout=1)        1.328   ALU/A[15]_GND_7_o_add_5_OUT<7>
    SLICE_X10Y52.B       Tilo                  0.235   REG/A<7>
                                                       ALU/OUTPUT<7>2
    SLICE_X12Y50.AX      net (fanout=2)        0.936   LED_7_OBUF
    SLICE_X12Y50.CLK     Tds                  -0.086   REG/_n0050<0>
                                                       REG/Mram_REG8_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                      6.563ns (2.161ns logic, 4.402ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG/A_0 (FF)
  Destination:          REG/Mram_REG8_Narrowed (RAM)
  Requirement:          15.625ns
  Data Path Delay:      6.555ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: REG/A_0 to REG/Mram_REG8_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   REG/A<3>
                                                       REG/A_0
    SLICE_X12Y53.A2      net (fanout=5)        1.445   REG/A<0>
    SLICE_X12Y53.COUT    Topcya                0.474   ALU/Madd_n0036_cy<3>
                                                       ALU/Madd_n0036_lut<0>
                                                       ALU/Madd_n0036_cy<3>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   ALU/Madd_n0036_cy<3>
    SLICE_X12Y54.BMUX    Tcinb                 0.310   ALU/n0036<7>
                                                       ALU/Madd_n0036_xor<7>
    SLICE_X12Y56.B3      net (fanout=3)        0.690   ALU/n0036<5>
    SLICE_X12Y56.DMUX    Topbd                 0.695   ALU/A[15]_GND_7_o_add_5_OUT<7>
                                                       ALU/n0036<5>_rt
                                                       ALU/Madd_A[15]_GND_7_o_add_5_OUT_xor<7>
    SLICE_X10Y52.B3      net (fanout=1)        1.328   ALU/A[15]_GND_7_o_add_5_OUT<7>
    SLICE_X10Y52.B       Tilo                  0.235   REG/A<7>
                                                       ALU/OUTPUT<7>2
    SLICE_X12Y50.AX      net (fanout=2)        0.936   LED_7_OBUF
    SLICE_X12Y50.CLK     Tds                  -0.086   REG/_n0050<0>
                                                       REG/Mram_REG8_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                      6.555ns (2.153ns logic, 4.402ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG/A_0 (FF)
  Destination:          REG/Mram_REG8_Narrowed (RAM)
  Requirement:          15.625ns
  Data Path Delay:      6.466ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: REG/A_0 to REG/Mram_REG8_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   REG/A<3>
                                                       REG/A_0
    SLICE_X12Y53.A2      net (fanout=5)        1.445   REG/A<0>
    SLICE_X12Y53.BMUX    Topab                 0.532   ALU/Madd_n0036_cy<3>
                                                       ALU/Madd_n0036_lut<0>
                                                       ALU/Madd_n0036_cy<3>
    SLICE_X12Y55.B3      net (fanout=3)        0.666   ALU/n0036<1>
    SLICE_X12Y55.COUT    Topcyb                0.483   ALU/Madd_A[15]_GND_7_o_add_5_OUT_cy<3>
                                                       ALU/n0036<1>_rt
                                                       ALU/Madd_A[15]_GND_7_o_add_5_OUT_cy<3>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   ALU/Madd_A[15]_GND_7_o_add_5_OUT_cy<3>
    SLICE_X12Y56.DMUX    Tcind                 0.320   ALU/A[15]_GND_7_o_add_5_OUT<7>
                                                       ALU/Madd_A[15]_GND_7_o_add_5_OUT_xor<7>
    SLICE_X10Y52.B3      net (fanout=1)        1.328   ALU/A[15]_GND_7_o_add_5_OUT<7>
    SLICE_X10Y52.B       Tilo                  0.235   REG/A<7>
                                                       ALU/OUTPUT<7>2
    SLICE_X12Y50.AX      net (fanout=2)        0.936   LED_7_OBUF
    SLICE_X12Y50.CLK     Tds                  -0.086   REG/_n0050<0>
                                                       REG/Mram_REG8_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                      6.466ns (2.009ns logic, 4.457ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point REG/Mram_REG3_Narrowed (SLICE_X12Y50.CI), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG/A_0 (FF)
  Destination:          REG/Mram_REG3_Narrowed (RAM)
  Requirement:          15.625ns
  Data Path Delay:      6.316ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: REG/A_0 to REG/Mram_REG3_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   REG/A<3>
                                                       REG/A_0
    SLICE_X12Y53.A2      net (fanout=5)        1.445   REG/A<0>
    SLICE_X12Y53.BMUX    Topab                 0.532   ALU/Madd_n0036_cy<3>
                                                       ALU/Madd_n0036_lut<0>
                                                       ALU/Madd_n0036_cy<3>
    SLICE_X12Y55.B3      net (fanout=3)        0.666   ALU/n0036<1>
    SLICE_X12Y55.CMUX    Topbc                 0.650   ALU/Madd_A[15]_GND_7_o_add_5_OUT_cy<3>
                                                       ALU/n0036<1>_rt
                                                       ALU/Madd_A[15]_GND_7_o_add_5_OUT_cy<3>
    SLICE_X12Y47.B2      net (fanout=1)        1.478   ALU/A[15]_GND_7_o_add_5_OUT<2>
    SLICE_X12Y47.B       Tilo                  0.254   ALUfunc_2
                                                       ALU/OUTPUT<2>2
    SLICE_X12Y50.CI      net (fanout=2)        0.675   LED_2_OBUF
    SLICE_X12Y50.CLK     Tds                   0.091   REG/_n0050<0>
                                                       REG/Mram_REG3_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                      6.316ns (2.052ns logic, 4.264ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG/A_0 (FF)
  Destination:          REG/Mram_REG3_Narrowed (RAM)
  Requirement:          15.625ns
  Data Path Delay:      6.310ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: REG/A_0 to REG/Mram_REG3_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   REG/A<3>
                                                       REG/A_0
    SLICE_X12Y53.A2      net (fanout=5)        1.445   REG/A<0>
    SLICE_X12Y53.BMUX    Topab                 0.526   ALU/Madd_n0036_cy<3>
                                                       A<0>LogicTrst1
                                                       ALU/Madd_n0036_cy<3>
    SLICE_X12Y55.B3      net (fanout=3)        0.666   ALU/n0036<1>
    SLICE_X12Y55.CMUX    Topbc                 0.650   ALU/Madd_A[15]_GND_7_o_add_5_OUT_cy<3>
                                                       ALU/n0036<1>_rt
                                                       ALU/Madd_A[15]_GND_7_o_add_5_OUT_cy<3>
    SLICE_X12Y47.B2      net (fanout=1)        1.478   ALU/A[15]_GND_7_o_add_5_OUT<2>
    SLICE_X12Y47.B       Tilo                  0.254   ALUfunc_2
                                                       ALU/OUTPUT<2>2
    SLICE_X12Y50.CI      net (fanout=2)        0.675   LED_2_OBUF
    SLICE_X12Y50.CLK     Tds                   0.091   REG/_n0050<0>
                                                       REG/Mram_REG3_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (2.046ns logic, 4.264ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG/A_0 (FF)
  Destination:          REG/Mram_REG3_Narrowed (RAM)
  Requirement:          15.625ns
  Data Path Delay:      6.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: REG/A_0 to REG/Mram_REG3_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   REG/A<3>
                                                       REG/A_0
    SLICE_X12Y53.A2      net (fanout=5)        1.445   REG/A<0>
    SLICE_X12Y53.CMUX    Topac                 0.633   ALU/Madd_n0036_cy<3>
                                                       ALU/Madd_n0036_lut<0>
                                                       ALU/Madd_n0036_cy<3>
    SLICE_X12Y55.C3      net (fanout=3)        0.626   ALU/n0036<2>
    SLICE_X12Y55.CMUX    Topcc                 0.495   ALU/Madd_A[15]_GND_7_o_add_5_OUT_cy<3>
                                                       ALU/n0036<2>_rt
                                                       ALU/Madd_A[15]_GND_7_o_add_5_OUT_cy<3>
    SLICE_X12Y47.B2      net (fanout=1)        1.478   ALU/A[15]_GND_7_o_add_5_OUT<2>
    SLICE_X12Y47.B       Tilo                  0.254   ALUfunc_2
                                                       ALU/OUTPUT<2>2
    SLICE_X12Y50.CI      net (fanout=2)        0.675   LED_2_OBUF
    SLICE_X12Y50.CLK     Tds                   0.091   REG/_n0050<0>
                                                       REG/Mram_REG3_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (1.998ns logic, 4.224ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point REG/Mram_REG7_Narrowed (SLICE_X12Y50.AI), 184 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG/A_0 (FF)
  Destination:          REG/Mram_REG7_Narrowed (RAM)
  Requirement:          15.625ns
  Data Path Delay:      6.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: REG/A_0 to REG/Mram_REG7_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   REG/A<3>
                                                       REG/A_0
    SLICE_X12Y53.A2      net (fanout=5)        1.445   REG/A<0>
    SLICE_X12Y53.COUT    Topcya                0.482   ALU/Madd_n0036_cy<3>
                                                       A<0>LogicTrst1
                                                       ALU/Madd_n0036_cy<3>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   ALU/Madd_n0036_cy<3>
    SLICE_X12Y54.BMUX    Tcinb                 0.310   ALU/n0036<7>
                                                       ALU/Madd_n0036_xor<7>
    SLICE_X12Y56.B3      net (fanout=3)        0.690   ALU/n0036<5>
    SLICE_X12Y56.CMUX    Topbc                 0.650   ALU/A[15]_GND_7_o_add_5_OUT<7>
                                                       ALU/n0036<5>_rt
                                                       ALU/Madd_A[15]_GND_7_o_add_5_OUT_xor<7>
    SLICE_X10Y53.B6      net (fanout=1)        0.797   ALU/A[15]_GND_7_o_add_5_OUT<6>
    SLICE_X10Y53.B       Tilo                  0.235   N6
                                                       ALU/OUTPUT<6>2
    SLICE_X12Y50.AI      net (fanout=2)        0.969   LED_6_OBUF
    SLICE_X12Y50.CLK     Tds                   0.062   REG/_n0050<0>
                                                       REG/Mram_REG7_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                      6.168ns (2.264ns logic, 3.904ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG/A_0 (FF)
  Destination:          REG/Mram_REG7_Narrowed (RAM)
  Requirement:          15.625ns
  Data Path Delay:      6.160ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: REG/A_0 to REG/Mram_REG7_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   REG/A<3>
                                                       REG/A_0
    SLICE_X12Y53.A2      net (fanout=5)        1.445   REG/A<0>
    SLICE_X12Y53.COUT    Topcya                0.474   ALU/Madd_n0036_cy<3>
                                                       ALU/Madd_n0036_lut<0>
                                                       ALU/Madd_n0036_cy<3>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   ALU/Madd_n0036_cy<3>
    SLICE_X12Y54.BMUX    Tcinb                 0.310   ALU/n0036<7>
                                                       ALU/Madd_n0036_xor<7>
    SLICE_X12Y56.B3      net (fanout=3)        0.690   ALU/n0036<5>
    SLICE_X12Y56.CMUX    Topbc                 0.650   ALU/A[15]_GND_7_o_add_5_OUT<7>
                                                       ALU/n0036<5>_rt
                                                       ALU/Madd_A[15]_GND_7_o_add_5_OUT_xor<7>
    SLICE_X10Y53.B6      net (fanout=1)        0.797   ALU/A[15]_GND_7_o_add_5_OUT<6>
    SLICE_X10Y53.B       Tilo                  0.235   N6
                                                       ALU/OUTPUT<6>2
    SLICE_X12Y50.AI      net (fanout=2)        0.969   LED_6_OBUF
    SLICE_X12Y50.CLK     Tds                   0.062   REG/_n0050<0>
                                                       REG/Mram_REG7_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (2.256ns logic, 3.904ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG/A_0 (FF)
  Destination:          REG/Mram_REG7_Narrowed (RAM)
  Requirement:          15.625ns
  Data Path Delay:      6.075ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: REG/A_0 to REG/Mram_REG7_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.AQ      Tcko                  0.525   REG/A<3>
                                                       REG/A_0
    SLICE_X12Y53.A2      net (fanout=5)        1.445   REG/A<0>
    SLICE_X12Y53.BMUX    Topab                 0.532   ALU/Madd_n0036_cy<3>
                                                       ALU/Madd_n0036_lut<0>
                                                       ALU/Madd_n0036_cy<3>
    SLICE_X12Y55.B3      net (fanout=3)        0.666   ALU/n0036<1>
    SLICE_X12Y55.COUT    Topcyb                0.483   ALU/Madd_A[15]_GND_7_o_add_5_OUT_cy<3>
                                                       ALU/n0036<1>_rt
                                                       ALU/Madd_A[15]_GND_7_o_add_5_OUT_cy<3>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   ALU/Madd_A[15]_GND_7_o_add_5_OUT_cy<3>
    SLICE_X12Y56.CMUX    Tcinc                 0.279   ALU/A[15]_GND_7_o_add_5_OUT<7>
                                                       ALU/Madd_A[15]_GND_7_o_add_5_OUT_xor<7>
    SLICE_X10Y53.B6      net (fanout=1)        0.797   ALU/A[15]_GND_7_o_add_5_OUT<6>
    SLICE_X10Y53.B       Tilo                  0.235   N6
                                                       ALU/OUTPUT<6>2
    SLICE_X12Y50.AI      net (fanout=2)        0.969   LED_6_OBUF
    SLICE_X12Y50.CLK     Tds                   0.062   REG/_n0050<0>
                                                       REG/Mram_REG7_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                      6.075ns (2.116ns logic, 3.959ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PC_0 (SLICE_X12Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_0 (FF)
  Destination:          PC_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_0 to PC_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AQ      Tcko                  0.234   PC<3>
                                                       PC_0
    SLICE_X12Y46.A6      net (fanout=5)        0.038   PC<0>
    SLICE_X12Y46.CLK     Tah         (-Th)    -0.197   PC<3>
                                                       Mcount_PC_xor<0>11_INV_0
                                                       PC_0
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.431ns logic, 0.038ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

Paths for end point PC_3 (SLICE_X12Y46.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               start (FF)
  Destination:          PC_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.043 - 0.040)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: start to PC_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.234   start
                                                       start
    SLICE_X12Y45.A6      net (fanout=1)        0.018   start
    SLICE_X12Y45.A       Tilo                  0.156   start
                                                       start_inv1_INV_0
    SLICE_X12Y46.CE      net (fanout=1)        0.171   start_inv
    SLICE_X12Y46.CLK     Tckce       (-Th)     0.104   PC<3>
                                                       PC_3
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.286ns logic, 0.189ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point PC_1 (SLICE_X12Y46.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               start (FF)
  Destination:          PC_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.043 - 0.040)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: start to PC_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.234   start
                                                       start
    SLICE_X12Y45.A6      net (fanout=1)        0.018   start
    SLICE_X12Y45.A       Tilo                  0.156   start
                                                       start_inv1_INV_0
    SLICE_X12Y46.CE      net (fanout=1)        0.171   start_inv
    SLICE_X12Y46.CLK     Tckce       (-Th)     0.102   PC<3>
                                                       PC_1
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.288ns logic, 0.189ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: REG/_n0050<0>/CLK
  Logical resource: REG/Mram_REG8_Narrowed/CLK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: REG/_n0050<0>/CLK
  Logical resource: REG/Mram_REG7_Narrowed/CLK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.737|    2.366|    6.610|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 878 paths, 0 nets, and 184 connections

Design statistics:
   Minimum period:  13.220ns{1}   (Maximum frequency:  75.643MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 15 16:04:13 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



