$date
	Sat Oct 22 21:32:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#869494
b11110 &
b11110 %
1$
b11110 !
1"
#869495
0"
#869498
b1111 &
b1111 %
#869502
b101110 &
b101110 %
#869506
b10111 &
b10111 %
#869510
b1000110 &
b1000110 %
#869514
b100011 &
b100011 %
#869518
b1101010 &
b1101010 %
#869522
b110101 &
b110101 %
#869526
b10100000 &
b10100000 %
#869530
b1010000 &
b1010000 %
#869534
b101000 &
b101000 %
#869538
b10100 &
b10100 %
#869542
b1010 &
b1010 %
#869546
b101 &
b101 %
#869550
b10000 &
b10000 %
#869554
b1000 &
b1000 %
#869558
b100 &
b100 %
#869562
b10 &
b10 %
#869566
b1 &
1#
b1 %
#869570
b0 &
b0 %
0#
0$
#1904383
b1101 !
1"
#1904386
b1101 &
b1101 %
1$
#1904387
0"
#1904390
b101000 &
b101000 %
#1904394
b10100 &
b10100 %
#1904398
b1010 &
b1010 %
#1904402
b101 &
b101 %
#1904406
b10000 &
b10000 %
#1904410
b1000 &
b1000 %
#1904414
b100 &
b100 %
#1904418
b10 &
b10 %
#1904422
b1 &
1#
b1 %
#1904426
b0 &
b0 %
0#
0$
#2878670
b110 &
b110 %
1$
b110 !
1"
#2878671
0"
#2878674
b11 &
b11 %
#2878678
b1010 &
b1010 %
#2878682
b101 &
b101 %
#2878686
b10000 &
b10000 %
#2878690
b1000 &
b1000 %
#2878694
b100 &
b100 %
#2878698
b10 &
b10 %
#2878702
b1 &
1#
b1 %
#2878706
b0 &
b0 %
0#
0$
#4500012
