****************************************
Report : qor
Design : fifo1_sram
Version: O-2018.06
Date   : Thu Apr  9 11:46:40 2020
****************************************

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           12
  Critical Path Length:                   2.846
  Critical Path Slack:                    3.744
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   6.655
  Critical Path Slack:                   -3.738
  Total Negative Slack:                 -32.087
  No. of Violating Paths:                    10
  ---------------------------------------------

  Timing Path Group 'rclk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   6.718
  Critical Path Slack:                   -0.127
  Total Negative Slack:                  -0.235
  No. of Violating Paths:                     2
  ---------------------------------------------

  Timing Path Group 'wclk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           21
  Critical Path Length:                   7.899
  Critical Path Slack:                    1.463
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                    5
  Hierarchical Port Count:                  190
  Leaf Cell Count:                          438
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:                616.044
  Total cell area:                   371392.781
  Design Area:                       372008.812
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:             2001
  max_capacitance Count:                     39
  min_capacitance Count:                     64
  max_transition Count:                       5
  max_capacitance Cost:              -29306.684
  min_capacitance Cost:                  -5.696
  max_transition Cost:                  -10.434
  Total DRC Cost:                    -29322.812
  ---------------------------------------------

1
