#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jul 22 09:01:22 2018
# Process ID: 27447
# Current directory: /home/iavendano/pynq-copter/pynqcopter/hex
# Command line: vivado hex/hex.xpr
# Log file: /home/iavendano/pynq-copter/pynqcopter/hex/vivado.log
# Journal file: /home/iavendano/pynq-copter/pynqcopter/hex/vivado.jou
#-----------------------------------------------------------
start_gui
open_project hex/hex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iavendano/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'UCSD:hlsip:ctrlloop:1.0'. The one found in IP location '/home/iavendano/pynq-copter/pynqcopter/ip/sensor/ctrlloop/ctrlloop/impl/ip' will take precedence over the same IP in locations: 
   /home/iavendano/pynq-copter/pynqcopter/ip/pid/ctrlloop/ctrlloop/impl/ip
   /home/iavendano/pynq-copter/pynqcopter/ip/ctrlloop/ctrlloop/ctrlloop/impl/ip
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 6250.910 ; gain = 97.617 ; free physical = 135215 ; free virtual = 504013
update_compile_order -fileset sources_1
open_bd_design {/home/iavendano/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/hex.bd}
Adding cell -- xilinx.com:user:wire_distributor:1.0 - arduinoGpioBreakout
Adding cell -- UCSD:hlsip:ctrlloop:1.0 - ctrlLoop
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - ctrlLoopUart
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - plClk
Adding cell -- xilinx.com:ip:axi_intc:4.1 - plIntrController
Adding cell -- xilinx.com:ip:xlconcat:2.1 - plIrqConcat
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - userReset
Adding cell -- xilinx.com:ip:xlslice:1.0 - userResetSlice
WARNING: [BD 41-1731] Type mismatch between connected pins: /plIntrController/irq(undef) and /processing_system7_0/IRQ_F2P(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ctrlLoopUart/interrupt(intr) and /ctrlLoop/interrupt_V(data)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <hex> from BD file </home/iavendano/pynq-copter/pynqcopter/hex/hex/hex.srcs/sources_1/bd/hex/hex.bd>
