

================================================================
== Vitis HLS Report for 'quantl'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.541 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       62|       64|  0.496 us|  0.512 us|   62|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                 |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance    | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |wd_abs_r_fu_116  |abs_r  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- quantl_label9  |       60|       61|         2|          -|          -|    30|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      69|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     1|        0|      73|    -|
|Memory               |        0|     -|       32|      35|    -|
|Multiplexer          |        -|     -|        -|      62|    -|
|Register             |        -|     -|       74|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|      106|     239|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |wd_abs_r_fu_116           |abs_r                 |        0|   0|  0|  71|    0|
    |mul_15ns_15ns_30_1_1_U57  |mul_15ns_15ns_30_1_1  |        0|   1|  0|   2|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   1|  0|  73|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |decis_levl_U     |quantl_decis_levl_ROM_AUTO_1R     |        0|  16|  17|    0|    30|   15|     1|          450|
    |quant26bt_neg_U  |quantl_quant26bt_neg_ROM_AUTO_1R  |        0|   8|   9|    0|    31|    6|     1|          186|
    |quant26bt_pos_U  |quantl_quant26bt_pos_ROM_AUTO_1R  |        0|   8|   9|    0|    31|    6|     1|          186|
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                  |        0|  32|  35|    0|    92|   27|     3|          822|
    +-----------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln493_fu_140_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln493_fu_134_p2  |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln496_fu_174_p2  |      icmp|   0|  0|  39|          32|          32|
    |ril_2_fu_196_p3       |    select|   0|  0|   6|           1|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  69|          43|          42|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  26|          5|    1|          5|
    |ap_phi_mux_mil_02_phi_fu_109_p4  |   9|          2|    5|         10|
    |ap_return                        |   9|          2|    6|         12|
    |mil_02_reg_105                   |   9|          2|    5|         10|
    |mil_fu_50                        |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  62|         13|   22|         47|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln493_reg_232   |   5|   0|    5|          0|
    |ap_CS_fsm           |   4|   0|    4|          0|
    |ap_return_preg      |   6|   0|    6|          0|
    |icmp_ln493_reg_228  |   1|   0|    1|          0|
    |mil_02_reg_105      |   5|   0|    5|          0|
    |mil_fu_50           |   5|   0|    5|          0|
    |tmp_reg_245         |   1|   0|    1|          0|
    |wd_reg_215          |  32|   0|   32|          0|
    |zext_ln493_reg_220  |  15|   0|   30|         15|
    +--------------------+----+----+-----+-----------+
    |Total               |  74|   0|   89|         15|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        quantl|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        quantl|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        quantl|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        quantl|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        quantl|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        quantl|  return value|
|ap_return  |  out|    6|  ap_ctrl_hs|        quantl|  return value|
|el         |   in|   32|     ap_none|            el|        scalar|
|detl       |   in|   15|     ap_none|          detl|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

