
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.45
 Yosys 0.17+103 (git sha1 a1babadd5, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_fifo_sync.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_socket_1n.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_fifo_sync.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:44: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:52: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:83: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:110: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:127: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:143: parameter 'PWR_FLASH_REQ_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:147: parameter 'PWR_FLASH_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:158: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:163: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:164: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top tlul_socket_1n -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.56

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top tlul_socket_1n

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:57: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:89: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:43: compiling module 'tlul_socket_1n'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101110,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:9: compiling module 'tlul_err_resp'
Importing module tlul_socket_1n.
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b010).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b010).
Importing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011).
Importing module prim_fifo_sync(Width=32'b01101110,Depth=32'b010).

3.3.1. Analyzing design hierarchy..
Top module:  \tlul_socket_1n
Used module:     \tlul_err_resp
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01000001,Depth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01101100,Depth=32'b010)
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011)
Used module:         \prim_fifo_sync(Width=32'b01101110,Depth=32'b010)

3.3.2. Analyzing design hierarchy..
Top module:  \tlul_socket_1n
Used module:     \tlul_err_resp
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01000001,Depth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01101100,Depth=32'b010)
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011)
Used module:         \prim_fifo_sync(Width=32'b01101110,Depth=32'b010)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101110,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010).
Optimizing module tlul_err_resp.
<suppressed ~11 debug messages>
Optimizing module tlul_socket_1n.
<suppressed ~7 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_fifo_sync(Width=32'b01101110,Depth=32'b010).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b010).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b010).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010).
Deleting now unused module tlul_err_resp.
<suppressed ~10 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~20 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 73 unused cells and 4093 unused wires.
<suppressed ~352 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module tlul_socket_1n...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$429 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$430 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$2172 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$2174 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$2194 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$2171 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$2173 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3183 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3189 ($aldff) from module tlul_socket_1n.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$429 ($adff) from module tlul_socket_1n (D = $verific$n209$42, Q = \num_req_outstanding).
Adding EN signal on $verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$430 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [2:0], Q = \dev_select_outstanding).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$2172 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [101:94], Q = \gen_err_resp.err_resp.err_source).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$2174 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [103:102], Q = \gen_err_resp.err_resp.err_size).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$2171 ($adff) from module tlul_socket_1n (D = $flatten\gen_err_resp.err_resp.$verific$n45$2134, Q = \gen_err_resp.err_resp.err_req_pending).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$2173 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109:107], Q = \gen_err_resp.err_resp.err_opcode).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\rspfifo.$verific$n58$2589, Q = \fifo_h.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\rspfifo.$verific$n91$2595, Q = \fifo_h.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3183 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\reqfifo.$verific$n58$3141, Q = \fifo_h.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3189 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\reqfifo.$verific$n91$3147, Q = \fifo_h.reqfifo.gen_normal_fifo.fifo_rptr).

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 26 unused cells and 26 unused wires.
<suppressed ~27 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.13.16. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 bits (of 9) from port B of cell tlul_socket_1n.$verific$sub_14$tlul_socket_1n.sv:122$424 ($sub).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_38$tlul_socket_1n.sv:138$448 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_51$tlul_socket_1n.sv:138$460 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_64$tlul_socket_1n.sv:138$472 ($eq).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_98$tlul_socket_1n.sv:169$498 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_101$tlul_socket_1n.sv:169$501 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_104$tlul_socket_1n.sv:169$504 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:74$3115 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$auto$opt_dff.cc:195:make_patterns_logic$3217 ($ne).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 2 bits (of 3) from wire tlul_socket_1n.tl_u_i[4][d_opcode].

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tlul_socket_1n:
  creating $macc model for $flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178 ($add).
  creating $macc model for $flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185 ($add).
  creating $macc model for $flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $verific$sub_14$tlul_socket_1n.sv:122$424 ($sub).
  creating $alu model for $macc $verific$sub_14$tlul_socket_1n.sv:122$424.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185.
  creating $alu model for $macc $flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178.
  creating $alu model for $verific$LessThan_122$tlul_socket_1n.sv:213$1937 ($le): new $alu
  creating $alu cell for $verific$LessThan_122$tlul_socket_1n.sv:213$1937: $auto$alumacc.cc:485:replace_alu$3241
  creating $alu cell for $flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178: $auto$alumacc.cc:485:replace_alu$3254
  creating $alu cell for $flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185: $auto$alumacc.cc:485:replace_alu$3257
  creating $alu cell for $flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3260
  creating $alu cell for $flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3263
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3266
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3269
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3272
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3275
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3278
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3281
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3284
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3287
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3290
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3293
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3296
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3299
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3302
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3305
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3308
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3311
  creating $alu cell for $verific$sub_14$tlul_socket_1n.sv:122$424: $auto$alumacc.cc:485:replace_alu$3314
  created 22 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:                978
   Number of wire bits:           8196
   Number of public wires:         808
   Number of public wire bits:    7721
   Number of memories:              10
   Number of memory bits:         1734
   Number of processes:              0
   Number of cells:                280
     $adff                           1
     $adffe                         26
     $alu                           22
     $and                           56
     $eq                            32
     $logic_not                      2
     $memrd                         10
     $memwr                         10
     $mux                           57
     $ne                             2
     $not                           56
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
tlul_socket_1n.fifo_h.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
Performed a total of 9 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing tlul_socket_1n.fifo_h.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.fifo_h.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.21.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.21.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\fifo_h.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\fifo_h.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port address `\fifo_h.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\fifo_h.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.21.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> memory_share

3.21.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> memory_collect

3.21.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:                978
   Number of wire bits:           8196
   Number of public wires:         808
   Number of public wire bits:    7721
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                270
     $adff                           1
     $adffe                         26
     $alu                           22
     $and                           56
     $eq                            32
     $logic_not                      2
     $mem_v2                        10
     $mux                           57
     $ne                             2
     $not                           56
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> stat

3.24. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:                978
   Number of wire bits:           8196
   Number of public wires:         808
   Number of public wire bits:    7721
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                270
     $adff                           1
     $adffe                         26
     $alu                           22
     $and                           56
     $eq                            32
     $logic_not                      2
     $mem_v2                        10
     $mux                           57
     $ne                             2
     $not                           56
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~1269 debug messages>

yosys> stat

3.26. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               1717
   Number of wire bits:          33420
   Number of public wires:         808
   Number of public wire bits:    7721
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2973
     $_AND_                        171
     $_DFFE_PN0P_                   65
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                      1
     $_MUX_                       2258
     $_NOT_                        142
     $_OR_                         118
     $_XOR_                        207
     $mem_v2                        10


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~779 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~174 debug messages>
Removed a total of 58 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 44 unused cells and 739 unused wires.
<suppressed ~55 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.27.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~100 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \fifo_h.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 110.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \fifo_h.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~20 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 50 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1]$6970 ($dff) from module tlul_socket_1n (D = { \tl_d_i[3].d_opcode \tl_d_i[3].d_param \tl_d_i[3].d_size \tl_d_i[3].d_source \tl_d_i[3].d_sink \gen_dfifo[3].fifo_d.rspfifo.wdata [47:16] \tl_d_i[3].d_user.rsp_intg \tl_d_i[3].d_user.data_intg \tl_d_i[3].d_error }, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0]$6968 ($dff) from module tlul_socket_1n (D = { \tl_d_i[3].d_opcode \tl_d_i[3].d_param \tl_d_i[3].d_size \tl_d_i[3].d_source \tl_d_i[3].d_sink \gen_dfifo[3].fifo_d.rspfifo.wdata [47:16] \tl_d_i[3].d_user.rsp_intg \tl_d_i[3].d_user.data_intg \tl_d_i[3].d_error }, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1]$6951 ($dff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109:3], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0]$6949 ($dff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109:3], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1]$6932 ($dff) from module tlul_socket_1n (D = { \tl_d_i[2].d_opcode \tl_d_i[2].d_param \tl_d_i[2].d_size \tl_d_i[2].d_source \tl_d_i[2].d_sink \gen_dfifo[2].fifo_d.rspfifo.wdata [47:16] \tl_d_i[2].d_user.rsp_intg \tl_d_i[2].d_user.data_intg \tl_d_i[2].d_error }, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0]$6930 ($dff) from module tlul_socket_1n (D = { \tl_d_i[2].d_opcode \tl_d_i[2].d_param \tl_d_i[2].d_size \tl_d_i[2].d_source \tl_d_i[2].d_sink \gen_dfifo[2].fifo_d.rspfifo.wdata [47:16] \tl_d_i[2].d_user.rsp_intg \tl_d_i[2].d_user.data_intg \tl_d_i[2].d_error }, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1]$6913 ($dff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109:3], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0]$6911 ($dff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109:3], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1]$6894 ($dff) from module tlul_socket_1n (D = { \tl_d_i[1].d_opcode \tl_d_i[1].d_param \tl_d_i[1].d_size \tl_d_i[1].d_source \tl_d_i[1].d_sink \gen_dfifo[1].fifo_d.rspfifo.wdata [47:16] \tl_d_i[1].d_user.rsp_intg \tl_d_i[1].d_user.data_intg \tl_d_i[1].d_error }, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0]$6892 ($dff) from module tlul_socket_1n (D = { \tl_d_i[1].d_opcode \tl_d_i[1].d_param \tl_d_i[1].d_size \tl_d_i[1].d_source \tl_d_i[1].d_sink \gen_dfifo[1].fifo_d.rspfifo.wdata [47:16] \tl_d_i[1].d_user.rsp_intg \tl_d_i[1].d_user.data_intg \tl_d_i[1].d_error }, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1]$6875 ($dff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109:3], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0]$6873 ($dff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109:3], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1]$6856 ($dff) from module tlul_socket_1n (D = { \tl_d_i[0].d_opcode \tl_d_i[0].d_param \tl_d_i[0].d_size \tl_d_i[0].d_source \tl_d_i[0].d_sink \gen_dfifo[0].fifo_d.rspfifo.wdata [47:16] \tl_d_i[0].d_user.rsp_intg \tl_d_i[0].d_user.data_intg \tl_d_i[0].d_error }, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0]$6854 ($dff) from module tlul_socket_1n (D = { \tl_d_i[0].d_opcode \tl_d_i[0].d_param \tl_d_i[0].d_size \tl_d_i[0].d_source \tl_d_i[0].d_sink \gen_dfifo[0].fifo_d.rspfifo.wdata [47:16] \tl_d_i[0].d_user.rsp_intg \tl_d_i[0].d_user.data_intg \tl_d_i[0].d_error }, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1]$6837 ($dff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109:3], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0]$6835 ($dff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109:3], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\fifo_h.rspfifo.gen_normal_fifo.storage[1]$6818 ($dff) from module tlul_socket_1n (D = { \fifo_h.rspfifo.wdata [64:49] \fifo_h.tl_d_i.d_sink \fifo_h.rspfifo.wdata [47:2] \fifo_h.tl_d_i.d_error }, Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\fifo_h.rspfifo.gen_normal_fifo.storage[0]$6816 ($dff) from module tlul_socket_1n (D = { \fifo_h.rspfifo.wdata [64:49] \fifo_h.tl_d_i.d_sink \fifo_h.rspfifo.wdata [47:2] \fifo_h.tl_d_i.d_error }, Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\fifo_h.reqfifo.gen_normal_fifo.storage[1]$6799 ($dff) from module tlul_socket_1n (D = { \tl_h_i.a_opcode \tl_h_i.a_param \tl_h_i.a_size \tl_h_i.a_source \tl_h_i.a_address \tl_h_i.a_mask \tl_h_i.a_data \tl_h_i.a_user.rsvd \tl_h_i.a_user.instr_type \tl_h_i.a_user.cmd_intg \tl_h_i.a_user.data_intg \dev_select_i }, Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\fifo_h.reqfifo.gen_normal_fifo.storage[0]$6797 ($dff) from module tlul_socket_1n (D = { \tl_h_i.a_opcode \tl_h_i.a_param \tl_h_i.a_size \tl_h_i.a_source \tl_h_i.a_address \tl_h_i.a_mask \tl_h_i.a_data \tl_h_i.a_user.rsvd \tl_h_i.a_user.instr_type \tl_h_i.a_user.cmd_intg \tl_h_i.a_user.data_intg \dev_select_i }, Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0]).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 20 unused cells and 20 unused wires.
<suppressed ~21 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~131 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.32.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.32.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  975 cells in clk=\clk_i, en=$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6832, arst={ }, srst={ }
  537 cells in clk=\clk_i, en=$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6883, arst={ }, srst={ }
  221 cells in clk=\clk_i, en=$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6807, arst={ }, srst={ }
  164 cells in clk=\clk_i, en=$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6984, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6978, arst={ }, srst={ }
  322 cells in clk=\clk_i, en=$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6965, arst={ }, srst={ }
  111 cells in clk=\clk_i, en=$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6813, arst={ }, srst={ }
  108 cells in clk=\clk_i, en=$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6959, arst={ }, srst={ }
  164 cells in clk=\clk_i, en=$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6946, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6826, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6940, arst={ }, srst={ }
  322 cells in clk=\clk_i, en=$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6927, arst={ }, srst={ }
  108 cells in clk=\clk_i, en=$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6921, arst={ }, srst={ }
  164 cells in clk=\clk_i, en=$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6908, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6902, arst={ }, srst={ }
  108 cells in clk=\clk_i, en=$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6889, arst={ }, srst={ }
  164 cells in clk=\clk_i, en=$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6870, arst={ }, srst={ }
  322 cells in clk=\clk_i, en=$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6851, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6864, arst={ }, srst={ }
  108 cells in clk=\clk_i, en=$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6845, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  123 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  123 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  123 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  123 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$3216, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  78 cells in clk=\clk_i, en=\fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  57 cells in clk=\clk_i, en=$auto$simplemap.cc:251:simplemap_eqne$5761 [1], arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=\fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }

3.33.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6832
Extracted 975 gates and 1563 wires to a netlist network with 587 inputs and 130 outputs.

3.33.2.1. Executing ABC.

3.33.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6883
Extracted 537 gates and 866 wires to a netlist network with 328 inputs and 216 outputs.

3.33.3.1. Executing ABC.

3.33.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6807
Extracted 221 gates and 444 wires to a netlist network with 223 inputs and 111 outputs.

3.33.4.1. Executing ABC.

3.33.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6984
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.5.1. Executing ABC.

3.33.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6978
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.6.1. Executing ABC.

3.33.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6965
Extracted 322 gates and 540 wires to a netlist network with 218 inputs and 108 outputs.

3.33.7.1. Executing ABC.

3.33.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6813
Extracted 111 gates and 223 wires to a netlist network with 112 inputs and 111 outputs.

3.33.8.1. Executing ABC.

3.33.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6959
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.9.1. Executing ABC.

3.33.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6946
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.10.1. Executing ABC.

3.33.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6826
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.11.1. Executing ABC.

3.33.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6940
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.12.1. Executing ABC.

3.33.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6927
Extracted 322 gates and 540 wires to a netlist network with 218 inputs and 108 outputs.

3.33.13.1. Executing ABC.

3.33.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6921
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.14.1. Executing ABC.

3.33.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6908
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.15.1. Executing ABC.

3.33.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6902
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.16.1. Executing ABC.

3.33.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6889
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.17.1. Executing ABC.

3.33.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6870
Extracted 164 gates and 296 wires to a netlist network with 131 inputs and 97 outputs.

3.33.18.1. Executing ABC.

3.33.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6851
Extracted 322 gates and 540 wires to a netlist network with 218 inputs and 108 outputs.

3.33.19.1. Executing ABC.

3.33.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6864
Extracted 65 gates and 131 wires to a netlist network with 66 inputs and 65 outputs.

3.33.20.1. Executing ABC.

3.33.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6845
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.33.21.1. Executing ABC.

3.33.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.22.1. Executing ABC.

3.33.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 123 gates and 235 wires to a netlist network with 111 inputs and 113 outputs.

3.33.23.1. Executing ABC.

3.33.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 18 gates and 26 wires to a netlist network with 7 inputs and 10 outputs.

3.33.24.1. Executing ABC.

3.33.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 16 wires to a netlist network with 4 inputs and 6 outputs.

3.33.25.1. Executing ABC.

3.33.26. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.26.1. Executing ABC.

3.33.27. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 123 gates and 235 wires to a netlist network with 111 inputs and 113 outputs.

3.33.27.1. Executing ABC.

3.33.28. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 23 wires to a netlist network with 7 inputs and 7 outputs.

3.33.28.1. Executing ABC.

3.33.29. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 13 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.33.29.1. Executing ABC.

3.33.30. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.33.30.1. Executing ABC.

3.33.31. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 123 gates and 235 wires to a netlist network with 111 inputs and 113 outputs.

3.33.31.1. Executing ABC.

3.33.32. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 23 wires to a netlist network with 7 inputs and 7 outputs.

3.33.32.1. Executing ABC.

3.33.33. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 13 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.33.33.1. Executing ABC.

3.33.34. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 29 wires to a netlist network with 13 inputs and 7 outputs.

3.33.34.1. Executing ABC.

3.33.35. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 123 gates and 235 wires to a netlist network with 111 inputs and 113 outputs.

3.33.35.1. Executing ABC.

3.33.36. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 23 wires to a netlist network with 7 inputs and 7 outputs.

3.33.36.1. Executing ABC.

3.33.37. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 20 wires to a netlist network with 5 inputs and 8 outputs.

3.33.37.1. Executing ABC.

3.33.38. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.33.38.1. Executing ABC.

3.33.39. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 3 inputs and 5 outputs.

3.33.39.1. Executing ABC.

3.33.40. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$3216, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs.

3.33.40.1. Executing ABC.

3.33.41. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 3 inputs and 5 outputs.

3.33.41.1. Executing ABC.

3.33.42. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 78 gates and 147 wires to a netlist network with 68 inputs and 70 outputs.

3.33.42.1. Executing ABC.

3.33.43. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 62 gates and 64 wires to a netlist network with 2 inputs and 2 outputs.

3.33.43.1. Executing ABC.

3.33.44. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$simplemap.cc:251:simplemap_eqne$5761 [1], asynchronously reset by !\rst_ni
Extracted 57 gates and 102 wires to a netlist network with 44 inputs and 15 outputs.

3.33.44.1. Executing ABC.

3.33.45. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 46 gates and 67 wires to a netlist network with 20 inputs and 15 outputs.

3.33.45.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  157 cells in clk=\clk_i, en=$abc$16147$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6864, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$15489$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6870, arst={ }, srst={ }
  154 cells in clk=\clk_i, en=$abc$14744$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6908, arst={ }, srst={ }
  158 cells in clk=\clk_i, en=$abc$13797$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6940, arst={ }, srst={ }
  106 cells in clk=\clk_i, en=$abc$14972$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6902, arst={ }, srst={ }
  156 cells in clk=\clk_i, en=$abc$13991$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6927, arst={ }, srst={ }
  278 cells in clk=\clk_i, en=$abc$14421$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6921, arst={ }, srst={ }
  330 cells in clk=\clk_i, en=$abc$16341$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6845, arst={ }, srst={ }
  254 cells in clk=\clk_i, en=$abc$13603$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6826, arst={ }, srst={ }
  168 cells in clk=\clk_i, en=$abc$15717$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6851, arst={ }, srst={ }
  321 cells in clk=\clk_i, en=$abc$15166$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6889, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$16664$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  246 cells in clk=\clk_i, en=$abc$16676$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$16797$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$16815$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$16826$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  118 cells in clk=\clk_i, en=$abc$16838$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$16959$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$16974$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$16986$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  118 cells in clk=\clk_i, en=$abc$16998$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$17119$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$17134$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$17146$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  118 cells in clk=\clk_i, en=$abc$17167$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$17288$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$17303$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$17321$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$17332$auto$opt_dff.cc:194:make_patterns_logic$3216, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$17339$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$17350$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$17426$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$17454$auto$simplemap.cc:251:simplemap_eqne$5761[1], arst=!\rst_ni, srst={ }
  1064 cells in clk=\clk_i, en=$abc$9688$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6832, arst={ }, srst={ }
  325 cells in clk=\clk_i, en=$abc$10890$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6883, arst={ }, srst={ }
  219 cells in clk=\clk_i, en=$abc$11536$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6807, arst={ }, srst={ }
  96 cells in clk=\clk_i, en=$abc$11868$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6984, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$12096$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6978, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$abc$12290$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6965, arst={ }, srst={ }
  113 cells in clk=\clk_i, en=$abc$12720$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6813, arst={ }, srst={ }
  222 cells in clk=\clk_i, en=$abc$13052$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6959, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$13375$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6946, arst={ }, srst={ }
  36 cells in clk=\clk_i, en=$abc$17547$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }

3.34.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16147$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6864
Extracted 157 gates and 285 wires to a netlist network with 128 inputs and 97 outputs.

3.34.2.1. Executing ABC.

3.34.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$15489$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6870
Extracted 103 gates and 174 wires to a netlist network with 71 inputs and 66 outputs.

3.34.3.1. Executing ABC.

3.34.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14744$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6908
Extracted 154 gates and 279 wires to a netlist network with 125 inputs and 65 outputs.

3.34.4.1. Executing ABC.

3.34.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13797$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6940
Extracted 158 gates and 287 wires to a netlist network with 129 inputs and 97 outputs.

3.34.5.1. Executing ABC.

3.34.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14972$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6902
Extracted 106 gates and 180 wires to a netlist network with 74 inputs and 98 outputs.

3.34.6.1. Executing ABC.

3.34.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13991$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6927
Extracted 156 gates and 291 wires to a netlist network with 135 inputs and 108 outputs.

3.34.7.1. Executing ABC.

3.34.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14421$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6921
Extracted 278 gates and 473 wires to a netlist network with 195 inputs and 113 outputs.

3.34.8.1. Executing ABC.

3.34.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16341$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6845
Extracted 330 gates and 521 wires to a netlist network with 191 inputs and 173 outputs.

3.34.9.1. Executing ABC.

3.34.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13603$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6826
Extracted 254 gates and 419 wires to a netlist network with 165 inputs and 68 outputs.

3.34.10.1. Executing ABC.

3.34.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$15717$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6851
Extracted 168 gates and 308 wires to a netlist network with 140 inputs and 112 outputs.

3.34.11.1. Executing ABC.

3.34.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$15166$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6889
Extracted 321 gates and 539 wires to a netlist network with 218 inputs and 108 outputs.

3.34.12.1. Executing ABC.

3.34.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16664$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.34.13.1. Executing ABC.

3.34.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16676$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 246 gates and 485 wires to a netlist network with 239 inputs and 113 outputs.

3.34.14.1. Executing ABC.

3.34.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16797$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 8 outputs.

3.34.15.1. Executing ABC.

3.34.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16815$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 70 outputs.

3.34.16.1. Executing ABC.

3.34.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16826$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.34.17.1. Executing ABC.

3.34.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16838$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 118 gates and 229 wires to a netlist network with 111 inputs and 113 outputs.

3.34.18.1. Executing ABC.

3.34.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16959$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 7 outputs.

3.34.19.1. Executing ABC.

3.34.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16974$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 6 outputs.

3.34.20.1. Executing ABC.

3.34.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16986$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.34.21.1. Executing ABC.

3.34.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16998$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 118 gates and 229 wires to a netlist network with 111 inputs and 113 outputs.

3.34.22.1. Executing ABC.

3.34.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17119$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 7 outputs.

3.34.23.1. Executing ABC.

3.34.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17134$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 6 outputs.

3.34.24.1. Executing ABC.

3.34.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17146$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 7 outputs.

3.34.25.1. Executing ABC.

3.34.26. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17167$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 118 gates and 229 wires to a netlist network with 111 inputs and 113 outputs.

3.34.26.1. Executing ABC.

3.34.27. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17288$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 8 outputs.

3.34.27.1. Executing ABC.

3.34.28. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17303$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.34.28.1. Executing ABC.

3.34.29. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

3.34.29.1. Executing ABC.

3.34.30. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17321$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.34.30.1. Executing ABC.

3.34.31. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17332$auto$opt_dff.cc:194:make_patterns_logic$3216, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.34.31.1. Executing ABC.

3.34.32. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17339$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.34.32.1. Executing ABC.

3.34.33. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17350$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 73 gates and 141 wires to a netlist network with 68 inputs and 70 outputs.

3.34.33.1. Executing ABC.

3.34.34. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17426$auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.34.34.1. Executing ABC.

3.34.35. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17454$auto$simplemap.cc:251:simplemap_eqne$5761[1], asynchronously reset by !\rst_ni
Extracted 38 gates and 66 wires to a netlist network with 28 inputs and 21 outputs.

3.34.35.1. Executing ABC.

3.34.36. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21656$abc$9688$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6832
Extracted 1064 gates and 1611 wires to a netlist network with 547 inputs and 166 outputs.

3.34.36.1. Executing ABC.

3.34.37. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10890$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6883
Extracted 325 gates and 544 wires to a netlist network with 219 inputs and 217 outputs.

3.34.37.1. Executing ABC.

3.34.38. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11536$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6807
Extracted 219 gates and 440 wires to a netlist network with 221 inputs and 111 outputs.

3.34.38.1. Executing ABC.

3.34.39. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21830$abc$11868$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6984
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.34.39.1. Executing ABC.

3.34.40. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12096$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6978
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 98 outputs.

3.34.40.1. Executing ABC.

3.34.41. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21249$abc$12290$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6965
Extracted 107 gates and 214 wires to a netlist network with 107 inputs and 107 outputs.

3.34.41.1. Executing ABC.

3.34.42. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12720$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6813
Extracted 113 gates and 228 wires to a netlist network with 115 inputs and 111 outputs.

3.34.42.1. Executing ABC.

3.34.43. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13052$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6959
Extracted 222 gates and 377 wires to a netlist network with 155 inputs and 137 outputs.

3.34.43.1. Executing ABC.

3.34.44. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13375$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6946
Extracted 102 gates and 172 wires to a netlist network with 70 inputs and 66 outputs.

3.34.44.1. Executing ABC.

3.34.45. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17547$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 36 gates and 56 wires to a netlist network with 20 inputs and 15 outputs.

3.34.45.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  140 cells in clk=\clk_i, en=$abc$17590$abc$16147$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6864, arst={ }, srst={ }
  120 cells in clk=\clk_i, en=$abc$17816$abc$15489$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6870, arst={ }, srst={ }
  125 cells in clk=\clk_i, en=$abc$18012$abc$14744$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6908, arst={ }, srst={ }
  149 cells in clk=\clk_i, en=$abc$18206$abc$13797$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6940, arst={ }, srst={ }
  135 cells in clk=\clk_i, en=$abc$18432$abc$14972$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6902, arst={ }, srst={ }
  222 cells in clk=\clk_i, en=$abc$18660$abc$13991$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6927, arst={ }, srst={ }
  343 cells in clk=\clk_i, en=$abc$19007$abc$14421$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6921, arst={ }, srst={ }
  254 cells in clk=\clk_i, en=$abc$19883$abc$13603$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6826, arst={ }, srst={ }
  305 cells in clk=\clk_i, en=$abc$20141$abc$15717$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6851, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$20925$abc$16664$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  139 cells in clk=\clk_i, en=$abc$20937$abc$16676$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$21249$abc$16797$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$21265$abc$16815$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$21340$abc$16826$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  118 cells in clk=\clk_i, en=$abc$21352$abc$16838$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$21472$abc$16959$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$21487$abc$16974$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$21498$abc$16986$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  120 cells in clk=\clk_i, en=$abc$21510$abc$16998$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$21630$abc$17119$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$21645$abc$17134$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$21656$abc$17146$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  117 cells in clk=\clk_i, en=$abc$21677$abc$17167$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$21797$abc$17288$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$21813$abc$17303$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$21830$abc$17321$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$21842$abc$17332$auto$opt_dff.cc:194:make_patterns_logic$3216, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$21849$abc$17339$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$21861$abc$17350$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$21937$abc$17426$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=$abc$21965$abc$17454$auto$simplemap.cc:251:simplemap_eqne$5761[1], arst=!\rst_ni, srst={ }
  1169 cells in clk=\clk_i, en=$abc$21656$abc$9688$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6832, arst={ }, srst={ }
  333 cells in clk=\clk_i, en=$abc$23117$abc$10890$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6883, arst={ }, srst={ }
  183 cells in clk=\clk_i, en=$abc$23549$abc$11536$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6807, arst={ }, srst={ }
  96 cells in clk=\clk_i, en=$abc$21830$abc$11868$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6984, arst={ }, srst={ }
  335 cells in clk=\clk_i, en=$abc$20496$abc$15166$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6889, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$24074$abc$12096$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6978, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$abc$21249$abc$12290$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6965, arst={ }, srst={ }
  149 cells in clk=\clk_i, en=$abc$24624$abc$12720$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6813, arst={ }, srst={ }
  260 cells in clk=\clk_i, en=$abc$19417$abc$16341$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6845, arst={ }, srst={ }
  264 cells in clk=\clk_i, en=$abc$24956$abc$13052$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6959, arst={ }, srst={ }
  111 cells in clk=\clk_i, en=$abc$25350$abc$13375$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6946, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$25546$abc$17547$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }

3.35.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17590$abc$16147$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6864
Extracted 140 gates and 251 wires to a netlist network with 111 inputs and 65 outputs.

3.35.2.1. Executing ABC.

3.35.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17816$abc$15489$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6870
Extracted 120 gates and 208 wires to a netlist network with 88 inputs and 66 outputs.

3.35.3.1. Executing ABC.

3.35.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$18012$abc$14744$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6908
Extracted 125 gates and 221 wires to a netlist network with 96 inputs and 65 outputs.

3.35.4.1. Executing ABC.

3.35.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$18206$abc$13797$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6940
Extracted 149 gates and 269 wires to a netlist network with 120 inputs and 65 outputs.

3.35.5.1. Executing ABC.

3.35.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$18432$abc$14972$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6902
Extracted 135 gates and 238 wires to a netlist network with 103 inputs and 66 outputs.

3.35.6.1. Executing ABC.

3.35.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$18660$abc$13991$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6927
Extracted 222 gates and 395 wires to a netlist network with 173 inputs and 150 outputs.

3.35.7.1. Executing ABC.

3.35.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19007$abc$14421$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6921
Extracted 343 gates and 569 wires to a netlist network with 226 inputs and 172 outputs.

3.35.8.1. Executing ABC.

3.35.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19883$abc$13603$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6826
Extracted 254 gates and 419 wires to a netlist network with 165 inputs and 65 outputs.

3.35.9.1. Executing ABC.

3.35.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20141$abc$15717$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6851
Extracted 305 gates and 525 wires to a netlist network with 220 inputs and 147 outputs.

3.35.10.1. Executing ABC.

3.35.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20925$abc$16664$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.35.11.1. Executing ABC.

3.35.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20937$abc$16676$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 139 gates and 271 wires to a netlist network with 132 inputs and 113 outputs.

3.35.12.1. Executing ABC.

3.35.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21249$abc$16797$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 8 outputs.

3.35.13.1. Executing ABC.

3.35.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21265$abc$16815$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 70 outputs.

3.35.14.1. Executing ABC.

3.35.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21340$abc$16826$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.35.15.1. Executing ABC.

3.35.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21352$abc$16838$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 118 gates and 229 wires to a netlist network with 111 inputs and 113 outputs.

3.35.16.1. Executing ABC.

3.35.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21472$abc$16959$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 7 outputs.

3.35.17.1. Executing ABC.

3.35.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21487$abc$16974$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 6 outputs.

3.35.18.1. Executing ABC.

3.35.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21498$abc$16986$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.35.19.1. Executing ABC.

3.35.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21510$abc$16998$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 120 gates and 233 wires to a netlist network with 113 inputs and 113 outputs.

3.35.20.1. Executing ABC.

3.35.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21630$abc$17119$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 7 outputs.

3.35.21.1. Executing ABC.

3.35.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21645$abc$17134$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 6 outputs.

3.35.22.1. Executing ABC.

3.35.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21656$abc$17146$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 20 gates and 33 wires to a netlist network with 13 inputs and 7 outputs.

3.35.23.1. Executing ABC.

3.35.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21677$abc$17167$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 117 gates and 228 wires to a netlist network with 111 inputs and 114 outputs.

3.35.24.1. Executing ABC.

3.35.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21797$abc$17288$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 7 outputs.

3.35.25.1. Executing ABC.

3.35.26. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21813$abc$17303$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.35.26.1. Executing ABC.

3.35.27. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

3.35.27.1. Executing ABC.

3.35.28. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21830$abc$17321$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.35.28.1. Executing ABC.

3.35.29. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21842$abc$17332$auto$opt_dff.cc:194:make_patterns_logic$3216, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 6 outputs.

3.35.29.1. Executing ABC.

3.35.30. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21849$abc$17339$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.35.30.1. Executing ABC.

3.35.31. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21861$abc$17350$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 73 gates and 141 wires to a netlist network with 68 inputs and 70 outputs.

3.35.31.1. Executing ABC.

3.35.32. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21937$abc$17426$auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.35.32.1. Executing ABC.

3.35.33. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28892$abc$21965$abc$17454$auto$simplemap.cc:251:simplemap_eqne$5761[1], asynchronously reset by !\rst_ni
Extracted 46 gates and 82 wires to a netlist network with 36 inputs and 27 outputs.

3.35.33.1. Executing ABC.

3.35.34. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28707$abc$21656$abc$9688$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6832
Extracted 1169 gates and 1717 wires to a netlist network with 548 inputs and 166 outputs.

3.35.34.1. Executing ABC.

3.35.35. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$23117$abc$10890$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6883
Extracted 333 gates and 564 wires to a netlist network with 231 inputs and 162 outputs.

3.35.35.1. Executing ABC.

3.35.36. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$23549$abc$11536$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6807
Extracted 183 gates and 368 wires to a netlist network with 185 inputs and 111 outputs.

3.35.36.1. Executing ABC.

3.35.37. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28880$abc$21830$abc$11868$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6984
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 64 outputs.

3.35.37.1. Executing ABC.

3.35.38. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20496$abc$15166$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6889
Extracted 335 gates and 549 wires to a netlist network with 214 inputs and 174 outputs.

3.35.38.1. Executing ABC.

3.35.39. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$24074$abc$12096$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6978
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.35.39.1. Executing ABC.

3.35.40. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28297$abc$21249$abc$12290$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6965
Extracted 107 gates and 214 wires to a netlist network with 107 inputs and 107 outputs.

3.35.40.1. Executing ABC.

3.35.41. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$24624$abc$12720$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6813
Extracted 149 gates and 300 wires to a netlist network with 151 inputs and 111 outputs.

3.35.41.1. Executing ABC.

3.35.42. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19417$abc$16341$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6845
Extracted 260 gates and 455 wires to a netlist network with 195 inputs and 138 outputs.

3.35.42.1. Executing ABC.

3.35.43. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$24956$abc$13052$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6959
Extracted 264 gates and 479 wires to a netlist network with 215 inputs and 127 outputs.

3.35.43.1. Executing ABC.

3.35.44. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25350$abc$13375$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6946
Extracted 111 gates and 190 wires to a netlist network with 79 inputs and 66 outputs.

3.35.44.1. Executing ABC.

3.35.45. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25546$abc$17547$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 38 gates and 58 wires to a netlist network with 20 inputs and 15 outputs.

3.35.45.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  142 cells in clk=\clk_i, en=$abc$25587$abc$17590$abc$16147$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6864, arst={ }, srst={ }
  118 cells in clk=\clk_i, en=$abc$25781$abc$17816$abc$15489$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6870, arst={ }, srst={ }
  137 cells in clk=\clk_i, en=$abc$25977$abc$18012$abc$14744$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6908, arst={ }, srst={ }
  138 cells in clk=\clk_i, en=$abc$26171$abc$18206$abc$13797$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6940, arst={ }, srst={ }
  123 cells in clk=\clk_i, en=$abc$26365$abc$18432$abc$14972$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6902, arst={ }, srst={ }
  428 cells in clk=\clk_i, en=$abc$26561$abc$18660$abc$13991$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6927, arst={ }, srst={ }
  254 cells in clk=\clk_i, en=$abc$27444$abc$19883$abc$13603$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6826, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$28139$abc$20925$abc$16664$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  118 cells in clk=\clk_i, en=$abc$28151$abc$20937$abc$16676$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$28297$abc$21249$abc$16797$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$28313$abc$21265$abc$16815$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$28388$abc$21340$abc$16826$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  118 cells in clk=\clk_i, en=$abc$28400$abc$21352$abc$16838$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$28520$abc$21472$abc$16959$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$28535$abc$21487$abc$16974$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$28546$abc$21498$abc$16986$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  207 cells in clk=\clk_i, en=$abc$28558$abc$21510$abc$16998$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$28681$abc$21630$abc$17119$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$28696$abc$21645$abc$17134$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$28707$abc$21656$abc$17146$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  140 cells in clk=\clk_i, en=$abc$28728$abc$21677$abc$17167$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$28848$abc$21797$abc$17288$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$28863$abc$21813$abc$17303$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$28880$abc$21830$abc$17321$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$28874$abc$21824$abc$17316$auto$rtlil.cc:2539:NotGate$6790, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$28905$abc$21849$abc$17339$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$28917$abc$21861$abc$17350$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$28993$abc$21937$abc$17426$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  48 cells in clk=\clk_i, en=$abc$28892$abc$21965$abc$17454$auto$simplemap.cc:251:simplemap_eqne$5761[1], arst=!\rst_ni, srst={ }
  1294 cells in clk=\clk_i, en=$abc$28707$abc$21656$abc$9688$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6832, arst={ }, srst={ }
  324 cells in clk=\clk_i, en=$abc$30433$abc$23117$abc$10890$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6883, arst={ }, srst={ }
  148 cells in clk=\clk_i, en=$abc$30834$abc$23549$abc$11536$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6807, arst={ }, srst={ }
  160 cells in clk=\clk_i, en=$abc$28880$abc$21830$abc$11868$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6984, arst={ }, srst={ }
  197 cells in clk=\clk_i, en=$abc$31359$abc$20496$abc$15166$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6889, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$31843$abc$24074$abc$12096$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6978, arst={ }, srst={ }
  201 cells in clk=\clk_i, en=$abc$28297$abc$21249$abc$12290$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6965, arst={ }, srst={ }
  325 cells in clk=\clk_i, en=$abc$32693$abc$19417$abc$16341$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6845, arst={ }, srst={ }
  184 cells in clk=\clk_i, en=$abc$32361$abc$24624$abc$12720$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6813, arst={ }, srst={ }
  299 cells in clk=\clk_i, en=$abc$33072$abc$24956$abc$13052$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6959, arst={ }, srst={ }
  220 cells in clk=\clk_i, en=$abc$27699$abc$20141$abc$15717$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6851, arst={ }, srst={ }
  205 cells in clk=\clk_i, en=$abc$26967$abc$19007$abc$14421$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6921, arst={ }, srst={ }
  122 cells in clk=\clk_i, en=$abc$33431$abc$25350$abc$13375$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6946, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$33627$abc$25546$abc$17547$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }

3.36.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25587$abc$17590$abc$16147$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6864
Extracted 142 gates and 252 wires to a netlist network with 110 inputs and 66 outputs.

3.36.2.1. Executing ABC.

3.36.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25781$abc$17816$abc$15489$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6870
Extracted 118 gates and 207 wires to a netlist network with 89 inputs and 65 outputs.

3.36.3.1. Executing ABC.

3.36.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25977$abc$18012$abc$14744$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6908
Extracted 137 gates and 245 wires to a netlist network with 108 inputs and 65 outputs.

3.36.4.1. Executing ABC.

3.36.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26171$abc$18206$abc$13797$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6940
Extracted 138 gates and 247 wires to a netlist network with 109 inputs and 65 outputs.

3.36.5.1. Executing ABC.

3.36.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26365$abc$18432$abc$14972$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6902
Extracted 123 gates and 214 wires to a netlist network with 91 inputs and 66 outputs.

3.36.6.1. Executing ABC.

3.36.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26561$abc$18660$abc$13991$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6927
Extracted 428 gates and 695 wires to a netlist network with 267 inputs and 196 outputs.

3.36.7.1. Executing ABC.

3.36.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27444$abc$19883$abc$13603$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6826
Extracted 254 gates and 419 wires to a netlist network with 165 inputs and 65 outputs.

3.36.8.1. Executing ABC.

3.36.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28139$abc$20925$abc$16664$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.36.9.1. Executing ABC.

3.36.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28151$abc$20937$abc$16676$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 118 gates and 229 wires to a netlist network with 111 inputs and 113 outputs.

3.36.10.1. Executing ABC.

3.36.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28297$abc$21249$abc$16797$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 7 outputs.

3.36.11.1. Executing ABC.

3.36.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28313$abc$21265$abc$16815$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 7 outputs.

3.36.12.1. Executing ABC.

3.36.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28388$abc$21340$abc$16826$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.36.13.1. Executing ABC.

3.36.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28400$abc$21352$abc$16838$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 118 gates and 229 wires to a netlist network with 111 inputs and 113 outputs.

3.36.14.1. Executing ABC.

3.36.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28520$abc$21472$abc$16959$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 7 outputs.

3.36.15.1. Executing ABC.

3.36.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28535$abc$21487$abc$16974$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 6 outputs.

3.36.16.1. Executing ABC.

3.36.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28546$abc$21498$abc$16986$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.36.17.1. Executing ABC.

3.36.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28558$abc$21510$abc$16998$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 207 gates and 407 wires to a netlist network with 200 inputs and 113 outputs.

3.36.18.1. Executing ABC.

3.36.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28681$abc$21630$abc$17119$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 7 outputs.

3.36.19.1. Executing ABC.

3.36.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28696$abc$21645$abc$17134$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 6 outputs.

3.36.20.1. Executing ABC.

3.36.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28707$abc$21656$abc$17146$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 21 gates and 33 wires to a netlist network with 12 inputs and 7 outputs.

3.36.21.1. Executing ABC.

3.36.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28728$abc$21677$abc$17167$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 140 gates and 273 wires to a netlist network with 133 inputs and 113 outputs.

3.36.22.1. Executing ABC.

3.36.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28848$abc$21797$abc$17288$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 7 outputs.

3.36.23.1. Executing ABC.

3.36.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28863$abc$21813$abc$17303$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.36.24.1. Executing ABC.

3.36.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

3.36.25.1. Executing ABC.

3.36.26. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28880$abc$21830$abc$17321$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 5 outputs.

3.36.26.1. Executing ABC.

3.36.27. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36239$abc$28874$abc$21824$abc$17316$auto$rtlil.cc:2539:NotGate$6790, asynchronously reset by !\rst_ni
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

3.36.27.1. Executing ABC.

3.36.28. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28905$abc$21849$abc$17339$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.36.28.1. Executing ABC.

3.36.29. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28917$abc$21861$abc$17350$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 73 gates and 141 wires to a netlist network with 68 inputs and 70 outputs.

3.36.29.1. Executing ABC.

3.36.30. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28993$abc$21937$abc$17426$auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.36.30.1. Executing ABC.

3.36.31. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28892$abc$21965$abc$17454$auto$simplemap.cc:251:simplemap_eqne$5761[1], asynchronously reset by !\rst_ni
Extracted 48 gates and 84 wires to a netlist network with 36 inputs and 27 outputs.

3.36.31.1. Executing ABC.

3.36.32. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36038$abc$28707$abc$21656$abc$9688$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6832
Extracted 1294 gates and 1842 wires to a netlist network with 548 inputs and 166 outputs.

3.36.32.1. Executing ABC.

3.36.33. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30433$abc$23117$abc$10890$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6883
Extracted 324 gates and 546 wires to a netlist network with 222 inputs and 140 outputs.

3.36.33.1. Executing ABC.

3.36.34. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30834$abc$23549$abc$11536$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6807
Extracted 148 gates and 298 wires to a netlist network with 150 inputs and 111 outputs.

3.36.34.1. Executing ABC.

3.36.35. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28880$abc$21830$abc$11868$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6984
Extracted 160 gates and 291 wires to a netlist network with 131 inputs and 65 outputs.

3.36.35.1. Executing ABC.

3.36.36. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31359$abc$20496$abc$15166$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6889
Extracted 197 gates and 357 wires to a netlist network with 160 inputs and 123 outputs.

3.36.36.1. Executing ABC.

3.36.37. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31843$abc$24074$abc$12096$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6978
Extracted 99 gates and 165 wires to a netlist network with 66 inputs and 66 outputs.

3.36.37.1. Executing ABC.

3.36.38. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28297$abc$21249$abc$12290$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6965
Extracted 201 gates and 357 wires to a netlist network with 156 inputs and 138 outputs.

3.36.38.1. Executing ABC.

3.36.39. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32693$abc$19417$abc$16341$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6845
Extracted 325 gates and 542 wires to a netlist network with 217 inputs and 148 outputs.

3.36.39.1. Executing ABC.

3.36.40. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32361$abc$24624$abc$12720$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6813
Extracted 184 gates and 370 wires to a netlist network with 186 inputs and 111 outputs.

3.36.40.1. Executing ABC.

3.36.41. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33072$abc$24956$abc$13052$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6959
Extracted 299 gates and 535 wires to a netlist network with 236 inputs and 165 outputs.

3.36.41.1. Executing ABC.

3.36.42. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27699$abc$20141$abc$15717$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6851
Extracted 220 gates and 390 wires to a netlist network with 170 inputs and 136 outputs.

3.36.42.1. Executing ABC.

3.36.43. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26967$abc$19007$abc$14421$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$6921
Extracted 205 gates and 359 wires to a netlist network with 154 inputs and 140 outputs.

3.36.43.1. Executing ABC.

3.36.44. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33431$abc$25350$abc$13375$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$6946
Extracted 122 gates and 212 wires to a netlist network with 90 inputs and 66 outputs.

3.36.44.1. Executing ABC.

3.36.45. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33627$abc$25546$abc$17547$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 38 gates and 58 wires to a netlist network with 20 inputs and 15 outputs.

3.36.45.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~2100 debug messages>
Removed a total of 700 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 44496 unused wires.
<suppressed ~57 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.38.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_IfSvP2/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Extracted 3727 gates and 5885 wires to a netlist network with 2158 inputs and 898 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 2158  #Luts =  1241  Max Lvl =   8  Avg Lvl =   5.05  [   0.24 sec. at Pass 0]
DE:   #PIs = 2158  #Luts =  1239  Max Lvl =   8  Avg Lvl =   5.07  [  11.69 sec. at Pass 1]
DE:   #PIs = 2158  #Luts =  1228  Max Lvl =   8  Avg Lvl =   5.01  [   2.37 sec. at Pass 2]
DE:   #PIs = 2158  #Luts =  1228  Max Lvl =   8  Avg Lvl =   5.01  [   3.66 sec. at Pass 3]
DE:   #PIs = 2158  #Luts =  1217  Max Lvl =  10  Avg Lvl =   5.23  [   3.18 sec. at Pass 4]
DE:   #PIs = 2158  #Luts =  1205  Max Lvl =   9  Avg Lvl =   5.03  [   3.62 sec. at Pass 5]
DE:   #PIs = 2158  #Luts =  1205  Max Lvl =   9  Avg Lvl =   5.03  [   3.16 sec. at Pass 6]
DE:   #PIs = 2158  #Luts =  1201  Max Lvl =   9  Avg Lvl =   4.37  [   4.23 sec. at Pass 7]
DE:   #PIs = 2158  #Luts =  1201  Max Lvl =   9  Avg Lvl =   4.37  [   2.73 sec. at Pass 8]
DE:   #PIs = 2158  #Luts =  1199  Max Lvl =   9  Avg Lvl =   5.03  [   4.17 sec. at Pass 9]
DE:   #PIs = 2158  #Luts =  1199  Max Lvl =   9  Avg Lvl =   5.03  [   2.82 sec. at Pass 10]
DE:   #PIs = 2158  #Luts =  1199  Max Lvl =   9  Avg Lvl =   5.03  [   4.22 sec. at Pass 11]
DE:   #PIs = 2158  #Luts =  1199  Max Lvl =   9  Avg Lvl =   5.03  [   3.78 sec. at Pass 12]
DE:   #PIs = 2158  #Luts =  1199  Max Lvl =   9  Avg Lvl =   5.03  [   0.71 sec. at Pass 13]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 5198 unused wires.
<suppressed ~69 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.40.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.42. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               2883
   Number of wire bits:           9968
   Number of public wires:         694
   Number of public wire bits:    7769
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2981
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                   64
     $_DFFE_PP_                   1716
     $_DFF_PN0_                      1
     $lut                         1199


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               2883
   Number of wire bits:           9968
   Number of public wires:         694
   Number of public wire bits:    7769
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2981
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                   64
     $_DFFE_PP0P_                 1716
     $_DFF_PN0_                      1
     $lut                         1199


yosys> techmap -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.2. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
No more expansions possible.
<suppressed ~1849 debug messages>

yosys> techmap -map +/techmap.v

3.47. Executing TECHMAP pass (map to technology primitives).

3.47.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.47.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~2987 debug messages>

yosys> opt_expr -mux_undef

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~55040 debug messages>

yosys> simplemap

3.49. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~3777 debug messages>
Removed a total of 1259 cells.

yosys> opt_dff -nodffe -nosdff

3.52. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 14554 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.54. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~657 debug messages>

yosys> opt_merge -nomux

3.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.54.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.54.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.54.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.54.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.54.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.54.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.54.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_IfSvP2/abc_tmp_2.scr

3.55. Executing ABC pass (technology mapping using ABC).

3.55.1. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Extracted 3654 gates and 5814 wires to a netlist network with 2158 inputs and 899 outputs.

3.55.1.1. Executing ABC.
DE:   #PIs = 2158  #Luts =  1230  Max Lvl =  10  Avg Lvl =   5.03  [   0.66 sec. at Pass 0]
DE:   #PIs = 2158  #Luts =  1227  Max Lvl =   9  Avg Lvl =   5.16  [  15.60 sec. at Pass 1]
DE:   #PIs = 2158  #Luts =  1211  Max Lvl =  10  Avg Lvl =   4.94  [   3.11 sec. at Pass 2]
DE:   #PIs = 2158  #Luts =  1208  Max Lvl =   9  Avg Lvl =   4.69  [   4.24 sec. at Pass 3]
DE:   #PIs = 2158  #Luts =  1208  Max Lvl =   9  Avg Lvl =   4.69  [   4.95 sec. at Pass 4]
DE:   #PIs = 2158  #Luts =  1200  Max Lvl =   9  Avg Lvl =   4.58  [   6.98 sec. at Pass 5]
DE:   #PIs = 2158  #Luts =  1200  Max Lvl =   9  Avg Lvl =   4.58  [   4.68 sec. at Pass 6]
DE:   #PIs = 2158  #Luts =  1198  Max Lvl =   9  Avg Lvl =   4.12  [   4.09 sec. at Pass 7]
DE:   #PIs = 2158  #Luts =  1197  Max Lvl =   9  Avg Lvl =   4.08  [   2.85 sec. at Pass 8]
DE:   #PIs = 2158  #Luts =  1197  Max Lvl =   8  Avg Lvl =   3.88  [   3.16 sec. at Pass 9]
DE:   #PIs = 2158  #Luts =  1197  Max Lvl =   8  Avg Lvl =   3.88  [   2.26 sec. at Pass 10]
DE:   #PIs = 2158  #Luts =  1197  Max Lvl =   8  Avg Lvl =   3.88  [   2.89 sec. at Pass 11]
DE:   #PIs = 2158  #Luts =  1193  Max Lvl =   8  Avg Lvl =   4.47  [   2.43 sec. at Pass 12]
DE:   #PIs = 2158  #Luts =  1193  Max Lvl =   8  Avg Lvl =   4.47  [   2.83 sec. at Pass 13]
DE:   #PIs = 2158  #Luts =  1193  Max Lvl =   8  Avg Lvl =   4.47  [   2.53 sec. at Pass 14]
DE:   #PIs = 2158  #Luts =  1192  Max Lvl =   8  Avg Lvl =   4.43  [   2.80 sec. at Pass 15]
DE:   #PIs = 2158  #Luts =  1192  Max Lvl =   8  Avg Lvl =   4.43  [   2.32 sec. at Pass 16]
DE:   #PIs = 2158  #Luts =  1192  Max Lvl =   8  Avg Lvl =   4.43  [   2.68 sec. at Pass 17]
DE:   #PIs = 2158  #Luts =  1192  Max Lvl =   8  Avg Lvl =   4.43  [   2.51 sec. at Pass 18]
DE:   #PIs = 2158  #Luts =  1192  Max Lvl =   8  Avg Lvl =   4.43  [   0.76 sec. at Pass 19]

yosys> opt

3.56. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.56.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.56.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.56.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.56.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.56.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.56.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.56.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 5621 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.56.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.56.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.56.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.56.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.56.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.56.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.56.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.56.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.56.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.57. Executing HIERARCHY pass (managing design hierarchy).

3.57.1. Analyzing design hierarchy..
Top module:  \tlul_socket_1n

3.57.2. Analyzing design hierarchy..
Top module:  \tlul_socket_1n
Removed 0 unused modules.

yosys> stat

3.58. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               2876
   Number of wire bits:           9961
   Number of public wires:         694
   Number of public wire bits:    7769
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2974
     $lut                         1192
     dffsre                       1782


yosys> opt_clean -purge

3.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 519 unused wires.
<suppressed ~519 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.60. Executing Verilog backend.
Dumping module `\tlul_socket_1n'.

Warnings: 227 unique messages, 227 total
End of script. Logfile hash: c9cf671d86, CPU: user 31.68s system 1.45s, MEM: 149.36 MB peak
Yosys 0.17+103 (git sha1 a1babadd5, gcc 9.1.0 -fPIC -Os)
Time spent: 97% 6x abc (938 sec), 0% 42x opt_expr (7 sec), ...
real 190.04
user 874.40
sys 88.11
