

Implementation tool: Xilinx Vivado v.2015.1
Device target:       xc7z020clg484-1
Report date:         Thu Oct 29 08:55:34 -0500 2015

#=== Resource usage ===
SLICE:            9
LUT:             27
FF:              30
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved:    3.143
Timing met
