<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Signoff & Tapeout | PD Blog</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="header">
        <div class="header-content">
            <h1><a href="index.html">ğŸ”§ Physical Design Blog</a></h1>
            <div class="nav-links">
                <a href="index.html">Home</a>
                <a href="09_Power_Analysis.html">â† Prev</a>
            </div>
        </div>
    </div>
    
    <div class="container">
        <div class="article-header">
            <span class="article-number">Part 10 of 10</span>
            <h1>Signoff & Tapeout</h1>
            <p class="subtitle">Final checks before sending to foundry</p>
            <p class="author">By <strong>Praveen Kumar Vagala</strong></p>
            <div class="view-counter">
                <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 4.5C7 4.5 2.73 7.61 1 12c1.73 4.39 6 7.5 11 7.5s9.27-3.11 11-7.5c-1.73-4.39-6-7.5-11-7.5zM12 17c-2.76 0-5-2.24-5-5s2.24-5 5-5 5 2.24 5 5-2.24 5-5 5zm0-8c-1.66 0-3 1.34-3 3s1.34 3 3 3 3-1.34 3-3-1.34-3-3-3z"/></svg>
                <span class="view-count">1,201</span> views
            </div>
        </div>

        <h2>What is Signoff?</h2>
        <p>Signoff is the final verification stage before the design is sent to manufacturing.</p>

<div class="diagram">â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SIGNOFF CHECKS                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  âœ“ Timing Signoff (STA)                                      â”‚
â”‚  âœ“ Physical Verification (DRC/LVS)                           â”‚
â”‚  âœ“ Power Signoff (IR/EM)                                     â”‚
â”‚  âœ“ Formal Verification                                       â”‚
â”‚  âœ“ Signal Integrity                                          â”‚
â”‚  âœ“ Layout vs Layout (if ECO)                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                         â†“                                    â”‚
â”‚              ALL CHECKS MUST PASS!                           â”‚
â”‚                         â†“                                    â”‚
â”‚                     TAPEOUT                                  â”‚
â”‚                (Send GDSII to foundry)                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜</div>

        <h2>Timing Signoff</h2>
        <p>Final timing analysis with accurate parasitics.</p>

        <h3>Sign-off Timing Flow</h3>
<pre><code>1. Extract parasitics (SPEF)
   StarRC, QRC, or similar

2. Run STA across all corners
   PrimeTime, Tempus

3. Check setup and hold
   All views must be clean

4. Check for:
   - Max transition violations
   - Max capacitance violations
   - Max fanout violations</code></pre>

        <h3>Multi-Corner Sign-off</h3>
        <table>
            <tr><th>Corner</th><th>Check</th><th>Condition</th></tr>
            <tr><td>SS (slow-slow)</td><td>Setup</td><td>Worst case slow</td></tr>
            <tr><td>FF (fast-fast)</td><td>Hold</td><td>Worst case fast</td></tr>
            <tr><td>TT</td><td>Reference</td><td>Typical</td></tr>
            <tr><td>SF, FS</td><td>NMOS/PMOS skew</td><td>Process variation</td></tr>
        </table>

        <h2>Physical Verification Signoff</h2>
        <table>
            <tr><th>Check</th><th>Must Be</th></tr>
            <tr><td>DRC</td><td>0 violations</td></tr>
            <tr><td>LVS</td><td>Match (0 errors)</td></tr>
            <tr><td>Antenna</td><td>0 violations</td></tr>
            <tr><td>Density</td><td>Within range</td></tr>
            <tr><td>ERC</td><td>0 violations</td></tr>
        </table>

        <h2>Formal Verification</h2>
        <p>Proves layout netlist matches RTL (no simulation needed).</p>

<div class="diagram">        RTL               Layout Netlist
    (Verilog)            (post-route)
        â”‚                      â”‚
        â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
        â”‚   Formal    â”‚
        â”‚ Equivalence â”‚
        â”‚   Check     â”‚
        â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
               â”‚
               â–¼
         EQUIVALENT? 
         YES âœ“ or NO âœ—</div>

<pre><code># Formality example
read_sverilog -r rtl.v          # Reference (golden)
read_verilog -i layout.v        # Implementation
verify                          # Compare

# Must show: PASS - Designs are equivalent</code></pre>

        <h2>GDSII Generation</h2>
        <p>Final layout file sent to foundry.</p>

<pre><code># Export GDSII
streamOut final_design.gds \
  -mapFile layer.map \
  -libName my_lib \
  -structureName top \
  -units 1000

# Verify GDSII
gdsView final_design.gds   # Visual check</code></pre>

        <h2>Tapeout Checklist</h2>

<div class="diagram">â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TAPEOUT CHECKLIST                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                              â”‚
â”‚ TIMING:                                                      â”‚
â”‚ â–¡ Setup timing clean (all corners)                          â”‚
â”‚ â–¡ Hold timing clean (all corners)                           â”‚
â”‚ â–¡ Max transition clean                                      â”‚
â”‚ â–¡ Max capacitance clean                                     â”‚
â”‚ â–¡ Clock domain crossings verified                           â”‚
â”‚                                                              â”‚
â”‚ PHYSICAL:                                                    â”‚
â”‚ â–¡ DRC clean                                                  â”‚
â”‚ â–¡ LVS clean                                                  â”‚
â”‚ â–¡ Antenna clean                                              â”‚
â”‚ â–¡ Density within limits                                      â”‚
â”‚ â–¡ Metal fill added                                           â”‚
â”‚                                                              â”‚
â”‚ POWER:                                                       â”‚
â”‚ â–¡ Static IR drop < 5%                                        â”‚
â”‚ â–¡ Dynamic IR drop < 10%                                      â”‚
â”‚ â–¡ EM analysis clean                                          â”‚
â”‚ â–¡ Power consumption within budget                            â”‚
â”‚                                                              â”‚
â”‚ VERIFICATION:                                                â”‚
â”‚ â–¡ Formal equivalence check passed                            â”‚
â”‚ â–¡ All corners/modes verified                                 â”‚
â”‚ â–¡ GDSII generated correctly                                  â”‚
â”‚                                                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜</div>

        <h2>Common Tapeout Issues</h2>
        <table>
            <tr><th>Issue</th><th>Impact</th><th>Prevention</th></tr>
            <tr><td>Missed timing corner</td><td>Chip fails at some conditions</td><td>Sign off all corners</td></tr>
            <tr><td>DRC waiver misuse</td><td>Fab rejects design</td><td>Minimize waivers</td></tr>
            <tr><td>Wrong metal fill</td><td>Density violations</td><td>Run after all changes</td></tr>
            <tr><td>Antenna violations</td><td>Gate damage</td><td>Fix before tapeout</td></tr>
            <tr><td>Missing power pads</td><td>IR drop issues</td><td>Power grid sign-off</td></tr>
        </table>

        <h2>After Tapeout</h2>

<div class="diagram">    GDSII sent to Foundry
            â”‚
            â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ Mask Creation â”‚  (Foundry makes masks)
    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
            â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ Fabrication   â”‚  (Chip manufactured)
    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
            â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ Packaging     â”‚  (Die put in package)
    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
            â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ Testing       â”‚  (Chips tested)
    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
            â–¼
     Working Chips!</div>

        <h2>Key Signoff Tools</h2>
        <table>
            <tr><th>Check</th><th>Tool (Synopsys)</th><th>Tool (Cadence)</th></tr>
            <tr><td>Timing</td><td>PrimeTime</td><td>Tempus</td></tr>
            <tr><td>Extraction</td><td>StarRC</td><td>QRC</td></tr>
            <tr><td>DRC/LVS</td><td>ICV</td><td>PVS/Pegasus</td></tr>
            <tr><td>Power/IR</td><td>RedHawk</td><td>Voltus</td></tr>
            <tr><td>Formal</td><td>Formality</td><td>Conformal</td></tr>
        </table>

        <div style="background: linear-gradient(135deg, #1a3a2f 0%, #0d251d 100%); border: 2px solid #00ff88; border-radius: 15px; padding: 30px; margin: 40px 0; text-align: center;">
            <h2 style="color: #00ff88; margin-bottom: 15px;">ğŸ‰ Congratulations!</h2>
            <p style="font-size: 1.2em;">You've completed the Physical Design Blog Series!</p>
            <p>You now understand the complete PD flow from netlist to GDSII.</p>
            <a href="index.html" class="nav-btn" style="margin-top: 20px; display: inline-block;">â† Back to All Articles</a>
        </div>

        <div class="summary">
            <h3>Summary</h3>
            <table>
                <tr><th>Signoff</th><th>Purpose</th></tr>
                <tr><td>Timing</td><td>All paths meet setup/hold</td></tr>
                <tr><td>DRC/LVS</td><td>Manufacturable, matches netlist</td></tr>
                <tr><td>Power</td><td>IR/EM within limits</td></tr>
                <tr><td>Formal</td><td>Layout = RTL</td></tr>
                <tr><td>GDSII</td><td>Final file to foundry</td></tr>
            </table>
        </div>

        <div class="nav-buttons">
            <a href="09_Power_Analysis.html" class="nav-btn prev">â† Power Analysis</a>
            <a href="index.html" class="nav-btn next">All Articles</a>
        </div>
    </div>
    
    <div class="footer">
        <p>Physical Design Blog Series | Part 10 of 10 | The End</p>
    </div>
</body>
</html>
