{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572833507564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572833507573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 22:11:47 2019 " "Processing started: Sun Nov 03 22:11:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572833507573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572833507573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IncompleteDatapath -c IncompleteDatapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off IncompleteDatapath -c IncompleteDatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572833507573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1572833508099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833525783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572833525783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux2bit-behavior " "Found design unit 1: demux2bit-behavior" {  } { { "demux2bit.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux2bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526384 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux2bit " "Found entity 1: demux2bit" {  } { { "demux2bit.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572833526384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incompletedatapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file incompletedatapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IncompleteDatapath " "Found entity 1: IncompleteDatapath" {  } { { "IncompleteDatapath.bdf" "" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572833526386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bancoderegistradores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bancoDeRegistradores " "Found entity 1: bancoDeRegistradores" {  } { { "bancoDeRegistradores.bdf" "" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/bancoDeRegistradores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572833526389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCU-behavior " "Found design unit 1: LCU-behavior" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526392 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCU " "Found entity 1: LCU" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572833526392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-behavior " "Found design unit 1: halfAdder-behavior" {  } { { "halfAdder.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/halfAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526394 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/halfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572833526394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-behavior " "Found design unit 1: fullAdder-behavior" {  } { { "fullAdder.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/fullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526397 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572833526397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder16bit " "Found entity 1: adder16bit" {  } { { "adder16bit.bdf" "" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/adder16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572833526399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-behavior " "Found design unit 1: registrador-behavior" {  } { { "registrador.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/registrador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526403 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/registrador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572833526403 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.vhd " "Entity \"MUX\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1572833526405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-SELECTOR " "Found design unit 1: MUX-SELECTOR" {  } { { "mux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526406 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572833526406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX-SELECTOR " "Found design unit 1: DEMUX-SELECTOR" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526408 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX " "Found entity 1: DEMUX" {  } { { "demux.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572833526408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572833526408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IncompleteDatapath " "Elaborating entity \"IncompleteDatapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572833526455 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "pin_name5 " "Found inconsistent dimensions for element \"pin_name5\"" {  } { { "IncompleteDatapath.bdf" "" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.bdf" { { 232 232 416 248 "pin_name5\[15..0\]" "" } { 264 248 416 280 "pin_name5" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572833526459 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "pin_name6 " "Found inconsistent dimensions for element \"pin_name6\"" {  } { { "IncompleteDatapath.bdf" "" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.bdf" { { 152 712 892 168 "pin_name6\[15..0\]" "" } { 216 248 416 232 "pin_name6" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572833526459 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pin_name5 " "Converted elements in bus name \"pin_name5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pin_name5\[15..0\] pin_name515..0 " "Converted element name(s) from \"pin_name5\[15..0\]\" to \"pin_name515..0\"" {  } { { "IncompleteDatapath.bdf" "" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.bdf" { { 232 232 416 248 "pin_name5\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572833526460 ""}  } { { "IncompleteDatapath.bdf" "" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.bdf" { { 232 232 416 248 "pin_name5\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1572833526460 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pin_name6 " "Converted elements in bus name \"pin_name6\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pin_name6\[15..0\] pin_name615..0 " "Converted element name(s) from \"pin_name6\[15..0\]\" to \"pin_name615..0\"" {  } { { "IncompleteDatapath.bdf" "" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.bdf" { { 152 712 892 168 "pin_name6\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572833526460 ""}  } { { "IncompleteDatapath.bdf" "" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.bdf" { { 152 712 892 168 "pin_name6\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1572833526460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "IncompleteDatapath.bdf" "inst" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.bdf" { { 192 512 672 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572833526461 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst1 " "Block or symbol \"NOT\" of instance \"inst1\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/ALU.bdf" { { 120 392 440 152 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1572833526463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador ALU:inst\|registrador:inst4 " "Elaborating entity \"registrador\" for hierarchy \"ALU:inst\|registrador:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/ALU.bdf" { { 112 768 928 192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572833526486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux2bit ALU:inst\|demux2bit:inst " "Elaborating entity \"demux2bit\" for hierarchy \"ALU:inst\|demux2bit:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/ALU.bdf" { { 112 560 720 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572833526504 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e3 demux2bit.vhd(24) " "VHDL Process Statement warning at demux2bit.vhd(24): signal \"e3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux2bit.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/demux2bit.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572833526516 "|IncompleteDatapath|ALU:inst|demux2bit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16bit ALU:inst\|adder16bit:inst3 " "Elaborating entity \"adder16bit\" for hierarchy \"ALU:inst\|adder16bit:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/ALU.bdf" { { 280 352 520 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572833526570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder ALU:inst\|adder16bit:inst3\|halfAdder:bit_0 " "Elaborating entity \"halfAdder\" for hierarchy \"ALU:inst\|adder16bit:inst3\|halfAdder:bit_0\"" {  } { { "adder16bit.bdf" "bit_0" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/adder16bit.bdf" { { 8 264 376 88 "bit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572833526594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ALU:inst\|adder16bit:inst3\|fullAdder:bit_1 " "Elaborating entity \"fullAdder\" for hierarchy \"ALU:inst\|adder16bit:inst3\|fullAdder:bit_1\"" {  } { { "adder16bit.bdf" "bit_1" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/adder16bit.bdf" { { 112 256 384 240 "bit_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572833526619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCU ALU:inst\|adder16bit:inst3\|LCU:inst " "Elaborating entity \"LCU\" for hierarchy \"ALU:inst\|adder16bit:inst3\|LCU:inst\"" {  } { { "adder16bit.bdf" "inst" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/adder16bit.bdf" { { 16 608 768 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572833526643 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(19) " "VHDL Process Statement warning at LCU.vhd(19): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572833526644 "|IncompleteDatapath|ALU:inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin LCU.vhd(21) " "VHDL Process Statement warning at LCU.vhd(21): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCU.vhd" "" { Text "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/LCU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572833526645 "|IncompleteDatapath|ALU:inst|adder16bit:inst3|LCU:inst"}
{ "Warning" "WSGN_MISMATCH_PORT" "aluOp ALU ALU:inst " "Port \"aluOp\" does not exist in entity definition of \"ALU\".  The port's range differs between the entity definition and its actual instantiation, \"ALU:inst\"." {  } { { "IncompleteDatapath.bdf" "inst" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.bdf" { { 192 512 672 320 "inst" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1572833526722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1572833528144 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572833529279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572833529279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name6 " "No output dependent on input pin \"pin_name6\"" {  } { { "IncompleteDatapath.bdf" "" { Schematic "C:/Users/alber/Desktop/arquitetura/IncompleteDatapath/IncompleteDatapath/IncompleteDatapath.bdf" { { 216 248 416 232 "pin_name6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572833529641 "|IncompleteDatapath|pin_name6"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1572833529641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572833529643 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572833529643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572833529643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572833529643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572833529728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 22:12:09 2019 " "Processing ended: Sun Nov 03 22:12:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572833529728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572833529728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572833529728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572833529728 ""}
