{
    "name": "Burst Read/Write (CL)", 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ], 
    "launch": [
        {
            "cmd_args": "BUILD/vadd.xclbin", 
            "name": "generic launch for all flows"
        }
    ], 
    "platform_type": "pcie", 
    "host": {
        "compiler": {
            "sources": [
                "REPO_DIR/common/includes/xcl2", 
                "REPO_DIR/common/includes/bitmap"
            ], 
            "includepaths": [
                "REPO_DIR/common/includes/xcl2", 
                "REPO_DIR/common/includes/bitmap"
            ]
        }, 
        "host_exe": "host"
    }, 
    "key_concepts": [
        "burst access"
    ], 
    "keywords": [
        "param:compiler.interfaceWrBurstLen", 
        "param:compiler.interfaceRdBurstLen"
    ], 
    "runtime": [
        "OpenCL"
    ], 
    "os": [
        "Linux"
    ], 
    "containers": [
        {
            "accelerators": [
                {
                    "clflags": "--xp param:compiler.interfaceWrBurstLen=256 --xp param:compiler.interfaceRdBurstLen=256", 
                    "name": "vadd", 
                    "location": "src/vadd.cl"
                }
            ], 
            "name": "vadd"
        }
    ], 
    "description": [
        "This is simple example of using AXI4-master interface for burst read and write"
    ]
}