{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560707842177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560707842187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 20:57:21 2019 " "Processing started: Sun Jun 16 20:57:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560707842187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1560707842187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --archive -revision lab1_4 -output \"C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab1/lab1_4/lab1_4.qar\" lab1_4 " "Command: quartus_sh --archive -revision lab1_4 -output \"C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab1/lab1_4/lab1_4.qar\" lab1_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1560707842187 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-qar -revision lab1_4 -output \{C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab1/lab1_4/lab1_4.qar\} lab1_4 " "Quartus(args): -qar -revision lab1_4 -output \{C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab1/lab1_4/lab1_4.qar\} lab1_4" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1560707842187 ""}
{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "Shell" 0 0 1560707842371 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "Shell" 0 0 1560707842818 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1560707842978 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1560707842978 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1560707842978 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1560707843172 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab1/lab1_4/ " "Using common directory C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab1/lab1_4/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1560707843195 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1560707843251 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1560707843251 ""}
{ "Info" "0" "" "Generated archive 'C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab1/lab1_4/lab1_4.qar'" {  } {  } 0 0 "Generated archive 'C:/Users/arman-sh/OneDrive - Peter the Great St. Petersburg Polytechnical University/SystemVerilogCourse/labs/lab1/lab1_4/lab1_4.qar'" 0 0 "Shell" 0 0 1560707843252 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1560707843252 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1560707843252 ""}
{ "Info" "0" "" "Generated report 'lab1_4.archive.rpt'" {  } {  } 0 0 "Generated report 'lab1_4.archive.rpt'" 0 0 "Shell" 0 0 1560707843253 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "f:/intel/pfga/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script f:/intel/pfga/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1560707843312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560707843313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 20:57:23 2019 " "Processing ended: Sun Jun 16 20:57:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560707843313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560707843313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560707843313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1560707843313 ""}
