<!-- set: ai sw=1 ts=1 sta et -->
<pb_type>
 <output name="D_IN"    num_pins="2" equivalent="false"/>
 <input  name="D_OUT"   num_pins="2" equivalent="false"/>
 <input  name="OUT_ENB" num_pins="1" equivalent="false"/>
 <input  name="CEN"     num_pins="1" equivalent="false"/>
 <clock  name="INCLK"   num_pins="1" equivalent="false"/>
 <clock  name="OUTCLK"  num_pins="1" equivalent="false"/>
 <input  name="LATCH"   num_pins="1" equivalent="false"/>

 <!-- IO operating as an input -->
 <mode name="PAD_IS_INPUT">
  <pb_type name="PAD_IN-INPUT" num_pb="1">
   <output name="D_IN" num_pins="2" equivalent="false"/>
   <pb_type name="input" blif_model=".input" num_pb="1">
    <output name="inpad" num_pins="1"/>
   </pb_type>
   <interconnect>
    <mux name="D_IN_0" input="input.inpad" output="PAD_IN-INPUT.D_IN[0]"/>
    <mux name="D_IN_1" input="input.inpad" output="PAD_IN-INPUT.D_IN[1]"/>
   </interconnect>
  </pb_type>
  <interconnect>
   <direct name="INPUT" input="PAD_IN-INPUT.D_IN" output="BLK_IG-IO.D_IN"/>
  </interconnect>
 </mode>

 <!-- IO operating as an output -->
 <mode name="PAD_IS_OUTPUT">
  <pb_type name="PAD_IN-OUTPUT" num_pb="1">
   <input name="D_OUT" num_pins="2" equivalent="false"/>
   <pb_type name="output" blif_model=".output" num_pb="1">
    <input name="outpad" num_pins="1"/>
   </pb_type>
   <interconnect>
    <mux name="D_OUT" input="PAD_IN-OUTPUT.D_OUT[0] PAD_IN-OUTPUT.D_OUT[1]" output="output.outpad"/>
   </interconnect>
  </pb_type>
  <interconnect>
   <direct name="D_OUT" input="BLK_IG-IO.D_OUT" output="PAD_IN-OUTPUT.D_OUT"/>
  </interconnect>
 </mode>

</pb_type>
