fifo4
check_fifo4
spi
spi/assign_3_wfwe
spi/wire_wfwe
fifo4/input_we
spi/input_adr_i
spi/reg_spcr
spi/always_1
spi/always_1/if_1
spi/always_8/if_1/block_2/case_1/if_1/block_1/stmt_2
spi/always_8/if_1/block_2/case_1/if_1/block_1
spi/always_8/if_1/block_2/case_1/if_1
spi/always_8/if_1/block_2/case_1/block_1/stmt_1
spi/always_8/if_1/block_2/stmt_1
fifo4/reg_wp
fifo4/always_1
fifo4/always_1/if_1
fifo4/always_1/if_1/if_1/if_1
fifo4/always_1/if_1/if_1
spi/always_8/if_1/block_2/case_1/block_1/if_1/block_1
spi/always_8/if_1/block_2/case_1/block_1/if_1/block_1/stmt_2
spi/always_8/if_1/block_2/case_1/if_2/block_1/if_1/block_2/stmt_1
spi/always_8/if_1/block_2/case_1/if_2/block_1/if_1/block_2
fifo4/always_1/if_1/if_1/if_1/stmt_1
spi/always_1/if_1/if_1
spi/always_1/if_1/if_1/block_1
spi/assign_2_wb_wr
spi/wire_wb_wr
spi/input_we_i
spi/input_cyc_i
spi/assign_1_wb_acc
spi/wire_wb_acc
spi/input_dat_i
spi/assign_15_espr
spi/always_7/if_1/case_1/stmt_1
spi/always_1/if_1/if_1/block_1/if_2/stmt_1
spi/assign_14_spre
spi/reg_sper
spi/wire_spre
spi/wire_espr
spi/always_1/if_1/if_1/block_1/if_2
spi/always_7/if_1/case_1
spi/always_1/if_1/block_1
spi/always_1/if_1/block_1/stmt_1
spi/always_1/if_1/if_1/block_1/if_1/stmt_1
spi/assign_7_spe
spi/wire_spe
spi/input_stb_i
spi/reg_ack_o
check_fifo4/input_full
check_fifo4/input_rp
check_fifo4/input_we
check_fifo4/input_wp
fifo4/always_2/if_1/if_1/if_1/stmt_1
spi/always_8/if_1/block_2/case_1/block_1/if_1/block_1/stmt_1
spi/always_3/if_1/stmt_2
spi/always_3/if_1
spi/always_3
spi/always_1/if_1/if_1/block_1/if_1
fifo4/assign_1_wp_p1
fifo4/wire_wp_p1
fifo4/input_clr
spi/always_8/if_1/block_2/case_1/if_2/block_1/if_1/block_1
spi/always_8/if_1/block_2/case_1/if_2/block_1/if_1/block_1/stmt_1
fifo4/inst_assert_fifo4_i1
fifo4/wire_full
fifo4/assign_6_full
fifo4/always_4/if_1/if_1/if_1/stmt_1
spi/always_8/if_1/block_1
fifo4/always_4/if_1/if_1/stmt_1
fifo4/always_2/if_1/if_1/stmt_1
fifo4/always_1/if_1/if_1/stmt_1
fifo4/always_4/if_1
fifo4/always_4
fifo4/reg_gb
fifo4/always_4/if_1/if_1
spi/always_8/if_1/block_1/stmt_4
fifo4/always_4/if_1/if_1/if_1
fifo4/always_4/if_1/if_1/if_1/if_1
fifo4/always_2/if_1
fifo4/always_2
fifo4/reg_rp
fifo4/wire_empty
fifo4/assign_5_empty
spi/inst_wfifo
spi/wire_wfempty
spi/wire_ena
spi/assign_24_ena
spi/reg_clkcnt
spi/always_7
spi/always_7/if_1
spi/assign_12_spr
spi/wire_spr
fifo4/input_re
fifo4/wire_rp_p1
fifo4/assign_3_rp_p1
spi/reg_wfre
fifo4/always_2/if_1/if_1
fifo4/always_2/if_1/if_1/if_1
spi/always_8/if_1/block_2/case_1/if_2/block_1/stmt_2
spi/reg_bcnt
spi/always_8/if_1/block_2/case_1/if_2/block_1
spi/always_8/if_1/block_2/case_1/if_2/block_1/if_1
spi/always_8/if_1/block_2/case_1/block_1
spi/always_8/if_1/block_2/case_1/block_1/if_1
spi/always_8/if_1/block_2/case_1/if_2
spi/reg_state
spi/always_8
spi/always_8/if_1
spi/always_8/if_1/block_2/case_1
spi/always_8/if_1/block_2
spi/always_8/if_1/cond
fifo4/assign_5_empty/expr_1
spi/assign_3_wfwe/expr_1/expr_1/expr_1/expr_1
spi/assign_3_wfwe/expr_1/expr_1/expr_1
spi/assign_3_wfwe/expr_1/expr_1
spi/assign_3_wfwe/expr_1
fifo4/always_4/if_1/if_1/if_1/cond
fifo4/always_2/if_1/if_1/cond
spi/inst_wfifo/expr_1
fifo4/assign_5_empty/expr_1/expr_2
spi/always_1/if_1/if_1/block_1/if_1/cond
spi/always_1/if_1/if_1/block_1/if_1/stmt_1/expr_1
spi/always_1/if_1/if_1/cond
spi/always_8/if_1/block_2/case_1/if_2/block_1/stmt_2/expr_1
fifo4/assign_6_full/expr_1
fifo4/always_4/if_1/if_1/if_1/if_1/cond
fifo4/always_4/if_1/cond
fifo4/assign_3_rp_p1/expr_1
spi/always_3/if_1/stmt_2/expr_1
spi/always_1/if_1/if_1/block_1/if_2/cond
spi/always_8/if_1/block_2/case_1/if_2/cond
spi/always_8/if_1/block_2/case_1/if_1/cond
spi/always_7/if_1/case_1/cond
spi/always_8/if_1/block_2/case_1/block_1/if_1/cond
fifo4/always_4/if_1/if_1/cond
fifo4/always_4/if_1/if_1/if_1/cond/expr_1
spi/always_3/if_1/stmt_2/expr_1/expr_1
spi/always_7/if_1/cond/expr_1
spi/always_7/if_1/cond
spi/always_8/if_1/block_2/case_1/if_2/block_1/if_1/cond
spi/always_7/if_1/cond/expr_1/expr_1
fifo4/always_2/if_1/if_1/if_1/cond
fifo4/assign_5_empty/expr_1/expr_1
spi/always_8/if_1/block_2/case_1/cond
