Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jul 11 15:48:04 2024
| Host         : LAPTOP-Q89KUD17 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2s_demo_top_level_control_sets_placed.rpt
| Design       : i2s_demo_top_level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    78 |
|    Minimum number of control sets                        |    78 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    78 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    71 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            5 |
| No           | No                    | Yes                    |              34 |           10 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |             172 |           78 |
| Yes          | No                    | Yes                    |              81 |           22 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                   Enable Signal                  |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+--------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_buf                          | uart_tx_inst/o_TX_Serial_i_1_n_0                 |                                             |                1 |              1 |         1.00 |
|  output_clock                     |                                                  | bram_inst/p_0_in                            |                1 |              1 |         1.00 |
|  output_clock                     |                                                  |                                             |                1 |              3 |         3.00 |
|  clk_buf                          | uart_tx_inst/r_TX_Data_0                         |                                             |                2 |              8 |         4.00 |
|  output_clock                     | bram_inst/o_data0                                |                                             |                5 |              8 |         1.60 |
|  clk_buf                          | uart_tx_inst/r_Clk_Count_1                       | uart_tx_inst/r_Clk_Count0                   |                3 |             10 |         3.33 |
|  clk_buf                          |                                                  |                                             |                4 |             11 |         2.75 |
|  i2s_inst/i2s_clock/inst/clk_out1 | i2s_inst/i2s_transceiver_0/l_data_rx_int_0       | i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0 |                4 |             24 |         6.00 |
|  i2s_inst/i2s_clock/inst/clk_out1 | i2s_inst/i2s_transceiver_0/l_data_rx[23]_i_1_n_0 | i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0 |                9 |             24 |         2.67 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3904_3967_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3968_4031_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_448_511_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_512_575_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_576_639_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_640_703_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_64_127_0_2_i_1_n_0             |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_704_767_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_768_831_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_896_959_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_832_895_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_960_1023_0_2_i_1_n_0           |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3136_3199_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3072_3135_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3008_3071_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3200_3263_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_320_383_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3328_3391_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3264_3327_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3392_3455_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3456_3519_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3520_3583_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3648_3711_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3584_3647_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3712_3775_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3776_3839_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1280_1343_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_128_191_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1344_1407_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1408_1471_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1472_1535_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1536_1599_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1600_1663_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1728_1791_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1664_1727_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1792_1855_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1920_1983_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1856_1919_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_192_255_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1984_2047_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2048_2111_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2112_2175_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2176_2239_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2240_2303_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2368_2431_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2304_2367_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2432_2495_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2560_2623_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2496_2559_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2624_2687_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2752_2815_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2816_2879_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2688_2751_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2880_2943_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_2944_3007_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_0_63_0_2_i_1_n_0               |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1088_1151_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1152_1215_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_256_319_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1216_1279_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  clk_buf                          |                                                  | bram_inst/clear                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_3840_3903_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_384_447_0_2_i_1_n_0            |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_4032_4095_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  lrck_OBUF_BUFG                   | bram_inst/ram_reg_1024_1087_0_2_i_1_n_0          |                                             |                8 |             32 |         4.00 |
|  i2s_inst/i2s_clock/inst/clk_out1 |                                                  | i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0 |                9 |             33 |         3.67 |
|  i2s_inst/i2s_clock/inst/clk_out1 | i2s_inst/i2s_transceiver_0/p_0_in                | i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0 |                9 |             33 |         3.67 |
|  lrck_OBUF_BUFG                   | i2s_inst/i2s_transceiver_0/p_0_in0_in            |                                             |               11 |             36 |         3.27 |
|  output_clock                     | bram_inst/read_ptr0                              |                                             |               59 |            119 |         2.02 |
+-----------------------------------+--------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


