Host command: /cadence/IUS/tools/verilog/bin/verilog.exe
Command arguments:
    comparator.v

Tool:	VERILOG-XL	08.20.001-p log file created Oct  6, 2013  17:28:57
Tool:	VERILOG-XL	08.20.001-p   Oct  6, 2013  17:28:57

Copyright (c) 1995-2004 Cadence Design Systems, Inc.  All Rights Reserved.
Unpublished -- rights reserved under the copyright laws of the United States.

Copyright (c) 1995-2004 UNIX Systems Laboratories, Inc.  Reproduced with Permission.

THIS SOFTWARE AND ON-LINE DOCUMENTATION CONTAIN CONFIDENTIAL INFORMATION
AND TRADE SECRETS OF CADENCE DESIGN SYSTEMS, INC.  USE, DISCLOSURE, OR
REPRODUCTION IS PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF
CADENCE DESIGN SYSTEMS, INC.
RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.

                Cadence Design Systems, Inc.
                555 River Oaks Parkway
                San Jose, California  95134

For technical assistance please contact the Cadence Response Center at
1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to
talkv@cadence.com

Compiling source file "comparator.v"
Highest level modules:
testbench
testbench_comp4

A: 00, B: 00, AeqB: 1, AltB: 0, AgtB: 0
A: 0000, B: 0000, AeqB: 1, AltB: 0, AgtB: 0
A: 00, B: 01, AeqB: 0, AltB: 1, AgtB: 0
A: 0000, B: 0001, AeqB: 0, AltB: 1, AgtB: 0
A: 00, B: 10, AeqB: 0, AltB: 1, AgtB: 0
A: 0000, B: 0010, AeqB: 0, AltB: 1, AgtB: 0
A: 00, B: 11, AeqB: 0, AltB: 1, AgtB: 0
A: 0000, B: 0011, AeqB: 0, AltB: 1, AgtB: 0
A: 01, B: 00, AeqB: 0, AltB: 0, AgtB: 1
A: 0000, B: 0100, AeqB: 0, AltB: 1, AgtB: 0
A: 01, B: 01, AeqB: 1, AltB: 0, AgtB: 0
A: 0000, B: 0101, AeqB: 0, AltB: 1, AgtB: 0
A: 01, B: 10, AeqB: 0, AltB: 1, AgtB: 0
A: 0000, B: 0110, AeqB: 0, AltB: 1, AgtB: 0
A: 01, B: 11, AeqB: 0, AltB: 1, AgtB: 0
A: 0000, B: 0111, AeqB: 0, AltB: 1, AgtB: 0
A: 10, B: 00, AeqB: 0, AltB: 0, AgtB: 1
A: 0000, B: 1000, AeqB: 0, AltB: 1, AgtB: 0
A: 10, B: 01, AeqB: 0, AltB: 0, AgtB: 1
A: 0000, B: 1001, AeqB: 0, AltB: 1, AgtB: 0
A: 10, B: 10, AeqB: 1, AltB: 0, AgtB: 0
A: 0000, B: 1010, AeqB: 0, AltB: 1, AgtB: 0
A: 10, B: 11, AeqB: 0, AltB: 1, AgtB: 0
A: 0000, B: 1011, AeqB: 0, AltB: 1, AgtB: 0
A: 11, B: 00, AeqB: 0, AltB: 0, AgtB: 1
A: 0000, B: 1100, AeqB: 0, AltB: 1, AgtB: 0
A: 11, B: 01, AeqB: 0, AltB: 0, AgtB: 1
A: 0000, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 11, B: 10, AeqB: 0, AltB: 0, AgtB: 1
A: 0000, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 11, B: 11, AeqB: 1, AltB: 0, AgtB: 0
A: 0000, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 00, B: 00, AeqB: 1, AltB: 0, AgtB: 0
A: 0001, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 0001, B: 0001, AeqB: 1, AltB: 0, AgtB: 0
A: 0001, B: 0010, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 0011, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 0100, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 0101, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 0110, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 0111, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 1000, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 1001, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 1010, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 1011, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 1100, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 0001, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 0010, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 0010, B: 0010, AeqB: 1, AltB: 0, AgtB: 0
A: 0010, B: 0011, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 0100, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 0101, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 0110, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 0111, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 1000, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 1001, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 1010, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 1011, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 1100, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 0010, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 0011, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 0011, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 0011, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 0011, B: 0011, AeqB: 1, AltB: 0, AgtB: 0
A: 0011, B: 0100, AeqB: 0, AltB: 1, AgtB: 0
A: 0011, B: 0101, AeqB: 0, AltB: 1, AgtB: 0
A: 0011, B: 0110, AeqB: 0, AltB: 1, AgtB: 0
A: 0011, B: 0111, AeqB: 0, AltB: 1, AgtB: 0
A: 0011, B: 1000, AeqB: 0, AltB: 1, AgtB: 0
A: 0011, B: 1001, AeqB: 0, AltB: 1, AgtB: 0
A: 0011, B: 1010, AeqB: 0, AltB: 1, AgtB: 0
A: 0011, B: 1011, AeqB: 0, AltB: 1, AgtB: 0
A: 0011, B: 1100, AeqB: 0, AltB: 1, AgtB: 0
A: 0011, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 0011, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 0011, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 0100, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 0100, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 0100, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 0100, B: 0011, AeqB: 0, AltB: 0, AgtB: 1
A: 0100, B: 0100, AeqB: 1, AltB: 0, AgtB: 0
A: 0100, B: 0101, AeqB: 0, AltB: 1, AgtB: 0
A: 0100, B: 0110, AeqB: 0, AltB: 1, AgtB: 0
A: 0100, B: 0111, AeqB: 0, AltB: 1, AgtB: 0
A: 0100, B: 1000, AeqB: 0, AltB: 1, AgtB: 0
A: 0100, B: 1001, AeqB: 0, AltB: 1, AgtB: 0
A: 0100, B: 1010, AeqB: 0, AltB: 1, AgtB: 0
A: 0100, B: 1011, AeqB: 0, AltB: 1, AgtB: 0
A: 0100, B: 1100, AeqB: 0, AltB: 1, AgtB: 0
A: 0100, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 0100, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 0100, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 0101, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 0101, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 0101, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 0101, B: 0011, AeqB: 0, AltB: 0, AgtB: 1
A: 0101, B: 0100, AeqB: 0, AltB: 0, AgtB: 1
A: 0101, B: 0101, AeqB: 1, AltB: 0, AgtB: 0
A: 0101, B: 0110, AeqB: 0, AltB: 1, AgtB: 0
A: 0101, B: 0111, AeqB: 0, AltB: 1, AgtB: 0
A: 0101, B: 1000, AeqB: 0, AltB: 1, AgtB: 0
A: 0101, B: 1001, AeqB: 0, AltB: 1, AgtB: 0
A: 0101, B: 1010, AeqB: 0, AltB: 1, AgtB: 0
A: 0101, B: 1011, AeqB: 0, AltB: 1, AgtB: 0
A: 0101, B: 1100, AeqB: 0, AltB: 1, AgtB: 0
A: 0101, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 0101, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 0101, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 0110, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 0110, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 0110, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 0110, B: 0011, AeqB: 0, AltB: 0, AgtB: 1
A: 0110, B: 0100, AeqB: 0, AltB: 0, AgtB: 1
A: 0110, B: 0101, AeqB: 0, AltB: 0, AgtB: 1
A: 0110, B: 0110, AeqB: 1, AltB: 0, AgtB: 0
A: 0110, B: 0111, AeqB: 0, AltB: 1, AgtB: 0
A: 0110, B: 1000, AeqB: 0, AltB: 1, AgtB: 0
A: 0110, B: 1001, AeqB: 0, AltB: 1, AgtB: 0
A: 0110, B: 1010, AeqB: 0, AltB: 1, AgtB: 0
A: 0110, B: 1011, AeqB: 0, AltB: 1, AgtB: 0
A: 0110, B: 1100, AeqB: 0, AltB: 1, AgtB: 0
A: 0110, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 0110, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 0110, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 0111, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 0111, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 0111, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 0111, B: 0011, AeqB: 0, AltB: 0, AgtB: 1
A: 0111, B: 0100, AeqB: 0, AltB: 0, AgtB: 1
A: 0111, B: 0101, AeqB: 0, AltB: 0, AgtB: 1
A: 0111, B: 0110, AeqB: 0, AltB: 0, AgtB: 1
A: 0111, B: 0111, AeqB: 1, AltB: 0, AgtB: 0
A: 0111, B: 1000, AeqB: 0, AltB: 1, AgtB: 0
A: 0111, B: 1001, AeqB: 0, AltB: 1, AgtB: 0
A: 0111, B: 1010, AeqB: 0, AltB: 1, AgtB: 0
A: 0111, B: 1011, AeqB: 0, AltB: 1, AgtB: 0
A: 0111, B: 1100, AeqB: 0, AltB: 1, AgtB: 0
A: 0111, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 0111, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 0111, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 1000, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 1000, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 1000, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 1000, B: 0011, AeqB: 0, AltB: 0, AgtB: 1
A: 1000, B: 0100, AeqB: 0, AltB: 0, AgtB: 1
A: 1000, B: 0101, AeqB: 0, AltB: 0, AgtB: 1
A: 1000, B: 0110, AeqB: 0, AltB: 0, AgtB: 1
A: 1000, B: 0111, AeqB: 0, AltB: 0, AgtB: 1
A: 1000, B: 1000, AeqB: 1, AltB: 0, AgtB: 0
A: 1000, B: 1001, AeqB: 0, AltB: 1, AgtB: 0
A: 1000, B: 1010, AeqB: 0, AltB: 1, AgtB: 0
A: 1000, B: 1011, AeqB: 0, AltB: 1, AgtB: 0
A: 1000, B: 1100, AeqB: 0, AltB: 1, AgtB: 0
A: 1000, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 1000, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 1000, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 1001, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 1001, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 1001, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 1001, B: 0011, AeqB: 0, AltB: 0, AgtB: 1
A: 1001, B: 0100, AeqB: 0, AltB: 0, AgtB: 1
A: 1001, B: 0101, AeqB: 0, AltB: 0, AgtB: 1
A: 1001, B: 0110, AeqB: 0, AltB: 0, AgtB: 1
A: 1001, B: 0111, AeqB: 0, AltB: 0, AgtB: 1
A: 1001, B: 1000, AeqB: 0, AltB: 0, AgtB: 1
A: 1001, B: 1001, AeqB: 1, AltB: 0, AgtB: 0
A: 1001, B: 1010, AeqB: 0, AltB: 1, AgtB: 0
A: 1001, B: 1011, AeqB: 0, AltB: 1, AgtB: 0
A: 1001, B: 1100, AeqB: 0, AltB: 1, AgtB: 0
A: 1001, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 1001, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 1001, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 1010, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 1010, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 1010, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 1010, B: 0011, AeqB: 0, AltB: 0, AgtB: 1
A: 1010, B: 0100, AeqB: 0, AltB: 0, AgtB: 1
A: 1010, B: 0101, AeqB: 0, AltB: 0, AgtB: 1
A: 1010, B: 0110, AeqB: 0, AltB: 0, AgtB: 1
A: 1010, B: 0111, AeqB: 0, AltB: 0, AgtB: 1
A: 1010, B: 1000, AeqB: 0, AltB: 0, AgtB: 1
A: 1010, B: 1001, AeqB: 0, AltB: 0, AgtB: 1
A: 1010, B: 1010, AeqB: 1, AltB: 0, AgtB: 0
A: 1010, B: 1011, AeqB: 0, AltB: 1, AgtB: 0
A: 1010, B: 1100, AeqB: 0, AltB: 1, AgtB: 0
A: 1010, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 1010, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 1010, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 1011, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 1011, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 1011, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 1011, B: 0011, AeqB: 0, AltB: 0, AgtB: 1
A: 1011, B: 0100, AeqB: 0, AltB: 0, AgtB: 1
A: 1011, B: 0101, AeqB: 0, AltB: 0, AgtB: 1
A: 1011, B: 0110, AeqB: 0, AltB: 0, AgtB: 1
A: 1011, B: 0111, AeqB: 0, AltB: 0, AgtB: 1
A: 1011, B: 1000, AeqB: 0, AltB: 0, AgtB: 1
A: 1011, B: 1001, AeqB: 0, AltB: 0, AgtB: 1
A: 1011, B: 1010, AeqB: 0, AltB: 0, AgtB: 1
A: 1011, B: 1011, AeqB: 1, AltB: 0, AgtB: 0
A: 1011, B: 1100, AeqB: 0, AltB: 1, AgtB: 0
A: 1011, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 1011, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 1011, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 1100, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 1100, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 1100, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 1100, B: 0011, AeqB: 0, AltB: 0, AgtB: 1
A: 1100, B: 0100, AeqB: 0, AltB: 0, AgtB: 1
A: 1100, B: 0101, AeqB: 0, AltB: 0, AgtB: 1
A: 1100, B: 0110, AeqB: 0, AltB: 0, AgtB: 1
A: 1100, B: 0111, AeqB: 0, AltB: 0, AgtB: 1
A: 1100, B: 1000, AeqB: 0, AltB: 0, AgtB: 1
A: 1100, B: 1001, AeqB: 0, AltB: 0, AgtB: 1
A: 1100, B: 1010, AeqB: 0, AltB: 0, AgtB: 1
A: 1100, B: 1011, AeqB: 0, AltB: 0, AgtB: 1
A: 1100, B: 1100, AeqB: 1, AltB: 0, AgtB: 0
A: 1100, B: 1101, AeqB: 0, AltB: 1, AgtB: 0
A: 1100, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 1100, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 1101, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 0011, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 0100, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 0101, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 0110, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 0111, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 1000, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 1001, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 1010, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 1011, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 1100, AeqB: 0, AltB: 0, AgtB: 1
A: 1101, B: 1101, AeqB: 1, AltB: 0, AgtB: 0
A: 1101, B: 1110, AeqB: 0, AltB: 1, AgtB: 0
A: 1101, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 1110, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 0011, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 0100, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 0101, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 0110, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 0111, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 1000, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 1001, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 1010, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 1011, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 1100, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 1101, AeqB: 0, AltB: 0, AgtB: 1
A: 1110, B: 1110, AeqB: 1, AltB: 0, AgtB: 0
A: 1110, B: 1111, AeqB: 0, AltB: 1, AgtB: 0
A: 1111, B: 0000, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 0001, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 0010, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 0011, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 0100, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 0101, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 0110, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 0111, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 1000, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 1001, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 1010, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 1011, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 1100, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 1101, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 1110, AeqB: 0, AltB: 0, AgtB: 1
A: 1111, B: 1111, AeqB: 1, AltB: 0, AgtB: 0
A: 0000, B: 0000, AeqB: 1, AltB: 0, AgtB: 0
0 simulation events (use +profile or +listcounts option to count) + 428 accelerated events
CPU time: 0.0 secs to compile + 0.0 secs to link + 0.0 secs in simulation
End of Tool:	VERILOG-XL	08.20.001-p   Oct  6, 2013  17:28:59
