;redcode
;assert 1
	SPL 0, <-500
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -700, -10
	SLT 0, @42
	MOV -1, <-20
	SUB @-130, 8
	DJN -1, @-20
	CMP @121, 106
	ADD 20, @210
	MOV -1, <-20
	SUB @-130, 8
	JMN 0, <-120
	MOV -7, <-20
	JMP <127, 100
	ADD 20, @210
	DJN -1, @-20
	CMP @121, 106
	SUB @-130, 8
	SUB @-130, 8
	SLT @2, -21
	JMN 0, <-120
	JMN 0, <-500
	ADD 0, -120
	SUB -130, 9
	JMP <127, 100
	JMP <127, 100
	SUB @121, 103
	JMP <127, 100
	SUB @127, 106
	SUB @127, 106
	ADD 270, 1
	SLT 20, @210
	SUB @127, 106
	SUB @121, 106
	SUB -7, <-26
	JMN 0, <-500
	JMN 0, <-500
	SUB @127, 106
	JMN 0, <-500
	JMN 0, <-500
	DJN -1, @-20
	DJN -1, @-20
	SPL 370, -207
	SPL 370, -207
	SPL 370, -207
	CMP @127, 106
	SPL 0, <-500
	CMP -207, <-120
	JMP -7, @-20
	SUB #10, <2
