<!doctype html>
<meta charset=utf8>
<link rel=stylesheet href="../simics.css">
<title>Quick-Start Platform x86 Reference Manual</title>

<section class="page" id="index.html"><h1 id="index.html:quick-start-platform-x86-reference-manual"><a href="#index.html:quick-start-platform-x86-reference-manual">Quick-Start Platform x86 Reference Manual</a></h1>
<p>This manual contains the reference documentation for the Quick-Start Platform x86 add-on package.
It includes a complete list of all command line commands defined by this package.
It also provides documentation on the available components and classes.
Finally, it describes the interfaces and haps that are available for scripting and developing models.
Note that whenever this manual refers to an item not documented here (class, interfaces or hap), the corresponding documentation can be found in the main <a href="../rm-base/index.html">Simics Reference Manual</a>.</p>
<p>This manual is aimed at normal Simics users (the command list chapter, and possibly the lists of components and classes), script developers (haps, classes, and interfaces), and model developers (the entire manual).</p>
<p>This manual is strictly meant to be used as reference documentation, and it provides little explanation on how to use the various features described.
Refer to other Simics manuals for more information; these are listed in the <a href="../DOCUMENTATION/index.html">Documentation Contents</a> document.</p>
</section><section class="page" id="rm-cmds-chapter.html"><h1>1 Commands</h1></section><section class="page" id="rm-cmd-categories.html"><h1>1.1 Command Categories</h1>
<h2 id="rm-cmd-categories.html:breakpoints">1.1.1 <a href="#rm-cmd-categories.html:breakpoints">Breakpoints</a></h2>
<ul>
<li>
<a href="#rm-cmd-sc_provider_controller.break-sc.html">&lt;sc_provider_controller&gt;.break-sc</a>
 – break on SystemC object</li>
<li>
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html">&lt;sc_provider_controller&gt;.unbreak-sc</a>
 – unbreak on SystemC object</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-event-all.html">&lt;sc_simcontext&gt;.break-sc-event-all</a>
 – break all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-process-all.html">&lt;sc_simcontext&gt;.break-sc-process-all</a>
 – break all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-signal-all.html">&lt;sc_simcontext&gt;.break-sc-signal-all</a>
 – break all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-socket-all.html">&lt;sc_simcontext&gt;.break-sc-socket-all</a>
 – break all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-event-all.html">&lt;sc_simcontext&gt;.unbreak-sc-event-all</a>
 – unbreak all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-process-all.html">&lt;sc_simcontext&gt;.unbreak-sc-process-all</a>
 – unbreak all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-signal-all.html">&lt;sc_simcontext&gt;.unbreak-sc-signal-all</a>
 – unbreak all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-socket-all.html">&lt;sc_simcontext&gt;.unbreak-sc-socket-all</a>
 – unbreak all SystemC socket objects</li>
<li>
<a href="#rm-cmd-x86-core2.break-processor-reset.html">&lt;x86-core2&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-core2.break-segreg.html">&lt;x86-core2&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-core2.unbreak-processor-reset.html">&lt;x86-core2&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-intel64.break-processor-reset.html">&lt;x86-intel64&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-intel64.break-segreg.html">&lt;x86-intel64&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-intel64.unbreak-processor-reset.html">&lt;x86-intel64&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.break-processor-reset.html">&lt;x86-nehalem-xeon&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.break-segreg.html">&lt;x86-nehalem-xeon&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html">&lt;x86-nehalem-xeon&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem.break-processor-reset.html">&lt;x86-nehalem&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem.break-segreg.html">&lt;x86-nehalem&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem.unbreak-processor-reset.html">&lt;x86-nehalem&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.break-processor-reset.html">&lt;x86-p4-nocona&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.break-segreg.html">&lt;x86-p4-nocona&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.unbreak-processor-reset.html">&lt;x86-p4-nocona&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.break-processor-reset.html">&lt;x86-p4e-model4&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.break-segreg.html">&lt;x86-p4e-model4&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.unbreak-processor-reset.html">&lt;x86-p4e-model4&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e.break-processor-reset.html">&lt;x86-p4e&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e.break-segreg.html">&lt;x86-p4e&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4e.unbreak-processor-reset.html">&lt;x86-p4e&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">&lt;x86&gt;.break-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">&lt;x86&gt;.break-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86QSP1.break-processor-reset.html">&lt;x86QSP1&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86QSP1.break-segreg.html">&lt;x86QSP1&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86QSP1.unbreak-processor-reset.html">&lt;x86QSP1&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
</ul>
<h2 id="rm-cmd-categories.html:cli">1.1.2 <a href="#rm-cmd-categories.html:cli">CLI</a></h2>
<ul>
<li>
<a href="#rm-cmd-x86-core2.break-processor-reset.html">&lt;x86-core2&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-core2.unbreak-processor-reset.html">&lt;x86-core2&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-core2.wait-for-processor-reset.html">&lt;x86-core2&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86-intel64.break-processor-reset.html">&lt;x86-intel64&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-intel64.unbreak-processor-reset.html">&lt;x86-intel64&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-intel64.wait-for-processor-reset.html">&lt;x86-intel64&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.break-processor-reset.html">&lt;x86-nehalem-xeon&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html">&lt;x86-nehalem-xeon&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html">&lt;x86-nehalem-xeon&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem.break-processor-reset.html">&lt;x86-nehalem&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem.unbreak-processor-reset.html">&lt;x86-nehalem&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem.wait-for-processor-reset.html">&lt;x86-nehalem&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.break-processor-reset.html">&lt;x86-p4-nocona&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.unbreak-processor-reset.html">&lt;x86-p4-nocona&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.wait-for-processor-reset.html">&lt;x86-p4-nocona&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.break-processor-reset.html">&lt;x86-p4e-model4&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.unbreak-processor-reset.html">&lt;x86-p4e-model4&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.wait-for-processor-reset.html">&lt;x86-p4e-model4&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e.break-processor-reset.html">&lt;x86-p4e&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e.unbreak-processor-reset.html">&lt;x86-p4e&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e.wait-for-processor-reset.html">&lt;x86-p4e&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86QSP1.break-processor-reset.html">&lt;x86QSP1&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86QSP1.unbreak-processor-reset.html">&lt;x86QSP1&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86QSP1.wait-for-processor-reset.html">&lt;x86QSP1&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
</ul>
<h2 id="rm-cmd-categories.html:components">1.1.3 <a href="#rm-cmd-categories.html:components">Components</a></h2>
<ul>
<li>
<a href="#rm-cmd-create-chassis-qsp-x86.html">create-chassis-qsp-x86</a>
 – create a non-instantiated chassis_qsp_x86</li>
<li>
<a href="#rm-cmd-create-chassis-x58-ich10.html">create-chassis-x58-ich10</a>
 – create a non-instantiated chassis_x58_ich10</li>
<li>
<a href="#rm-cmd-create-leds-and-button-panel.html">create-leds-and-button-panel</a>
 – create a non-instantiated leds_and_button_panel</li>
<li>
<a href="#rm-cmd-create-motherboard-x58-ich10.html">create-motherboard-x58-ich10</a>
 – create a non-instantiated motherboard_x58_ich10</li>
<li>
<a href="#rm-cmd-create-processor-core-i7.html">create-processor-core-i7</a>
 – create a non-instantiated processor_core_i7</li>
<li>
<a href="#rm-cmd-create-processor-core-i7-6c-2t.html">create-processor-core-i7-6c-2t</a>
 – create a non-instantiated processor_core_i7_6c_2t</li>
<li>
<a href="#rm-cmd-create-processor-core-i7-8c-4t.html">create-processor-core-i7-8c-4t</a>
 – create a non-instantiated processor_core_i7_8c_4t</li>
<li>
<a href="#rm-cmd-create-processor-core-i7-duo.html">create-processor-core-i7-duo</a>
 – create a non-instantiated processor_core_i7_duo</li>
<li>
<a href="#rm-cmd-create-processor-core-i7-single.html">create-processor-core-i7-single</a>
 – create a non-instantiated processor_core_i7_single</li>
<li>
<a href="#rm-cmd-create-processor-x86-intel64.html">create-processor-x86-intel64</a>
 – create a non-instantiated processor_x86_intel64</li>
<li>
<a href="#rm-cmd-create-processor-x86QSP1.html">create-processor-x86QSP1</a>
 – create a non-instantiated processor_x86QSP1</li>
<li>
<a href="#rm-cmd-create-processor-xeon-5500.html">create-processor-xeon-5500</a>
 – create a non-instantiated processor_xeon_5500</li>
<li>
<a href="#rm-cmd-create-processor-xeon-5530.html">create-processor-xeon-5530</a>
 – create a non-instantiated processor_xeon_5530</li>
<li>
<a href="#rm-cmd-create-sc-leds-and-button-pcie-comp.html">create-sc-leds-and-button-pcie-comp</a>
 – create a non-instantiated sc_leds_and_button_pcie_comp</li>
<li>
<a href="#rm-cmd-new-chassis-qsp-x86.html">new-chassis-qsp-x86</a>
 – create an instantiated chassis_qsp_x86</li>
<li>
<a href="#rm-cmd-new-chassis-x58-ich10.html">new-chassis-x58-ich10</a>
 – create an instantiated chassis_x58_ich10</li>
<li>
<a href="#rm-cmd-new-leds-and-button-panel.html">new-leds-and-button-panel</a>
 – create an instantiated leds_and_button_panel</li>
<li>
<a href="#rm-cmd-new-motherboard-x58-ich10.html">new-motherboard-x58-ich10</a>
 – create an instantiated motherboard_x58_ich10</li>
<li>
<a href="#rm-cmd-new-sc-leds-and-button-pcie-comp.html">new-sc-leds-and-button-pcie-comp</a>
 – create an instantiated sc_leds_and_button_pcie_comp</li>
</ul>
<h2 id="rm-cmd-categories.html:instrumentation">1.1.4 <a href="#rm-cmd-categories.html:instrumentation">Instrumentation</a></h2>
<ul>
<li>
<a href="#rm-cmd-sample_core_timing_tool.add-instruction-class.html">&lt;sample_core_timing_tool&gt;.add-instruction-class</a>
 – add instruction class with ipc and cdyn adjustments</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.add-instrumentation.html">&lt;sample_core_timing_tool&gt;.add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.delete.html">&lt;sample_core_timing_tool&gt;.delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.disable-instrumentation.html">&lt;sample_core_timing_tool&gt;.disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.enable-instrumentation.html">&lt;sample_core_timing_tool&gt;.enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.info.html">&lt;sample_core_timing_tool&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.list-instruction-classes.html">&lt;sample_core_timing_tool&gt;.list-instruction-classes</a>
 – list instruction classes</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.list-metrics.html">&lt;sample_core_timing_tool&gt;.list-metrics</a>
 – list metrics of the simple performance model</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.list-performance-metrics.html">&lt;sample_core_timing_tool&gt;.list-performance-metrics</a>
 – list performance metrics from the model</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.list-providers.html">&lt;sample_core_timing_tool&gt;.list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.remove-instruction-class.html">&lt;sample_core_timing_tool&gt;.remove-instruction-class</a>
 – remove instruction class</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.remove-instrumentation.html">&lt;sample_core_timing_tool&gt;.remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-activity-per-read.html">&lt;sample_core_timing_tool&gt;.set-activity-per-read</a>
 – set extra activity per read operation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-activity-per-write.html">&lt;sample_core_timing_tool&gt;.set-activity-per-write</a>
 – set extra activity per write operation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html">&lt;sample_core_timing_tool&gt;.set-background-activity-per-cycle</a>
 – set background activity per cycle</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html">&lt;sample_core_timing_tool&gt;.set-base-activity-per-instruction</a>
 – set activity per instruction</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html">&lt;sample_core_timing_tool&gt;.set-base-cycles-per-instruction</a>
 – set base cycles per instruction</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-read.html">&lt;sample_core_timing_tool&gt;.set-cycles-per-read</a>
 – set extra cycles per read operation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-write.html">&lt;sample_core_timing_tool&gt;.set-cycles-per-write</a>
 – set extra cycles per write operation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-break-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_break_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-protocol-checker-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_protocol_checker_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-trace-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_trace_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-transaction-tracker-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-vcd-trace-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_vcd_trace_tool object</li>
<li>
<a href="#rm-cmd-new-sample-core-timing-tool.html">new-sample-core-timing-tool</a>
 – create a new sample_core_timing_tool object</li>
</ul>
<h2 id="rm-cmd-categories.html:memory">1.1.5 <a href="#rm-cmd-categories.html:memory">Memory</a></h2>
<ul>
<li>
<a href="#rm-cmd-x86-core2.memory-configuration.html">&lt;x86-core2&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-intel64.memory-configuration.html">&lt;x86-intel64&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.memory-configuration.html">&lt;x86-nehalem-xeon&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-nehalem.memory-configuration.html">&lt;x86-nehalem&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.memory-configuration.html">&lt;x86-p4-nocona&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.memory-configuration.html">&lt;x86-p4e-model4&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-p4e.memory-configuration.html">&lt;x86-p4e&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86QSP1.memory-configuration.html">&lt;x86QSP1&gt;.memory-configuration</a>
 – print memory configuration</li>
</ul>
<h2 id="rm-cmd-categories.html:processors">1.1.6 <a href="#rm-cmd-categories.html:processors">Processors</a></h2>
<ul>
<li>
<a href="#rm-cmd-x86-core2.memory-configuration.html">&lt;x86-core2&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-core2.msrs.html">&lt;x86-core2&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-core2.pregs-fpu.html">&lt;x86-core2&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-core2.pregs-sse.html">&lt;x86-core2&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-core2.print-acpi-tables.html">&lt;x86-core2&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-core2.print-gdt.html">&lt;x86-core2&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-core2.print-idt.html">&lt;x86-core2&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-core2.print-mp-tables.html">&lt;x86-core2&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-core2.print-tss.html">&lt;x86-core2&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-core2.print-vmcs.html">&lt;x86-core2&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-core2.print-vmx-cap.html">&lt;x86-core2&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-intel64.memory-configuration.html">&lt;x86-intel64&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-intel64.msrs.html">&lt;x86-intel64&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-intel64.pregs-fpu.html">&lt;x86-intel64&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-intel64.pregs-sse.html">&lt;x86-intel64&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-intel64.print-acpi-tables.html">&lt;x86-intel64&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-intel64.print-gdt.html">&lt;x86-intel64&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-intel64.print-idt.html">&lt;x86-intel64&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-intel64.print-mp-tables.html">&lt;x86-intel64&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-intel64.print-tss.html">&lt;x86-intel64&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-intel64.print-vmcs.html">&lt;x86-intel64&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-intel64.print-vmx-cap.html">&lt;x86-intel64&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.memory-configuration.html">&lt;x86-nehalem-xeon&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.msrs.html">&lt;x86-nehalem-xeon&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.pregs-fpu.html">&lt;x86-nehalem-xeon&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.pregs-sse.html">&lt;x86-nehalem-xeon&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-acpi-tables.html">&lt;x86-nehalem-xeon&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-gdt.html">&lt;x86-nehalem-xeon&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-idt.html">&lt;x86-nehalem-xeon&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-mp-tables.html">&lt;x86-nehalem-xeon&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-tss.html">&lt;x86-nehalem-xeon&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-vmcs.html">&lt;x86-nehalem-xeon&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-vmx-cap.html">&lt;x86-nehalem-xeon&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-nehalem.memory-configuration.html">&lt;x86-nehalem&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-nehalem.msrs.html">&lt;x86-nehalem&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-nehalem.pregs-fpu.html">&lt;x86-nehalem&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-nehalem.pregs-sse.html">&lt;x86-nehalem&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-acpi-tables.html">&lt;x86-nehalem&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-gdt.html">&lt;x86-nehalem&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-idt.html">&lt;x86-nehalem&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-mp-tables.html">&lt;x86-nehalem&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-tss.html">&lt;x86-nehalem&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-vmcs.html">&lt;x86-nehalem&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-vmx-cap.html">&lt;x86-nehalem&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.memory-configuration.html">&lt;x86-p4-nocona&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.msrs.html">&lt;x86-p4-nocona&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.pregs-fpu.html">&lt;x86-p4-nocona&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.pregs-sse.html">&lt;x86-p4-nocona&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-acpi-tables.html">&lt;x86-p4-nocona&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-gdt.html">&lt;x86-p4-nocona&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-idt.html">&lt;x86-p4-nocona&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-mp-tables.html">&lt;x86-p4-nocona&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-tss.html">&lt;x86-p4-nocona&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-vmcs.html">&lt;x86-p4-nocona&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-vmx-cap.html">&lt;x86-p4-nocona&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.memory-configuration.html">&lt;x86-p4e-model4&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.msrs.html">&lt;x86-p4e-model4&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.pregs-fpu.html">&lt;x86-p4e-model4&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.pregs-sse.html">&lt;x86-p4e-model4&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-acpi-tables.html">&lt;x86-p4e-model4&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-gdt.html">&lt;x86-p4e-model4&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-idt.html">&lt;x86-p4e-model4&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-mp-tables.html">&lt;x86-p4e-model4&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-tss.html">&lt;x86-p4e-model4&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-vmcs.html">&lt;x86-p4e-model4&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-vmx-cap.html">&lt;x86-p4e-model4&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-p4e.memory-configuration.html">&lt;x86-p4e&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-p4e.msrs.html">&lt;x86-p4e&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-p4e.pregs-fpu.html">&lt;x86-p4e&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-p4e.pregs-sse.html">&lt;x86-p4e&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-p4e.print-acpi-tables.html">&lt;x86-p4e&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-p4e.print-gdt.html">&lt;x86-p4e&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-p4e.print-idt.html">&lt;x86-p4e&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-p4e.print-mp-tables.html">&lt;x86-p4e&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-p4e.print-tss.html">&lt;x86-p4e&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-p4e.print-vmcs.html">&lt;x86-p4e&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-p4e.print-vmx-cap.html">&lt;x86-p4e&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86QSP1.memory-configuration.html">&lt;x86QSP1&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86QSP1.msrs.html">&lt;x86QSP1&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86QSP1.pregs-fpu.html">&lt;x86QSP1&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86QSP1.pregs-sse.html">&lt;x86QSP1&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86QSP1.print-acpi-tables.html">&lt;x86QSP1&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86QSP1.print-gdt.html">&lt;x86QSP1&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86QSP1.print-idt.html">&lt;x86QSP1&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86QSP1.print-mp-tables.html">&lt;x86QSP1&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86QSP1.print-tss.html">&lt;x86QSP1&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86QSP1.print-vmcs.html">&lt;x86QSP1&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86QSP1.print-vmx-cap.html">&lt;x86QSP1&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
</ul>
<h2 id="rm-cmd-categories.html:profiling">1.1.7 <a href="#rm-cmd-categories.html:profiling">Profiling</a></h2>
<ul>
<li>
<a href="#rm-cmd-x86-core2.aprof-views.html">&lt;x86-core2&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-intel64.aprof-views.html">&lt;x86-intel64&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.aprof-views.html">&lt;x86-nehalem-xeon&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-nehalem.aprof-views.html">&lt;x86-nehalem&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.aprof-views.html">&lt;x86-p4-nocona&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.aprof-views.html">&lt;x86-p4e-model4&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-p4e.aprof-views.html">&lt;x86-p4e&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86QSP1.aprof-views.html">&lt;x86QSP1&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
</ul>
<h2 id="rm-cmd-categories.html:registers">1.1.8 <a href="#rm-cmd-categories.html:registers">Registers</a></h2>
<ul>
<li>
<a href="#rm-cmd-x86-core2.msrs.html">&lt;x86-core2&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-core2.pregs-fpu.html">&lt;x86-core2&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-core2.pregs-sse.html">&lt;x86-core2&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-intel64.msrs.html">&lt;x86-intel64&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-intel64.pregs-fpu.html">&lt;x86-intel64&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-intel64.pregs-sse.html">&lt;x86-intel64&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.msrs.html">&lt;x86-nehalem-xeon&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.pregs-fpu.html">&lt;x86-nehalem-xeon&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.pregs-sse.html">&lt;x86-nehalem-xeon&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-nehalem.msrs.html">&lt;x86-nehalem&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-nehalem.pregs-fpu.html">&lt;x86-nehalem&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-nehalem.pregs-sse.html">&lt;x86-nehalem&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.msrs.html">&lt;x86-p4-nocona&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.pregs-fpu.html">&lt;x86-p4-nocona&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.pregs-sse.html">&lt;x86-p4-nocona&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.msrs.html">&lt;x86-p4e-model4&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.pregs-fpu.html">&lt;x86-p4e-model4&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.pregs-sse.html">&lt;x86-p4e-model4&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-p4e.msrs.html">&lt;x86-p4e&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-p4e.pregs-fpu.html">&lt;x86-p4e&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-p4e.pregs-sse.html">&lt;x86-p4e&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86QSP1.msrs.html">&lt;x86QSP1&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86QSP1.pregs-fpu.html">&lt;x86QSP1&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86QSP1.pregs-sse.html">&lt;x86QSP1&gt;.pregs-sse</a>
 – print the sse registers</li>
</ul>
<h2 id="rm-cmd-categories.html:systemc">1.1.9 <a href="#rm-cmd-categories.html:systemc">SystemC</a></h2>
<ul>
<li>
<a href="#rm-cmd-sc_provider_controller.break-sc.html">&lt;sc_provider_controller&gt;.break-sc</a>
 – break on SystemC object</li>
<li>
<a href="#rm-cmd-sc_provider_controller.trace-sc.html">&lt;sc_provider_controller&gt;.trace-sc</a>
 – trace SystemC object</li>
<li>
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html">&lt;sc_provider_controller&gt;.unbreak-sc</a>
 – unbreak on SystemC object</li>
<li>
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html">&lt;sc_provider_controller&gt;.untrace-sc</a>
 – untrace SystemC object</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-event-all.html">&lt;sc_simcontext&gt;.break-sc-event-all</a>
 – break all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-process-all.html">&lt;sc_simcontext&gt;.break-sc-process-all</a>
 – break all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-signal-all.html">&lt;sc_simcontext&gt;.break-sc-signal-all</a>
 – break all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-socket-all.html">&lt;sc_simcontext&gt;.break-sc-socket-all</a>
 – break all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-event-all.html">&lt;sc_simcontext&gt;.trace-sc-event-all</a>
 – trace all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-process-all.html">&lt;sc_simcontext&gt;.trace-sc-process-all</a>
 – trace all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-signal-all.html">&lt;sc_simcontext&gt;.trace-sc-signal-all</a>
 – trace all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-socket-all.html">&lt;sc_simcontext&gt;.trace-sc-socket-all</a>
 – trace all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.track-transactions-all.html">&lt;sc_simcontext&gt;.track-transactions-all</a>
 – track transactions on all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-event-all.html">&lt;sc_simcontext&gt;.unbreak-sc-event-all</a>
 – unbreak all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-process-all.html">&lt;sc_simcontext&gt;.unbreak-sc-process-all</a>
 – unbreak all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-signal-all.html">&lt;sc_simcontext&gt;.unbreak-sc-signal-all</a>
 – unbreak all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-socket-all.html">&lt;sc_simcontext&gt;.unbreak-sc-socket-all</a>
 – unbreak all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-event-all.html">&lt;sc_simcontext&gt;.untrace-sc-event-all</a>
 – untrace all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-process-all.html">&lt;sc_simcontext&gt;.untrace-sc-process-all</a>
 – untrace all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-signal-all.html">&lt;sc_simcontext&gt;.untrace-sc-signal-all</a>
 – untrace all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-socket-all.html">&lt;sc_simcontext&gt;.untrace-sc-socket-all</a>
 – untrace all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrack-transactions-all.html">&lt;sc_simcontext&gt;.untrack-transactions-all</a>
 – untrack transactions on all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html">&lt;sc_tlm_fw_transport&gt;.track-transactions</a>
 – track transactions on a SystemC socket object</li>
<li>
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html">&lt;sc_tlm_fw_transport&gt;.untrack-transactions</a>
 – untrack transactions on a SystemC socket object</li>
</ul>
<h2 id="rm-cmd-categories.html:tracing">1.1.10 <a href="#rm-cmd-categories.html:tracing">Tracing</a></h2>
<ul>
<li>
<a href="#rm-cmd-sc_provider_controller.trace-sc.html">&lt;sc_provider_controller&gt;.trace-sc</a>
 – trace SystemC object</li>
<li>
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html">&lt;sc_provider_controller&gt;.untrace-sc</a>
 – untrace SystemC object</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-event-all.html">&lt;sc_simcontext&gt;.trace-sc-event-all</a>
 – trace all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-process-all.html">&lt;sc_simcontext&gt;.trace-sc-process-all</a>
 – trace all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-signal-all.html">&lt;sc_simcontext&gt;.trace-sc-signal-all</a>
 – trace all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-socket-all.html">&lt;sc_simcontext&gt;.trace-sc-socket-all</a>
 – trace all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.track-transactions-all.html">&lt;sc_simcontext&gt;.track-transactions-all</a>
 – track transactions on all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-event-all.html">&lt;sc_simcontext&gt;.untrace-sc-event-all</a>
 – untrace all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-process-all.html">&lt;sc_simcontext&gt;.untrace-sc-process-all</a>
 – untrace all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-signal-all.html">&lt;sc_simcontext&gt;.untrace-sc-signal-all</a>
 – untrace all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-socket-all.html">&lt;sc_simcontext&gt;.untrace-sc-socket-all</a>
 – untrace all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrack-transactions-all.html">&lt;sc_simcontext&gt;.untrack-transactions-all</a>
 – untrack transactions on all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html">&lt;sc_tlm_fw_transport&gt;.track-transactions</a>
 – track transactions on a SystemC socket object</li>
<li>
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html">&lt;sc_tlm_fw_transport&gt;.untrack-transactions</a>
 – untrack transactions on a SystemC socket object</li>
<li>
<a href="#rm-cmd-x86-core2.trace-segreg.html">&lt;x86-core2&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-intel64.trace-segreg.html">&lt;x86-intel64&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.trace-segreg.html">&lt;x86-nehalem-xeon&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem.trace-segreg.html">&lt;x86-nehalem&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.trace-segreg.html">&lt;x86-p4-nocona&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.trace-segreg.html">&lt;x86-p4e-model4&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4e.trace-segreg.html">&lt;x86-p4e&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">&lt;x86&gt;.trace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">&lt;x86&gt;.trace-vmwrite</a>
 – trace VMCS updates</li>
<li>
<a href="#rm-cmd-x86QSP1.trace-segreg.html">&lt;x86QSP1&gt;.trace-segreg</a>
 – trace segment register updates</li>
</ul>
<h2 id="rm-cmd-categories.html:usb">1.1.11 <a href="#rm-cmd-categories.html:usb">USB</a></h2>
<ul>
<li>
<a href="#rm-cmd-ich10_usb_ehci.print-descriptors.html">&lt;ich10_usb_ehci&gt;.print-descriptors</a>
 – print descriptors</li>
</ul></section><section class="page" id="rm-cmds.html"><h1>1.2 Command List</h1></section><section class="page" id="rm-cmd-auto_apic_bus.info.html"><a id="rm-cmd-auto_apic_bus.info.html:auto_apic_bus.info"></a>
<h1 id="rm-cmd-auto_apic_bus.info.html:auto_apic_bus.info"><a href="#rm-cmd-auto_apic_bus.info.html:auto_apic_bus.info">&lt;auto_apic_bus&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-auto_apic_bus.info.html:synopsis">
<a href="#rm-cmd-auto_apic_bus.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;auto_apic_bus&gt;.info</b><br>
<h2 id="rm-cmd-auto_apic_bus.info.html:description">
<a href="#rm-cmd-auto_apic_bus.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-auto_apic_bus.info.html:provided-by">
<a href="#rm-cmd-auto_apic_bus.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-auto_apic_bus.status.html"><a id="rm-cmd-auto_apic_bus.status.html:auto_apic_bus.status"></a>
<h1 id="rm-cmd-auto_apic_bus.status.html:auto_apic_bus.status"><a href="#rm-cmd-auto_apic_bus.status.html:auto_apic_bus.status">&lt;auto_apic_bus&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-auto_apic_bus.status.html:synopsis">
<a href="#rm-cmd-auto_apic_bus.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;auto_apic_bus&gt;.status</b><br>
<h2 id="rm-cmd-auto_apic_bus.status.html:description">
<a href="#rm-cmd-auto_apic_bus.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-auto_apic_bus.status.html:provided-by">
<a href="#rm-cmd-auto_apic_bus.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-chassis_qsp_x86.info.html"><a id="rm-cmd-chassis_qsp_x86.info.html:chassis_qsp_x86.info"></a>
<h1 id="rm-cmd-chassis_qsp_x86.info.html:chassis_qsp_x86.info"><a href="#rm-cmd-chassis_qsp_x86.info.html:chassis_qsp_x86.info">&lt;chassis_qsp_x86&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-chassis_qsp_x86.info.html:synopsis">
<a href="#rm-cmd-chassis_qsp_x86.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;chassis_qsp_x86&gt;.info</b><br>
<h2 id="rm-cmd-chassis_qsp_x86.info.html:description">
<a href="#rm-cmd-chassis_qsp_x86.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-chassis_qsp_x86.info.html:provided-by">
<a href="#rm-cmd-chassis_qsp_x86.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-chassis_qsp_x86.status.html"><a id="rm-cmd-chassis_qsp_x86.status.html:chassis_qsp_x86.status"></a>
<h1 id="rm-cmd-chassis_qsp_x86.status.html:chassis_qsp_x86.status"><a href="#rm-cmd-chassis_qsp_x86.status.html:chassis_qsp_x86.status">&lt;chassis_qsp_x86&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-chassis_qsp_x86.status.html:synopsis">
<a href="#rm-cmd-chassis_qsp_x86.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;chassis_qsp_x86&gt;.status</b><br>
<h2 id="rm-cmd-chassis_qsp_x86.status.html:description">
<a href="#rm-cmd-chassis_qsp_x86.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-chassis_qsp_x86.status.html:provided-by">
<a href="#rm-cmd-chassis_qsp_x86.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-chassis_x58_ich10.info.html"><a id="rm-cmd-chassis_x58_ich10.info.html:chassis_x58_ich10.info"></a>
<h1 id="rm-cmd-chassis_x58_ich10.info.html:chassis_x58_ich10.info"><a href="#rm-cmd-chassis_x58_ich10.info.html:chassis_x58_ich10.info">&lt;chassis_x58_ich10&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-chassis_x58_ich10.info.html:synopsis">
<a href="#rm-cmd-chassis_x58_ich10.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;chassis_x58_ich10&gt;.info</b><br>
<h2 id="rm-cmd-chassis_x58_ich10.info.html:description">
<a href="#rm-cmd-chassis_x58_ich10.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-chassis_x58_ich10.info.html:provided-by">
<a href="#rm-cmd-chassis_x58_ich10.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-chassis_x58_ich10.status.html"><a id="rm-cmd-chassis_x58_ich10.status.html:chassis_x58_ich10.status"></a>
<h1 id="rm-cmd-chassis_x58_ich10.status.html:chassis_x58_ich10.status"><a href="#rm-cmd-chassis_x58_ich10.status.html:chassis_x58_ich10.status">&lt;chassis_x58_ich10&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-chassis_x58_ich10.status.html:synopsis">
<a href="#rm-cmd-chassis_x58_ich10.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;chassis_x58_ich10&gt;.status</b><br>
<h2 id="rm-cmd-chassis_x58_ich10.status.html:description">
<a href="#rm-cmd-chassis_x58_ich10.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-chassis_x58_ich10.status.html:provided-by">
<a href="#rm-cmd-chassis_x58_ich10.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-ich10_bridge.info.html"><a id="rm-cmd-ich10_bridge.info.html:ich10_bridge.info"></a>
<h1 id="rm-cmd-ich10_bridge.info.html:ich10_bridge.info"><a href="#rm-cmd-ich10_bridge.info.html:ich10_bridge.info">&lt;ich10_bridge&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_bridge.info.html:synopsis">
<a href="#rm-cmd-ich10_bridge.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_bridge&gt;.info</b><br>
<h2 id="rm-cmd-ich10_bridge.info.html:description">
<a href="#rm-cmd-ich10_bridge.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_bridge.info.html:provided-by">
<a href="#rm-cmd-ich10_bridge.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_bridge.status.html"><a id="rm-cmd-ich10_bridge.status.html:ich10_bridge.status"></a>
<h1 id="rm-cmd-ich10_bridge.status.html:ich10_bridge.status"><a href="#rm-cmd-ich10_bridge.status.html:ich10_bridge.status">&lt;ich10_bridge&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_bridge.status.html:synopsis">
<a href="#rm-cmd-ich10_bridge.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_bridge&gt;.status</b><br>
<h2 id="rm-cmd-ich10_bridge.status.html:description">
<a href="#rm-cmd-ich10_bridge.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_bridge.status.html:provided-by">
<a href="#rm-cmd-ich10_bridge.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_cf9.info.html"><a id="rm-cmd-ich10_cf9.info.html:ich10_cf9.info"></a>
<h1 id="rm-cmd-ich10_cf9.info.html:ich10_cf9.info"><a href="#rm-cmd-ich10_cf9.info.html:ich10_cf9.info">&lt;ich10_cf9&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_cf9.info.html:synopsis">
<a href="#rm-cmd-ich10_cf9.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_cf9&gt;.info</b><br>
<h2 id="rm-cmd-ich10_cf9.info.html:description">
<a href="#rm-cmd-ich10_cf9.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_cf9.info.html:provided-by">
<a href="#rm-cmd-ich10_cf9.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_cf9.status.html"><a id="rm-cmd-ich10_cf9.status.html:ich10_cf9.status"></a>
<h1 id="rm-cmd-ich10_cf9.status.html:ich10_cf9.status"><a href="#rm-cmd-ich10_cf9.status.html:ich10_cf9.status">&lt;ich10_cf9&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_cf9.status.html:synopsis">
<a href="#rm-cmd-ich10_cf9.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_cf9&gt;.status</b><br>
<h2 id="rm-cmd-ich10_cf9.status.html:description">
<a href="#rm-cmd-ich10_cf9.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_cf9.status.html:provided-by">
<a href="#rm-cmd-ich10_cf9.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_hpe_timer.info.html"><a id="rm-cmd-ich10_hpe_timer.info.html:ich10_hpe_timer.info"></a>
<h1 id="rm-cmd-ich10_hpe_timer.info.html:ich10_hpe_timer.info"><a href="#rm-cmd-ich10_hpe_timer.info.html:ich10_hpe_timer.info">&lt;ich10_hpe_timer&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_hpe_timer.info.html:synopsis">
<a href="#rm-cmd-ich10_hpe_timer.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_hpe_timer&gt;.info</b><br>
<h2 id="rm-cmd-ich10_hpe_timer.info.html:description">
<a href="#rm-cmd-ich10_hpe_timer.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_hpe_timer.info.html:provided-by">
<a href="#rm-cmd-ich10_hpe_timer.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_hpe_timer.status.html"><a id="rm-cmd-ich10_hpe_timer.status.html:ich10_hpe_timer.status"></a>
<h1 id="rm-cmd-ich10_hpe_timer.status.html:ich10_hpe_timer.status"><a href="#rm-cmd-ich10_hpe_timer.status.html:ich10_hpe_timer.status">&lt;ich10_hpe_timer&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_hpe_timer.status.html:synopsis">
<a href="#rm-cmd-ich10_hpe_timer.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_hpe_timer&gt;.status</b><br>
<h2 id="rm-cmd-ich10_hpe_timer.status.html:description">
<a href="#rm-cmd-ich10_hpe_timer.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_hpe_timer.status.html:provided-by">
<a href="#rm-cmd-ich10_hpe_timer.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_lan_v2.info.html"><a id="rm-cmd-ich10_lan_v2.info.html:ich10_lan_v2.info"></a>
<h1 id="rm-cmd-ich10_lan_v2.info.html:ich10_lan_v2.info"><a href="#rm-cmd-ich10_lan_v2.info.html:ich10_lan_v2.info">&lt;ich10_lan_v2&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_lan_v2.info.html:synopsis">
<a href="#rm-cmd-ich10_lan_v2.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_lan_v2&gt;.info</b><br>
<h2 id="rm-cmd-ich10_lan_v2.info.html:description">
<a href="#rm-cmd-ich10_lan_v2.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_lan_v2.info.html:provided-by">
<a href="#rm-cmd-ich10_lan_v2.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ich10-lan-v2.html">ich10-lan-v2</a>
</section></section><section class="page" id="rm-cmd-ich10_lan_v2.status.html"><a id="rm-cmd-ich10_lan_v2.status.html:ich10_lan_v2.status"></a>
<h1 id="rm-cmd-ich10_lan_v2.status.html:ich10_lan_v2.status"><a href="#rm-cmd-ich10_lan_v2.status.html:ich10_lan_v2.status">&lt;ich10_lan_v2&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_lan_v2.status.html:synopsis">
<a href="#rm-cmd-ich10_lan_v2.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_lan_v2&gt;.status</b><br>
<h2 id="rm-cmd-ich10_lan_v2.status.html:description">
<a href="#rm-cmd-ich10_lan_v2.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_lan_v2.status.html:provided-by">
<a href="#rm-cmd-ich10_lan_v2.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ich10-lan-v2.html">ich10-lan-v2</a>
</section></section><section class="page" id="rm-cmd-ich10_lpc.info.html"><a id="rm-cmd-ich10_lpc.info.html:ich10_lpc.info"></a>
<h1 id="rm-cmd-ich10_lpc.info.html:ich10_lpc.info"><a href="#rm-cmd-ich10_lpc.info.html:ich10_lpc.info">&lt;ich10_lpc&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_lpc.info.html:synopsis">
<a href="#rm-cmd-ich10_lpc.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_lpc&gt;.info</b><br>
<h2 id="rm-cmd-ich10_lpc.info.html:description">
<a href="#rm-cmd-ich10_lpc.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_lpc.info.html:provided-by">
<a href="#rm-cmd-ich10_lpc.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_lpc.status.html"><a id="rm-cmd-ich10_lpc.status.html:ich10_lpc.status"></a>
<h1 id="rm-cmd-ich10_lpc.status.html:ich10_lpc.status"><a href="#rm-cmd-ich10_lpc.status.html:ich10_lpc.status">&lt;ich10_lpc&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_lpc.status.html:synopsis">
<a href="#rm-cmd-ich10_lpc.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_lpc&gt;.status</b><br>
<h2 id="rm-cmd-ich10_lpc.status.html:description">
<a href="#rm-cmd-ich10_lpc.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_lpc.status.html:provided-by">
<a href="#rm-cmd-ich10_lpc.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_rtc.get-date-time.html"><a id="rm-cmd-ich10_rtc.get-date-time.html:ich10_rtc.get-date-time"></a>
<h1 id="rm-cmd-ich10_rtc.get-date-time.html:ich10_rtc.get-date-time"><a href="#rm-cmd-ich10_rtc.get-date-time.html:ich10_rtc.get-date-time">&lt;ich10_rtc&gt;.get-date-time</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_rtc.get-date-time.html:synopsis">
<a href="#rm-cmd-ich10_rtc.get-date-time.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_rtc&gt;.get-date-time</b><br>
<h2 id="rm-cmd-ich10_rtc.get-date-time.html:description">
<a href="#rm-cmd-ich10_rtc.get-date-time.html:description">Description</a>
</h2>
 Return the date and time of the realtime clock.<br>
 
<h2 id="rm-cmd-ich10_rtc.get-date-time.html:provided-by">
<a href="#rm-cmd-ich10_rtc.get-date-time.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_rtc.info.html"><a id="rm-cmd-ich10_rtc.info.html:ich10_rtc.info"></a>
<h1 id="rm-cmd-ich10_rtc.info.html:ich10_rtc.info"><a href="#rm-cmd-ich10_rtc.info.html:ich10_rtc.info">&lt;ich10_rtc&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_rtc.info.html:synopsis">
<a href="#rm-cmd-ich10_rtc.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_rtc&gt;.info</b><br>
<h2 id="rm-cmd-ich10_rtc.info.html:description">
<a href="#rm-cmd-ich10_rtc.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_rtc.info.html:provided-by">
<a href="#rm-cmd-ich10_rtc.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_rtc.set-date-time.html"><a id="rm-cmd-ich10_rtc.set-date-time.html:ich10_rtc.set-date-time"></a>
<h1 id="rm-cmd-ich10_rtc.set-date-time.html:ich10_rtc.set-date-time"><a href="#rm-cmd-ich10_rtc.set-date-time.html:ich10_rtc.set-date-time">&lt;ich10_rtc&gt;.set-date-time</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_rtc.set-date-time.html:synopsis">
<a href="#rm-cmd-ich10_rtc.set-date-time.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_rtc&gt;.set-date-time</b> <i>year</i> <i>month</i> <i>mday</i> <i>hour</i> <i>minute</i> <i>second</i> [-binary] [-bcd] <br>
<h2 id="rm-cmd-ich10_rtc.set-date-time.html:description">
<a href="#rm-cmd-ich10_rtc.set-date-time.html:description">Description</a>
</h2>
 Set the date and time of the realtime clock. Both <i>month</i> and <i>mday</i> start counting at one while <i>hour</i>, <i>minute</i> and <i>second</i>, start at zero. The <i>year</i> argument should be in the full four-digit format.
<p>
The <code>&lt;x86-component&gt;.cmos-init</code> command must be issued before this command, unless the simulation was started from a checkpoint.
</p><p>
The <tt>-binary</tt> and <tt>-bcd</tt> flags can be used to specify the format of the register values. Default is to use BCD, but some systems use a binary format without checking the binary/BCD status bit in register B. 
</p><h2 id="rm-cmd-ich10_rtc.set-date-time.html:provided-by">
<a href="#rm-cmd-ich10_rtc.set-date-time.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_rtc.status.html"><a id="rm-cmd-ich10_rtc.status.html:ich10_rtc.status"></a>
<h1 id="rm-cmd-ich10_rtc.status.html:ich10_rtc.status"><a href="#rm-cmd-ich10_rtc.status.html:ich10_rtc.status">&lt;ich10_rtc&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_rtc.status.html:synopsis">
<a href="#rm-cmd-ich10_rtc.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_rtc&gt;.status</b><br>
<h2 id="rm-cmd-ich10_rtc.status.html:description">
<a href="#rm-cmd-ich10_rtc.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_rtc.status.html:provided-by">
<a href="#rm-cmd-ich10_rtc.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_sata_f2.info.html"><a id="rm-cmd-ich10_sata_f2.info.html:ich10_sata_f2.info"></a>
<h1 id="rm-cmd-ich10_sata_f2.info.html:ich10_sata_f2.info"><a href="#rm-cmd-ich10_sata_f2.info.html:ich10_sata_f2.info">&lt;ich10_sata_f2&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_sata_f2.info.html:synopsis">
<a href="#rm-cmd-ich10_sata_f2.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_sata_f2&gt;.info</b><br>
<h2 id="rm-cmd-ich10_sata_f2.info.html:description">
<a href="#rm-cmd-ich10_sata_f2.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_sata_f2.info.html:provided-by">
<a href="#rm-cmd-ich10_sata_f2.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_sata_f2.status.html"><a id="rm-cmd-ich10_sata_f2.status.html:ich10_sata_f2.status"></a>
<h1 id="rm-cmd-ich10_sata_f2.status.html:ich10_sata_f2.status"><a href="#rm-cmd-ich10_sata_f2.status.html:ich10_sata_f2.status">&lt;ich10_sata_f2&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_sata_f2.status.html:synopsis">
<a href="#rm-cmd-ich10_sata_f2.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_sata_f2&gt;.status</b><br>
<h2 id="rm-cmd-ich10_sata_f2.status.html:description">
<a href="#rm-cmd-ich10_sata_f2.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_sata_f2.status.html:provided-by">
<a href="#rm-cmd-ich10_sata_f2.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_sata_f5.info.html"><a id="rm-cmd-ich10_sata_f5.info.html:ich10_sata_f5.info"></a>
<h1 id="rm-cmd-ich10_sata_f5.info.html:ich10_sata_f5.info"><a href="#rm-cmd-ich10_sata_f5.info.html:ich10_sata_f5.info">&lt;ich10_sata_f5&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_sata_f5.info.html:synopsis">
<a href="#rm-cmd-ich10_sata_f5.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_sata_f5&gt;.info</b><br>
<h2 id="rm-cmd-ich10_sata_f5.info.html:description">
<a href="#rm-cmd-ich10_sata_f5.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_sata_f5.info.html:provided-by">
<a href="#rm-cmd-ich10_sata_f5.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_sata_f5.status.html"><a id="rm-cmd-ich10_sata_f5.status.html:ich10_sata_f5.status"></a>
<h1 id="rm-cmd-ich10_sata_f5.status.html:ich10_sata_f5.status"><a href="#rm-cmd-ich10_sata_f5.status.html:ich10_sata_f5.status">&lt;ich10_sata_f5&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_sata_f5.status.html:synopsis">
<a href="#rm-cmd-ich10_sata_f5.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_sata_f5&gt;.status</b><br>
<h2 id="rm-cmd-ich10_sata_f5.status.html:description">
<a href="#rm-cmd-ich10_sata_f5.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_sata_f5.status.html:provided-by">
<a href="#rm-cmd-ich10_sata_f5.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_smbus.info.html"><a id="rm-cmd-ich10_smbus.info.html:ich10_smbus.info"></a>
<h1 id="rm-cmd-ich10_smbus.info.html:ich10_smbus.info"><a href="#rm-cmd-ich10_smbus.info.html:ich10_smbus.info">&lt;ich10_smbus&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_smbus.info.html:synopsis">
<a href="#rm-cmd-ich10_smbus.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_smbus&gt;.info</b><br>
<h2 id="rm-cmd-ich10_smbus.info.html:description">
<a href="#rm-cmd-ich10_smbus.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_smbus.info.html:provided-by">
<a href="#rm-cmd-ich10_smbus.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_smbus.status.html"><a id="rm-cmd-ich10_smbus.status.html:ich10_smbus.status"></a>
<h1 id="rm-cmd-ich10_smbus.status.html:ich10_smbus.status"><a href="#rm-cmd-ich10_smbus.status.html:ich10_smbus.status">&lt;ich10_smbus&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_smbus.status.html:synopsis">
<a href="#rm-cmd-ich10_smbus.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_smbus&gt;.status</b><br>
<h2 id="rm-cmd-ich10_smbus.status.html:description">
<a href="#rm-cmd-ich10_smbus.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_smbus.status.html:provided-by">
<a href="#rm-cmd-ich10_smbus.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_smbus_i2c_v2.info.html"><a id="rm-cmd-ich10_smbus_i2c_v2.info.html:ich10_smbus_i2c_v2.info"></a>
<h1 id="rm-cmd-ich10_smbus_i2c_v2.info.html:ich10_smbus_i2c_v2.info"><a href="#rm-cmd-ich10_smbus_i2c_v2.info.html:ich10_smbus_i2c_v2.info">&lt;ich10_smbus_i2c_v2&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_smbus_i2c_v2.info.html:synopsis">
<a href="#rm-cmd-ich10_smbus_i2c_v2.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_smbus_i2c_v2&gt;.info</b><br>
<h2 id="rm-cmd-ich10_smbus_i2c_v2.info.html:description">
<a href="#rm-cmd-ich10_smbus_i2c_v2.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_smbus_i2c_v2.info.html:provided-by">
<a href="#rm-cmd-ich10_smbus_i2c_v2.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_smbus_i2c_v2.status.html"><a id="rm-cmd-ich10_smbus_i2c_v2.status.html:ich10_smbus_i2c_v2.status"></a>
<h1 id="rm-cmd-ich10_smbus_i2c_v2.status.html:ich10_smbus_i2c_v2.status"><a href="#rm-cmd-ich10_smbus_i2c_v2.status.html:ich10_smbus_i2c_v2.status">&lt;ich10_smbus_i2c_v2&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_smbus_i2c_v2.status.html:synopsis">
<a href="#rm-cmd-ich10_smbus_i2c_v2.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_smbus_i2c_v2&gt;.status</b><br>
<h2 id="rm-cmd-ich10_smbus_i2c_v2.status.html:description">
<a href="#rm-cmd-ich10_smbus_i2c_v2.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_smbus_i2c_v2.status.html:provided-by">
<a href="#rm-cmd-ich10_smbus_i2c_v2.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_spi.info.html"><a id="rm-cmd-ich10_spi.info.html:ich10_spi.info"></a>
<h1 id="rm-cmd-ich10_spi.info.html:ich10_spi.info"><a href="#rm-cmd-ich10_spi.info.html:ich10_spi.info">&lt;ich10_spi&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_spi.info.html:synopsis">
<a href="#rm-cmd-ich10_spi.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_spi&gt;.info</b><br>
<h2 id="rm-cmd-ich10_spi.info.html:description">
<a href="#rm-cmd-ich10_spi.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_spi.info.html:provided-by">
<a href="#rm-cmd-ich10_spi.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_spi.status.html"><a id="rm-cmd-ich10_spi.status.html:ich10_spi.status"></a>
<h1 id="rm-cmd-ich10_spi.status.html:ich10_spi.status"><a href="#rm-cmd-ich10_spi.status.html:ich10_spi.status">&lt;ich10_spi&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_spi.status.html:synopsis">
<a href="#rm-cmd-ich10_spi.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_spi&gt;.status</b><br>
<h2 id="rm-cmd-ich10_spi.status.html:description">
<a href="#rm-cmd-ich10_spi.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_spi.status.html:provided-by">
<a href="#rm-cmd-ich10_spi.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_thermal.info.html"><a id="rm-cmd-ich10_thermal.info.html:ich10_thermal.info"></a>
<h1 id="rm-cmd-ich10_thermal.info.html:ich10_thermal.info"><a href="#rm-cmd-ich10_thermal.info.html:ich10_thermal.info">&lt;ich10_thermal&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_thermal.info.html:synopsis">
<a href="#rm-cmd-ich10_thermal.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_thermal&gt;.info</b><br>
<h2 id="rm-cmd-ich10_thermal.info.html:description">
<a href="#rm-cmd-ich10_thermal.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_thermal.info.html:provided-by">
<a href="#rm-cmd-ich10_thermal.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_thermal.status.html"><a id="rm-cmd-ich10_thermal.status.html:ich10_thermal.status"></a>
<h1 id="rm-cmd-ich10_thermal.status.html:ich10_thermal.status"><a href="#rm-cmd-ich10_thermal.status.html:ich10_thermal.status">&lt;ich10_thermal&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_thermal.status.html:synopsis">
<a href="#rm-cmd-ich10_thermal.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_thermal&gt;.status</b><br>
<h2 id="rm-cmd-ich10_thermal.status.html:description">
<a href="#rm-cmd-ich10_thermal.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_thermal.status.html:provided-by">
<a href="#rm-cmd-ich10_thermal.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_timer.info.html"><a id="rm-cmd-ich10_timer.info.html:ich10_timer.info"></a>
<h1 id="rm-cmd-ich10_timer.info.html:ich10_timer.info"><a href="#rm-cmd-ich10_timer.info.html:ich10_timer.info">&lt;ich10_timer&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_timer.info.html:synopsis">
<a href="#rm-cmd-ich10_timer.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_timer&gt;.info</b><br>
<h2 id="rm-cmd-ich10_timer.info.html:description">
<a href="#rm-cmd-ich10_timer.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_timer.info.html:provided-by">
<a href="#rm-cmd-ich10_timer.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_timer.status.html"><a id="rm-cmd-ich10_timer.status.html:ich10_timer.status"></a>
<h1 id="rm-cmd-ich10_timer.status.html:ich10_timer.status"><a href="#rm-cmd-ich10_timer.status.html:ich10_timer.status">&lt;ich10_timer&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_timer.status.html:synopsis">
<a href="#rm-cmd-ich10_timer.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_timer&gt;.status</b><br>
<h2 id="rm-cmd-ich10_timer.status.html:description">
<a href="#rm-cmd-ich10_timer.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_timer.status.html:provided-by">
<a href="#rm-cmd-ich10_timer.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_usb_ehci.info.html"><a id="rm-cmd-ich10_usb_ehci.info.html:ich10_usb_ehci.info"></a>
<h1 id="rm-cmd-ich10_usb_ehci.info.html:ich10_usb_ehci.info"><a href="#rm-cmd-ich10_usb_ehci.info.html:ich10_usb_ehci.info">&lt;ich10_usb_ehci&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_usb_ehci.info.html:synopsis">
<a href="#rm-cmd-ich10_usb_ehci.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_usb_ehci&gt;.info</b><br>
<h2 id="rm-cmd-ich10_usb_ehci.info.html:description">
<a href="#rm-cmd-ich10_usb_ehci.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_usb_ehci.info.html:provided-by">
<a href="#rm-cmd-ich10_usb_ehci.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_usb_ehci.print-descriptors.html"><a id="rm-cmd-ich10_usb_ehci.print-descriptors.html:ich10_usb_ehci.print-descriptors"></a>
<h1 id="rm-cmd-ich10_usb_ehci.print-descriptors.html:ich10_usb_ehci.print-descriptors"><a href="#rm-cmd-ich10_usb_ehci.print-descriptors.html:ich10_usb_ehci.print-descriptors">&lt;ich10_usb_ehci&gt;.print-descriptors</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_usb_ehci.print-descriptors.html:synopsis">
<a href="#rm-cmd-ich10_usb_ehci.print-descriptors.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_usb_ehci&gt;.print-descriptors</b><br>
<h2 id="rm-cmd-ich10_usb_ehci.print-descriptors.html:description">
<a href="#rm-cmd-ich10_usb_ehci.print-descriptors.html:description">Description</a>
</h2>
Print the USB EHCI descriptors.
<h2 id="rm-cmd-ich10_usb_ehci.print-descriptors.html:provided-by">
<a href="#rm-cmd-ich10_usb_ehci.print-descriptors.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_usb_ehci.status.html"><a id="rm-cmd-ich10_usb_ehci.status.html:ich10_usb_ehci.status"></a>
<h1 id="rm-cmd-ich10_usb_ehci.status.html:ich10_usb_ehci.status"><a href="#rm-cmd-ich10_usb_ehci.status.html:ich10_usb_ehci.status">&lt;ich10_usb_ehci&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_usb_ehci.status.html:synopsis">
<a href="#rm-cmd-ich10_usb_ehci.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_usb_ehci&gt;.status</b><br>
<h2 id="rm-cmd-ich10_usb_ehci.status.html:description">
<a href="#rm-cmd-ich10_usb_ehci.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_usb_ehci.status.html:provided-by">
<a href="#rm-cmd-ich10_usb_ehci.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_usb_uhci.info.html"><a id="rm-cmd-ich10_usb_uhci.info.html:ich10_usb_uhci.info"></a>
<h1 id="rm-cmd-ich10_usb_uhci.info.html:ich10_usb_uhci.info"><a href="#rm-cmd-ich10_usb_uhci.info.html:ich10_usb_uhci.info">&lt;ich10_usb_uhci&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_usb_uhci.info.html:synopsis">
<a href="#rm-cmd-ich10_usb_uhci.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_usb_uhci&gt;.info</b><br>
<h2 id="rm-cmd-ich10_usb_uhci.info.html:description">
<a href="#rm-cmd-ich10_usb_uhci.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-ich10_usb_uhci.info.html:provided-by">
<a href="#rm-cmd-ich10_usb_uhci.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-ich10_usb_uhci.status.html"><a id="rm-cmd-ich10_usb_uhci.status.html:ich10_usb_uhci.status"></a>
<h1 id="rm-cmd-ich10_usb_uhci.status.html:ich10_usb_uhci.status"><a href="#rm-cmd-ich10_usb_uhci.status.html:ich10_usb_uhci.status">&lt;ich10_usb_uhci&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-ich10_usb_uhci.status.html:synopsis">
<a href="#rm-cmd-ich10_usb_uhci.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;ich10_usb_uhci&gt;.status</b><br>
<h2 id="rm-cmd-ich10_usb_uhci.status.html:description">
<a href="#rm-cmd-ich10_usb_uhci.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-ich10_usb_uhci.status.html:provided-by">
<a href="#rm-cmd-ich10_usb_uhci.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section></section><section class="page" id="rm-cmd-leds_and_button_panel.info.html"><a id="rm-cmd-leds_and_button_panel.info.html:leds_and_button_panel.info"></a>
<h1 id="rm-cmd-leds_and_button_panel.info.html:leds_and_button_panel.info"><a href="#rm-cmd-leds_and_button_panel.info.html:leds_and_button_panel.info">&lt;leds_and_button_panel&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-leds_and_button_panel.info.html:synopsis">
<a href="#rm-cmd-leds_and_button_panel.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;leds_and_button_panel&gt;.info</b><br>
<h2 id="rm-cmd-leds_and_button_panel.info.html:description">
<a href="#rm-cmd-leds_and_button_panel.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-leds_and_button_panel.info.html:provided-by">
<a href="#rm-cmd-leds_and_button_panel.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-leds_and_button_panel.status.html"><a id="rm-cmd-leds_and_button_panel.status.html:leds_and_button_panel.status"></a>
<h1 id="rm-cmd-leds_and_button_panel.status.html:leds_and_button_panel.status"><a href="#rm-cmd-leds_and_button_panel.status.html:leds_and_button_panel.status">&lt;leds_and_button_panel&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-leds_and_button_panel.status.html:synopsis">
<a href="#rm-cmd-leds_and_button_panel.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;leds_and_button_panel&gt;.status</b><br>
<h2 id="rm-cmd-leds_and_button_panel.status.html:description">
<a href="#rm-cmd-leds_and_button_panel.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-leds_and_button_panel.status.html:provided-by">
<a href="#rm-cmd-leds_and_button_panel.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-motherboard_x58_ich10.cmos-base-mem.html"><a id="rm-cmd-motherboard_x58_ich10.cmos-base-mem.html:motherboard_x58_ich10.cmos-base-mem"></a>
<h1 id="rm-cmd-motherboard_x58_ich10.cmos-base-mem.html:motherboard_x58_ich10.cmos-base-mem"><a href="#rm-cmd-motherboard_x58_ich10.cmos-base-mem.html:motherboard_x58_ich10.cmos-base-mem">&lt;motherboard_x58_ich10&gt;.cmos-base-mem</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-base-mem.html:synopsis">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-base-mem.html:synopsis">Synopsis</a>
</h2>
<b>&lt;motherboard_x58_ich10&gt;.cmos-base-mem</b> <i>kilobytes</i> <br>
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-base-mem.html:description">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-base-mem.html:description">Description</a>
</h2>
 Sets the CMOS amount of base memory to <i>kilobytes</i> KiB. This will update the proper location in the CMOS so that the BIOS will know how much memory is installed in the system. Operating system that use the BIOS to find out the memory size will get confused if this size is set incorrectly (especially if it is set too high). The maximum amount that can be set is 640kB.
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-base-mem.html:provided-by">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-base-mem.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-motherboard_x58_ich10.cmos-boot-dev.html"><a id="rm-cmd-motherboard_x58_ich10.cmos-boot-dev.html:motherboard_x58_ich10.cmos-boot-dev"></a>
<h1 id="rm-cmd-motherboard_x58_ich10.cmos-boot-dev.html:motherboard_x58_ich10.cmos-boot-dev"><a href="#rm-cmd-motherboard_x58_ich10.cmos-boot-dev.html:motherboard_x58_ich10.cmos-boot-dev">&lt;motherboard_x58_ich10&gt;.cmos-boot-dev</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-boot-dev.html:synopsis">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-boot-dev.html:synopsis">Synopsis</a>
</h2>
<b>&lt;motherboard_x58_ich10&gt;.cmos-boot-dev</b> <i>"drive"</i> <br>
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-boot-dev.html:description">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-boot-dev.html:description">Description</a>
</h2>
 Specifies boot device for the BIOS in the CMOS. Possible values for <i>drive</i> are <tt>A</tt>, <tt>C</tt>, or <tt>CD-ROM</tt>, for floppy boot, HD boot, and CD-ROM boot respectively. These options are only useful with Simics provided BIOSes, and CD-ROM boot is only supported with Seabios. Default is <tt>C</tt>.
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-boot-dev.html:provided-by">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-boot-dev.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-motherboard_x58_ich10.cmos-extended-mem.html"><a id="rm-cmd-motherboard_x58_ich10.cmos-extended-mem.html:motherboard_x58_ich10.cmos-extended-mem"></a>
<h1 id="rm-cmd-motherboard_x58_ich10.cmos-extended-mem.html:motherboard_x58_ich10.cmos-extended-mem"><a href="#rm-cmd-motherboard_x58_ich10.cmos-extended-mem.html:motherboard_x58_ich10.cmos-extended-mem">&lt;motherboard_x58_ich10&gt;.cmos-extended-mem</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-extended-mem.html:synopsis">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-extended-mem.html:synopsis">Synopsis</a>
</h2>
<b>&lt;motherboard_x58_ich10&gt;.cmos-extended-mem</b> <i>megabytes</i> <br>
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-extended-mem.html:description">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-extended-mem.html:description">Description</a>
</h2>
 Sets the amount of extended memory to <i>megabytes</i> MiB. This will update the proper location in the CMOS so that the BIOS will know how much memory is installed in the system. Operating system that use the BIOS to find out the memory size will get confused if this size is set incorrectly (especially if it is set too high).
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-extended-mem.html:provided-by">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-extended-mem.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-motherboard_x58_ich10.cmos-floppy.html"><a id="rm-cmd-motherboard_x58_ich10.cmos-floppy.html:motherboard_x58_ich10.cmos-floppy"></a>
<h1 id="rm-cmd-motherboard_x58_ich10.cmos-floppy.html:motherboard_x58_ich10.cmos-floppy"><a href="#rm-cmd-motherboard_x58_ich10.cmos-floppy.html:motherboard_x58_ich10.cmos-floppy">&lt;motherboard_x58_ich10&gt;.cmos-floppy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-floppy.html:synopsis">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-floppy.html:synopsis">Synopsis</a>
</h2>
<b>&lt;motherboard_x58_ich10&gt;.cmos-floppy</b> <i>"drive"</i> <i>"type"</i> <br>
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-floppy.html:description">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-floppy.html:description">Description</a>
</h2>
 Sets information in the CMOS about floppy drives. The <i>drive</i> is either <tt>A</tt> (primary drive) or <tt>B</tt> (secondary drive), and type is the maximal drive size (in kB or MB); 360, 720, 1.2, 1.44, 2.88. Setting <i>type</i> to "none" indicates to the OS/BIOS that no drive is present. Since both arguments are strings, quoting is sometimes necessary.
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-floppy.html:provided-by">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-floppy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-motherboard_x58_ich10.cmos-hd.html"><a id="rm-cmd-motherboard_x58_ich10.cmos-hd.html:motherboard_x58_ich10.cmos-hd"></a>
<h1 id="rm-cmd-motherboard_x58_ich10.cmos-hd.html:motherboard_x58_ich10.cmos-hd"><a href="#rm-cmd-motherboard_x58_ich10.cmos-hd.html:motherboard_x58_ich10.cmos-hd">&lt;motherboard_x58_ich10&gt;.cmos-hd</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-hd.html:synopsis">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-hd.html:synopsis">Synopsis</a>
</h2>
<b>&lt;motherboard_x58_ich10&gt;.cmos-hd</b> <i>"drive"</i> <i>cylinders</i> <i>heads</i> <i>sectors_per_track</i> <br>
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-hd.html:description">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-hd.html:description">Description</a>
</h2>
 Sets information in the CMOS about the primary and secondary hard disk where <i>drive</i> is one of <tt>C</tt> <tt>D</tt>. The settings are <i>cylinders</i>, <i>heads</i> and <i>sectors_per_track</i>.
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-hd.html:provided-by">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-hd.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-motherboard_x58_ich10.cmos-info.html"><a id="rm-cmd-motherboard_x58_ich10.cmos-info.html:motherboard_x58_ich10.cmos-info"></a>
<h1 id="rm-cmd-motherboard_x58_ich10.cmos-info.html:motherboard_x58_ich10.cmos-info"><a href="#rm-cmd-motherboard_x58_ich10.cmos-info.html:motherboard_x58_ich10.cmos-info">&lt;motherboard_x58_ich10&gt;.cmos-info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-info.html:synopsis">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;motherboard_x58_ich10&gt;.cmos-info</b><br>
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-info.html:description">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-info.html:description">Description</a>
</h2>
 Print detailed information about the CMOS information from the RTC device.
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-info.html:provided-by">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-motherboard_x58_ich10.cmos-init.html"><a id="rm-cmd-motherboard_x58_ich10.cmos-init.html:motherboard_x58_ich10.cmos-init"></a>
<h1 id="rm-cmd-motherboard_x58_ich10.cmos-init.html:motherboard_x58_ich10.cmos-init"><a href="#rm-cmd-motherboard_x58_ich10.cmos-init.html:motherboard_x58_ich10.cmos-init">&lt;motherboard_x58_ich10&gt;.cmos-init</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-init.html:synopsis">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-init.html:synopsis">Synopsis</a>
</h2>
<b>&lt;motherboard_x58_ich10&gt;.cmos-init</b><br>
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-init.html:description">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-init.html:description">Description</a>
</h2>
 Sets initial CMOS values in the RTC device. This is miscellaneous data that is not set by any of the other cmos-* commands. Note that the CMOS values only has to be set if not running from a saved configuration. A saved configuration will have all values stored in the NVRAM area, and the cmos-* commands need only be used if some values have to be changed.
<h2 id="rm-cmd-motherboard_x58_ich10.cmos-init.html:provided-by">
<a href="#rm-cmd-motherboard_x58_ich10.cmos-init.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-motherboard_x58_ich10.info.html"><a id="rm-cmd-motherboard_x58_ich10.info.html:motherboard_x58_ich10.info"></a>
<h1 id="rm-cmd-motherboard_x58_ich10.info.html:motherboard_x58_ich10.info"><a href="#rm-cmd-motherboard_x58_ich10.info.html:motherboard_x58_ich10.info">&lt;motherboard_x58_ich10&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-motherboard_x58_ich10.info.html:synopsis">
<a href="#rm-cmd-motherboard_x58_ich10.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;motherboard_x58_ich10&gt;.info</b><br>
<h2 id="rm-cmd-motherboard_x58_ich10.info.html:description">
<a href="#rm-cmd-motherboard_x58_ich10.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-motherboard_x58_ich10.info.html:provided-by">
<a href="#rm-cmd-motherboard_x58_ich10.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-motherboard_x58_ich10.status.html"><a id="rm-cmd-motherboard_x58_ich10.status.html:motherboard_x58_ich10.status"></a>
<h1 id="rm-cmd-motherboard_x58_ich10.status.html:motherboard_x58_ich10.status"><a href="#rm-cmd-motherboard_x58_ich10.status.html:motherboard_x58_ich10.status">&lt;motherboard_x58_ich10&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-motherboard_x58_ich10.status.html:synopsis">
<a href="#rm-cmd-motherboard_x58_ich10.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;motherboard_x58_ich10&gt;.status</b><br>
<h2 id="rm-cmd-motherboard_x58_ich10.status.html:description">
<a href="#rm-cmd-motherboard_x58_ich10.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-motherboard_x58_ich10.status.html:provided-by">
<a href="#rm-cmd-motherboard_x58_ich10.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-northbridge_x58.info.html"><a id="rm-cmd-northbridge_x58.info.html:northbridge_x58.info"></a>
<h1 id="rm-cmd-northbridge_x58.info.html:northbridge_x58.info"><a href="#rm-cmd-northbridge_x58.info.html:northbridge_x58.info">&lt;northbridge_x58&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-northbridge_x58.info.html:synopsis">
<a href="#rm-cmd-northbridge_x58.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;northbridge_x58&gt;.info</b><br>
<h2 id="rm-cmd-northbridge_x58.info.html:description">
<a href="#rm-cmd-northbridge_x58.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-northbridge_x58.info.html:provided-by">
<a href="#rm-cmd-northbridge_x58.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-northbridge_x58.status.html"><a id="rm-cmd-northbridge_x58.status.html:northbridge_x58.status"></a>
<h1 id="rm-cmd-northbridge_x58.status.html:northbridge_x58.status"><a href="#rm-cmd-northbridge_x58.status.html:northbridge_x58.status">&lt;northbridge_x58&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-northbridge_x58.status.html:synopsis">
<a href="#rm-cmd-northbridge_x58.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;northbridge_x58&gt;.status</b><br>
<h2 id="rm-cmd-northbridge_x58.status.html:description">
<a href="#rm-cmd-northbridge_x58.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-northbridge_x58.status.html:provided-by">
<a href="#rm-cmd-northbridge_x58.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-processor_core_i7.info.html"><a id="rm-cmd-processor_core_i7.info.html:processor_core_i7.info"></a>
<h1 id="rm-cmd-processor_core_i7.info.html:processor_core_i7.info"><a href="#rm-cmd-processor_core_i7.info.html:processor_core_i7.info">&lt;processor_core_i7&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_core_i7.info.html:synopsis">
<a href="#rm-cmd-processor_core_i7.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_core_i7&gt;.info</b><br>
<h2 id="rm-cmd-processor_core_i7.info.html:description">
<a href="#rm-cmd-processor_core_i7.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-processor_core_i7.info.html:provided-by">
<a href="#rm-cmd-processor_core_i7.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_core_i7.status.html"><a id="rm-cmd-processor_core_i7.status.html:processor_core_i7.status"></a>
<h1 id="rm-cmd-processor_core_i7.status.html:processor_core_i7.status"><a href="#rm-cmd-processor_core_i7.status.html:processor_core_i7.status">&lt;processor_core_i7&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_core_i7.status.html:synopsis">
<a href="#rm-cmd-processor_core_i7.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_core_i7&gt;.status</b><br>
<h2 id="rm-cmd-processor_core_i7.status.html:description">
<a href="#rm-cmd-processor_core_i7.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-processor_core_i7.status.html:provided-by">
<a href="#rm-cmd-processor_core_i7.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_core_i7_6c_2t.info.html"><a id="rm-cmd-processor_core_i7_6c_2t.info.html:processor_core_i7_6c_2t.info"></a>
<h1 id="rm-cmd-processor_core_i7_6c_2t.info.html:processor_core_i7_6c_2t.info"><a href="#rm-cmd-processor_core_i7_6c_2t.info.html:processor_core_i7_6c_2t.info">&lt;processor_core_i7_6c_2t&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_core_i7_6c_2t.info.html:synopsis">
<a href="#rm-cmd-processor_core_i7_6c_2t.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_core_i7_6c_2t&gt;.info</b><br>
<h2 id="rm-cmd-processor_core_i7_6c_2t.info.html:description">
<a href="#rm-cmd-processor_core_i7_6c_2t.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-processor_core_i7_6c_2t.info.html:provided-by">
<a href="#rm-cmd-processor_core_i7_6c_2t.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_core_i7_6c_2t.status.html"><a id="rm-cmd-processor_core_i7_6c_2t.status.html:processor_core_i7_6c_2t.status"></a>
<h1 id="rm-cmd-processor_core_i7_6c_2t.status.html:processor_core_i7_6c_2t.status"><a href="#rm-cmd-processor_core_i7_6c_2t.status.html:processor_core_i7_6c_2t.status">&lt;processor_core_i7_6c_2t&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_core_i7_6c_2t.status.html:synopsis">
<a href="#rm-cmd-processor_core_i7_6c_2t.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_core_i7_6c_2t&gt;.status</b><br>
<h2 id="rm-cmd-processor_core_i7_6c_2t.status.html:description">
<a href="#rm-cmd-processor_core_i7_6c_2t.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-processor_core_i7_6c_2t.status.html:provided-by">
<a href="#rm-cmd-processor_core_i7_6c_2t.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_core_i7_8c_4t.info.html"><a id="rm-cmd-processor_core_i7_8c_4t.info.html:processor_core_i7_8c_4t.info"></a>
<h1 id="rm-cmd-processor_core_i7_8c_4t.info.html:processor_core_i7_8c_4t.info"><a href="#rm-cmd-processor_core_i7_8c_4t.info.html:processor_core_i7_8c_4t.info">&lt;processor_core_i7_8c_4t&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_core_i7_8c_4t.info.html:synopsis">
<a href="#rm-cmd-processor_core_i7_8c_4t.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_core_i7_8c_4t&gt;.info</b><br>
<h2 id="rm-cmd-processor_core_i7_8c_4t.info.html:description">
<a href="#rm-cmd-processor_core_i7_8c_4t.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-processor_core_i7_8c_4t.info.html:provided-by">
<a href="#rm-cmd-processor_core_i7_8c_4t.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_core_i7_8c_4t.status.html"><a id="rm-cmd-processor_core_i7_8c_4t.status.html:processor_core_i7_8c_4t.status"></a>
<h1 id="rm-cmd-processor_core_i7_8c_4t.status.html:processor_core_i7_8c_4t.status"><a href="#rm-cmd-processor_core_i7_8c_4t.status.html:processor_core_i7_8c_4t.status">&lt;processor_core_i7_8c_4t&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_core_i7_8c_4t.status.html:synopsis">
<a href="#rm-cmd-processor_core_i7_8c_4t.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_core_i7_8c_4t&gt;.status</b><br>
<h2 id="rm-cmd-processor_core_i7_8c_4t.status.html:description">
<a href="#rm-cmd-processor_core_i7_8c_4t.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-processor_core_i7_8c_4t.status.html:provided-by">
<a href="#rm-cmd-processor_core_i7_8c_4t.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_core_i7_duo.info.html"><a id="rm-cmd-processor_core_i7_duo.info.html:processor_core_i7_duo.info"></a>
<h1 id="rm-cmd-processor_core_i7_duo.info.html:processor_core_i7_duo.info"><a href="#rm-cmd-processor_core_i7_duo.info.html:processor_core_i7_duo.info">&lt;processor_core_i7_duo&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_core_i7_duo.info.html:synopsis">
<a href="#rm-cmd-processor_core_i7_duo.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_core_i7_duo&gt;.info</b><br>
<h2 id="rm-cmd-processor_core_i7_duo.info.html:description">
<a href="#rm-cmd-processor_core_i7_duo.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-processor_core_i7_duo.info.html:provided-by">
<a href="#rm-cmd-processor_core_i7_duo.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_core_i7_duo.status.html"><a id="rm-cmd-processor_core_i7_duo.status.html:processor_core_i7_duo.status"></a>
<h1 id="rm-cmd-processor_core_i7_duo.status.html:processor_core_i7_duo.status"><a href="#rm-cmd-processor_core_i7_duo.status.html:processor_core_i7_duo.status">&lt;processor_core_i7_duo&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_core_i7_duo.status.html:synopsis">
<a href="#rm-cmd-processor_core_i7_duo.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_core_i7_duo&gt;.status</b><br>
<h2 id="rm-cmd-processor_core_i7_duo.status.html:description">
<a href="#rm-cmd-processor_core_i7_duo.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-processor_core_i7_duo.status.html:provided-by">
<a href="#rm-cmd-processor_core_i7_duo.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_core_i7_single.info.html"><a id="rm-cmd-processor_core_i7_single.info.html:processor_core_i7_single.info"></a>
<h1 id="rm-cmd-processor_core_i7_single.info.html:processor_core_i7_single.info"><a href="#rm-cmd-processor_core_i7_single.info.html:processor_core_i7_single.info">&lt;processor_core_i7_single&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_core_i7_single.info.html:synopsis">
<a href="#rm-cmd-processor_core_i7_single.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_core_i7_single&gt;.info</b><br>
<h2 id="rm-cmd-processor_core_i7_single.info.html:description">
<a href="#rm-cmd-processor_core_i7_single.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-processor_core_i7_single.info.html:provided-by">
<a href="#rm-cmd-processor_core_i7_single.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_core_i7_single.status.html"><a id="rm-cmd-processor_core_i7_single.status.html:processor_core_i7_single.status"></a>
<h1 id="rm-cmd-processor_core_i7_single.status.html:processor_core_i7_single.status"><a href="#rm-cmd-processor_core_i7_single.status.html:processor_core_i7_single.status">&lt;processor_core_i7_single&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_core_i7_single.status.html:synopsis">
<a href="#rm-cmd-processor_core_i7_single.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_core_i7_single&gt;.status</b><br>
<h2 id="rm-cmd-processor_core_i7_single.status.html:description">
<a href="#rm-cmd-processor_core_i7_single.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-processor_core_i7_single.status.html:provided-by">
<a href="#rm-cmd-processor_core_i7_single.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_x86QSP1.info.html"><a id="rm-cmd-processor_x86QSP1.info.html:processor_x86QSP1.info"></a>
<h1 id="rm-cmd-processor_x86QSP1.info.html:processor_x86QSP1.info"><a href="#rm-cmd-processor_x86QSP1.info.html:processor_x86QSP1.info">&lt;processor_x86QSP1&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_x86QSP1.info.html:synopsis">
<a href="#rm-cmd-processor_x86QSP1.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_x86QSP1&gt;.info</b><br>
<h2 id="rm-cmd-processor_x86QSP1.info.html:description">
<a href="#rm-cmd-processor_x86QSP1.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-processor_x86QSP1.info.html:provided-by">
<a href="#rm-cmd-processor_x86QSP1.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_x86QSP1.status.html"><a id="rm-cmd-processor_x86QSP1.status.html:processor_x86QSP1.status"></a>
<h1 id="rm-cmd-processor_x86QSP1.status.html:processor_x86QSP1.status"><a href="#rm-cmd-processor_x86QSP1.status.html:processor_x86QSP1.status">&lt;processor_x86QSP1&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_x86QSP1.status.html:synopsis">
<a href="#rm-cmd-processor_x86QSP1.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_x86QSP1&gt;.status</b><br>
<h2 id="rm-cmd-processor_x86QSP1.status.html:description">
<a href="#rm-cmd-processor_x86QSP1.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-processor_x86QSP1.status.html:provided-by">
<a href="#rm-cmd-processor_x86QSP1.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_x86_intel64.info.html"><a id="rm-cmd-processor_x86_intel64.info.html:processor_x86_intel64.info"></a>
<h1 id="rm-cmd-processor_x86_intel64.info.html:processor_x86_intel64.info"><a href="#rm-cmd-processor_x86_intel64.info.html:processor_x86_intel64.info">&lt;processor_x86_intel64&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_x86_intel64.info.html:synopsis">
<a href="#rm-cmd-processor_x86_intel64.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_x86_intel64&gt;.info</b><br>
<h2 id="rm-cmd-processor_x86_intel64.info.html:description">
<a href="#rm-cmd-processor_x86_intel64.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-processor_x86_intel64.info.html:provided-by">
<a href="#rm-cmd-processor_x86_intel64.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_x86_intel64.status.html"><a id="rm-cmd-processor_x86_intel64.status.html:processor_x86_intel64.status"></a>
<h1 id="rm-cmd-processor_x86_intel64.status.html:processor_x86_intel64.status"><a href="#rm-cmd-processor_x86_intel64.status.html:processor_x86_intel64.status">&lt;processor_x86_intel64&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_x86_intel64.status.html:synopsis">
<a href="#rm-cmd-processor_x86_intel64.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_x86_intel64&gt;.status</b><br>
<h2 id="rm-cmd-processor_x86_intel64.status.html:description">
<a href="#rm-cmd-processor_x86_intel64.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-processor_x86_intel64.status.html:provided-by">
<a href="#rm-cmd-processor_x86_intel64.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_xeon_5500.info.html"><a id="rm-cmd-processor_xeon_5500.info.html:processor_xeon_5500.info"></a>
<h1 id="rm-cmd-processor_xeon_5500.info.html:processor_xeon_5500.info"><a href="#rm-cmd-processor_xeon_5500.info.html:processor_xeon_5500.info">&lt;processor_xeon_5500&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_xeon_5500.info.html:synopsis">
<a href="#rm-cmd-processor_xeon_5500.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_xeon_5500&gt;.info</b><br>
<h2 id="rm-cmd-processor_xeon_5500.info.html:description">
<a href="#rm-cmd-processor_xeon_5500.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-processor_xeon_5500.info.html:provided-by">
<a href="#rm-cmd-processor_xeon_5500.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_xeon_5500.status.html"><a id="rm-cmd-processor_xeon_5500.status.html:processor_xeon_5500.status"></a>
<h1 id="rm-cmd-processor_xeon_5500.status.html:processor_xeon_5500.status"><a href="#rm-cmd-processor_xeon_5500.status.html:processor_xeon_5500.status">&lt;processor_xeon_5500&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_xeon_5500.status.html:synopsis">
<a href="#rm-cmd-processor_xeon_5500.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_xeon_5500&gt;.status</b><br>
<h2 id="rm-cmd-processor_xeon_5500.status.html:description">
<a href="#rm-cmd-processor_xeon_5500.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-processor_xeon_5500.status.html:provided-by">
<a href="#rm-cmd-processor_xeon_5500.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_xeon_5530.info.html"><a id="rm-cmd-processor_xeon_5530.info.html:processor_xeon_5530.info"></a>
<h1 id="rm-cmd-processor_xeon_5530.info.html:processor_xeon_5530.info"><a href="#rm-cmd-processor_xeon_5530.info.html:processor_xeon_5530.info">&lt;processor_xeon_5530&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_xeon_5530.info.html:synopsis">
<a href="#rm-cmd-processor_xeon_5530.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_xeon_5530&gt;.info</b><br>
<h2 id="rm-cmd-processor_xeon_5530.info.html:description">
<a href="#rm-cmd-processor_xeon_5530.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-processor_xeon_5530.info.html:provided-by">
<a href="#rm-cmd-processor_xeon_5530.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-processor_xeon_5530.status.html"><a id="rm-cmd-processor_xeon_5530.status.html:processor_xeon_5530.status"></a>
<h1 id="rm-cmd-processor_xeon_5530.status.html:processor_xeon_5530.status"><a href="#rm-cmd-processor_xeon_5530.status.html:processor_xeon_5530.status">&lt;processor_xeon_5530&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-processor_xeon_5530.status.html:synopsis">
<a href="#rm-cmd-processor_xeon_5530.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;processor_xeon_5530&gt;.status</b><br>
<h2 id="rm-cmd-processor_xeon_5530.status.html:description">
<a href="#rm-cmd-processor_xeon_5530.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-processor_xeon_5530.status.html:provided-by">
<a href="#rm-cmd-processor_xeon_5530.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_connection.info.html"><a id="rm-cmd-sample_core_timing_connection.info.html:sample_core_timing_connection.info"></a>
<h1 id="rm-cmd-sample_core_timing_connection.info.html:sample_core_timing_connection.info"><a href="#rm-cmd-sample_core_timing_connection.info.html:sample_core_timing_connection.info">&lt;sample_core_timing_connection&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_connection.info.html:synopsis">
<a href="#rm-cmd-sample_core_timing_connection.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_connection&gt;.info</b><br>
<h2 id="rm-cmd-sample_core_timing_connection.info.html:description">
<a href="#rm-cmd-sample_core_timing_connection.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-sample_core_timing_connection.info.html:provided-by">
<a href="#rm-cmd-sample_core_timing_connection.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_connection.status.html"><a id="rm-cmd-sample_core_timing_connection.status.html:sample_core_timing_connection.status"></a>
<h1 id="rm-cmd-sample_core_timing_connection.status.html:sample_core_timing_connection.status"><a href="#rm-cmd-sample_core_timing_connection.status.html:sample_core_timing_connection.status">&lt;sample_core_timing_connection&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_connection.status.html:synopsis">
<a href="#rm-cmd-sample_core_timing_connection.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_connection&gt;.status</b><br>
<h2 id="rm-cmd-sample_core_timing_connection.status.html:description">
<a href="#rm-cmd-sample_core_timing_connection.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-sample_core_timing_connection.status.html:provided-by">
<a href="#rm-cmd-sample_core_timing_connection.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.add-instruction-class.html"><a id="rm-cmd-sample_core_timing_tool.add-instruction-class.html:sample_core_timing_tool.add-instruction-class"></a>
<h1 id="rm-cmd-sample_core_timing_tool.add-instruction-class.html:sample_core_timing_tool.add-instruction-class"><a href="#rm-cmd-sample_core_timing_tool.add-instruction-class.html:sample_core_timing_tool.add-instruction-class">&lt;sample_core_timing_tool&gt;.add-instruction-class</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.add-instruction-class.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.add-instruction-class.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.add-instruction-class</b> <i>"instruction"</i> <i>extra_cycles</i> [<i>extra_activity</i>] <br>
<h2 id="rm-cmd-sample_core_timing_tool.add-instruction-class.html:description">
<a href="#rm-cmd-sample_core_timing_tool.add-instruction-class.html:description">Description</a>
</h2>
Add an <i>instruction</i> pattern together with <i>extra_cycles</i> and <i>extra_activity</i>. Note, removing instruction classes after the performance model has been executed can lead to unexpected results.
<h2 id="rm-cmd-sample_core_timing_tool.add-instruction-class.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.add-instruction-class.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.add-instrumentation.html"><a id="rm-cmd-sample_core_timing_tool.add-instrumentation.html:sample_core_timing_tool.add-instrumentation"></a>
<h1 id="rm-cmd-sample_core_timing_tool.add-instrumentation.html:sample_core_timing_tool.add-instrumentation"><a href="#rm-cmd-sample_core_timing_tool.add-instrumentation.html:sample_core_timing_tool.add-instrumentation">&lt;sample_core_timing_tool&gt;.add-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.add-instrumentation.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.add-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.add-instrumentation</b> ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>parent</i>] [-connect-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sample_core_timing_tool.add-instrumentation.html:description">
<a href="#rm-cmd-sample_core_timing_tool.add-instrumentation.html:description">Description</a>
</h2>
Connects the tool to one or several providers as given by the <i>providers</i> argument.The <i>parent</i> argument specifies an hierarchical object and all providers below this object matching the provider requirements will be added to the tool.The <tt>-connect-all</tt> flag can be given to add a connection to all supported providers in the configuration. <br>
<br>
The optional argument <i>group</i> lets a user specify a named instrumentation group to use for the connection. (See <code>add-instrumentation-group</code> for details on named groups.)
<h2 id="rm-cmd-sample_core_timing_tool.add-instrumentation.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.add-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.delete.html"><a id="rm-cmd-sample_core_timing_tool.delete.html:sample_core_timing_tool.delete"></a>
<h1 id="rm-cmd-sample_core_timing_tool.delete.html:sample_core_timing_tool.delete"><a href="#rm-cmd-sample_core_timing_tool.delete.html:sample_core_timing_tool.delete">&lt;sample_core_timing_tool&gt;.delete</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.delete.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.delete.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.delete</b><br>
<h2 id="rm-cmd-sample_core_timing_tool.delete.html:description">
<a href="#rm-cmd-sample_core_timing_tool.delete.html:description">Description</a>
</h2>
Removes any connected instrumentation and deletes the tool object.
<h2 id="rm-cmd-sample_core_timing_tool.delete.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.delete.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.disable-instrumentation.html"><a id="rm-cmd-sample_core_timing_tool.disable-instrumentation.html:sample_core_timing_tool.disable-instrumentation"></a>
<h1 id="rm-cmd-sample_core_timing_tool.disable-instrumentation.html:sample_core_timing_tool.disable-instrumentation"><a href="#rm-cmd-sample_core_timing_tool.disable-instrumentation.html:sample_core_timing_tool.disable-instrumentation">&lt;sample_core_timing_tool&gt;.disable-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.disable-instrumentation.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.disable-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.disable-instrumentation</b> [<i>id</i>] [<i>provider</i>] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sample_core_timing_tool.disable-instrumentation.html:description">
<a href="#rm-cmd-sample_core_timing_tool.disable-instrumentation.html:description">Description</a>
</h2>
Disables instrumentation for established connections. The connection(s) between the provider and host remains, but instrumentation is either stopped from the provider or filtered away in the tool.
<p>
Without any arguments, all connections for the tool will be disabled.
</p><p>
The <i>id</i> specifies a specific connection number to be disabled.
</p><p>
The <i>provider</i> selects the connections towards a specific provider that should be disabled.
</p><p>
The <i>group</i> will only disable the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sample_core_timing_tool.disable-instrumentation.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.disable-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.enable-instrumentation.html"><a id="rm-cmd-sample_core_timing_tool.enable-instrumentation.html:sample_core_timing_tool.enable-instrumentation"></a>
<h1 id="rm-cmd-sample_core_timing_tool.enable-instrumentation.html:sample_core_timing_tool.enable-instrumentation"><a href="#rm-cmd-sample_core_timing_tool.enable-instrumentation.html:sample_core_timing_tool.enable-instrumentation">&lt;sample_core_timing_tool&gt;.enable-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.enable-instrumentation.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.enable-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.enable-instrumentation</b> [<i>id</i>] [<i>provider</i>] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sample_core_timing_tool.enable-instrumentation.html:description">
<a href="#rm-cmd-sample_core_timing_tool.enable-instrumentation.html:description">Description</a>
</h2>
Enables instrumentation for previously disabled connections. Without any arguments, all connections for the tool will be enabled.
<p>
The <i>id</i> specifies a specific connection number to be enabled.
</p><p>
The <i>provider</i> selects the connections towards a specific provider that should be enabled. The <i>group</i> will only enable the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sample_core_timing_tool.enable-instrumentation.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.enable-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.info.html"><a id="rm-cmd-sample_core_timing_tool.info.html:sample_core_timing_tool.info"></a>
<h1 id="rm-cmd-sample_core_timing_tool.info.html:sample_core_timing_tool.info"><a href="#rm-cmd-sample_core_timing_tool.info.html:sample_core_timing_tool.info">&lt;sample_core_timing_tool&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.info.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.info</b><br>
<h2 id="rm-cmd-sample_core_timing_tool.info.html:description">
<a href="#rm-cmd-sample_core_timing_tool.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the tool.
<h2 id="rm-cmd-sample_core_timing_tool.info.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.list-instruction-classes.html"><a id="rm-cmd-sample_core_timing_tool.list-instruction-classes.html:sample_core_timing_tool.list-instruction-classes"></a>
<h1 id="rm-cmd-sample_core_timing_tool.list-instruction-classes.html:sample_core_timing_tool.list-instruction-classes"><a href="#rm-cmd-sample_core_timing_tool.list-instruction-classes.html:sample_core_timing_tool.list-instruction-classes">&lt;sample_core_timing_tool&gt;.list-instruction-classes</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.list-instruction-classes.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.list-instruction-classes.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.list-instruction-classes</b><br>
<h2 id="rm-cmd-sample_core_timing_tool.list-instruction-classes.html:description">
<a href="#rm-cmd-sample_core_timing_tool.list-instruction-classes.html:description">Description</a>
</h2>
List all instruction classes together with CPI and CDyn adjustments.
<h2 id="rm-cmd-sample_core_timing_tool.list-instruction-classes.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.list-instruction-classes.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.list-metrics.html"><a id="rm-cmd-sample_core_timing_tool.list-metrics.html:sample_core_timing_tool.list-metrics"></a>
<h1 id="rm-cmd-sample_core_timing_tool.list-metrics.html:sample_core_timing_tool.list-metrics"><a href="#rm-cmd-sample_core_timing_tool.list-metrics.html:sample_core_timing_tool.list-metrics">&lt;sample_core_timing_tool&gt;.list-metrics</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.list-metrics.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.list-metrics.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.list-metrics</b> [-totals] <br>
<h2 id="rm-cmd-sample_core_timing_tool.list-metrics.html:description">
<a href="#rm-cmd-sample_core_timing_tool.list-metrics.html:description">Description</a>
</h2>
List metrics of the simple performance model. The flag <tt>-totals</tt> controls if the data is presented as a combined total or separately for each connected.
<h2 id="rm-cmd-sample_core_timing_tool.list-metrics.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.list-metrics.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.list-performance-metrics.html"><a id="rm-cmd-sample_core_timing_tool.list-performance-metrics.html:sample_core_timing_tool.list-performance-metrics"></a>
<h1 id="rm-cmd-sample_core_timing_tool.list-performance-metrics.html:sample_core_timing_tool.list-performance-metrics"><a href="#rm-cmd-sample_core_timing_tool.list-performance-metrics.html:sample_core_timing_tool.list-performance-metrics">&lt;sample_core_timing_tool&gt;.list-performance-metrics</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.list-performance-metrics.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.list-performance-metrics.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.list-performance-metrics</b><br>
<h2 id="rm-cmd-sample_core_timing_tool.list-performance-metrics.html:description">
<a href="#rm-cmd-sample_core_timing_tool.list-performance-metrics.html:description">Description</a>
</h2>
List performance metrics from the model.
<h2 id="rm-cmd-sample_core_timing_tool.list-performance-metrics.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.list-performance-metrics.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.list-providers.html"><a id="rm-cmd-sample_core_timing_tool.list-providers.html:sample_core_timing_tool.list-providers"></a>
<h1 id="rm-cmd-sample_core_timing_tool.list-providers.html:sample_core_timing_tool.list-providers"><a href="#rm-cmd-sample_core_timing_tool.list-providers.html:sample_core_timing_tool.list-providers">&lt;sample_core_timing_tool&gt;.list-providers</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.list-providers.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.list-providers.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.list-providers</b><br>
<h2 id="rm-cmd-sample_core_timing_tool.list-providers.html:description">
<a href="#rm-cmd-sample_core_timing_tool.list-providers.html:description">Description</a>
</h2>
List all provider objects that can be connected to the tool.
<h2 id="rm-cmd-sample_core_timing_tool.list-providers.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.list-providers.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.remove-instruction-class.html"><a id="rm-cmd-sample_core_timing_tool.remove-instruction-class.html:sample_core_timing_tool.remove-instruction-class"></a>
<h1 id="rm-cmd-sample_core_timing_tool.remove-instruction-class.html:sample_core_timing_tool.remove-instruction-class"><a href="#rm-cmd-sample_core_timing_tool.remove-instruction-class.html:sample_core_timing_tool.remove-instruction-class">&lt;sample_core_timing_tool&gt;.remove-instruction-class</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.remove-instruction-class.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.remove-instruction-class.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.remove-instruction-class</b> <i>"instruction"</i> <br>
<h2 id="rm-cmd-sample_core_timing_tool.remove-instruction-class.html:description">
<a href="#rm-cmd-sample_core_timing_tool.remove-instruction-class.html:description">Description</a>
</h2>
Remove one <i>instruction</i> class from the performance model. Note, removing instruction classes after the performance model has been run can lead to unexpected results.
<h2 id="rm-cmd-sample_core_timing_tool.remove-instruction-class.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.remove-instruction-class.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.remove-instrumentation.html"><a id="rm-cmd-sample_core_timing_tool.remove-instrumentation.html:sample_core_timing_tool.remove-instrumentation"></a>
<h1 id="rm-cmd-sample_core_timing_tool.remove-instrumentation.html:sample_core_timing_tool.remove-instrumentation"><a href="#rm-cmd-sample_core_timing_tool.remove-instrumentation.html:sample_core_timing_tool.remove-instrumentation">&lt;sample_core_timing_tool&gt;.remove-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.remove-instrumentation.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.remove-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.remove-instrumentation</b> [<i>id</i>] ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>"group"</i>] <br>
<h2 id="rm-cmd-sample_core_timing_tool.remove-instrumentation.html:description">
<a href="#rm-cmd-sample_core_timing_tool.remove-instrumentation.html:description">Description</a>
</h2>
Removes instrumentation for established connections.
<p>
Without any arguments all connection for the tool will be removed.
</p><p>
The <i>id</i> specifies a specific connection number to be removed.
</p><p>
The <i>providers</i> selects the connections towards one or several providers that should be removed.
</p><p>
The <i>group</i> will only remove the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sample_core_timing_tool.remove-instrumentation.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.remove-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.set-activity-per-read.html"><a id="rm-cmd-sample_core_timing_tool.set-activity-per-read.html:sample_core_timing_tool.set-activity-per-read"></a>
<h1 id="rm-cmd-sample_core_timing_tool.set-activity-per-read.html:sample_core_timing_tool.set-activity-per-read"><a href="#rm-cmd-sample_core_timing_tool.set-activity-per-read.html:sample_core_timing_tool.set-activity-per-read">&lt;sample_core_timing_tool&gt;.set-activity-per-read</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.set-activity-per-read.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.set-activity-per-read.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.set-activity-per-read</b> <i>activity</i> <br>
<h2 id="rm-cmd-sample_core_timing_tool.set-activity-per-read.html:description">
<a href="#rm-cmd-sample_core_timing_tool.set-activity-per-read.html:description">Description</a>
</h2>
Set extra <i>activity</i> per read operation.
<h2 id="rm-cmd-sample_core_timing_tool.set-activity-per-read.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.set-activity-per-read.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.set-activity-per-write.html"><a id="rm-cmd-sample_core_timing_tool.set-activity-per-write.html:sample_core_timing_tool.set-activity-per-write"></a>
<h1 id="rm-cmd-sample_core_timing_tool.set-activity-per-write.html:sample_core_timing_tool.set-activity-per-write"><a href="#rm-cmd-sample_core_timing_tool.set-activity-per-write.html:sample_core_timing_tool.set-activity-per-write">&lt;sample_core_timing_tool&gt;.set-activity-per-write</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.set-activity-per-write.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.set-activity-per-write.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.set-activity-per-write</b> <i>activity</i> <br>
<h2 id="rm-cmd-sample_core_timing_tool.set-activity-per-write.html:description">
<a href="#rm-cmd-sample_core_timing_tool.set-activity-per-write.html:description">Description</a>
</h2>
Set extra <i>activity</i> per write operation.
<h2 id="rm-cmd-sample_core_timing_tool.set-activity-per-write.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.set-activity-per-write.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html"><a id="rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html:sample_core_timing_tool.set-background-activity-per-cycle"></a>
<h1 id="rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html:sample_core_timing_tool.set-background-activity-per-cycle"><a href="#rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html:sample_core_timing_tool.set-background-activity-per-cycle">&lt;sample_core_timing_tool&gt;.set-background-activity-per-cycle</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.set-background-activity-per-cycle</b> <i>activity</i> <br>
<h2 id="rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html:description">
<a href="#rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html:description">Description</a>
</h2>
Set background <i>activity</i> per cycle. This activity will also be reported for idle periods but not for sleeping cycles.
<h2 id="rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html"><a id="rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html:sample_core_timing_tool.set-base-activity-per-instruction"></a>
<h1 id="rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html:sample_core_timing_tool.set-base-activity-per-instruction"><a href="#rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html:sample_core_timing_tool.set-base-activity-per-instruction">&lt;sample_core_timing_tool&gt;.set-base-activity-per-instruction</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.set-base-activity-per-instruction</b> <i>activity</i> <br>
<h2 id="rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html:description">
<a href="#rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html:description">Description</a>
</h2>
Set <i>activity</i> per instruction. This activity will be added for all instructions.
<h2 id="rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html"><a id="rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html:sample_core_timing_tool.set-base-cycles-per-instruction"></a>
<h1 id="rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html:sample_core_timing_tool.set-base-cycles-per-instruction"><a href="#rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html:sample_core_timing_tool.set-base-cycles-per-instruction">&lt;sample_core_timing_tool&gt;.set-base-cycles-per-instruction</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.set-base-cycles-per-instruction</b> <i>cycles</i> <br>
<h2 id="rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html:description">
<a href="#rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html:description">Description</a>
</h2>
Set base <i>cycles</i>, cycles or fraction of cycles, per instruction.
<h2 id="rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.set-cycles-per-read.html"><a id="rm-cmd-sample_core_timing_tool.set-cycles-per-read.html:sample_core_timing_tool.set-cycles-per-read"></a>
<h1 id="rm-cmd-sample_core_timing_tool.set-cycles-per-read.html:sample_core_timing_tool.set-cycles-per-read"><a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-read.html:sample_core_timing_tool.set-cycles-per-read">&lt;sample_core_timing_tool&gt;.set-cycles-per-read</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.set-cycles-per-read.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-read.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.set-cycles-per-read</b> <i>cycles</i> <br>
<h2 id="rm-cmd-sample_core_timing_tool.set-cycles-per-read.html:description">
<a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-read.html:description">Description</a>
</h2>
Set extra <i>cycles</i> per read operation.
<h2 id="rm-cmd-sample_core_timing_tool.set-cycles-per-read.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-read.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.set-cycles-per-write.html"><a id="rm-cmd-sample_core_timing_tool.set-cycles-per-write.html:sample_core_timing_tool.set-cycles-per-write"></a>
<h1 id="rm-cmd-sample_core_timing_tool.set-cycles-per-write.html:sample_core_timing_tool.set-cycles-per-write"><a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-write.html:sample_core_timing_tool.set-cycles-per-write">&lt;sample_core_timing_tool&gt;.set-cycles-per-write</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.set-cycles-per-write.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-write.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.set-cycles-per-write</b> <i>cycles</i> <br>
<h2 id="rm-cmd-sample_core_timing_tool.set-cycles-per-write.html:description">
<a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-write.html:description">Description</a>
</h2>
Set extra <i>cycles</i> per write operation.
<h2 id="rm-cmd-sample_core_timing_tool.set-cycles-per-write.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-write.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sample_core_timing_tool.status.html"><a id="rm-cmd-sample_core_timing_tool.status.html:sample_core_timing_tool.status"></a>
<h1 id="rm-cmd-sample_core_timing_tool.status.html:sample_core_timing_tool.status"><a href="#rm-cmd-sample_core_timing_tool.status.html:sample_core_timing_tool.status">&lt;sample_core_timing_tool&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sample_core_timing_tool.status.html:synopsis">
<a href="#rm-cmd-sample_core_timing_tool.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sample_core_timing_tool&gt;.status</b><br>
<h2 id="rm-cmd-sample_core_timing_tool.status.html:description">
<a href="#rm-cmd-sample_core_timing_tool.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-sample_core_timing_tool.status.html:provided-by">
<a href="#rm-cmd-sample_core_timing_tool.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_comp.info.html"><a id="rm-cmd-sc_leds_and_button_pcie_comp.info.html:sc_leds_and_button_pcie_comp.info"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_comp.info.html:sc_leds_and_button_pcie_comp.info"><a href="#rm-cmd-sc_leds_and_button_pcie_comp.info.html:sc_leds_and_button_pcie_comp.info">&lt;sc_leds_and_button_pcie_comp&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_comp.info.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_comp.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_comp&gt;.info</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_comp.info.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_comp.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_comp.info.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_comp.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_comp.status.html"><a id="rm-cmd-sc_leds_and_button_pcie_comp.status.html:sc_leds_and_button_pcie_comp.status"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_comp.status.html:sc_leds_and_button_pcie_comp.status"><a href="#rm-cmd-sc_leds_and_button_pcie_comp.status.html:sc_leds_and_button_pcie_comp.status">&lt;sc_leds_and_button_pcie_comp&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_comp.status.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_comp.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_comp&gt;.status</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_comp.status.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_comp.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_comp.status.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_comp.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_break_tool.add-filter"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_break_tool.add-filter"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_break_tool.add-filter">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.add-filter</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.add-filter</b> <i>filter</i> [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html:description">Description</a>
</h2>
Add a <i>filter</i> object to the tool. This allows the filter to control fine grained enabling and disabling of connections in the tool. See the documentation of the existing filters for more information of their capabilities. Use the <i>group</i> parameter to tie the filter to just a particular instrumentation group.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.add-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.add-instrumentation</b> ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>parent</i>] [-connect-all] [<i>"group"</i>] ([ <i>functions</i> ... ] | list of <i>functions</i>) <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html:description">Description</a>
</h2>
Connects the tool to one or several providers as given by the <i>providers</i> argument.The <i>parent</i> argument specifies an hierarchical object and all providers below this object matching the provider requirements will be added to the tool.The <tt>-connect-all</tt> flag can be given to add a connection to all supported providers in the configuration. <br>
<br>
The optional argument <i>group</i> lets a user specify a named instrumentation group to use for the connection. (See <code>add-instrumentation-group</code> for details on named groups.)<br>
<br>
The optional <i>functions</i> argument decides which TLM socket functions the tool will listen to. If no function is provided, the tool will listen to all possible functions. It has no effects on providers other than socket providers.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html:sc_leds_and_button_pcie_dev_sc_break_tool.delete"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html:sc_leds_and_button_pcie_dev_sc_break_tool.delete"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html:sc_leds_and_button_pcie_dev_sc_break_tool.delete">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.delete</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.delete</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html:description">Description</a>
</h2>
Removes any connected instrumentation and deletes the tool object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.disable-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.disable-instrumentation</b> [<i>id</i>] [<i>provider</i>] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html:description">Description</a>
</h2>
Disables instrumentation for established connections. The connection(s) between the provider and host remains, but instrumentation is either stopped from the provider or filtered away in the tool.
<p>
Without any arguments, all connections for the tool will be disabled.
</p><p>
The <i>id</i> specifies a specific connection number to be disabled.
</p><p>
The <i>provider</i> selects the connections towards a specific provider that should be disabled.
</p><p>
The <i>group</i> will only disable the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.enable-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.enable-instrumentation</b> [<i>id</i>] [<i>provider</i>] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html:description">Description</a>
</h2>
Enables instrumentation for previously disabled connections. Without any arguments, all connections for the tool will be enabled.
<p>
The <i>id</i> specifies a specific connection number to be enabled.
</p><p>
The <i>provider</i> selects the connections towards a specific provider that should be enabled. The <i>group</i> will only enable the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html:sc_leds_and_button_pcie_dev_sc_break_tool.info"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html:sc_leds_and_button_pcie_dev_sc_break_tool.info"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html:sc_leds_and_button_pcie_dev_sc_break_tool.info">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.info</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_break_tool.list-providers"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_break_tool.list-providers"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_break_tool.list-providers">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.list-providers</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.list-providers</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html:description">Description</a>
</h2>
List all provider objects that can be connected to the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.remove-filter</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.remove-filter</b> [<i>filter</i>] [-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html:description">Description</a>
</h2>
Removes the <i>filter</i> from the tool. If <tt>-all</tt> is given, all filters will be removed. If <i>group</i> is given only filters connected to a group will be removed.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.remove-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.remove-instrumentation</b> [<i>id</i>] ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html:description">Description</a>
</h2>
Removes instrumentation for established connections.
<p>
Without any arguments all connection for the tool will be removed.
</p><p>
The <i>id</i> specifies a specific connection number to be removed.
</p><p>
The <i>providers</i> selects the connections towards one or several providers that should be removed.
</p><p>
The <i>group</i> will only remove the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html:sc_leds_and_button_pcie_dev_sc_break_tool.status"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html:sc_leds_and_button_pcie_dev_sc_break_tool.status"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html:sc_leds_and_button_pcie_dev_sc_break_tool.status">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.status</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.add-filter</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.add-filter</b> <i>filter</i> [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html:description">Description</a>
</h2>
Add a <i>filter</i> object to the tool. This allows the filter to control fine grained enabling and disabling of connections in the tool. See the documentation of the existing filters for more information of their capabilities. Use the <i>group</i> parameter to tie the filter to just a particular instrumentation group.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.add-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.add-instrumentation</b> ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>parent</i>] [-connect-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html:description">Description</a>
</h2>
Connects the tool to one or several providers as given by the <i>providers</i> argument.The <i>parent</i> argument specifies an hierarchical object and all providers below this object matching the provider requirements will be added to the tool.The <tt>-connect-all</tt> flag can be given to add a connection to all supported providers in the configuration. <br>
<br>
The optional argument <i>group</i> lets a user specify a named instrumentation group to use for the connection. (See <code>add-instrumentation-group</code> for details on named groups.)
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.delete</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.delete</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html:description">Description</a>
</h2>
Removes any connected instrumentation and deletes the tool object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.disable-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.disable-instrumentation</b> [<i>id</i>] [<i>provider</i>] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html:description">Description</a>
</h2>
Disables instrumentation for established connections. The connection(s) between the provider and host remains, but instrumentation is either stopped from the provider or filtered away in the tool.
<p>
Without any arguments, all connections for the tool will be disabled.
</p><p>
The <i>id</i> specifies a specific connection number to be disabled.
</p><p>
The <i>provider</i> selects the connections towards a specific provider that should be disabled.
</p><p>
The <i>group</i> will only disable the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.enable-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.enable-instrumentation</b> [<i>id</i>] [<i>provider</i>] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html:description">Description</a>
</h2>
Enables instrumentation for previously disabled connections. Without any arguments, all connections for the tool will be enabled.
<p>
The <i>id</i> specifies a specific connection number to be enabled.
</p><p>
The <i>provider</i> selects the connections towards a specific provider that should be enabled. The <i>group</i> will only enable the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.info</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.list-providers</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.list-providers</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html:description">Description</a>
</h2>
List all provider objects that can be connected to the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.remove-filter</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.remove-filter</b> [<i>filter</i>] [-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html:description">Description</a>
</h2>
Removes the <i>filter</i> from the tool. If <tt>-all</tt> is given, all filters will be removed. If <i>group</i> is given only filters connected to a group will be removed.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.remove-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.remove-instrumentation</b> [<i>id</i>] ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html:description">Description</a>
</h2>
Removes instrumentation for established connections.
<p>
Without any arguments all connection for the tool will be removed.
</p><p>
The <i>id</i> specifies a specific connection number to be removed.
</p><p>
The <i>providers</i> selects the connections towards one or several providers that should be removed.
</p><p>
The <i>group</i> will only remove the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.status</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.add-filter</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.add-filter</b> <i>filter</i> [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html:description">Description</a>
</h2>
Add a <i>filter</i> object to the tool. This allows the filter to control fine grained enabling and disabling of connections in the tool. See the documentation of the existing filters for more information of their capabilities. Use the <i>group</i> parameter to tie the filter to just a particular instrumentation group.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.add-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.add-instrumentation</b> ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>parent</i>] [-connect-all] [<i>"group"</i>] ([ <i>functions</i> ... ] | list of <i>functions</i>) <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html:description">Description</a>
</h2>
Connects the tool to one or several providers as given by the <i>providers</i> argument.The <i>parent</i> argument specifies an hierarchical object and all providers below this object matching the provider requirements will be added to the tool.The <tt>-connect-all</tt> flag can be given to add a connection to all supported providers in the configuration. <br>
<br>
The optional argument <i>group</i> lets a user specify a named instrumentation group to use for the connection. (See <code>add-instrumentation-group</code> for details on named groups.)<br>
<br>
The optional <i>functions</i> argument decides which TLM socket functions the tool will listen to. If no function is provided, the tool will listen to all possible functions. It has no effects on providers other than socket providers.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html:sc_leds_and_button_pcie_dev_sc_trace_tool.delete"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html:sc_leds_and_button_pcie_dev_sc_trace_tool.delete"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html:sc_leds_and_button_pcie_dev_sc_trace_tool.delete">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.delete</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.delete</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html:description">Description</a>
</h2>
Removes any connected instrumentation and deletes the tool object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.disable-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.disable-instrumentation</b> [<i>id</i>] [<i>provider</i>] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html:description">Description</a>
</h2>
Disables instrumentation for established connections. The connection(s) between the provider and host remains, but instrumentation is either stopped from the provider or filtered away in the tool.
<p>
Without any arguments, all connections for the tool will be disabled.
</p><p>
The <i>id</i> specifies a specific connection number to be disabled.
</p><p>
The <i>provider</i> selects the connections towards a specific provider that should be disabled.
</p><p>
The <i>group</i> will only disable the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.enable-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.enable-instrumentation</b> [<i>id</i>] [<i>provider</i>] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html:description">Description</a>
</h2>
Enables instrumentation for previously disabled connections. Without any arguments, all connections for the tool will be enabled.
<p>
The <i>id</i> specifies a specific connection number to be enabled.
</p><p>
The <i>provider</i> selects the connections towards a specific provider that should be enabled. The <i>group</i> will only enable the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html:sc_leds_and_button_pcie_dev_sc_trace_tool.info"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html:sc_leds_and_button_pcie_dev_sc_trace_tool.info"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html:sc_leds_and_button_pcie_dev_sc_trace_tool.info">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.info</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.list-providers</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.list-providers</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html:description">Description</a>
</h2>
List all provider objects that can be connected to the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.remove-filter</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.remove-filter</b> [<i>filter</i>] [-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html:description">Description</a>
</h2>
Removes the <i>filter</i> from the tool. If <tt>-all</tt> is given, all filters will be removed. If <i>group</i> is given only filters connected to a group will be removed.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.remove-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.remove-instrumentation</b> [<i>id</i>] ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html:description">Description</a>
</h2>
Removes instrumentation for established connections.
<p>
Without any arguments all connection for the tool will be removed.
</p><p>
The <i>id</i> specifies a specific connection number to be removed.
</p><p>
The <i>providers</i> selects the connections towards one or several providers that should be removed.
</p><p>
The <i>group</i> will only remove the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html:sc_leds_and_button_pcie_dev_sc_trace_tool.status"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html:sc_leds_and_button_pcie_dev_sc_trace_tool.status"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html:sc_leds_and_button_pcie_dev_sc_trace_tool.status">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.status</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.add-filter</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.add-filter</b> <i>filter</i> [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html:description">Description</a>
</h2>
Add a <i>filter</i> object to the tool. This allows the filter to control fine grained enabling and disabling of connections in the tool. See the documentation of the existing filters for more information of their capabilities. Use the <i>group</i> parameter to tie the filter to just a particular instrumentation group.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.add-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.add-instrumentation</b> ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>parent</i>] [-connect-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html:description">Description</a>
</h2>
Connects the tool to one or several providers as given by the <i>providers</i> argument.The <i>parent</i> argument specifies an hierarchical object and all providers below this object matching the provider requirements will be added to the tool.The <tt>-connect-all</tt> flag can be given to add a connection to all supported providers in the configuration. <br>
<br>
The optional argument <i>group</i> lets a user specify a named instrumentation group to use for the connection. (See <code>add-instrumentation-group</code> for details on named groups.)
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.delete</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.delete</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html:description">Description</a>
</h2>
Removes any connected instrumentation and deletes the tool object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.disable-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.disable-instrumentation</b> [<i>id</i>] [<i>provider</i>] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html:description">Description</a>
</h2>
Disables instrumentation for established connections. The connection(s) between the provider and host remains, but instrumentation is either stopped from the provider or filtered away in the tool.
<p>
Without any arguments, all connections for the tool will be disabled.
</p><p>
The <i>id</i> specifies a specific connection number to be disabled.
</p><p>
The <i>provider</i> selects the connections towards a specific provider that should be disabled.
</p><p>
The <i>group</i> will only disable the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.enable-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.enable-instrumentation</b> [<i>id</i>] [<i>provider</i>] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html:description">Description</a>
</h2>
Enables instrumentation for previously disabled connections. Without any arguments, all connections for the tool will be enabled.
<p>
The <i>id</i> specifies a specific connection number to be enabled.
</p><p>
The <i>provider</i> selects the connections towards a specific provider that should be enabled. The <i>group</i> will only enable the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.info</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.list-providers</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.list-providers</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html:description">Description</a>
</h2>
List all provider objects that can be connected to the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.remove-filter</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.remove-filter</b> [<i>filter</i>] [-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html:description">Description</a>
</h2>
Removes the <i>filter</i> from the tool. If <tt>-all</tt> is given, all filters will be removed. If <i>group</i> is given only filters connected to a group will be removed.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.remove-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.remove-instrumentation</b> [<i>id</i>] ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html:description">Description</a>
</h2>
Removes instrumentation for established connections.
<p>
Without any arguments all connection for the tool will be removed.
</p><p>
The <i>id</i> specifies a specific connection number to be removed.
</p><p>
The <i>providers</i> selects the connections towards one or several providers that should be removed.
</p><p>
The <i>group</i> will only remove the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.status</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.add-filter</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.add-filter</b> <i>filter</i> [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html:description">Description</a>
</h2>
Add a <i>filter</i> object to the tool. This allows the filter to control fine grained enabling and disabling of connections in the tool. See the documentation of the existing filters for more information of their capabilities. Use the <i>group</i> parameter to tie the filter to just a particular instrumentation group.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.add-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.add-instrumentation</b> ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>parent</i>] [-connect-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html:description">Description</a>
</h2>
Connects the tool to one or several providers as given by the <i>providers</i> argument.The <i>parent</i> argument specifies an hierarchical object and all providers below this object matching the provider requirements will be added to the tool.The <tt>-connect-all</tt> flag can be given to add a connection to all supported providers in the configuration. <br>
<br>
The optional argument <i>group</i> lets a user specify a named instrumentation group to use for the connection. (See <code>add-instrumentation-group</code> for details on named groups.)
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.delete</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.delete</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html:description">Description</a>
</h2>
Removes any connected instrumentation and deletes the tool object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.disable-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.disable-instrumentation</b> [<i>id</i>] [<i>provider</i>] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html:description">Description</a>
</h2>
Disables instrumentation for established connections. The connection(s) between the provider and host remains, but instrumentation is either stopped from the provider or filtered away in the tool.
<p>
Without any arguments, all connections for the tool will be disabled.
</p><p>
The <i>id</i> specifies a specific connection number to be disabled.
</p><p>
The <i>provider</i> selects the connections towards a specific provider that should be disabled.
</p><p>
The <i>group</i> will only disable the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.enable-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.enable-instrumentation</b> [<i>id</i>] [<i>provider</i>] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html:description">Description</a>
</h2>
Enables instrumentation for previously disabled connections. Without any arguments, all connections for the tool will be enabled.
<p>
The <i>id</i> specifies a specific connection number to be enabled.
</p><p>
The <i>provider</i> selects the connections towards a specific provider that should be enabled. The <i>group</i> will only enable the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.info</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.list-providers</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.list-providers</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html:description">Description</a>
</h2>
List all provider objects that can be connected to the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.remove-filter</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.remove-filter</b> [<i>filter</i>] [-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html:description">Description</a>
</h2>
Removes the <i>filter</i> from the tool. If <tt>-all</tt> is given, all filters will be removed. If <i>group</i> is given only filters connected to a group will be removed.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.remove-instrumentation</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.remove-instrumentation</b> [<i>id</i>] ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html:description">Description</a>
</h2>
Removes instrumentation for established connections.
<p>
Without any arguments all connection for the tool will be removed.
</p><p>
The <i>id</i> specifies a specific connection number to be removed.
</p><p>
The <i>providers</i> selects the connections towards one or several providers that should be removed.
</p><p>
The <i>group</i> will only remove the connections which have been associated to a specific group. 
</p><h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.status</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the tool.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.info.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.info.html:sc_leds_and_button_pcie_dev_tool_connection.info"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.info.html:sc_leds_and_button_pcie_dev_tool_connection.info"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.info.html:sc_leds_and_button_pcie_dev_tool_connection.info">&lt;sc_leds_and_button_pcie_dev_tool_connection&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.info.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_tool_connection&gt;.info</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.info.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.info.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.status.html"><a id="rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.status.html:sc_leds_and_button_pcie_dev_tool_connection.status"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.status.html:sc_leds_and_button_pcie_dev_tool_connection.status"><a href="#rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.status.html:sc_leds_and_button_pcie_dev_tool_connection.status">&lt;sc_leds_and_button_pcie_dev_tool_connection&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.status.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_dev_tool_connection&gt;.status</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.status.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.status.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_device.port.info.html"><a id="rm-cmd-sc_leds_and_button_pcie_device.port.info.html:sc_leds_and_button_pcie_device.port.info"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_device.port.info.html:sc_leds_and_button_pcie_device.port.info"><a href="#rm-cmd-sc_leds_and_button_pcie_device.port.info.html:sc_leds_and_button_pcie_device.port.info">&lt;sc_leds_and_button_pcie_device.port&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.port.info.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.port.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_device.port&gt;.info</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.port.info.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.port.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.port.info.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.port.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_device.port.status.html"><a id="rm-cmd-sc_leds_and_button_pcie_device.port.status.html:sc_leds_and_button_pcie_device.port.status"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_device.port.status.html:sc_leds_and_button_pcie_device.port.status"><a href="#rm-cmd-sc_leds_and_button_pcie_device.port.status.html:sc_leds_and_button_pcie_device.port.status">&lt;sc_leds_and_button_pcie_device.port&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.port.status.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.port.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_device.port&gt;.status</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.port.status.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.port.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.port.status.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.port.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_device.info.html"><a id="rm-cmd-sc_leds_and_button_pcie_device.info.html:sc_leds_and_button_pcie_device.info"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_device.info.html:sc_leds_and_button_pcie_device.info"><a href="#rm-cmd-sc_leds_and_button_pcie_device.info.html:sc_leds_and_button_pcie_device.info">&lt;sc_leds_and_button_pcie_device&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.info.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_device&gt;.info</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.info.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.info.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html"><a id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html:sc_leds_and_button_pcie_device.new-sc-break-tool"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html:sc_leds_and_button_pcie_device.new-sc-break-tool"><a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html:sc_leds_and_button_pcie_device.new-sc-break-tool">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-break-tool</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_device&gt;.new-sc-break-tool</b> [<i>"name"</i>] [-i] ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>parent</i>] [-connect-all] [<i>"group"</i>] ([ <i>functions</i> ... ] | list of <i>functions</i>) <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html:description">Description</a>
</h2>
Enables breaking simulation on the SystemC object. A log message is printed and simulation is stopped every time when following actions happen: an event is notified, a process instance is triggered or resumed, a signal's value is changed and a method in a TLM socket is called. Setting the flag <tt>-i</tt> additionally stops the simulation for internal processes.<br>
<br>
The optional <i>name</i> argument can be used to set a name of the created object. If no name is given, a default name <i>sc_leds_and_button_pcie_dev_sc_break_tool_</i> followed by a sequence number is generated (<i>sc_leds_and_button_pcie_dev_sc_break_tool_0</i>, <i>sc_leds_and_button_pcie_dev_sc_break_tool_1</i>,...).<br>
<br>
 The optional <i>providers</i> argument, supports connecting one or several providers directly. With the optional <i>parent</i> argument a hierarchical object can be specified and all providers below this object matching the provider requirements will be connected to the tool. The <tt>-connect-all</tt> flag can be given to add a connection to all supported providers in the configuration.<br>
<br>
The optional argument <i>group</i> lets a user specify a named instrumentation group to use for the connection. (See <code>add-instrumentation-group</code> for details on named groups.)<br>
<br>
The optional <i>functions</i> argument decides which TLM socket functions the tool will listen to. If no function is provided, the tool will listen to all possible functions. It has no effects on providers other than socket providers.
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html"><a id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html:sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html:sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool"><a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html:sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-protocol-checker-tool</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_device&gt;.new-sc-protocol-checker-tool</b> [<i>"name"</i>] ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>parent</i>] [-connect-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html:description">Description</a>
</h2>
Enables protocol verification on TLM sockets.<br>
<br>
The optional <i>name</i> argument can be used to set a name of the created object. If no name is given, a default name <i>sc_leds_and_button_pcie_dev_sc_protocol_checker_tool_</i> followed by a sequence number is generated (<i>sc_leds_and_button_pcie_dev_sc_protocol_checker_tool_0</i>, <i>sc_leds_and_button_pcie_dev_sc_protocol_checker_tool_1</i>,...).<br>
<br>
 The optional <i>providers</i> argument, supports connecting one or several providers directly. With the optional <i>parent</i> argument a hierarchical object can be specified and all providers below this object matching the provider requirements will be connected to the tool. The <tt>-connect-all</tt> flag can be given to add a connection to all supported providers in the configuration.<br>
<br>
The optional argument <i>group</i> lets a user specify a named instrumentation group to use for the connection. (See <code>add-instrumentation-group</code> for details on named groups.)
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html"><a id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html:sc_leds_and_button_pcie_device.new-sc-trace-tool"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html:sc_leds_and_button_pcie_device.new-sc-trace-tool"><a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html:sc_leds_and_button_pcie_device.new-sc-trace-tool">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-trace-tool</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_device&gt;.new-sc-trace-tool</b> [<i>"name"</i>] [-i] ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>parent</i>] [-connect-all] [<i>"group"</i>] ([ <i>functions</i> ... ] | list of <i>functions</i>) <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html:description">Description</a>
</h2>
Enables tracing on the SystemC object. A log message is printed every time when following actions happen: an event is notified, a process instance is triggered or resumed, a signal's value is changed and a method in a TLM socket is called. Setting the flag <tt>-i</tt> additionally traces internal processes.<br>
<br>
The optional <i>name</i> argument can be used to set a name of the created object. If no name is given, a default name <i>sc_leds_and_button_pcie_dev_sc_trace_tool_</i> followed by a sequence number is generated (<i>sc_leds_and_button_pcie_dev_sc_trace_tool_0</i>, <i>sc_leds_and_button_pcie_dev_sc_trace_tool_1</i>,...).<br>
<br>
 The optional <i>providers</i> argument, supports connecting one or several providers directly. With the optional <i>parent</i> argument a hierarchical object can be specified and all providers below this object matching the provider requirements will be connected to the tool. The <tt>-connect-all</tt> flag can be given to add a connection to all supported providers in the configuration.<br>
<br>
The optional argument <i>group</i> lets a user specify a named instrumentation group to use for the connection. (See <code>add-instrumentation-group</code> for details on named groups.)<br>
<br>
The optional <i>functions</i> argument decides which TLM socket functions the tool will listen to. If no function is provided, the tool will listen to all possible functions. It has no effects on providers other than socket providers.
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html"><a id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html:sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html:sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool"><a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html:sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-transaction-tracker-tool</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_device&gt;.new-sc-transaction-tracker-tool</b> [<i>"name"</i>] ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>parent</i>] [-connect-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html:description">Description</a>
</h2>
Enables transactions tracking on TLM sockets.<br>
<br>
The optional <i>name</i> argument can be used to set a name of the created object. If no name is given, a default name <i>sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool_</i> followed by a sequence number is generated (<i>sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool_0</i>, <i>sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool_1</i>,...).<br>
<br>
 The optional <i>providers</i> argument, supports connecting one or several providers directly. With the optional <i>parent</i> argument a hierarchical object can be specified and all providers below this object matching the provider requirements will be connected to the tool. The <tt>-connect-all</tt> flag can be given to add a connection to all supported providers in the configuration.<br>
<br>
The optional argument <i>group</i> lets a user specify a named instrumentation group to use for the connection. (See <code>add-instrumentation-group</code> for details on named groups.)
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html"><a id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html:sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html:sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool"><a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html:sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-vcd-trace-tool</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_device&gt;.new-sc-vcd-trace-tool</b> [<i>"name"</i>] [<i>file</i>] ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>parent</i>] [-connect-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html:description">Description</a>
</h2>
Enables VCD tracing on the SystemC object. A new entry is created in the VCD log <i>file</i> when following actions happen: an event is notified, a process instance is triggered or resumed, a signal's value is changed and a method in a TLM socket is called.<br>
<br>
The optional <i>name</i> argument can be used to set a name of the created object. If no name is given, a default name <i>sc_leds_and_button_pcie_dev_sc_vcd_trace_tool_</i> followed by a sequence number is generated (<i>sc_leds_and_button_pcie_dev_sc_vcd_trace_tool_0</i>, <i>sc_leds_and_button_pcie_dev_sc_vcd_trace_tool_1</i>,...).<br>
<br>
 The optional <i>providers</i> argument, supports connecting one or several providers directly. With the optional <i>parent</i> argument a hierarchical object can be specified and all providers below this object matching the provider requirements will be connected to the tool. The <tt>-connect-all</tt> flag can be given to add a connection to all supported providers in the configuration.<br>
<br>
The optional argument <i>group</i> lets a user specify a named instrumentation group to use for the connection. (See <code>add-instrumentation-group</code> for details on named groups.)
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_leds_and_button_pcie_device.status.html"><a id="rm-cmd-sc_leds_and_button_pcie_device.status.html:sc_leds_and_button_pcie_device.status"></a>
<h1 id="rm-cmd-sc_leds_and_button_pcie_device.status.html:sc_leds_and_button_pcie_device.status"><a href="#rm-cmd-sc_leds_and_button_pcie_device.status.html:sc_leds_and_button_pcie_device.status">&lt;sc_leds_and_button_pcie_device&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.status.html:synopsis">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_leds_and_button_pcie_device&gt;.status</b><br>
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.status.html:description">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-sc_leds_and_button_pcie_device.status.html:provided-by">
<a href="#rm-cmd-sc_leds_and_button_pcie_device.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-sc_provider_controller.break-sc.html"><a id="rm-cmd-sc_provider_controller.break-sc.html:sc_provider_controller.break-sc"></a>
<h1 id="rm-cmd-sc_provider_controller.break-sc.html:sc_provider_controller.break-sc"><a href="#rm-cmd-sc_provider_controller.break-sc.html:sc_provider_controller.break-sc">&lt;sc_provider_controller&gt;.break-sc</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_provider_controller.break-sc.html:synopsis">
<a href="#rm-cmd-sc_provider_controller.break-sc.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_provider_controller&gt;.break-sc</b> [-i] <br>
<h2 id="rm-cmd-sc_provider_controller.break-sc.html:description">
<a href="#rm-cmd-sc_provider_controller.break-sc.html:description">Description</a>
</h2>
 Enables breaking simulation on the SystemC object. Depends on the object kind, a log message is printed and simulation is stopped every time when following actions happen: an event is notified, a process is triggered or resumed, a signal's value is changed and a method in a TLM socket is called. Setting the flag <tt>-i</tt> additionally stops the simulation for internal processes. 
<h2 id="rm-cmd-sc_provider_controller.break-sc.html:provided-by">
<a href="#rm-cmd-sc_provider_controller.break-sc.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_provider_controller.break-sc.html:see-also">
<a href="#rm-cmd-sc_provider_controller.break-sc.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html">&lt;sc_provider_controller&gt;.unbreak-sc</a>, 
<a href="#rm-cmd-sc_provider_controller.trace-sc.html">&lt;sc_provider_controller&gt;.trace-sc</a>
</section></section><section class="page" id="rm-cmd-sc_provider_controller.trace-sc.html"><a id="rm-cmd-sc_provider_controller.trace-sc.html:sc_provider_controller.trace-sc"></a>
<h1 id="rm-cmd-sc_provider_controller.trace-sc.html:sc_provider_controller.trace-sc"><a href="#rm-cmd-sc_provider_controller.trace-sc.html:sc_provider_controller.trace-sc">&lt;sc_provider_controller&gt;.trace-sc</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_provider_controller.trace-sc.html:synopsis">
<a href="#rm-cmd-sc_provider_controller.trace-sc.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_provider_controller&gt;.trace-sc</b> [-i] <br>
<h2 id="rm-cmd-sc_provider_controller.trace-sc.html:description">
<a href="#rm-cmd-sc_provider_controller.trace-sc.html:description">Description</a>
</h2>
 Enables tracing on the SystemC object. Depends on the object kind, a log message is printed every time when following actions happen: an event is notified, a process is triggered or resumed, a signal's value is changed and a method in a TLM socket is called. Setting the flag <tt>-i</tt> additionally traces internal processes.
<h2 id="rm-cmd-sc_provider_controller.trace-sc.html:provided-by">
<a href="#rm-cmd-sc_provider_controller.trace-sc.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_provider_controller.trace-sc.html:see-also">
<a href="#rm-cmd-sc_provider_controller.trace-sc.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html">&lt;sc_provider_controller&gt;.untrace-sc</a>, 
<a href="#rm-cmd-sc_provider_controller.break-sc.html">&lt;sc_provider_controller&gt;.break-sc</a>
</section></section><section class="page" id="rm-cmd-sc_provider_controller.unbreak-sc.html"><a id="rm-cmd-sc_provider_controller.unbreak-sc.html:sc_provider_controller.unbreak-sc"></a>
<h1 id="rm-cmd-sc_provider_controller.unbreak-sc.html:sc_provider_controller.unbreak-sc"><a href="#rm-cmd-sc_provider_controller.unbreak-sc.html:sc_provider_controller.unbreak-sc">&lt;sc_provider_controller&gt;.unbreak-sc</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_provider_controller.unbreak-sc.html:synopsis">
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_provider_controller&gt;.unbreak-sc</b><br>
<h2 id="rm-cmd-sc_provider_controller.unbreak-sc.html:description">
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html:description">Description</a>
</h2>
 Disables breaking simulation on the SystemC object. 
<h2 id="rm-cmd-sc_provider_controller.unbreak-sc.html:provided-by">
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_provider_controller.unbreak-sc.html:see-also">
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_provider_controller.break-sc.html">&lt;sc_provider_controller&gt;.break-sc</a>, 
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html">&lt;sc_provider_controller&gt;.untrace-sc</a>
</section></section><section class="page" id="rm-cmd-sc_provider_controller.untrace-sc.html"><a id="rm-cmd-sc_provider_controller.untrace-sc.html:sc_provider_controller.untrace-sc"></a>
<h1 id="rm-cmd-sc_provider_controller.untrace-sc.html:sc_provider_controller.untrace-sc"><a href="#rm-cmd-sc_provider_controller.untrace-sc.html:sc_provider_controller.untrace-sc">&lt;sc_provider_controller&gt;.untrace-sc</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_provider_controller.untrace-sc.html:synopsis">
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_provider_controller&gt;.untrace-sc</b><br>
<h2 id="rm-cmd-sc_provider_controller.untrace-sc.html:description">
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html:description">Description</a>
</h2>
 Disables tracing on the SystemC object. 
<h2 id="rm-cmd-sc_provider_controller.untrace-sc.html:provided-by">
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_provider_controller.untrace-sc.html:see-also">
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_provider_controller.trace-sc.html">&lt;sc_provider_controller&gt;.trace-sc</a>, 
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html">&lt;sc_provider_controller&gt;.unbreak-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.break-sc-event-all.html"><a id="rm-cmd-sc_simcontext.break-sc-event-all.html:sc_simcontext.break-sc-event-all"></a>
<h1 id="rm-cmd-sc_simcontext.break-sc-event-all.html:sc_simcontext.break-sc-event-all"><a href="#rm-cmd-sc_simcontext.break-sc-event-all.html:sc_simcontext.break-sc-event-all">&lt;sc_simcontext&gt;.break-sc-event-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.break-sc-event-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.break-sc-event-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.break-sc-event-all</b><br>
<h2 id="rm-cmd-sc_simcontext.break-sc-event-all.html:description">
<a href="#rm-cmd-sc_simcontext.break-sc-event-all.html:description">Description</a>
</h2>
Enables breaking simulation on the SystemC event object. A log message is printed and simulation is stopped every time an event is notified. 
<h2 id="rm-cmd-sc_simcontext.break-sc-event-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.break-sc-event-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.break-sc-event-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.break-sc-event-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-event-all.html">&lt;sc_simcontext&gt;.unbreak-sc-event-all</a>, 
<a href="#rm-cmd-sc_provider_controller.break-sc.html">&lt;sc_provider_controller&gt;.break-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.break-sc-process-all.html"><a id="rm-cmd-sc_simcontext.break-sc-process-all.html:sc_simcontext.break-sc-process-all"></a>
<h1 id="rm-cmd-sc_simcontext.break-sc-process-all.html:sc_simcontext.break-sc-process-all"><a href="#rm-cmd-sc_simcontext.break-sc-process-all.html:sc_simcontext.break-sc-process-all">&lt;sc_simcontext&gt;.break-sc-process-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.break-sc-process-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.break-sc-process-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.break-sc-process-all</b> [-i] <br>
<h2 id="rm-cmd-sc_simcontext.break-sc-process-all.html:description">
<a href="#rm-cmd-sc_simcontext.break-sc-process-all.html:description">Description</a>
</h2>
Enables breaking simulation on the SystemC process object. A log message is printed and simulation is stopped every time a process is triggered or resumed. Setting the flag <tt>-i</tt> additionally stops the simulation for internal processes. 
<h2 id="rm-cmd-sc_simcontext.break-sc-process-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.break-sc-process-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.break-sc-process-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.break-sc-process-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-process-all.html">&lt;sc_simcontext&gt;.unbreak-sc-process-all</a>, 
<a href="#rm-cmd-sc_provider_controller.break-sc.html">&lt;sc_provider_controller&gt;.break-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.break-sc-signal-all.html"><a id="rm-cmd-sc_simcontext.break-sc-signal-all.html:sc_simcontext.break-sc-signal-all"></a>
<h1 id="rm-cmd-sc_simcontext.break-sc-signal-all.html:sc_simcontext.break-sc-signal-all"><a href="#rm-cmd-sc_simcontext.break-sc-signal-all.html:sc_simcontext.break-sc-signal-all">&lt;sc_simcontext&gt;.break-sc-signal-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.break-sc-signal-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.break-sc-signal-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.break-sc-signal-all</b><br>
<h2 id="rm-cmd-sc_simcontext.break-sc-signal-all.html:description">
<a href="#rm-cmd-sc_simcontext.break-sc-signal-all.html:description">Description</a>
</h2>
Enables breaking simulation on the SystemC signal object. A log message is printed and simulation is stopped every time a signal's value is changed. 
<h2 id="rm-cmd-sc_simcontext.break-sc-signal-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.break-sc-signal-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.break-sc-signal-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.break-sc-signal-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-signal-all.html">&lt;sc_simcontext&gt;.unbreak-sc-signal-all</a>, 
<a href="#rm-cmd-sc_provider_controller.break-sc.html">&lt;sc_provider_controller&gt;.break-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.break-sc-socket-all.html"><a id="rm-cmd-sc_simcontext.break-sc-socket-all.html:sc_simcontext.break-sc-socket-all"></a>
<h1 id="rm-cmd-sc_simcontext.break-sc-socket-all.html:sc_simcontext.break-sc-socket-all"><a href="#rm-cmd-sc_simcontext.break-sc-socket-all.html:sc_simcontext.break-sc-socket-all">&lt;sc_simcontext&gt;.break-sc-socket-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.break-sc-socket-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.break-sc-socket-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.break-sc-socket-all</b><br>
<h2 id="rm-cmd-sc_simcontext.break-sc-socket-all.html:description">
<a href="#rm-cmd-sc_simcontext.break-sc-socket-all.html:description">Description</a>
</h2>
Enables breaking simulation on the SystemC socket object. A log message is printed and simulation is stopped every time a method in a TLM socket is called. 
<h2 id="rm-cmd-sc_simcontext.break-sc-socket-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.break-sc-socket-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.break-sc-socket-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.break-sc-socket-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-socket-all.html">&lt;sc_simcontext&gt;.unbreak-sc-socket-all</a>, 
<a href="#rm-cmd-sc_provider_controller.break-sc.html">&lt;sc_provider_controller&gt;.break-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.trace-sc-event-all.html"><a id="rm-cmd-sc_simcontext.trace-sc-event-all.html:sc_simcontext.trace-sc-event-all"></a>
<h1 id="rm-cmd-sc_simcontext.trace-sc-event-all.html:sc_simcontext.trace-sc-event-all"><a href="#rm-cmd-sc_simcontext.trace-sc-event-all.html:sc_simcontext.trace-sc-event-all">&lt;sc_simcontext&gt;.trace-sc-event-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.trace-sc-event-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.trace-sc-event-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.trace-sc-event-all</b><br>
<h2 id="rm-cmd-sc_simcontext.trace-sc-event-all.html:description">
<a href="#rm-cmd-sc_simcontext.trace-sc-event-all.html:description">Description</a>
</h2>
Enables tracing on all SystemC event objects. A log message is printed every time an event is notified. 
<h2 id="rm-cmd-sc_simcontext.trace-sc-event-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.trace-sc-event-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.trace-sc-event-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.trace-sc-event-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.untrace-sc-event-all.html">&lt;sc_simcontext&gt;.untrace-sc-event-all</a>, 
<a href="#rm-cmd-sc_provider_controller.trace-sc.html">&lt;sc_provider_controller&gt;.trace-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.trace-sc-process-all.html"><a id="rm-cmd-sc_simcontext.trace-sc-process-all.html:sc_simcontext.trace-sc-process-all"></a>
<h1 id="rm-cmd-sc_simcontext.trace-sc-process-all.html:sc_simcontext.trace-sc-process-all"><a href="#rm-cmd-sc_simcontext.trace-sc-process-all.html:sc_simcontext.trace-sc-process-all">&lt;sc_simcontext&gt;.trace-sc-process-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.trace-sc-process-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.trace-sc-process-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.trace-sc-process-all</b> [-i] <br>
<h2 id="rm-cmd-sc_simcontext.trace-sc-process-all.html:description">
<a href="#rm-cmd-sc_simcontext.trace-sc-process-all.html:description">Description</a>
</h2>
Enables tracing on all SystemC process objects. A log message is printed every time a process is triggered or resumed. Setting the flag <tt>-i</tt> additionally traces internal processes. 
<h2 id="rm-cmd-sc_simcontext.trace-sc-process-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.trace-sc-process-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.trace-sc-process-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.trace-sc-process-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.untrace-sc-process-all.html">&lt;sc_simcontext&gt;.untrace-sc-process-all</a>, 
<a href="#rm-cmd-sc_provider_controller.trace-sc.html">&lt;sc_provider_controller&gt;.trace-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.trace-sc-signal-all.html"><a id="rm-cmd-sc_simcontext.trace-sc-signal-all.html:sc_simcontext.trace-sc-signal-all"></a>
<h1 id="rm-cmd-sc_simcontext.trace-sc-signal-all.html:sc_simcontext.trace-sc-signal-all"><a href="#rm-cmd-sc_simcontext.trace-sc-signal-all.html:sc_simcontext.trace-sc-signal-all">&lt;sc_simcontext&gt;.trace-sc-signal-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.trace-sc-signal-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.trace-sc-signal-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.trace-sc-signal-all</b><br>
<h2 id="rm-cmd-sc_simcontext.trace-sc-signal-all.html:description">
<a href="#rm-cmd-sc_simcontext.trace-sc-signal-all.html:description">Description</a>
</h2>
Enables tracing on all SystemC signal objects. A log message is printed every time a signal's value is changed. 
<h2 id="rm-cmd-sc_simcontext.trace-sc-signal-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.trace-sc-signal-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.trace-sc-signal-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.trace-sc-signal-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.untrace-sc-signal-all.html">&lt;sc_simcontext&gt;.untrace-sc-signal-all</a>, 
<a href="#rm-cmd-sc_provider_controller.trace-sc.html">&lt;sc_provider_controller&gt;.trace-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.trace-sc-socket-all.html"><a id="rm-cmd-sc_simcontext.trace-sc-socket-all.html:sc_simcontext.trace-sc-socket-all"></a>
<h1 id="rm-cmd-sc_simcontext.trace-sc-socket-all.html:sc_simcontext.trace-sc-socket-all"><a href="#rm-cmd-sc_simcontext.trace-sc-socket-all.html:sc_simcontext.trace-sc-socket-all">&lt;sc_simcontext&gt;.trace-sc-socket-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.trace-sc-socket-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.trace-sc-socket-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.trace-sc-socket-all</b><br>
<h2 id="rm-cmd-sc_simcontext.trace-sc-socket-all.html:description">
<a href="#rm-cmd-sc_simcontext.trace-sc-socket-all.html:description">Description</a>
</h2>
Enables tracing on all SystemC socket objects. A log message is printed every time a method in a TLM socket is called. 
<h2 id="rm-cmd-sc_simcontext.trace-sc-socket-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.trace-sc-socket-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.trace-sc-socket-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.trace-sc-socket-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.untrace-sc-socket-all.html">&lt;sc_simcontext&gt;.untrace-sc-socket-all</a>, 
<a href="#rm-cmd-sc_provider_controller.trace-sc.html">&lt;sc_provider_controller&gt;.trace-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.track-transactions-all.html"><a id="rm-cmd-sc_simcontext.track-transactions-all.html:sc_simcontext.track-transactions-all"></a>
<h1 id="rm-cmd-sc_simcontext.track-transactions-all.html:sc_simcontext.track-transactions-all"><a href="#rm-cmd-sc_simcontext.track-transactions-all.html:sc_simcontext.track-transactions-all">&lt;sc_simcontext&gt;.track-transactions-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.track-transactions-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.track-transactions-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.track-transactions-all</b><br>
<h2 id="rm-cmd-sc_simcontext.track-transactions-all.html:description">
<a href="#rm-cmd-sc_simcontext.track-transactions-all.html:description">Description</a>
</h2>
 Enables transaction tracking on all SystemC socket objects. 
<h2 id="rm-cmd-sc_simcontext.track-transactions-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.track-transactions-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.track-transactions-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.track-transactions-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.untrack-transactions-all.html">&lt;sc_simcontext&gt;.untrack-transactions-all</a>, 
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html">&lt;sc_tlm_fw_transport&gt;.track-transactions</a>, 
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html">&lt;sc_tlm_bw_transport&gt;.track-transactions</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.unbreak-sc-event-all.html"><a id="rm-cmd-sc_simcontext.unbreak-sc-event-all.html:sc_simcontext.unbreak-sc-event-all"></a>
<h1 id="rm-cmd-sc_simcontext.unbreak-sc-event-all.html:sc_simcontext.unbreak-sc-event-all"><a href="#rm-cmd-sc_simcontext.unbreak-sc-event-all.html:sc_simcontext.unbreak-sc-event-all">&lt;sc_simcontext&gt;.unbreak-sc-event-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-event-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-event-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.unbreak-sc-event-all</b><br>
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-event-all.html:description">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-event-all.html:description">Description</a>
</h2>
Disables breaking on all SystemC event objects.
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-event-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-event-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-event-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-event-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.break-sc-event-all.html">&lt;sc_simcontext&gt;.break-sc-event-all</a>, 
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html">&lt;sc_provider_controller&gt;.unbreak-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.unbreak-sc-process-all.html"><a id="rm-cmd-sc_simcontext.unbreak-sc-process-all.html:sc_simcontext.unbreak-sc-process-all"></a>
<h1 id="rm-cmd-sc_simcontext.unbreak-sc-process-all.html:sc_simcontext.unbreak-sc-process-all"><a href="#rm-cmd-sc_simcontext.unbreak-sc-process-all.html:sc_simcontext.unbreak-sc-process-all">&lt;sc_simcontext&gt;.unbreak-sc-process-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-process-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-process-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.unbreak-sc-process-all</b><br>
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-process-all.html:description">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-process-all.html:description">Description</a>
</h2>
Disables breaking on all SystemC process objects.
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-process-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-process-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-process-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-process-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.break-sc-process-all.html">&lt;sc_simcontext&gt;.break-sc-process-all</a>, 
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html">&lt;sc_provider_controller&gt;.unbreak-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.unbreak-sc-signal-all.html"><a id="rm-cmd-sc_simcontext.unbreak-sc-signal-all.html:sc_simcontext.unbreak-sc-signal-all"></a>
<h1 id="rm-cmd-sc_simcontext.unbreak-sc-signal-all.html:sc_simcontext.unbreak-sc-signal-all"><a href="#rm-cmd-sc_simcontext.unbreak-sc-signal-all.html:sc_simcontext.unbreak-sc-signal-all">&lt;sc_simcontext&gt;.unbreak-sc-signal-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-signal-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-signal-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.unbreak-sc-signal-all</b><br>
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-signal-all.html:description">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-signal-all.html:description">Description</a>
</h2>
Disables breaking on all SystemC signal objects.
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-signal-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-signal-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-signal-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-signal-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.break-sc-signal-all.html">&lt;sc_simcontext&gt;.break-sc-signal-all</a>, 
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html">&lt;sc_provider_controller&gt;.unbreak-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.unbreak-sc-socket-all.html"><a id="rm-cmd-sc_simcontext.unbreak-sc-socket-all.html:sc_simcontext.unbreak-sc-socket-all"></a>
<h1 id="rm-cmd-sc_simcontext.unbreak-sc-socket-all.html:sc_simcontext.unbreak-sc-socket-all"><a href="#rm-cmd-sc_simcontext.unbreak-sc-socket-all.html:sc_simcontext.unbreak-sc-socket-all">&lt;sc_simcontext&gt;.unbreak-sc-socket-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-socket-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-socket-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.unbreak-sc-socket-all</b><br>
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-socket-all.html:description">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-socket-all.html:description">Description</a>
</h2>
Disables breaking on all SystemC socket objects.
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-socket-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-socket-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.unbreak-sc-socket-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.unbreak-sc-socket-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.break-sc-socket-all.html">&lt;sc_simcontext&gt;.break-sc-socket-all</a>, 
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html">&lt;sc_provider_controller&gt;.unbreak-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.untrace-sc-event-all.html"><a id="rm-cmd-sc_simcontext.untrace-sc-event-all.html:sc_simcontext.untrace-sc-event-all"></a>
<h1 id="rm-cmd-sc_simcontext.untrace-sc-event-all.html:sc_simcontext.untrace-sc-event-all"><a href="#rm-cmd-sc_simcontext.untrace-sc-event-all.html:sc_simcontext.untrace-sc-event-all">&lt;sc_simcontext&gt;.untrace-sc-event-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.untrace-sc-event-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.untrace-sc-event-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.untrace-sc-event-all</b><br>
<h2 id="rm-cmd-sc_simcontext.untrace-sc-event-all.html:description">
<a href="#rm-cmd-sc_simcontext.untrace-sc-event-all.html:description">Description</a>
</h2>
Disables tracing on all SystemC event objects.
<h2 id="rm-cmd-sc_simcontext.untrace-sc-event-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.untrace-sc-event-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.untrace-sc-event-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.untrace-sc-event-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.trace-sc-event-all.html">&lt;sc_simcontext&gt;.trace-sc-event-all</a>, 
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html">&lt;sc_provider_controller&gt;.untrace-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.untrace-sc-process-all.html"><a id="rm-cmd-sc_simcontext.untrace-sc-process-all.html:sc_simcontext.untrace-sc-process-all"></a>
<h1 id="rm-cmd-sc_simcontext.untrace-sc-process-all.html:sc_simcontext.untrace-sc-process-all"><a href="#rm-cmd-sc_simcontext.untrace-sc-process-all.html:sc_simcontext.untrace-sc-process-all">&lt;sc_simcontext&gt;.untrace-sc-process-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.untrace-sc-process-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.untrace-sc-process-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.untrace-sc-process-all</b><br>
<h2 id="rm-cmd-sc_simcontext.untrace-sc-process-all.html:description">
<a href="#rm-cmd-sc_simcontext.untrace-sc-process-all.html:description">Description</a>
</h2>
Disables tracing on all SystemC process objects.
<h2 id="rm-cmd-sc_simcontext.untrace-sc-process-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.untrace-sc-process-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.untrace-sc-process-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.untrace-sc-process-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.trace-sc-process-all.html">&lt;sc_simcontext&gt;.trace-sc-process-all</a>, 
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html">&lt;sc_provider_controller&gt;.untrace-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.untrace-sc-signal-all.html"><a id="rm-cmd-sc_simcontext.untrace-sc-signal-all.html:sc_simcontext.untrace-sc-signal-all"></a>
<h1 id="rm-cmd-sc_simcontext.untrace-sc-signal-all.html:sc_simcontext.untrace-sc-signal-all"><a href="#rm-cmd-sc_simcontext.untrace-sc-signal-all.html:sc_simcontext.untrace-sc-signal-all">&lt;sc_simcontext&gt;.untrace-sc-signal-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.untrace-sc-signal-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.untrace-sc-signal-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.untrace-sc-signal-all</b><br>
<h2 id="rm-cmd-sc_simcontext.untrace-sc-signal-all.html:description">
<a href="#rm-cmd-sc_simcontext.untrace-sc-signal-all.html:description">Description</a>
</h2>
Disables tracing on all SystemC signal objects.
<h2 id="rm-cmd-sc_simcontext.untrace-sc-signal-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.untrace-sc-signal-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.untrace-sc-signal-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.untrace-sc-signal-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.trace-sc-signal-all.html">&lt;sc_simcontext&gt;.trace-sc-signal-all</a>, 
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html">&lt;sc_provider_controller&gt;.untrace-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.untrace-sc-socket-all.html"><a id="rm-cmd-sc_simcontext.untrace-sc-socket-all.html:sc_simcontext.untrace-sc-socket-all"></a>
<h1 id="rm-cmd-sc_simcontext.untrace-sc-socket-all.html:sc_simcontext.untrace-sc-socket-all"><a href="#rm-cmd-sc_simcontext.untrace-sc-socket-all.html:sc_simcontext.untrace-sc-socket-all">&lt;sc_simcontext&gt;.untrace-sc-socket-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.untrace-sc-socket-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.untrace-sc-socket-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.untrace-sc-socket-all</b><br>
<h2 id="rm-cmd-sc_simcontext.untrace-sc-socket-all.html:description">
<a href="#rm-cmd-sc_simcontext.untrace-sc-socket-all.html:description">Description</a>
</h2>
Disables tracing on all SystemC socket objects.
<h2 id="rm-cmd-sc_simcontext.untrace-sc-socket-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.untrace-sc-socket-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.untrace-sc-socket-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.untrace-sc-socket-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.trace-sc-socket-all.html">&lt;sc_simcontext&gt;.trace-sc-socket-all</a>, 
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html">&lt;sc_provider_controller&gt;.untrace-sc</a>
</section></section><section class="page" id="rm-cmd-sc_simcontext.untrack-transactions-all.html"><a id="rm-cmd-sc_simcontext.untrack-transactions-all.html:sc_simcontext.untrack-transactions-all"></a>
<h1 id="rm-cmd-sc_simcontext.untrack-transactions-all.html:sc_simcontext.untrack-transactions-all"><a href="#rm-cmd-sc_simcontext.untrack-transactions-all.html:sc_simcontext.untrack-transactions-all">&lt;sc_simcontext&gt;.untrack-transactions-all</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_simcontext.untrack-transactions-all.html:synopsis">
<a href="#rm-cmd-sc_simcontext.untrack-transactions-all.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_simcontext&gt;.untrack-transactions-all</b><br>
<h2 id="rm-cmd-sc_simcontext.untrack-transactions-all.html:description">
<a href="#rm-cmd-sc_simcontext.untrack-transactions-all.html:description">Description</a>
</h2>
 Disables transaction tracking on all SystemC socket objects. 
<h2 id="rm-cmd-sc_simcontext.untrack-transactions-all.html:provided-by">
<a href="#rm-cmd-sc_simcontext.untrack-transactions-all.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_simcontext.untrack-transactions-all.html:see-also">
<a href="#rm-cmd-sc_simcontext.untrack-transactions-all.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_simcontext.track-transactions-all.html">&lt;sc_simcontext&gt;.track-transactions-all</a>, 
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html">&lt;sc_tlm_fw_transport&gt;.untrack-transactions</a>, 
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html">&lt;sc_tlm_bw_transport&gt;.untrack-transactions</a>
</section></section><section class="page" id="rm-cmd-sc_tlm_fw_transport.track-transactions.html"><a id="rm-cmd-sc_tlm_fw_transport.track-transactions.html:sc_tlm_fw_transport.track-transactions"></a>
<a id="rm-cmd-sc_tlm_fw_transport.track-transactions.html:sc_tlm_bw_transport.track-transactions"></a>
<h1 id="rm-cmd-sc_tlm_fw_transport.track-transactions.html:sc_tlm_fw_transport.track-transactions"><a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html:sc_tlm_fw_transport.track-transactions">&lt;sc_tlm_fw_transport&gt;.track-transactions</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_tlm_fw_transport.track-transactions.html:synopsis">
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_tlm_fw_transport&gt;.track-transactions</b><br><b>&lt;sc_tlm_bw_transport&gt;.track-transactions</b><br>
<h2 id="rm-cmd-sc_tlm_fw_transport.track-transactions.html:description">
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html:description">Description</a>
</h2>
 Enables transaction tracking on a SystemC socket object. A log message is printed every time a method in a TLM socket is called.
<h2 id="rm-cmd-sc_tlm_fw_transport.track-transactions.html:provided-by">
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_tlm_fw_transport.track-transactions.html:see-also">
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html">&lt;sc_tlm_fw_transport&gt;.untrack-transactions</a>, 
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html">&lt;sc_tlm_bw_transport&gt;.untrack-transactions</a>
</section></section><section class="page" id="rm-cmd-sc_tlm_fw_transport.untrack-transactions.html"><a id="rm-cmd-sc_tlm_fw_transport.untrack-transactions.html:sc_tlm_fw_transport.untrack-transactions"></a>
<a id="rm-cmd-sc_tlm_fw_transport.untrack-transactions.html:sc_tlm_bw_transport.untrack-transactions"></a>
<h1 id="rm-cmd-sc_tlm_fw_transport.untrack-transactions.html:sc_tlm_fw_transport.untrack-transactions"><a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html:sc_tlm_fw_transport.untrack-transactions">&lt;sc_tlm_fw_transport&gt;.untrack-transactions</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-sc_tlm_fw_transport.untrack-transactions.html:synopsis">
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html:synopsis">Synopsis</a>
</h2>
<b>&lt;sc_tlm_fw_transport&gt;.untrack-transactions</b><br><b>&lt;sc_tlm_bw_transport&gt;.untrack-transactions</b><br>
<h2 id="rm-cmd-sc_tlm_fw_transport.untrack-transactions.html:description">
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html:description">Description</a>
</h2>
 Disables transaction tracking on a SystemC socket object. 
<h2 id="rm-cmd-sc_tlm_fw_transport.untrack-transactions.html:provided-by">
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
<h2 id="rm-cmd-sc_tlm_fw_transport.untrack-transactions.html:see-also">
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html">&lt;sc_tlm_fw_transport&gt;.track-transactions</a>, 
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html">&lt;sc_tlm_bw_transport&gt;.track-transactions</a>
</section></section><section class="page" id="rm-cmd-southbridge_ich10.info.html"><a id="rm-cmd-southbridge_ich10.info.html:southbridge_ich10.info"></a>
<h1 id="rm-cmd-southbridge_ich10.info.html:southbridge_ich10.info"><a href="#rm-cmd-southbridge_ich10.info.html:southbridge_ich10.info">&lt;southbridge_ich10&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-southbridge_ich10.info.html:synopsis">
<a href="#rm-cmd-southbridge_ich10.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;southbridge_ich10&gt;.info</b><br>
<h2 id="rm-cmd-southbridge_ich10.info.html:description">
<a href="#rm-cmd-southbridge_ich10.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-southbridge_ich10.info.html:provided-by">
<a href="#rm-cmd-southbridge_ich10.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-southbridge_ich10.status.html"><a id="rm-cmd-southbridge_ich10.status.html:southbridge_ich10.status"></a>
<h1 id="rm-cmd-southbridge_ich10.status.html:southbridge_ich10.status"><a href="#rm-cmd-southbridge_ich10.status.html:southbridge_ich10.status">&lt;southbridge_ich10&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-southbridge_ich10.status.html:synopsis">
<a href="#rm-cmd-southbridge_ich10.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;southbridge_ich10&gt;.status</b><br>
<h2 id="rm-cmd-southbridge_ich10.status.html:description">
<a href="#rm-cmd-southbridge_ich10.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-southbridge_ich10.status.html:provided-by">
<a href="#rm-cmd-southbridge_ich10.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-southbridge_ich10_panel.info.html"><a id="rm-cmd-southbridge_ich10_panel.info.html:southbridge_ich10_panel.info"></a>
<h1 id="rm-cmd-southbridge_ich10_panel.info.html:southbridge_ich10_panel.info"><a href="#rm-cmd-southbridge_ich10_panel.info.html:southbridge_ich10_panel.info">&lt;southbridge_ich10_panel&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-southbridge_ich10_panel.info.html:synopsis">
<a href="#rm-cmd-southbridge_ich10_panel.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;southbridge_ich10_panel&gt;.info</b><br>
<h2 id="rm-cmd-southbridge_ich10_panel.info.html:description">
<a href="#rm-cmd-southbridge_ich10_panel.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-southbridge_ich10_panel.info.html:provided-by">
<a href="#rm-cmd-southbridge_ich10_panel.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-southbridge_ich10_panel.status.html"><a id="rm-cmd-southbridge_ich10_panel.status.html:southbridge_ich10_panel.status"></a>
<h1 id="rm-cmd-southbridge_ich10_panel.status.html:southbridge_ich10_panel.status"><a href="#rm-cmd-southbridge_ich10_panel.status.html:southbridge_ich10_panel.status">&lt;southbridge_ich10_panel&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-southbridge_ich10_panel.status.html:synopsis">
<a href="#rm-cmd-southbridge_ich10_panel.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;southbridge_ich10_panel&gt;.status</b><br>
<h2 id="rm-cmd-southbridge_ich10_panel.status.html:description">
<a href="#rm-cmd-southbridge_ich10_panel.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-southbridge_ich10_panel.status.html:provided-by">
<a href="#rm-cmd-southbridge_ich10_panel.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-x58-core-f0-legacy.info.html"><a id="rm-cmd-x58-core-f0-legacy.info.html:x58-core-f0-legacy.info"></a>
<h1 id="rm-cmd-x58-core-f0-legacy.info.html:x58-core-f0-legacy.info"><a href="#rm-cmd-x58-core-f0-legacy.info.html:x58-core-f0-legacy.info">&lt;x58-core-f0-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-core-f0-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-core-f0-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-core-f0-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-core-f0-legacy.info.html:description">
<a href="#rm-cmd-x58-core-f0-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-core-f0-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-core-f0-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-core-f0-legacy.status.html"><a id="rm-cmd-x58-core-f0-legacy.status.html:x58-core-f0-legacy.status"></a>
<h1 id="rm-cmd-x58-core-f0-legacy.status.html:x58-core-f0-legacy.status"><a href="#rm-cmd-x58-core-f0-legacy.status.html:x58-core-f0-legacy.status">&lt;x58-core-f0-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-core-f0-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-core-f0-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-core-f0-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-core-f0-legacy.status.html:description">
<a href="#rm-cmd-x58-core-f0-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-core-f0-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-core-f0-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-core-f1-legacy.info.html"><a id="rm-cmd-x58-core-f1-legacy.info.html:x58-core-f1-legacy.info"></a>
<h1 id="rm-cmd-x58-core-f1-legacy.info.html:x58-core-f1-legacy.info"><a href="#rm-cmd-x58-core-f1-legacy.info.html:x58-core-f1-legacy.info">&lt;x58-core-f1-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-core-f1-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-core-f1-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-core-f1-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-core-f1-legacy.info.html:description">
<a href="#rm-cmd-x58-core-f1-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-core-f1-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-core-f1-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-core-f1-legacy.status.html"><a id="rm-cmd-x58-core-f1-legacy.status.html:x58-core-f1-legacy.status"></a>
<h1 id="rm-cmd-x58-core-f1-legacy.status.html:x58-core-f1-legacy.status"><a href="#rm-cmd-x58-core-f1-legacy.status.html:x58-core-f1-legacy.status">&lt;x58-core-f1-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-core-f1-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-core-f1-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-core-f1-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-core-f1-legacy.status.html:description">
<a href="#rm-cmd-x58-core-f1-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-core-f1-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-core-f1-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-core-f2-legacy.info.html"><a id="rm-cmd-x58-core-f2-legacy.info.html:x58-core-f2-legacy.info"></a>
<h1 id="rm-cmd-x58-core-f2-legacy.info.html:x58-core-f2-legacy.info"><a href="#rm-cmd-x58-core-f2-legacy.info.html:x58-core-f2-legacy.info">&lt;x58-core-f2-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-core-f2-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-core-f2-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-core-f2-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-core-f2-legacy.info.html:description">
<a href="#rm-cmd-x58-core-f2-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-core-f2-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-core-f2-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-core-f2-legacy.status.html"><a id="rm-cmd-x58-core-f2-legacy.status.html:x58-core-f2-legacy.status"></a>
<h1 id="rm-cmd-x58-core-f2-legacy.status.html:x58-core-f2-legacy.status"><a href="#rm-cmd-x58-core-f2-legacy.status.html:x58-core-f2-legacy.status">&lt;x58-core-f2-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-core-f2-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-core-f2-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-core-f2-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-core-f2-legacy.status.html:description">
<a href="#rm-cmd-x58-core-f2-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-core-f2-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-core-f2-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-core-f3-legacy.info.html"><a id="rm-cmd-x58-core-f3-legacy.info.html:x58-core-f3-legacy.info"></a>
<h1 id="rm-cmd-x58-core-f3-legacy.info.html:x58-core-f3-legacy.info"><a href="#rm-cmd-x58-core-f3-legacy.info.html:x58-core-f3-legacy.info">&lt;x58-core-f3-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-core-f3-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-core-f3-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-core-f3-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-core-f3-legacy.info.html:description">
<a href="#rm-cmd-x58-core-f3-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-core-f3-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-core-f3-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-core-f3-legacy.status.html"><a id="rm-cmd-x58-core-f3-legacy.status.html:x58-core-f3-legacy.status"></a>
<h1 id="rm-cmd-x58-core-f3-legacy.status.html:x58-core-f3-legacy.status"><a href="#rm-cmd-x58-core-f3-legacy.status.html:x58-core-f3-legacy.status">&lt;x58-core-f3-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-core-f3-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-core-f3-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-core-f3-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-core-f3-legacy.status.html:description">
<a href="#rm-cmd-x58-core-f3-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-core-f3-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-core-f3-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-core.info.html"><a id="rm-cmd-x58-core.info.html:x58-core.info"></a>
<h1 id="rm-cmd-x58-core.info.html:x58-core.info"><a href="#rm-cmd-x58-core.info.html:x58-core.info">&lt;x58-core&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-core.info.html:synopsis">
<a href="#rm-cmd-x58-core.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-core&gt;.info</b><br>
<h2 id="rm-cmd-x58-core.info.html:description">
<a href="#rm-cmd-x58-core.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-core.info.html:provided-by">
<a href="#rm-cmd-x58-core.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-core.status.html"><a id="rm-cmd-x58-core.status.html:x58-core.status"></a>
<h1 id="rm-cmd-x58-core.status.html:x58-core.status"><a href="#rm-cmd-x58-core.status.html:x58-core.status">&lt;x58-core&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-core.status.html:synopsis">
<a href="#rm-cmd-x58-core.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-core&gt;.status</b><br>
<h2 id="rm-cmd-x58-core.status.html:description">
<a href="#rm-cmd-x58-core.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-core.status.html:provided-by">
<a href="#rm-cmd-x58-core.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-dmi-legacy.info.html"><a id="rm-cmd-x58-dmi-legacy.info.html:x58-dmi-legacy.info"></a>
<h1 id="rm-cmd-x58-dmi-legacy.info.html:x58-dmi-legacy.info"><a href="#rm-cmd-x58-dmi-legacy.info.html:x58-dmi-legacy.info">&lt;x58-dmi-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-dmi-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-dmi-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-dmi-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-dmi-legacy.info.html:description">
<a href="#rm-cmd-x58-dmi-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-dmi-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-dmi-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-dmi-legacy.status.html"><a id="rm-cmd-x58-dmi-legacy.status.html:x58-dmi-legacy.status"></a>
<h1 id="rm-cmd-x58-dmi-legacy.status.html:x58-dmi-legacy.status"><a href="#rm-cmd-x58-dmi-legacy.status.html:x58-dmi-legacy.status">&lt;x58-dmi-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-dmi-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-dmi-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-dmi-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-dmi-legacy.status.html:description">
<a href="#rm-cmd-x58-dmi-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-dmi-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-dmi-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-dmi.info.html"><a id="rm-cmd-x58-dmi.info.html:x58-dmi.info"></a>
<h1 id="rm-cmd-x58-dmi.info.html:x58-dmi.info"><a href="#rm-cmd-x58-dmi.info.html:x58-dmi.info">&lt;x58-dmi&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-dmi.info.html:synopsis">
<a href="#rm-cmd-x58-dmi.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-dmi&gt;.info</b><br>
<h2 id="rm-cmd-x58-dmi.info.html:description">
<a href="#rm-cmd-x58-dmi.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-dmi.info.html:provided-by">
<a href="#rm-cmd-x58-dmi.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-dmi.status.html"><a id="rm-cmd-x58-dmi.status.html:x58-dmi.status"></a>
<h1 id="rm-cmd-x58-dmi.status.html:x58-dmi.status"><a href="#rm-cmd-x58-dmi.status.html:x58-dmi.status">&lt;x58-dmi&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-dmi.status.html:synopsis">
<a href="#rm-cmd-x58-dmi.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-dmi&gt;.status</b><br>
<h2 id="rm-cmd-x58-dmi.status.html:description">
<a href="#rm-cmd-x58-dmi.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-dmi.status.html:provided-by">
<a href="#rm-cmd-x58-dmi.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-ioxapic-legacy.info.html"><a id="rm-cmd-x58-ioxapic-legacy.info.html:x58-ioxapic-legacy.info"></a>
<h1 id="rm-cmd-x58-ioxapic-legacy.info.html:x58-ioxapic-legacy.info"><a href="#rm-cmd-x58-ioxapic-legacy.info.html:x58-ioxapic-legacy.info">&lt;x58-ioxapic-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-ioxapic-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-ioxapic-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-ioxapic-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-ioxapic-legacy.info.html:description">
<a href="#rm-cmd-x58-ioxapic-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-ioxapic-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-ioxapic-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-ioxapic-legacy.status.html"><a id="rm-cmd-x58-ioxapic-legacy.status.html:x58-ioxapic-legacy.status"></a>
<h1 id="rm-cmd-x58-ioxapic-legacy.status.html:x58-ioxapic-legacy.status"><a href="#rm-cmd-x58-ioxapic-legacy.status.html:x58-ioxapic-legacy.status">&lt;x58-ioxapic-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-ioxapic-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-ioxapic-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-ioxapic-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-ioxapic-legacy.status.html:description">
<a href="#rm-cmd-x58-ioxapic-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-ioxapic-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-ioxapic-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-ioxapic.info.html"><a id="rm-cmd-x58-ioxapic.info.html:x58-ioxapic.info"></a>
<h1 id="rm-cmd-x58-ioxapic.info.html:x58-ioxapic.info"><a href="#rm-cmd-x58-ioxapic.info.html:x58-ioxapic.info">&lt;x58-ioxapic&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-ioxapic.info.html:synopsis">
<a href="#rm-cmd-x58-ioxapic.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-ioxapic&gt;.info</b><br>
<h2 id="rm-cmd-x58-ioxapic.info.html:description">
<a href="#rm-cmd-x58-ioxapic.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-ioxapic.info.html:provided-by">
<a href="#rm-cmd-x58-ioxapic.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-ioxapic.status.html"><a id="rm-cmd-x58-ioxapic.status.html:x58-ioxapic.status"></a>
<h1 id="rm-cmd-x58-ioxapic.status.html:x58-ioxapic.status"><a href="#rm-cmd-x58-ioxapic.status.html:x58-ioxapic.status">&lt;x58-ioxapic&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-ioxapic.status.html:synopsis">
<a href="#rm-cmd-x58-ioxapic.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-ioxapic&gt;.status</b><br>
<h2 id="rm-cmd-x58-ioxapic.status.html:description">
<a href="#rm-cmd-x58-ioxapic.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-ioxapic.status.html:provided-by">
<a href="#rm-cmd-x58-ioxapic.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-mb.info.html"><a id="rm-cmd-x58-mb.info.html:x58-mb.info"></a>
<h1 id="rm-cmd-x58-mb.info.html:x58-mb.info"><a href="#rm-cmd-x58-mb.info.html:x58-mb.info">&lt;x58-mb&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-mb.info.html:synopsis">
<a href="#rm-cmd-x58-mb.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-mb&gt;.info</b><br>
<h2 id="rm-cmd-x58-mb.info.html:description">
<a href="#rm-cmd-x58-mb.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-mb.info.html:provided-by">
<a href="#rm-cmd-x58-mb.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.qsp-x86-bp.html">qsp-x86-bp</a>
</section></section><section class="page" id="rm-cmd-x58-mb.status.html"><a id="rm-cmd-x58-mb.status.html:x58-mb.status"></a>
<h1 id="rm-cmd-x58-mb.status.html:x58-mb.status"><a href="#rm-cmd-x58-mb.status.html:x58-mb.status">&lt;x58-mb&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-mb.status.html:synopsis">
<a href="#rm-cmd-x58-mb.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-mb&gt;.status</b><br>
<h2 id="rm-cmd-x58-mb.status.html:description">
<a href="#rm-cmd-x58-mb.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-mb.status.html:provided-by">
<a href="#rm-cmd-x58-mb.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.qsp-x86-bp.html">qsp-x86-bp</a>
</section></section><section class="page" id="rm-cmd-x58-pcie-port-legacy.info.html"><a id="rm-cmd-x58-pcie-port-legacy.info.html:x58-pcie-port-legacy.info"></a>
<h1 id="rm-cmd-x58-pcie-port-legacy.info.html:x58-pcie-port-legacy.info"><a href="#rm-cmd-x58-pcie-port-legacy.info.html:x58-pcie-port-legacy.info">&lt;x58-pcie-port-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-pcie-port-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-pcie-port-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-pcie-port-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-pcie-port-legacy.info.html:description">
<a href="#rm-cmd-x58-pcie-port-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-pcie-port-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-pcie-port-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-pcie-port-legacy.status.html"><a id="rm-cmd-x58-pcie-port-legacy.status.html:x58-pcie-port-legacy.status"></a>
<h1 id="rm-cmd-x58-pcie-port-legacy.status.html:x58-pcie-port-legacy.status"><a href="#rm-cmd-x58-pcie-port-legacy.status.html:x58-pcie-port-legacy.status">&lt;x58-pcie-port-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-pcie-port-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-pcie-port-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-pcie-port-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-pcie-port-legacy.status.html:description">
<a href="#rm-cmd-x58-pcie-port-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-pcie-port-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-pcie-port-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-pcie-port.info.html"><a id="rm-cmd-x58-pcie-port.info.html:x58-pcie-port.info"></a>
<h1 id="rm-cmd-x58-pcie-port.info.html:x58-pcie-port.info"><a href="#rm-cmd-x58-pcie-port.info.html:x58-pcie-port.info">&lt;x58-pcie-port&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-pcie-port.info.html:synopsis">
<a href="#rm-cmd-x58-pcie-port.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-pcie-port&gt;.info</b><br>
<h2 id="rm-cmd-x58-pcie-port.info.html:description">
<a href="#rm-cmd-x58-pcie-port.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-pcie-port.info.html:provided-by">
<a href="#rm-cmd-x58-pcie-port.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-pcie-port.status.html"><a id="rm-cmd-x58-pcie-port.status.html:x58-pcie-port.status"></a>
<h1 id="rm-cmd-x58-pcie-port.status.html:x58-pcie-port.status"><a href="#rm-cmd-x58-pcie-port.status.html:x58-pcie-port.status">&lt;x58-pcie-port&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-pcie-port.status.html:synopsis">
<a href="#rm-cmd-x58-pcie-port.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-pcie-port&gt;.status</b><br>
<h2 id="rm-cmd-x58-pcie-port.status.html:description">
<a href="#rm-cmd-x58-pcie-port.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-pcie-port.status.html:provided-by">
<a href="#rm-cmd-x58-pcie-port.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-arch.info.html"><a id="rm-cmd-x58-qpi-arch.info.html:x58-qpi-arch.info"></a>
<h1 id="rm-cmd-x58-qpi-arch.info.html:x58-qpi-arch.info"><a href="#rm-cmd-x58-qpi-arch.info.html:x58-qpi-arch.info">&lt;x58-qpi-arch&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-arch.info.html:synopsis">
<a href="#rm-cmd-x58-qpi-arch.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-arch&gt;.info</b><br>
<h2 id="rm-cmd-x58-qpi-arch.info.html:description">
<a href="#rm-cmd-x58-qpi-arch.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-qpi-arch.info.html:provided-by">
<a href="#rm-cmd-x58-qpi-arch.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-arch.status.html"><a id="rm-cmd-x58-qpi-arch.status.html:x58-qpi-arch.status"></a>
<h1 id="rm-cmd-x58-qpi-arch.status.html:x58-qpi-arch.status"><a href="#rm-cmd-x58-qpi-arch.status.html:x58-qpi-arch.status">&lt;x58-qpi-arch&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-arch.status.html:synopsis">
<a href="#rm-cmd-x58-qpi-arch.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-arch&gt;.status</b><br>
<h2 id="rm-cmd-x58-qpi-arch.status.html:description">
<a href="#rm-cmd-x58-qpi-arch.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-qpi-arch.status.html:provided-by">
<a href="#rm-cmd-x58-qpi-arch.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-ncr-f0-legacy.info.html"><a id="rm-cmd-x58-qpi-ncr-f0-legacy.info.html:x58-qpi-ncr-f0-legacy.info"></a>
<h1 id="rm-cmd-x58-qpi-ncr-f0-legacy.info.html:x58-qpi-ncr-f0-legacy.info"><a href="#rm-cmd-x58-qpi-ncr-f0-legacy.info.html:x58-qpi-ncr-f0-legacy.info">&lt;x58-qpi-ncr-f0-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-ncr-f0-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-qpi-ncr-f0-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-ncr-f0-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-qpi-ncr-f0-legacy.info.html:description">
<a href="#rm-cmd-x58-qpi-ncr-f0-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-qpi-ncr-f0-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-qpi-ncr-f0-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-ncr-f0-legacy.status.html"><a id="rm-cmd-x58-qpi-ncr-f0-legacy.status.html:x58-qpi-ncr-f0-legacy.status"></a>
<h1 id="rm-cmd-x58-qpi-ncr-f0-legacy.status.html:x58-qpi-ncr-f0-legacy.status"><a href="#rm-cmd-x58-qpi-ncr-f0-legacy.status.html:x58-qpi-ncr-f0-legacy.status">&lt;x58-qpi-ncr-f0-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-ncr-f0-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-qpi-ncr-f0-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-ncr-f0-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-qpi-ncr-f0-legacy.status.html:description">
<a href="#rm-cmd-x58-qpi-ncr-f0-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-qpi-ncr-f0-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-qpi-ncr-f0-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-port0-f0-legacy.info.html"><a id="rm-cmd-x58-qpi-port0-f0-legacy.info.html:x58-qpi-port0-f0-legacy.info"></a>
<h1 id="rm-cmd-x58-qpi-port0-f0-legacy.info.html:x58-qpi-port0-f0-legacy.info"><a href="#rm-cmd-x58-qpi-port0-f0-legacy.info.html:x58-qpi-port0-f0-legacy.info">&lt;x58-qpi-port0-f0-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-port0-f0-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-qpi-port0-f0-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-port0-f0-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-qpi-port0-f0-legacy.info.html:description">
<a href="#rm-cmd-x58-qpi-port0-f0-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-qpi-port0-f0-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-qpi-port0-f0-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-port0-f0-legacy.status.html"><a id="rm-cmd-x58-qpi-port0-f0-legacy.status.html:x58-qpi-port0-f0-legacy.status"></a>
<h1 id="rm-cmd-x58-qpi-port0-f0-legacy.status.html:x58-qpi-port0-f0-legacy.status"><a href="#rm-cmd-x58-qpi-port0-f0-legacy.status.html:x58-qpi-port0-f0-legacy.status">&lt;x58-qpi-port0-f0-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-port0-f0-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-qpi-port0-f0-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-port0-f0-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-qpi-port0-f0-legacy.status.html:description">
<a href="#rm-cmd-x58-qpi-port0-f0-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-qpi-port0-f0-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-qpi-port0-f0-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-port0-f1-legacy.info.html"><a id="rm-cmd-x58-qpi-port0-f1-legacy.info.html:x58-qpi-port0-f1-legacy.info"></a>
<h1 id="rm-cmd-x58-qpi-port0-f1-legacy.info.html:x58-qpi-port0-f1-legacy.info"><a href="#rm-cmd-x58-qpi-port0-f1-legacy.info.html:x58-qpi-port0-f1-legacy.info">&lt;x58-qpi-port0-f1-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-port0-f1-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-qpi-port0-f1-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-port0-f1-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-qpi-port0-f1-legacy.info.html:description">
<a href="#rm-cmd-x58-qpi-port0-f1-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-qpi-port0-f1-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-qpi-port0-f1-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-port0-f1-legacy.status.html"><a id="rm-cmd-x58-qpi-port0-f1-legacy.status.html:x58-qpi-port0-f1-legacy.status"></a>
<h1 id="rm-cmd-x58-qpi-port0-f1-legacy.status.html:x58-qpi-port0-f1-legacy.status"><a href="#rm-cmd-x58-qpi-port0-f1-legacy.status.html:x58-qpi-port0-f1-legacy.status">&lt;x58-qpi-port0-f1-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-port0-f1-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-qpi-port0-f1-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-port0-f1-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-qpi-port0-f1-legacy.status.html:description">
<a href="#rm-cmd-x58-qpi-port0-f1-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-qpi-port0-f1-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-qpi-port0-f1-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-port1-f0-legacy.info.html"><a id="rm-cmd-x58-qpi-port1-f0-legacy.info.html:x58-qpi-port1-f0-legacy.info"></a>
<h1 id="rm-cmd-x58-qpi-port1-f0-legacy.info.html:x58-qpi-port1-f0-legacy.info"><a href="#rm-cmd-x58-qpi-port1-f0-legacy.info.html:x58-qpi-port1-f0-legacy.info">&lt;x58-qpi-port1-f0-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-port1-f0-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-qpi-port1-f0-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-port1-f0-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-qpi-port1-f0-legacy.info.html:description">
<a href="#rm-cmd-x58-qpi-port1-f0-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-qpi-port1-f0-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-qpi-port1-f0-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-port1-f0-legacy.status.html"><a id="rm-cmd-x58-qpi-port1-f0-legacy.status.html:x58-qpi-port1-f0-legacy.status"></a>
<h1 id="rm-cmd-x58-qpi-port1-f0-legacy.status.html:x58-qpi-port1-f0-legacy.status"><a href="#rm-cmd-x58-qpi-port1-f0-legacy.status.html:x58-qpi-port1-f0-legacy.status">&lt;x58-qpi-port1-f0-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-port1-f0-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-qpi-port1-f0-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-port1-f0-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-qpi-port1-f0-legacy.status.html:description">
<a href="#rm-cmd-x58-qpi-port1-f0-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-qpi-port1-f0-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-qpi-port1-f0-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-port1-f1-legacy.info.html"><a id="rm-cmd-x58-qpi-port1-f1-legacy.info.html:x58-qpi-port1-f1-legacy.info"></a>
<h1 id="rm-cmd-x58-qpi-port1-f1-legacy.info.html:x58-qpi-port1-f1-legacy.info"><a href="#rm-cmd-x58-qpi-port1-f1-legacy.info.html:x58-qpi-port1-f1-legacy.info">&lt;x58-qpi-port1-f1-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-port1-f1-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-qpi-port1-f1-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-port1-f1-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-qpi-port1-f1-legacy.info.html:description">
<a href="#rm-cmd-x58-qpi-port1-f1-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-qpi-port1-f1-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-qpi-port1-f1-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-port1-f1-legacy.status.html"><a id="rm-cmd-x58-qpi-port1-f1-legacy.status.html:x58-qpi-port1-f1-legacy.status"></a>
<h1 id="rm-cmd-x58-qpi-port1-f1-legacy.status.html:x58-qpi-port1-f1-legacy.status"><a href="#rm-cmd-x58-qpi-port1-f1-legacy.status.html:x58-qpi-port1-f1-legacy.status">&lt;x58-qpi-port1-f1-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-port1-f1-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-qpi-port1-f1-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-port1-f1-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-qpi-port1-f1-legacy.status.html:description">
<a href="#rm-cmd-x58-qpi-port1-f1-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-qpi-port1-f1-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-qpi-port1-f1-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-port.info.html"><a id="rm-cmd-x58-qpi-port.info.html:x58-qpi-port.info"></a>
<h1 id="rm-cmd-x58-qpi-port.info.html:x58-qpi-port.info"><a href="#rm-cmd-x58-qpi-port.info.html:x58-qpi-port.info">&lt;x58-qpi-port&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-port.info.html:synopsis">
<a href="#rm-cmd-x58-qpi-port.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-port&gt;.info</b><br>
<h2 id="rm-cmd-x58-qpi-port.info.html:description">
<a href="#rm-cmd-x58-qpi-port.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-qpi-port.info.html:provided-by">
<a href="#rm-cmd-x58-qpi-port.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-port.status.html"><a id="rm-cmd-x58-qpi-port.status.html:x58-qpi-port.status"></a>
<h1 id="rm-cmd-x58-qpi-port.status.html:x58-qpi-port.status"><a href="#rm-cmd-x58-qpi-port.status.html:x58-qpi-port.status">&lt;x58-qpi-port&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-port.status.html:synopsis">
<a href="#rm-cmd-x58-qpi-port.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-port&gt;.status</b><br>
<h2 id="rm-cmd-x58-qpi-port.status.html:description">
<a href="#rm-cmd-x58-qpi-port.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-qpi-port.status.html:provided-by">
<a href="#rm-cmd-x58-qpi-port.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-sad-f1-legacy.info.html"><a id="rm-cmd-x58-qpi-sad-f1-legacy.info.html:x58-qpi-sad-f1-legacy.info"></a>
<h1 id="rm-cmd-x58-qpi-sad-f1-legacy.info.html:x58-qpi-sad-f1-legacy.info"><a href="#rm-cmd-x58-qpi-sad-f1-legacy.info.html:x58-qpi-sad-f1-legacy.info">&lt;x58-qpi-sad-f1-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-sad-f1-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-qpi-sad-f1-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-sad-f1-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-qpi-sad-f1-legacy.info.html:description">
<a href="#rm-cmd-x58-qpi-sad-f1-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-qpi-sad-f1-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-qpi-sad-f1-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-qpi-sad-f1-legacy.status.html"><a id="rm-cmd-x58-qpi-sad-f1-legacy.status.html:x58-qpi-sad-f1-legacy.status"></a>
<h1 id="rm-cmd-x58-qpi-sad-f1-legacy.status.html:x58-qpi-sad-f1-legacy.status"><a href="#rm-cmd-x58-qpi-sad-f1-legacy.status.html:x58-qpi-sad-f1-legacy.status">&lt;x58-qpi-sad-f1-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-qpi-sad-f1-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-qpi-sad-f1-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-qpi-sad-f1-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-qpi-sad-f1-legacy.status.html:description">
<a href="#rm-cmd-x58-qpi-sad-f1-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-qpi-sad-f1-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-qpi-sad-f1-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-remap-dispatcher-legacy.info.html"><a id="rm-cmd-x58-remap-dispatcher-legacy.info.html:x58-remap-dispatcher-legacy.info"></a>
<h1 id="rm-cmd-x58-remap-dispatcher-legacy.info.html:x58-remap-dispatcher-legacy.info"><a href="#rm-cmd-x58-remap-dispatcher-legacy.info.html:x58-remap-dispatcher-legacy.info">&lt;x58-remap-dispatcher-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-remap-dispatcher-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-remap-dispatcher-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-remap-dispatcher-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-remap-dispatcher-legacy.info.html:description">
<a href="#rm-cmd-x58-remap-dispatcher-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-remap-dispatcher-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-remap-dispatcher-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-remap-dispatcher-legacy.status.html"><a id="rm-cmd-x58-remap-dispatcher-legacy.status.html:x58-remap-dispatcher-legacy.status"></a>
<h1 id="rm-cmd-x58-remap-dispatcher-legacy.status.html:x58-remap-dispatcher-legacy.status"><a href="#rm-cmd-x58-remap-dispatcher-legacy.status.html:x58-remap-dispatcher-legacy.status">&lt;x58-remap-dispatcher-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-remap-dispatcher-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-remap-dispatcher-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-remap-dispatcher-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-remap-dispatcher-legacy.status.html:description">
<a href="#rm-cmd-x58-remap-dispatcher-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-remap-dispatcher-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-remap-dispatcher-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-remap-unit0-legacy.info.html"><a id="rm-cmd-x58-remap-unit0-legacy.info.html:x58-remap-unit0-legacy.info"></a>
<h1 id="rm-cmd-x58-remap-unit0-legacy.info.html:x58-remap-unit0-legacy.info"><a href="#rm-cmd-x58-remap-unit0-legacy.info.html:x58-remap-unit0-legacy.info">&lt;x58-remap-unit0-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-remap-unit0-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-remap-unit0-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-remap-unit0-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-remap-unit0-legacy.info.html:description">
<a href="#rm-cmd-x58-remap-unit0-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-remap-unit0-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-remap-unit0-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-remap-unit0-legacy.status.html"><a id="rm-cmd-x58-remap-unit0-legacy.status.html:x58-remap-unit0-legacy.status"></a>
<h1 id="rm-cmd-x58-remap-unit0-legacy.status.html:x58-remap-unit0-legacy.status"><a href="#rm-cmd-x58-remap-unit0-legacy.status.html:x58-remap-unit0-legacy.status">&lt;x58-remap-unit0-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-remap-unit0-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-remap-unit0-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-remap-unit0-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-remap-unit0-legacy.status.html:description">
<a href="#rm-cmd-x58-remap-unit0-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-remap-unit0-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-remap-unit0-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-remap-unit1-legacy.info.html"><a id="rm-cmd-x58-remap-unit1-legacy.info.html:x58-remap-unit1-legacy.info"></a>
<h1 id="rm-cmd-x58-remap-unit1-legacy.info.html:x58-remap-unit1-legacy.info"><a href="#rm-cmd-x58-remap-unit1-legacy.info.html:x58-remap-unit1-legacy.info">&lt;x58-remap-unit1-legacy&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-remap-unit1-legacy.info.html:synopsis">
<a href="#rm-cmd-x58-remap-unit1-legacy.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-remap-unit1-legacy&gt;.info</b><br>
<h2 id="rm-cmd-x58-remap-unit1-legacy.info.html:description">
<a href="#rm-cmd-x58-remap-unit1-legacy.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-remap-unit1-legacy.info.html:provided-by">
<a href="#rm-cmd-x58-remap-unit1-legacy.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-remap-unit1-legacy.status.html"><a id="rm-cmd-x58-remap-unit1-legacy.status.html:x58-remap-unit1-legacy.status"></a>
<h1 id="rm-cmd-x58-remap-unit1-legacy.status.html:x58-remap-unit1-legacy.status"><a href="#rm-cmd-x58-remap-unit1-legacy.status.html:x58-remap-unit1-legacy.status">&lt;x58-remap-unit1-legacy&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-remap-unit1-legacy.status.html:synopsis">
<a href="#rm-cmd-x58-remap-unit1-legacy.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-remap-unit1-legacy&gt;.status</b><br>
<h2 id="rm-cmd-x58-remap-unit1-legacy.status.html:description">
<a href="#rm-cmd-x58-remap-unit1-legacy.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-remap-unit1-legacy.status.html:provided-by">
<a href="#rm-cmd-x58-remap-unit1-legacy.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-cmd-x58-remap-unit.info.html"><a id="rm-cmd-x58-remap-unit.info.html:x58-remap-unit.info"></a>
<h1 id="rm-cmd-x58-remap-unit.info.html:x58-remap-unit.info"><a href="#rm-cmd-x58-remap-unit.info.html:x58-remap-unit.info">&lt;x58-remap-unit&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-remap-unit.info.html:synopsis">
<a href="#rm-cmd-x58-remap-unit.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-remap-unit&gt;.info</b><br>
<h2 id="rm-cmd-x58-remap-unit.info.html:description">
<a href="#rm-cmd-x58-remap-unit.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x58-remap-unit.info.html:provided-by">
<a href="#rm-cmd-x58-remap-unit.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x58-remap-unit.status.html"><a id="rm-cmd-x58-remap-unit.status.html:x58-remap-unit.status"></a>
<h1 id="rm-cmd-x58-remap-unit.status.html:x58-remap-unit.status"><a href="#rm-cmd-x58-remap-unit.status.html:x58-remap-unit.status">&lt;x58-remap-unit&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x58-remap-unit.status.html:synopsis">
<a href="#rm-cmd-x58-remap-unit.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x58-remap-unit&gt;.status</b><br>
<h2 id="rm-cmd-x58-remap-unit.status.html:description">
<a href="#rm-cmd-x58-remap-unit.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x58-remap-unit.status.html:provided-by">
<a href="#rm-cmd-x58-remap-unit.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section></section><section class="page" id="rm-cmd-x86-core2.aprof-views.html"><a id="rm-cmd-x86-core2.aprof-views.html:x86-core2.aprof-views"></a>
<h1 id="rm-cmd-x86-core2.aprof-views.html:x86-core2.aprof-views"><a href="#rm-cmd-x86-core2.aprof-views.html:x86-core2.aprof-views">&lt;x86-core2&gt;.aprof-views</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.aprof-views.html:synopsis">
<a href="#rm-cmd-x86-core2.aprof-views.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.aprof-views</b> [<i>add</i>] [<i>remove</i>] [<i>view</i>] [-clear] <br>
<h2 id="rm-cmd-x86-core2.aprof-views.html:description">
<a href="#rm-cmd-x86-core2.aprof-views.html:description">Description</a>
</h2>
 Determines which address profiler views are displayed alongside disassembled code.
<p>
The <i>add</i> and <i>view</i> arguments select an address profiler view to add to the list. Alternatively, the <i>remove</i> and <i>view</i> arguments specify an address profiler view to remove from the list. <i>view</i> defaults to 0 if not specified.
</p><p>
If called with the <tt>-clear</tt> flag, remove all address profiler views from the list.
</p><p>
If called without arguments, print a detailed list of the currently selected address profiler views for the processor. 
</p><h2 id="rm-cmd-x86-core2.aprof-views.html:provided-by">
<a href="#rm-cmd-x86-core2.aprof-views.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.break-processor-reset.html"><a id="rm-cmd-x86-core2.break-processor-reset.html:x86-core2.break-processor-reset"></a>
<h1 id="rm-cmd-x86-core2.break-processor-reset.html:x86-core2.break-processor-reset"><a href="#rm-cmd-x86-core2.break-processor-reset.html:x86-core2.break-processor-reset">&lt;x86-core2&gt;.break-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.break-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-core2.break-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.break-processor-reset</b><br>
<h2 id="rm-cmd-x86-core2.break-processor-reset.html:description">
<a href="#rm-cmd-x86-core2.break-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-core2.break-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-core2.break-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.break-segreg.html"><a id="rm-cmd-x86-core2.break-segreg.html:x86-core2.break-segreg"></a>
<a id="rm-cmd-x86-core2.break-segreg.html:x86-core2.unbreak-segreg"></a>
<h1 id="rm-cmd-x86-core2.break-segreg.html:x86-core2.break-segreg"><a href="#rm-cmd-x86-core2.break-segreg.html:x86-core2.break-segreg">&lt;x86-core2&gt;.break-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.break-segreg.html:synopsis">
<a href="#rm-cmd-x86-core2.break-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.break-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-core2&gt;.unbreak-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-core2.break-segreg.html:description">
<a href="#rm-cmd-x86-core2.break-segreg.html:description">Description</a>
</h2>
 Enables and disables breaking simulation on segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all control register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses on which a breakpoint will trigger.
</p><h2 id="rm-cmd-x86-core2.break-segreg.html:provided-by">
<a href="#rm-cmd-x86-core2.break-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-core2.break-segreg.html:see-also">
<a href="#rm-cmd-x86-core2.break-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-core2.trace-segreg.html">&lt;x86-core2&gt;.trace-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-core2.info.html"><a id="rm-cmd-x86-core2.info.html:x86-core2.info"></a>
<h1 id="rm-cmd-x86-core2.info.html:x86-core2.info"><a href="#rm-cmd-x86-core2.info.html:x86-core2.info">&lt;x86-core2&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.info.html:synopsis">
<a href="#rm-cmd-x86-core2.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.info</b><br>
<h2 id="rm-cmd-x86-core2.info.html:description">
<a href="#rm-cmd-x86-core2.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x86-core2.info.html:provided-by">
<a href="#rm-cmd-x86-core2.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.memory-configuration.html"><a id="rm-cmd-x86-core2.memory-configuration.html:x86-core2.memory-configuration"></a>
<h1 id="rm-cmd-x86-core2.memory-configuration.html:x86-core2.memory-configuration"><a href="#rm-cmd-x86-core2.memory-configuration.html:x86-core2.memory-configuration">&lt;x86-core2&gt;.memory-configuration</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.memory-configuration.html:synopsis">
<a href="#rm-cmd-x86-core2.memory-configuration.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.memory-configuration</b><br>
<h2 id="rm-cmd-x86-core2.memory-configuration.html:description">
<a href="#rm-cmd-x86-core2.memory-configuration.html:description">Description</a>
</h2>
 Print the processors memory configuration. Depending on the processor type, this may include MTRR information, HyperTransport routing information, DRAM configuration, and other memory configuration related information. 
<h2 id="rm-cmd-x86-core2.memory-configuration.html:provided-by">
<a href="#rm-cmd-x86-core2.memory-configuration.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.msrs.html"><a id="rm-cmd-x86-core2.msrs.html:x86-core2.msrs"></a>
<h1 id="rm-cmd-x86-core2.msrs.html:x86-core2.msrs"><a href="#rm-cmd-x86-core2.msrs.html:x86-core2.msrs">&lt;x86-core2&gt;.msrs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.msrs.html:synopsis">
<a href="#rm-cmd-x86-core2.msrs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.msrs</b><br>
<h2 id="rm-cmd-x86-core2.msrs.html:description">
<a href="#rm-cmd-x86-core2.msrs.html:description">Description</a>
</h2>
 Print model specific registers. MSRs not included in the output are either not supported, not implemented, read-only, or must be accessed through other attributes. 
<h2 id="rm-cmd-x86-core2.msrs.html:provided-by">
<a href="#rm-cmd-x86-core2.msrs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.pregs-fpu.html"><a id="rm-cmd-x86-core2.pregs-fpu.html:x86-core2.pregs-fpu"></a>
<h1 id="rm-cmd-x86-core2.pregs-fpu.html:x86-core2.pregs-fpu"><a href="#rm-cmd-x86-core2.pregs-fpu.html:x86-core2.pregs-fpu">&lt;x86-core2&gt;.pregs-fpu</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.pregs-fpu.html:synopsis">
<a href="#rm-cmd-x86-core2.pregs-fpu.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.pregs-fpu</b> [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-core2.pregs-fpu.html:description">
<a href="#rm-cmd-x86-core2.pregs-fpu.html:description">Description</a>
</h2>
 Prints the x87 floating-point registers, using one of the formatting flags.
<p>
The <tt>-f</tt> flag prints the floating-point values of the registers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-core2.pregs-fpu.html:provided-by">
<a href="#rm-cmd-x86-core2.pregs-fpu.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.pregs-sse.html"><a id="rm-cmd-x86-core2.pregs-sse.html:x86-core2.pregs-sse"></a>
<h1 id="rm-cmd-x86-core2.pregs-sse.html:x86-core2.pregs-sse"><a href="#rm-cmd-x86-core2.pregs-sse.html:x86-core2.pregs-sse">&lt;x86-core2&gt;.pregs-sse</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.pregs-sse.html:synopsis">
<a href="#rm-cmd-x86-core2.pregs-sse.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.pregs-sse</b> [-s] [-d] [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-core2.pregs-sse.html:description">
<a href="#rm-cmd-x86-core2.pregs-sse.html:description">Description</a>
</h2>
 Prints the contents of the SSE registers, using one subregister size flag and one formatting flag.
<p>
The subregister size is selected using the either the <tt>-s</tt> flag (32-bit), or the <tt>-d</tt> flag (64-bit).
</p><p>
The formatting flags select the formatting of the output. The <tt>-f</tt> flag prints the floating-point values of the registers as decimal numbers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-core2.pregs-sse.html:provided-by">
<a href="#rm-cmd-x86-core2.pregs-sse.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.print-acpi-tables.html"><a id="rm-cmd-x86-core2.print-acpi-tables.html:x86-core2.print-acpi-tables"></a>
<h1 id="rm-cmd-x86-core2.print-acpi-tables.html:x86-core2.print-acpi-tables"><a href="#rm-cmd-x86-core2.print-acpi-tables.html:x86-core2.print-acpi-tables">&lt;x86-core2&gt;.print-acpi-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.print-acpi-tables.html:synopsis">
<a href="#rm-cmd-x86-core2.print-acpi-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.print-acpi-tables</b> [<i>dsdt_file</i>] [<i>ssdt_file</i>] <br>
<h2 id="rm-cmd-x86-core2.print-acpi-tables.html:description">
<a href="#rm-cmd-x86-core2.print-acpi-tables.html:description">Description</a>
</h2>
 Print all Advanced Configuration and Power Interface (ACPI) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early.
<p>
This command relies on locating the RSDP using the IA-PC method from the ACPI specification. If the system BIOS puts the RSDP outside of the areas defined by the IA-PC method, then the command will fail due to the RSDP not being found.
</p><p>
Raw data from the DSDT and/or the SSDT tables are written to the given file name using <i>dsdt_file</i> and <i>ssdt_file</i> respectively. 
</p><h2 id="rm-cmd-x86-core2.print-acpi-tables.html:provided-by">
<a href="#rm-cmd-x86-core2.print-acpi-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.print-gdt.html"><a id="rm-cmd-x86-core2.print-gdt.html:x86-core2.print-gdt"></a>
<h1 id="rm-cmd-x86-core2.print-gdt.html:x86-core2.print-gdt"><a href="#rm-cmd-x86-core2.print-gdt.html:x86-core2.print-gdt">&lt;x86-core2&gt;.print-gdt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.print-gdt.html:synopsis">
<a href="#rm-cmd-x86-core2.print-gdt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.print-gdt</b><br>
<h2 id="rm-cmd-x86-core2.print-gdt.html:description">
<a href="#rm-cmd-x86-core2.print-gdt.html:description">Description</a>
</h2>
 Print all descriptors in the Global Descriptor Table (GDT). Only usable in protected mode. 
<h2 id="rm-cmd-x86-core2.print-gdt.html:provided-by">
<a href="#rm-cmd-x86-core2.print-gdt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.print-idt.html"><a id="rm-cmd-x86-core2.print-idt.html:x86-core2.print-idt"></a>
<h1 id="rm-cmd-x86-core2.print-idt.html:x86-core2.print-idt"><a href="#rm-cmd-x86-core2.print-idt.html:x86-core2.print-idt">&lt;x86-core2&gt;.print-idt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.print-idt.html:synopsis">
<a href="#rm-cmd-x86-core2.print-idt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.print-idt</b><br>
<h2 id="rm-cmd-x86-core2.print-idt.html:description">
<a href="#rm-cmd-x86-core2.print-idt.html:description">Description</a>
</h2>
 Print all descriptors in the Interrupt Descriptor Table (IDT). 
<h2 id="rm-cmd-x86-core2.print-idt.html:provided-by">
<a href="#rm-cmd-x86-core2.print-idt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.print-mp-tables.html"><a id="rm-cmd-x86-core2.print-mp-tables.html:x86-core2.print-mp-tables"></a>
<h1 id="rm-cmd-x86-core2.print-mp-tables.html:x86-core2.print-mp-tables"><a href="#rm-cmd-x86-core2.print-mp-tables.html:x86-core2.print-mp-tables">&lt;x86-core2&gt;.print-mp-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.print-mp-tables.html:synopsis">
<a href="#rm-cmd-x86-core2.print-mp-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.print-mp-tables</b><br>
<h2 id="rm-cmd-x86-core2.print-mp-tables.html:description">
<a href="#rm-cmd-x86-core2.print-mp-tables.html:description">Description</a>
</h2>
 Print all MultiProcessor specification (MPS) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early. 
<h2 id="rm-cmd-x86-core2.print-mp-tables.html:provided-by">
<a href="#rm-cmd-x86-core2.print-mp-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.print-tss.html"><a id="rm-cmd-x86-core2.print-tss.html:x86-core2.print-tss"></a>
<h1 id="rm-cmd-x86-core2.print-tss.html:x86-core2.print-tss"><a href="#rm-cmd-x86-core2.print-tss.html:x86-core2.print-tss">&lt;x86-core2&gt;.print-tss</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.print-tss.html:synopsis">
<a href="#rm-cmd-x86-core2.print-tss.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.print-tss</b><br>
<h2 id="rm-cmd-x86-core2.print-tss.html:description">
<a href="#rm-cmd-x86-core2.print-tss.html:description">Description</a>
</h2>
 Print the current task state structure. 
<h2 id="rm-cmd-x86-core2.print-tss.html:provided-by">
<a href="#rm-cmd-x86-core2.print-tss.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.print-vmcs.html"><a id="rm-cmd-x86-core2.print-vmcs.html:x86-core2.print-vmcs"></a>
<h1 id="rm-cmd-x86-core2.print-vmcs.html:x86-core2.print-vmcs"><a href="#rm-cmd-x86-core2.print-vmcs.html:x86-core2.print-vmcs">&lt;x86-core2&gt;.print-vmcs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.print-vmcs.html:synopsis">
<a href="#rm-cmd-x86-core2.print-vmcs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.print-vmcs</b> [<i>vmcs-ptr</i>] <br>
<h2 id="rm-cmd-x86-core2.print-vmcs.html:description">
<a href="#rm-cmd-x86-core2.print-vmcs.html:description">Description</a>
</h2>
 Print all fields in the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). If <i>vmcs-ptr</i> is given it should be a VMCS pointer and the VMCS is read from memory. Without argument and if this command is used in VMX operation, the current VMCS is printed.
<h2 id="rm-cmd-x86-core2.print-vmcs.html:provided-by">
<a href="#rm-cmd-x86-core2.print-vmcs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-core2.print-vmcs.html:see-also">
<a href="#rm-cmd-x86-core2.print-vmcs.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-core2.print-vmx-cap.html">&lt;x86-core2&gt;.print-vmx-cap</a>
</section></section><section class="page" id="rm-cmd-x86-core2.print-vmx-cap.html"><a id="rm-cmd-x86-core2.print-vmx-cap.html:x86-core2.print-vmx-cap"></a>
<h1 id="rm-cmd-x86-core2.print-vmx-cap.html:x86-core2.print-vmx-cap"><a href="#rm-cmd-x86-core2.print-vmx-cap.html:x86-core2.print-vmx-cap">&lt;x86-core2&gt;.print-vmx-cap</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.print-vmx-cap.html:synopsis">
<a href="#rm-cmd-x86-core2.print-vmx-cap.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.print-vmx-cap</b><br>
<h2 id="rm-cmd-x86-core2.print-vmx-cap.html:description">
<a href="#rm-cmd-x86-core2.print-vmx-cap.html:description">Description</a>
</h2>
 Print VMX capabilities CPU model provides to guest. 
<h2 id="rm-cmd-x86-core2.print-vmx-cap.html:provided-by">
<a href="#rm-cmd-x86-core2.print-vmx-cap.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.status.html"><a id="rm-cmd-x86-core2.status.html:x86-core2.status"></a>
<h1 id="rm-cmd-x86-core2.status.html:x86-core2.status"><a href="#rm-cmd-x86-core2.status.html:x86-core2.status">&lt;x86-core2&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.status.html:synopsis">
<a href="#rm-cmd-x86-core2.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.status</b><br>
<h2 id="rm-cmd-x86-core2.status.html:description">
<a href="#rm-cmd-x86-core2.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x86-core2.status.html:provided-by">
<a href="#rm-cmd-x86-core2.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.tablewalk.html"><a id="rm-cmd-x86-core2.tablewalk.html:x86-core2.tablewalk"></a>
<h1 id="rm-cmd-x86-core2.tablewalk.html:x86-core2.tablewalk"><a href="#rm-cmd-x86-core2.tablewalk.html:x86-core2.tablewalk">&lt;x86-core2&gt;.tablewalk</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.tablewalk.html:synopsis">
<a href="#rm-cmd-x86-core2.tablewalk.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.tablewalk</b> <i>address</i> <br>
<h2 id="rm-cmd-x86-core2.tablewalk.html:description">
<a href="#rm-cmd-x86-core2.tablewalk.html:description">Description</a>
</h2>
 Translate a linear <i>address</i> to a physical address. Traverses the current paging table and prints information about every step along the way. 
<h2 id="rm-cmd-x86-core2.tablewalk.html:provided-by">
<a href="#rm-cmd-x86-core2.tablewalk.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.trace-segreg.html"><a id="rm-cmd-x86-core2.trace-segreg.html:x86-core2.trace-segreg"></a>
<a id="rm-cmd-x86-core2.trace-segreg.html:x86-core2.untrace-segreg"></a>
<h1 id="rm-cmd-x86-core2.trace-segreg.html:x86-core2.trace-segreg"><a href="#rm-cmd-x86-core2.trace-segreg.html:x86-core2.trace-segreg">&lt;x86-core2&gt;.trace-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.trace-segreg.html:synopsis">
<a href="#rm-cmd-x86-core2.trace-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.trace-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-core2&gt;.untrace-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-core2.trace-segreg.html:description">
<a href="#rm-cmd-x86-core2.trace-segreg.html:description">Description</a>
</h2>
 Enables and disables tracing of segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all segment register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses currently being traced.
</p><h2 id="rm-cmd-x86-core2.trace-segreg.html:provided-by">
<a href="#rm-cmd-x86-core2.trace-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-core2.trace-segreg.html:see-also">
<a href="#rm-cmd-x86-core2.trace-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-core2.break-segreg.html">&lt;x86-core2&gt;.break-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-core2.unbreak-processor-reset.html"><a id="rm-cmd-x86-core2.unbreak-processor-reset.html:x86-core2.unbreak-processor-reset"></a>
<h1 id="rm-cmd-x86-core2.unbreak-processor-reset.html:x86-core2.unbreak-processor-reset"><a href="#rm-cmd-x86-core2.unbreak-processor-reset.html:x86-core2.unbreak-processor-reset">&lt;x86-core2&gt;.unbreak-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.unbreak-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-core2.unbreak-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.unbreak-processor-reset</b><br>
<h2 id="rm-cmd-x86-core2.unbreak-processor-reset.html:description">
<a href="#rm-cmd-x86-core2.unbreak-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to no longer stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-core2.unbreak-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-core2.unbreak-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-core2.wait-for-processor-reset.html"><a id="rm-cmd-x86-core2.wait-for-processor-reset.html:x86-core2.wait-for-processor-reset"></a>
<h1 id="rm-cmd-x86-core2.wait-for-processor-reset.html:x86-core2.wait-for-processor-reset"><a href="#rm-cmd-x86-core2.wait-for-processor-reset.html:x86-core2.wait-for-processor-reset">&lt;x86-core2&gt;.wait-for-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-core2.wait-for-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-core2.wait-for-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-core2&gt;.wait-for-processor-reset</b><br>
<h2 id="rm-cmd-x86-core2.wait-for-processor-reset.html:description">
<a href="#rm-cmd-x86-core2.wait-for-processor-reset.html:description">Description</a>
</h2>
 Postpones execution of a script branch until a processor receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-core2.wait-for-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-core2.wait-for-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-core2.wait-for-processor-reset.html:see-also">
<a href="#rm-cmd-x86-core2.wait-for-processor-reset.html:see-also">See Also</a>
</h2>script-branch
</section></section><section class="page" id="rm-cmd-x86-intel64.aprof-views.html"><a id="rm-cmd-x86-intel64.aprof-views.html:x86-intel64.aprof-views"></a>
<h1 id="rm-cmd-x86-intel64.aprof-views.html:x86-intel64.aprof-views"><a href="#rm-cmd-x86-intel64.aprof-views.html:x86-intel64.aprof-views">&lt;x86-intel64&gt;.aprof-views</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.aprof-views.html:synopsis">
<a href="#rm-cmd-x86-intel64.aprof-views.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.aprof-views</b> [<i>add</i>] [<i>remove</i>] [<i>view</i>] [-clear] <br>
<h2 id="rm-cmd-x86-intel64.aprof-views.html:description">
<a href="#rm-cmd-x86-intel64.aprof-views.html:description">Description</a>
</h2>
 Determines which address profiler views are displayed alongside disassembled code.
<p>
The <i>add</i> and <i>view</i> arguments select an address profiler view to add to the list. Alternatively, the <i>remove</i> and <i>view</i> arguments specify an address profiler view to remove from the list. <i>view</i> defaults to 0 if not specified.
</p><p>
If called with the <tt>-clear</tt> flag, remove all address profiler views from the list.
</p><p>
If called without arguments, print a detailed list of the currently selected address profiler views for the processor. 
</p><h2 id="rm-cmd-x86-intel64.aprof-views.html:provided-by">
<a href="#rm-cmd-x86-intel64.aprof-views.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.break-processor-reset.html"><a id="rm-cmd-x86-intel64.break-processor-reset.html:x86-intel64.break-processor-reset"></a>
<h1 id="rm-cmd-x86-intel64.break-processor-reset.html:x86-intel64.break-processor-reset"><a href="#rm-cmd-x86-intel64.break-processor-reset.html:x86-intel64.break-processor-reset">&lt;x86-intel64&gt;.break-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.break-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-intel64.break-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.break-processor-reset</b><br>
<h2 id="rm-cmd-x86-intel64.break-processor-reset.html:description">
<a href="#rm-cmd-x86-intel64.break-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-intel64.break-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-intel64.break-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.break-segreg.html"><a id="rm-cmd-x86-intel64.break-segreg.html:x86-intel64.break-segreg"></a>
<a id="rm-cmd-x86-intel64.break-segreg.html:x86-intel64.unbreak-segreg"></a>
<h1 id="rm-cmd-x86-intel64.break-segreg.html:x86-intel64.break-segreg"><a href="#rm-cmd-x86-intel64.break-segreg.html:x86-intel64.break-segreg">&lt;x86-intel64&gt;.break-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.break-segreg.html:synopsis">
<a href="#rm-cmd-x86-intel64.break-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.break-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-intel64&gt;.unbreak-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-intel64.break-segreg.html:description">
<a href="#rm-cmd-x86-intel64.break-segreg.html:description">Description</a>
</h2>
 Enables and disables breaking simulation on segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all control register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses on which a breakpoint will trigger.
</p><h2 id="rm-cmd-x86-intel64.break-segreg.html:provided-by">
<a href="#rm-cmd-x86-intel64.break-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-intel64.break-segreg.html:see-also">
<a href="#rm-cmd-x86-intel64.break-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-intel64.trace-segreg.html">&lt;x86-intel64&gt;.trace-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.info.html"><a id="rm-cmd-x86-intel64.info.html:x86-intel64.info"></a>
<h1 id="rm-cmd-x86-intel64.info.html:x86-intel64.info"><a href="#rm-cmd-x86-intel64.info.html:x86-intel64.info">&lt;x86-intel64&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.info.html:synopsis">
<a href="#rm-cmd-x86-intel64.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.info</b><br>
<h2 id="rm-cmd-x86-intel64.info.html:description">
<a href="#rm-cmd-x86-intel64.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x86-intel64.info.html:provided-by">
<a href="#rm-cmd-x86-intel64.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.memory-configuration.html"><a id="rm-cmd-x86-intel64.memory-configuration.html:x86-intel64.memory-configuration"></a>
<h1 id="rm-cmd-x86-intel64.memory-configuration.html:x86-intel64.memory-configuration"><a href="#rm-cmd-x86-intel64.memory-configuration.html:x86-intel64.memory-configuration">&lt;x86-intel64&gt;.memory-configuration</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.memory-configuration.html:synopsis">
<a href="#rm-cmd-x86-intel64.memory-configuration.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.memory-configuration</b><br>
<h2 id="rm-cmd-x86-intel64.memory-configuration.html:description">
<a href="#rm-cmd-x86-intel64.memory-configuration.html:description">Description</a>
</h2>
 Print the processors memory configuration. Depending on the processor type, this may include MTRR information, HyperTransport routing information, DRAM configuration, and other memory configuration related information. 
<h2 id="rm-cmd-x86-intel64.memory-configuration.html:provided-by">
<a href="#rm-cmd-x86-intel64.memory-configuration.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.msrs.html"><a id="rm-cmd-x86-intel64.msrs.html:x86-intel64.msrs"></a>
<h1 id="rm-cmd-x86-intel64.msrs.html:x86-intel64.msrs"><a href="#rm-cmd-x86-intel64.msrs.html:x86-intel64.msrs">&lt;x86-intel64&gt;.msrs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.msrs.html:synopsis">
<a href="#rm-cmd-x86-intel64.msrs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.msrs</b><br>
<h2 id="rm-cmd-x86-intel64.msrs.html:description">
<a href="#rm-cmd-x86-intel64.msrs.html:description">Description</a>
</h2>
 Print model specific registers. MSRs not included in the output are either not supported, not implemented, read-only, or must be accessed through other attributes. 
<h2 id="rm-cmd-x86-intel64.msrs.html:provided-by">
<a href="#rm-cmd-x86-intel64.msrs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.pregs-fpu.html"><a id="rm-cmd-x86-intel64.pregs-fpu.html:x86-intel64.pregs-fpu"></a>
<h1 id="rm-cmd-x86-intel64.pregs-fpu.html:x86-intel64.pregs-fpu"><a href="#rm-cmd-x86-intel64.pregs-fpu.html:x86-intel64.pregs-fpu">&lt;x86-intel64&gt;.pregs-fpu</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.pregs-fpu.html:synopsis">
<a href="#rm-cmd-x86-intel64.pregs-fpu.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.pregs-fpu</b> [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-intel64.pregs-fpu.html:description">
<a href="#rm-cmd-x86-intel64.pregs-fpu.html:description">Description</a>
</h2>
 Prints the x87 floating-point registers, using one of the formatting flags.
<p>
The <tt>-f</tt> flag prints the floating-point values of the registers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-intel64.pregs-fpu.html:provided-by">
<a href="#rm-cmd-x86-intel64.pregs-fpu.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.pregs-sse.html"><a id="rm-cmd-x86-intel64.pregs-sse.html:x86-intel64.pregs-sse"></a>
<h1 id="rm-cmd-x86-intel64.pregs-sse.html:x86-intel64.pregs-sse"><a href="#rm-cmd-x86-intel64.pregs-sse.html:x86-intel64.pregs-sse">&lt;x86-intel64&gt;.pregs-sse</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.pregs-sse.html:synopsis">
<a href="#rm-cmd-x86-intel64.pregs-sse.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.pregs-sse</b> [-s] [-d] [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-intel64.pregs-sse.html:description">
<a href="#rm-cmd-x86-intel64.pregs-sse.html:description">Description</a>
</h2>
 Prints the contents of the SSE registers, using one subregister size flag and one formatting flag.
<p>
The subregister size is selected using the either the <tt>-s</tt> flag (32-bit), or the <tt>-d</tt> flag (64-bit).
</p><p>
The formatting flags select the formatting of the output. The <tt>-f</tt> flag prints the floating-point values of the registers as decimal numbers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-intel64.pregs-sse.html:provided-by">
<a href="#rm-cmd-x86-intel64.pregs-sse.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.print-acpi-tables.html"><a id="rm-cmd-x86-intel64.print-acpi-tables.html:x86-intel64.print-acpi-tables"></a>
<h1 id="rm-cmd-x86-intel64.print-acpi-tables.html:x86-intel64.print-acpi-tables"><a href="#rm-cmd-x86-intel64.print-acpi-tables.html:x86-intel64.print-acpi-tables">&lt;x86-intel64&gt;.print-acpi-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.print-acpi-tables.html:synopsis">
<a href="#rm-cmd-x86-intel64.print-acpi-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.print-acpi-tables</b> [<i>dsdt_file</i>] [<i>ssdt_file</i>] <br>
<h2 id="rm-cmd-x86-intel64.print-acpi-tables.html:description">
<a href="#rm-cmd-x86-intel64.print-acpi-tables.html:description">Description</a>
</h2>
 Print all Advanced Configuration and Power Interface (ACPI) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early.
<p>
This command relies on locating the RSDP using the IA-PC method from the ACPI specification. If the system BIOS puts the RSDP outside of the areas defined by the IA-PC method, then the command will fail due to the RSDP not being found.
</p><p>
Raw data from the DSDT and/or the SSDT tables are written to the given file name using <i>dsdt_file</i> and <i>ssdt_file</i> respectively. 
</p><h2 id="rm-cmd-x86-intel64.print-acpi-tables.html:provided-by">
<a href="#rm-cmd-x86-intel64.print-acpi-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.print-gdt.html"><a id="rm-cmd-x86-intel64.print-gdt.html:x86-intel64.print-gdt"></a>
<h1 id="rm-cmd-x86-intel64.print-gdt.html:x86-intel64.print-gdt"><a href="#rm-cmd-x86-intel64.print-gdt.html:x86-intel64.print-gdt">&lt;x86-intel64&gt;.print-gdt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.print-gdt.html:synopsis">
<a href="#rm-cmd-x86-intel64.print-gdt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.print-gdt</b><br>
<h2 id="rm-cmd-x86-intel64.print-gdt.html:description">
<a href="#rm-cmd-x86-intel64.print-gdt.html:description">Description</a>
</h2>
 Print all descriptors in the Global Descriptor Table (GDT). Only usable in protected mode. 
<h2 id="rm-cmd-x86-intel64.print-gdt.html:provided-by">
<a href="#rm-cmd-x86-intel64.print-gdt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.print-idt.html"><a id="rm-cmd-x86-intel64.print-idt.html:x86-intel64.print-idt"></a>
<h1 id="rm-cmd-x86-intel64.print-idt.html:x86-intel64.print-idt"><a href="#rm-cmd-x86-intel64.print-idt.html:x86-intel64.print-idt">&lt;x86-intel64&gt;.print-idt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.print-idt.html:synopsis">
<a href="#rm-cmd-x86-intel64.print-idt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.print-idt</b><br>
<h2 id="rm-cmd-x86-intel64.print-idt.html:description">
<a href="#rm-cmd-x86-intel64.print-idt.html:description">Description</a>
</h2>
 Print all descriptors in the Interrupt Descriptor Table (IDT). 
<h2 id="rm-cmd-x86-intel64.print-idt.html:provided-by">
<a href="#rm-cmd-x86-intel64.print-idt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.print-mp-tables.html"><a id="rm-cmd-x86-intel64.print-mp-tables.html:x86-intel64.print-mp-tables"></a>
<h1 id="rm-cmd-x86-intel64.print-mp-tables.html:x86-intel64.print-mp-tables"><a href="#rm-cmd-x86-intel64.print-mp-tables.html:x86-intel64.print-mp-tables">&lt;x86-intel64&gt;.print-mp-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.print-mp-tables.html:synopsis">
<a href="#rm-cmd-x86-intel64.print-mp-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.print-mp-tables</b><br>
<h2 id="rm-cmd-x86-intel64.print-mp-tables.html:description">
<a href="#rm-cmd-x86-intel64.print-mp-tables.html:description">Description</a>
</h2>
 Print all MultiProcessor specification (MPS) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early. 
<h2 id="rm-cmd-x86-intel64.print-mp-tables.html:provided-by">
<a href="#rm-cmd-x86-intel64.print-mp-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.print-tss.html"><a id="rm-cmd-x86-intel64.print-tss.html:x86-intel64.print-tss"></a>
<h1 id="rm-cmd-x86-intel64.print-tss.html:x86-intel64.print-tss"><a href="#rm-cmd-x86-intel64.print-tss.html:x86-intel64.print-tss">&lt;x86-intel64&gt;.print-tss</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.print-tss.html:synopsis">
<a href="#rm-cmd-x86-intel64.print-tss.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.print-tss</b><br>
<h2 id="rm-cmd-x86-intel64.print-tss.html:description">
<a href="#rm-cmd-x86-intel64.print-tss.html:description">Description</a>
</h2>
 Print the current task state structure. 
<h2 id="rm-cmd-x86-intel64.print-tss.html:provided-by">
<a href="#rm-cmd-x86-intel64.print-tss.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.print-vmcs.html"><a id="rm-cmd-x86-intel64.print-vmcs.html:x86-intel64.print-vmcs"></a>
<h1 id="rm-cmd-x86-intel64.print-vmcs.html:x86-intel64.print-vmcs"><a href="#rm-cmd-x86-intel64.print-vmcs.html:x86-intel64.print-vmcs">&lt;x86-intel64&gt;.print-vmcs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.print-vmcs.html:synopsis">
<a href="#rm-cmd-x86-intel64.print-vmcs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.print-vmcs</b> [<i>vmcs-ptr</i>] <br>
<h2 id="rm-cmd-x86-intel64.print-vmcs.html:description">
<a href="#rm-cmd-x86-intel64.print-vmcs.html:description">Description</a>
</h2>
 Print all fields in the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). If <i>vmcs-ptr</i> is given it should be a VMCS pointer and the VMCS is read from memory. Without argument and if this command is used in VMX operation, the current VMCS is printed.
<h2 id="rm-cmd-x86-intel64.print-vmcs.html:provided-by">
<a href="#rm-cmd-x86-intel64.print-vmcs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-intel64.print-vmcs.html:see-also">
<a href="#rm-cmd-x86-intel64.print-vmcs.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-intel64.print-vmx-cap.html">&lt;x86-intel64&gt;.print-vmx-cap</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.print-vmx-cap.html"><a id="rm-cmd-x86-intel64.print-vmx-cap.html:x86-intel64.print-vmx-cap"></a>
<h1 id="rm-cmd-x86-intel64.print-vmx-cap.html:x86-intel64.print-vmx-cap"><a href="#rm-cmd-x86-intel64.print-vmx-cap.html:x86-intel64.print-vmx-cap">&lt;x86-intel64&gt;.print-vmx-cap</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.print-vmx-cap.html:synopsis">
<a href="#rm-cmd-x86-intel64.print-vmx-cap.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.print-vmx-cap</b><br>
<h2 id="rm-cmd-x86-intel64.print-vmx-cap.html:description">
<a href="#rm-cmd-x86-intel64.print-vmx-cap.html:description">Description</a>
</h2>
 Print VMX capabilities CPU model provides to guest. 
<h2 id="rm-cmd-x86-intel64.print-vmx-cap.html:provided-by">
<a href="#rm-cmd-x86-intel64.print-vmx-cap.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.status.html"><a id="rm-cmd-x86-intel64.status.html:x86-intel64.status"></a>
<h1 id="rm-cmd-x86-intel64.status.html:x86-intel64.status"><a href="#rm-cmd-x86-intel64.status.html:x86-intel64.status">&lt;x86-intel64&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.status.html:synopsis">
<a href="#rm-cmd-x86-intel64.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.status</b><br>
<h2 id="rm-cmd-x86-intel64.status.html:description">
<a href="#rm-cmd-x86-intel64.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x86-intel64.status.html:provided-by">
<a href="#rm-cmd-x86-intel64.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.tablewalk.html"><a id="rm-cmd-x86-intel64.tablewalk.html:x86-intel64.tablewalk"></a>
<h1 id="rm-cmd-x86-intel64.tablewalk.html:x86-intel64.tablewalk"><a href="#rm-cmd-x86-intel64.tablewalk.html:x86-intel64.tablewalk">&lt;x86-intel64&gt;.tablewalk</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.tablewalk.html:synopsis">
<a href="#rm-cmd-x86-intel64.tablewalk.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.tablewalk</b> <i>address</i> <br>
<h2 id="rm-cmd-x86-intel64.tablewalk.html:description">
<a href="#rm-cmd-x86-intel64.tablewalk.html:description">Description</a>
</h2>
 Translate a linear <i>address</i> to a physical address. Traverses the current paging table and prints information about every step along the way. 
<h2 id="rm-cmd-x86-intel64.tablewalk.html:provided-by">
<a href="#rm-cmd-x86-intel64.tablewalk.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.trace-segreg.html"><a id="rm-cmd-x86-intel64.trace-segreg.html:x86-intel64.trace-segreg"></a>
<a id="rm-cmd-x86-intel64.trace-segreg.html:x86-intel64.untrace-segreg"></a>
<h1 id="rm-cmd-x86-intel64.trace-segreg.html:x86-intel64.trace-segreg"><a href="#rm-cmd-x86-intel64.trace-segreg.html:x86-intel64.trace-segreg">&lt;x86-intel64&gt;.trace-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.trace-segreg.html:synopsis">
<a href="#rm-cmd-x86-intel64.trace-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.trace-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-intel64&gt;.untrace-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-intel64.trace-segreg.html:description">
<a href="#rm-cmd-x86-intel64.trace-segreg.html:description">Description</a>
</h2>
 Enables and disables tracing of segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all segment register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses currently being traced.
</p><h2 id="rm-cmd-x86-intel64.trace-segreg.html:provided-by">
<a href="#rm-cmd-x86-intel64.trace-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-intel64.trace-segreg.html:see-also">
<a href="#rm-cmd-x86-intel64.trace-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-intel64.break-segreg.html">&lt;x86-intel64&gt;.break-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.unbreak-processor-reset.html"><a id="rm-cmd-x86-intel64.unbreak-processor-reset.html:x86-intel64.unbreak-processor-reset"></a>
<h1 id="rm-cmd-x86-intel64.unbreak-processor-reset.html:x86-intel64.unbreak-processor-reset"><a href="#rm-cmd-x86-intel64.unbreak-processor-reset.html:x86-intel64.unbreak-processor-reset">&lt;x86-intel64&gt;.unbreak-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.unbreak-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-intel64.unbreak-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.unbreak-processor-reset</b><br>
<h2 id="rm-cmd-x86-intel64.unbreak-processor-reset.html:description">
<a href="#rm-cmd-x86-intel64.unbreak-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to no longer stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-intel64.unbreak-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-intel64.unbreak-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-intel64.wait-for-processor-reset.html"><a id="rm-cmd-x86-intel64.wait-for-processor-reset.html:x86-intel64.wait-for-processor-reset"></a>
<h1 id="rm-cmd-x86-intel64.wait-for-processor-reset.html:x86-intel64.wait-for-processor-reset"><a href="#rm-cmd-x86-intel64.wait-for-processor-reset.html:x86-intel64.wait-for-processor-reset">&lt;x86-intel64&gt;.wait-for-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-intel64.wait-for-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-intel64.wait-for-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-intel64&gt;.wait-for-processor-reset</b><br>
<h2 id="rm-cmd-x86-intel64.wait-for-processor-reset.html:description">
<a href="#rm-cmd-x86-intel64.wait-for-processor-reset.html:description">Description</a>
</h2>
 Postpones execution of a script branch until a processor receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-intel64.wait-for-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-intel64.wait-for-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-intel64.wait-for-processor-reset.html:see-also">
<a href="#rm-cmd-x86-intel64.wait-for-processor-reset.html:see-also">See Also</a>
</h2>script-branch
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.aprof-views.html"><a id="rm-cmd-x86-nehalem-xeon.aprof-views.html:x86-nehalem-xeon.aprof-views"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.aprof-views.html:x86-nehalem-xeon.aprof-views"><a href="#rm-cmd-x86-nehalem-xeon.aprof-views.html:x86-nehalem-xeon.aprof-views">&lt;x86-nehalem-xeon&gt;.aprof-views</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.aprof-views.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.aprof-views.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.aprof-views</b> [<i>add</i>] [<i>remove</i>] [<i>view</i>] [-clear] <br>
<h2 id="rm-cmd-x86-nehalem-xeon.aprof-views.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.aprof-views.html:description">Description</a>
</h2>
 Determines which address profiler views are displayed alongside disassembled code.
<p>
The <i>add</i> and <i>view</i> arguments select an address profiler view to add to the list. Alternatively, the <i>remove</i> and <i>view</i> arguments specify an address profiler view to remove from the list. <i>view</i> defaults to 0 if not specified.
</p><p>
If called with the <tt>-clear</tt> flag, remove all address profiler views from the list.
</p><p>
If called without arguments, print a detailed list of the currently selected address profiler views for the processor. 
</p><h2 id="rm-cmd-x86-nehalem-xeon.aprof-views.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.aprof-views.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.break-processor-reset.html"><a id="rm-cmd-x86-nehalem-xeon.break-processor-reset.html:x86-nehalem-xeon.break-processor-reset"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.break-processor-reset.html:x86-nehalem-xeon.break-processor-reset"><a href="#rm-cmd-x86-nehalem-xeon.break-processor-reset.html:x86-nehalem-xeon.break-processor-reset">&lt;x86-nehalem-xeon&gt;.break-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.break-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.break-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.break-processor-reset</b><br>
<h2 id="rm-cmd-x86-nehalem-xeon.break-processor-reset.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.break-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-nehalem-xeon.break-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.break-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.break-segreg.html"><a id="rm-cmd-x86-nehalem-xeon.break-segreg.html:x86-nehalem-xeon.break-segreg"></a>
<a id="rm-cmd-x86-nehalem-xeon.break-segreg.html:x86-nehalem-xeon.unbreak-segreg"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.break-segreg.html:x86-nehalem-xeon.break-segreg"><a href="#rm-cmd-x86-nehalem-xeon.break-segreg.html:x86-nehalem-xeon.break-segreg">&lt;x86-nehalem-xeon&gt;.break-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.break-segreg.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.break-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.break-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-nehalem-xeon&gt;.unbreak-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-nehalem-xeon.break-segreg.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.break-segreg.html:description">Description</a>
</h2>
 Enables and disables breaking simulation on segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all control register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses on which a breakpoint will trigger.
</p><h2 id="rm-cmd-x86-nehalem-xeon.break-segreg.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.break-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-nehalem-xeon.break-segreg.html:see-also">
<a href="#rm-cmd-x86-nehalem-xeon.break-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-nehalem-xeon.trace-segreg.html">&lt;x86-nehalem-xeon&gt;.trace-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.info.html"><a id="rm-cmd-x86-nehalem-xeon.info.html:x86-nehalem-xeon.info"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.info.html:x86-nehalem-xeon.info"><a href="#rm-cmd-x86-nehalem-xeon.info.html:x86-nehalem-xeon.info">&lt;x86-nehalem-xeon&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.info.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.info</b><br>
<h2 id="rm-cmd-x86-nehalem-xeon.info.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x86-nehalem-xeon.info.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.memory-configuration.html"><a id="rm-cmd-x86-nehalem-xeon.memory-configuration.html:x86-nehalem-xeon.memory-configuration"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.memory-configuration.html:x86-nehalem-xeon.memory-configuration"><a href="#rm-cmd-x86-nehalem-xeon.memory-configuration.html:x86-nehalem-xeon.memory-configuration">&lt;x86-nehalem-xeon&gt;.memory-configuration</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.memory-configuration.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.memory-configuration.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.memory-configuration</b><br>
<h2 id="rm-cmd-x86-nehalem-xeon.memory-configuration.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.memory-configuration.html:description">Description</a>
</h2>
 Print the processors memory configuration. Depending on the processor type, this may include MTRR information, HyperTransport routing information, DRAM configuration, and other memory configuration related information. 
<h2 id="rm-cmd-x86-nehalem-xeon.memory-configuration.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.memory-configuration.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.msrs.html"><a id="rm-cmd-x86-nehalem-xeon.msrs.html:x86-nehalem-xeon.msrs"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.msrs.html:x86-nehalem-xeon.msrs"><a href="#rm-cmd-x86-nehalem-xeon.msrs.html:x86-nehalem-xeon.msrs">&lt;x86-nehalem-xeon&gt;.msrs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.msrs.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.msrs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.msrs</b><br>
<h2 id="rm-cmd-x86-nehalem-xeon.msrs.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.msrs.html:description">Description</a>
</h2>
 Print model specific registers. MSRs not included in the output are either not supported, not implemented, read-only, or must be accessed through other attributes. 
<h2 id="rm-cmd-x86-nehalem-xeon.msrs.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.msrs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.pregs-fpu.html"><a id="rm-cmd-x86-nehalem-xeon.pregs-fpu.html:x86-nehalem-xeon.pregs-fpu"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.pregs-fpu.html:x86-nehalem-xeon.pregs-fpu"><a href="#rm-cmd-x86-nehalem-xeon.pregs-fpu.html:x86-nehalem-xeon.pregs-fpu">&lt;x86-nehalem-xeon&gt;.pregs-fpu</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.pregs-fpu.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.pregs-fpu.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.pregs-fpu</b> [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-nehalem-xeon.pregs-fpu.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.pregs-fpu.html:description">Description</a>
</h2>
 Prints the x87 floating-point registers, using one of the formatting flags.
<p>
The <tt>-f</tt> flag prints the floating-point values of the registers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-nehalem-xeon.pregs-fpu.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.pregs-fpu.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.pregs-sse.html"><a id="rm-cmd-x86-nehalem-xeon.pregs-sse.html:x86-nehalem-xeon.pregs-sse"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.pregs-sse.html:x86-nehalem-xeon.pregs-sse"><a href="#rm-cmd-x86-nehalem-xeon.pregs-sse.html:x86-nehalem-xeon.pregs-sse">&lt;x86-nehalem-xeon&gt;.pregs-sse</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.pregs-sse.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.pregs-sse.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.pregs-sse</b> [-s] [-d] [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-nehalem-xeon.pregs-sse.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.pregs-sse.html:description">Description</a>
</h2>
 Prints the contents of the SSE registers, using one subregister size flag and one formatting flag.
<p>
The subregister size is selected using the either the <tt>-s</tt> flag (32-bit), or the <tt>-d</tt> flag (64-bit).
</p><p>
The formatting flags select the formatting of the output. The <tt>-f</tt> flag prints the floating-point values of the registers as decimal numbers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-nehalem-xeon.pregs-sse.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.pregs-sse.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.print-acpi-tables.html"><a id="rm-cmd-x86-nehalem-xeon.print-acpi-tables.html:x86-nehalem-xeon.print-acpi-tables"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.print-acpi-tables.html:x86-nehalem-xeon.print-acpi-tables"><a href="#rm-cmd-x86-nehalem-xeon.print-acpi-tables.html:x86-nehalem-xeon.print-acpi-tables">&lt;x86-nehalem-xeon&gt;.print-acpi-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.print-acpi-tables.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.print-acpi-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.print-acpi-tables</b> [<i>dsdt_file</i>] [<i>ssdt_file</i>] <br>
<h2 id="rm-cmd-x86-nehalem-xeon.print-acpi-tables.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.print-acpi-tables.html:description">Description</a>
</h2>
 Print all Advanced Configuration and Power Interface (ACPI) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early.
<p>
This command relies on locating the RSDP using the IA-PC method from the ACPI specification. If the system BIOS puts the RSDP outside of the areas defined by the IA-PC method, then the command will fail due to the RSDP not being found.
</p><p>
Raw data from the DSDT and/or the SSDT tables are written to the given file name using <i>dsdt_file</i> and <i>ssdt_file</i> respectively. 
</p><h2 id="rm-cmd-x86-nehalem-xeon.print-acpi-tables.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.print-acpi-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.print-gdt.html"><a id="rm-cmd-x86-nehalem-xeon.print-gdt.html:x86-nehalem-xeon.print-gdt"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.print-gdt.html:x86-nehalem-xeon.print-gdt"><a href="#rm-cmd-x86-nehalem-xeon.print-gdt.html:x86-nehalem-xeon.print-gdt">&lt;x86-nehalem-xeon&gt;.print-gdt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.print-gdt.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.print-gdt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.print-gdt</b><br>
<h2 id="rm-cmd-x86-nehalem-xeon.print-gdt.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.print-gdt.html:description">Description</a>
</h2>
 Print all descriptors in the Global Descriptor Table (GDT). Only usable in protected mode. 
<h2 id="rm-cmd-x86-nehalem-xeon.print-gdt.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.print-gdt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.print-idt.html"><a id="rm-cmd-x86-nehalem-xeon.print-idt.html:x86-nehalem-xeon.print-idt"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.print-idt.html:x86-nehalem-xeon.print-idt"><a href="#rm-cmd-x86-nehalem-xeon.print-idt.html:x86-nehalem-xeon.print-idt">&lt;x86-nehalem-xeon&gt;.print-idt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.print-idt.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.print-idt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.print-idt</b><br>
<h2 id="rm-cmd-x86-nehalem-xeon.print-idt.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.print-idt.html:description">Description</a>
</h2>
 Print all descriptors in the Interrupt Descriptor Table (IDT). 
<h2 id="rm-cmd-x86-nehalem-xeon.print-idt.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.print-idt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.print-mp-tables.html"><a id="rm-cmd-x86-nehalem-xeon.print-mp-tables.html:x86-nehalem-xeon.print-mp-tables"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.print-mp-tables.html:x86-nehalem-xeon.print-mp-tables"><a href="#rm-cmd-x86-nehalem-xeon.print-mp-tables.html:x86-nehalem-xeon.print-mp-tables">&lt;x86-nehalem-xeon&gt;.print-mp-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.print-mp-tables.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.print-mp-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.print-mp-tables</b><br>
<h2 id="rm-cmd-x86-nehalem-xeon.print-mp-tables.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.print-mp-tables.html:description">Description</a>
</h2>
 Print all MultiProcessor specification (MPS) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early. 
<h2 id="rm-cmd-x86-nehalem-xeon.print-mp-tables.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.print-mp-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.print-tss.html"><a id="rm-cmd-x86-nehalem-xeon.print-tss.html:x86-nehalem-xeon.print-tss"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.print-tss.html:x86-nehalem-xeon.print-tss"><a href="#rm-cmd-x86-nehalem-xeon.print-tss.html:x86-nehalem-xeon.print-tss">&lt;x86-nehalem-xeon&gt;.print-tss</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.print-tss.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.print-tss.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.print-tss</b><br>
<h2 id="rm-cmd-x86-nehalem-xeon.print-tss.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.print-tss.html:description">Description</a>
</h2>
 Print the current task state structure. 
<h2 id="rm-cmd-x86-nehalem-xeon.print-tss.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.print-tss.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.print-vmcs.html"><a id="rm-cmd-x86-nehalem-xeon.print-vmcs.html:x86-nehalem-xeon.print-vmcs"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.print-vmcs.html:x86-nehalem-xeon.print-vmcs"><a href="#rm-cmd-x86-nehalem-xeon.print-vmcs.html:x86-nehalem-xeon.print-vmcs">&lt;x86-nehalem-xeon&gt;.print-vmcs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.print-vmcs.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.print-vmcs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.print-vmcs</b> [<i>vmcs-ptr</i>] <br>
<h2 id="rm-cmd-x86-nehalem-xeon.print-vmcs.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.print-vmcs.html:description">Description</a>
</h2>
 Print all fields in the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). If <i>vmcs-ptr</i> is given it should be a VMCS pointer and the VMCS is read from memory. Without argument and if this command is used in VMX operation, the current VMCS is printed.
<h2 id="rm-cmd-x86-nehalem-xeon.print-vmcs.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.print-vmcs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-nehalem-xeon.print-vmcs.html:see-also">
<a href="#rm-cmd-x86-nehalem-xeon.print-vmcs.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-nehalem-xeon.print-vmx-cap.html">&lt;x86-nehalem-xeon&gt;.print-vmx-cap</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.print-vmx-cap.html"><a id="rm-cmd-x86-nehalem-xeon.print-vmx-cap.html:x86-nehalem-xeon.print-vmx-cap"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.print-vmx-cap.html:x86-nehalem-xeon.print-vmx-cap"><a href="#rm-cmd-x86-nehalem-xeon.print-vmx-cap.html:x86-nehalem-xeon.print-vmx-cap">&lt;x86-nehalem-xeon&gt;.print-vmx-cap</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.print-vmx-cap.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.print-vmx-cap.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.print-vmx-cap</b><br>
<h2 id="rm-cmd-x86-nehalem-xeon.print-vmx-cap.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.print-vmx-cap.html:description">Description</a>
</h2>
 Print VMX capabilities CPU model provides to guest. 
<h2 id="rm-cmd-x86-nehalem-xeon.print-vmx-cap.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.print-vmx-cap.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.status.html"><a id="rm-cmd-x86-nehalem-xeon.status.html:x86-nehalem-xeon.status"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.status.html:x86-nehalem-xeon.status"><a href="#rm-cmd-x86-nehalem-xeon.status.html:x86-nehalem-xeon.status">&lt;x86-nehalem-xeon&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.status.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.status</b><br>
<h2 id="rm-cmd-x86-nehalem-xeon.status.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x86-nehalem-xeon.status.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.tablewalk.html"><a id="rm-cmd-x86-nehalem-xeon.tablewalk.html:x86-nehalem-xeon.tablewalk"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.tablewalk.html:x86-nehalem-xeon.tablewalk"><a href="#rm-cmd-x86-nehalem-xeon.tablewalk.html:x86-nehalem-xeon.tablewalk">&lt;x86-nehalem-xeon&gt;.tablewalk</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.tablewalk.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.tablewalk.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.tablewalk</b> <i>address</i> <br>
<h2 id="rm-cmd-x86-nehalem-xeon.tablewalk.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.tablewalk.html:description">Description</a>
</h2>
 Translate a linear <i>address</i> to a physical address. Traverses the current paging table and prints information about every step along the way. 
<h2 id="rm-cmd-x86-nehalem-xeon.tablewalk.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.tablewalk.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.trace-segreg.html"><a id="rm-cmd-x86-nehalem-xeon.trace-segreg.html:x86-nehalem-xeon.trace-segreg"></a>
<a id="rm-cmd-x86-nehalem-xeon.trace-segreg.html:x86-nehalem-xeon.untrace-segreg"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.trace-segreg.html:x86-nehalem-xeon.trace-segreg"><a href="#rm-cmd-x86-nehalem-xeon.trace-segreg.html:x86-nehalem-xeon.trace-segreg">&lt;x86-nehalem-xeon&gt;.trace-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.trace-segreg.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.trace-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.trace-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-nehalem-xeon&gt;.untrace-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-nehalem-xeon.trace-segreg.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.trace-segreg.html:description">Description</a>
</h2>
 Enables and disables tracing of segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all segment register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses currently being traced.
</p><h2 id="rm-cmd-x86-nehalem-xeon.trace-segreg.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.trace-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-nehalem-xeon.trace-segreg.html:see-also">
<a href="#rm-cmd-x86-nehalem-xeon.trace-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-nehalem-xeon.break-segreg.html">&lt;x86-nehalem-xeon&gt;.break-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html"><a id="rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html:x86-nehalem-xeon.unbreak-processor-reset"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html:x86-nehalem-xeon.unbreak-processor-reset"><a href="#rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html:x86-nehalem-xeon.unbreak-processor-reset">&lt;x86-nehalem-xeon&gt;.unbreak-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.unbreak-processor-reset</b><br>
<h2 id="rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to no longer stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html"><a id="rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html:x86-nehalem-xeon.wait-for-processor-reset"></a>
<h1 id="rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html:x86-nehalem-xeon.wait-for-processor-reset"><a href="#rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html:x86-nehalem-xeon.wait-for-processor-reset">&lt;x86-nehalem-xeon&gt;.wait-for-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem-xeon&gt;.wait-for-processor-reset</b><br>
<h2 id="rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html:description">
<a href="#rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html:description">Description</a>
</h2>
 Postpones execution of a script branch until a processor receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html:see-also">
<a href="#rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html:see-also">See Also</a>
</h2>script-branch
</section></section><section class="page" id="rm-cmd-x86-nehalem.aprof-views.html"><a id="rm-cmd-x86-nehalem.aprof-views.html:x86-nehalem.aprof-views"></a>
<h1 id="rm-cmd-x86-nehalem.aprof-views.html:x86-nehalem.aprof-views"><a href="#rm-cmd-x86-nehalem.aprof-views.html:x86-nehalem.aprof-views">&lt;x86-nehalem&gt;.aprof-views</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.aprof-views.html:synopsis">
<a href="#rm-cmd-x86-nehalem.aprof-views.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.aprof-views</b> [<i>add</i>] [<i>remove</i>] [<i>view</i>] [-clear] <br>
<h2 id="rm-cmd-x86-nehalem.aprof-views.html:description">
<a href="#rm-cmd-x86-nehalem.aprof-views.html:description">Description</a>
</h2>
 Determines which address profiler views are displayed alongside disassembled code.
<p>
The <i>add</i> and <i>view</i> arguments select an address profiler view to add to the list. Alternatively, the <i>remove</i> and <i>view</i> arguments specify an address profiler view to remove from the list. <i>view</i> defaults to 0 if not specified.
</p><p>
If called with the <tt>-clear</tt> flag, remove all address profiler views from the list.
</p><p>
If called without arguments, print a detailed list of the currently selected address profiler views for the processor. 
</p><h2 id="rm-cmd-x86-nehalem.aprof-views.html:provided-by">
<a href="#rm-cmd-x86-nehalem.aprof-views.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.break-processor-reset.html"><a id="rm-cmd-x86-nehalem.break-processor-reset.html:x86-nehalem.break-processor-reset"></a>
<h1 id="rm-cmd-x86-nehalem.break-processor-reset.html:x86-nehalem.break-processor-reset"><a href="#rm-cmd-x86-nehalem.break-processor-reset.html:x86-nehalem.break-processor-reset">&lt;x86-nehalem&gt;.break-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.break-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-nehalem.break-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.break-processor-reset</b><br>
<h2 id="rm-cmd-x86-nehalem.break-processor-reset.html:description">
<a href="#rm-cmd-x86-nehalem.break-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-nehalem.break-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-nehalem.break-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.break-segreg.html"><a id="rm-cmd-x86-nehalem.break-segreg.html:x86-nehalem.break-segreg"></a>
<a id="rm-cmd-x86-nehalem.break-segreg.html:x86-nehalem.unbreak-segreg"></a>
<h1 id="rm-cmd-x86-nehalem.break-segreg.html:x86-nehalem.break-segreg"><a href="#rm-cmd-x86-nehalem.break-segreg.html:x86-nehalem.break-segreg">&lt;x86-nehalem&gt;.break-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.break-segreg.html:synopsis">
<a href="#rm-cmd-x86-nehalem.break-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.break-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-nehalem&gt;.unbreak-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-nehalem.break-segreg.html:description">
<a href="#rm-cmd-x86-nehalem.break-segreg.html:description">Description</a>
</h2>
 Enables and disables breaking simulation on segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all control register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses on which a breakpoint will trigger.
</p><h2 id="rm-cmd-x86-nehalem.break-segreg.html:provided-by">
<a href="#rm-cmd-x86-nehalem.break-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-nehalem.break-segreg.html:see-also">
<a href="#rm-cmd-x86-nehalem.break-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-nehalem.trace-segreg.html">&lt;x86-nehalem&gt;.trace-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.info.html"><a id="rm-cmd-x86-nehalem.info.html:x86-nehalem.info"></a>
<h1 id="rm-cmd-x86-nehalem.info.html:x86-nehalem.info"><a href="#rm-cmd-x86-nehalem.info.html:x86-nehalem.info">&lt;x86-nehalem&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.info.html:synopsis">
<a href="#rm-cmd-x86-nehalem.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.info</b><br>
<h2 id="rm-cmd-x86-nehalem.info.html:description">
<a href="#rm-cmd-x86-nehalem.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x86-nehalem.info.html:provided-by">
<a href="#rm-cmd-x86-nehalem.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.memory-configuration.html"><a id="rm-cmd-x86-nehalem.memory-configuration.html:x86-nehalem.memory-configuration"></a>
<h1 id="rm-cmd-x86-nehalem.memory-configuration.html:x86-nehalem.memory-configuration"><a href="#rm-cmd-x86-nehalem.memory-configuration.html:x86-nehalem.memory-configuration">&lt;x86-nehalem&gt;.memory-configuration</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.memory-configuration.html:synopsis">
<a href="#rm-cmd-x86-nehalem.memory-configuration.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.memory-configuration</b><br>
<h2 id="rm-cmd-x86-nehalem.memory-configuration.html:description">
<a href="#rm-cmd-x86-nehalem.memory-configuration.html:description">Description</a>
</h2>
 Print the processors memory configuration. Depending on the processor type, this may include MTRR information, HyperTransport routing information, DRAM configuration, and other memory configuration related information. 
<h2 id="rm-cmd-x86-nehalem.memory-configuration.html:provided-by">
<a href="#rm-cmd-x86-nehalem.memory-configuration.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.msrs.html"><a id="rm-cmd-x86-nehalem.msrs.html:x86-nehalem.msrs"></a>
<h1 id="rm-cmd-x86-nehalem.msrs.html:x86-nehalem.msrs"><a href="#rm-cmd-x86-nehalem.msrs.html:x86-nehalem.msrs">&lt;x86-nehalem&gt;.msrs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.msrs.html:synopsis">
<a href="#rm-cmd-x86-nehalem.msrs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.msrs</b><br>
<h2 id="rm-cmd-x86-nehalem.msrs.html:description">
<a href="#rm-cmd-x86-nehalem.msrs.html:description">Description</a>
</h2>
 Print model specific registers. MSRs not included in the output are either not supported, not implemented, read-only, or must be accessed through other attributes. 
<h2 id="rm-cmd-x86-nehalem.msrs.html:provided-by">
<a href="#rm-cmd-x86-nehalem.msrs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.pregs-fpu.html"><a id="rm-cmd-x86-nehalem.pregs-fpu.html:x86-nehalem.pregs-fpu"></a>
<h1 id="rm-cmd-x86-nehalem.pregs-fpu.html:x86-nehalem.pregs-fpu"><a href="#rm-cmd-x86-nehalem.pregs-fpu.html:x86-nehalem.pregs-fpu">&lt;x86-nehalem&gt;.pregs-fpu</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.pregs-fpu.html:synopsis">
<a href="#rm-cmd-x86-nehalem.pregs-fpu.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.pregs-fpu</b> [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-nehalem.pregs-fpu.html:description">
<a href="#rm-cmd-x86-nehalem.pregs-fpu.html:description">Description</a>
</h2>
 Prints the x87 floating-point registers, using one of the formatting flags.
<p>
The <tt>-f</tt> flag prints the floating-point values of the registers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-nehalem.pregs-fpu.html:provided-by">
<a href="#rm-cmd-x86-nehalem.pregs-fpu.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.pregs-sse.html"><a id="rm-cmd-x86-nehalem.pregs-sse.html:x86-nehalem.pregs-sse"></a>
<h1 id="rm-cmd-x86-nehalem.pregs-sse.html:x86-nehalem.pregs-sse"><a href="#rm-cmd-x86-nehalem.pregs-sse.html:x86-nehalem.pregs-sse">&lt;x86-nehalem&gt;.pregs-sse</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.pregs-sse.html:synopsis">
<a href="#rm-cmd-x86-nehalem.pregs-sse.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.pregs-sse</b> [-s] [-d] [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-nehalem.pregs-sse.html:description">
<a href="#rm-cmd-x86-nehalem.pregs-sse.html:description">Description</a>
</h2>
 Prints the contents of the SSE registers, using one subregister size flag and one formatting flag.
<p>
The subregister size is selected using the either the <tt>-s</tt> flag (32-bit), or the <tt>-d</tt> flag (64-bit).
</p><p>
The formatting flags select the formatting of the output. The <tt>-f</tt> flag prints the floating-point values of the registers as decimal numbers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-nehalem.pregs-sse.html:provided-by">
<a href="#rm-cmd-x86-nehalem.pregs-sse.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.print-acpi-tables.html"><a id="rm-cmd-x86-nehalem.print-acpi-tables.html:x86-nehalem.print-acpi-tables"></a>
<h1 id="rm-cmd-x86-nehalem.print-acpi-tables.html:x86-nehalem.print-acpi-tables"><a href="#rm-cmd-x86-nehalem.print-acpi-tables.html:x86-nehalem.print-acpi-tables">&lt;x86-nehalem&gt;.print-acpi-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.print-acpi-tables.html:synopsis">
<a href="#rm-cmd-x86-nehalem.print-acpi-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.print-acpi-tables</b> [<i>dsdt_file</i>] [<i>ssdt_file</i>] <br>
<h2 id="rm-cmd-x86-nehalem.print-acpi-tables.html:description">
<a href="#rm-cmd-x86-nehalem.print-acpi-tables.html:description">Description</a>
</h2>
 Print all Advanced Configuration and Power Interface (ACPI) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early.
<p>
This command relies on locating the RSDP using the IA-PC method from the ACPI specification. If the system BIOS puts the RSDP outside of the areas defined by the IA-PC method, then the command will fail due to the RSDP not being found.
</p><p>
Raw data from the DSDT and/or the SSDT tables are written to the given file name using <i>dsdt_file</i> and <i>ssdt_file</i> respectively. 
</p><h2 id="rm-cmd-x86-nehalem.print-acpi-tables.html:provided-by">
<a href="#rm-cmd-x86-nehalem.print-acpi-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.print-gdt.html"><a id="rm-cmd-x86-nehalem.print-gdt.html:x86-nehalem.print-gdt"></a>
<h1 id="rm-cmd-x86-nehalem.print-gdt.html:x86-nehalem.print-gdt"><a href="#rm-cmd-x86-nehalem.print-gdt.html:x86-nehalem.print-gdt">&lt;x86-nehalem&gt;.print-gdt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.print-gdt.html:synopsis">
<a href="#rm-cmd-x86-nehalem.print-gdt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.print-gdt</b><br>
<h2 id="rm-cmd-x86-nehalem.print-gdt.html:description">
<a href="#rm-cmd-x86-nehalem.print-gdt.html:description">Description</a>
</h2>
 Print all descriptors in the Global Descriptor Table (GDT). Only usable in protected mode. 
<h2 id="rm-cmd-x86-nehalem.print-gdt.html:provided-by">
<a href="#rm-cmd-x86-nehalem.print-gdt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.print-idt.html"><a id="rm-cmd-x86-nehalem.print-idt.html:x86-nehalem.print-idt"></a>
<h1 id="rm-cmd-x86-nehalem.print-idt.html:x86-nehalem.print-idt"><a href="#rm-cmd-x86-nehalem.print-idt.html:x86-nehalem.print-idt">&lt;x86-nehalem&gt;.print-idt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.print-idt.html:synopsis">
<a href="#rm-cmd-x86-nehalem.print-idt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.print-idt</b><br>
<h2 id="rm-cmd-x86-nehalem.print-idt.html:description">
<a href="#rm-cmd-x86-nehalem.print-idt.html:description">Description</a>
</h2>
 Print all descriptors in the Interrupt Descriptor Table (IDT). 
<h2 id="rm-cmd-x86-nehalem.print-idt.html:provided-by">
<a href="#rm-cmd-x86-nehalem.print-idt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.print-mp-tables.html"><a id="rm-cmd-x86-nehalem.print-mp-tables.html:x86-nehalem.print-mp-tables"></a>
<h1 id="rm-cmd-x86-nehalem.print-mp-tables.html:x86-nehalem.print-mp-tables"><a href="#rm-cmd-x86-nehalem.print-mp-tables.html:x86-nehalem.print-mp-tables">&lt;x86-nehalem&gt;.print-mp-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.print-mp-tables.html:synopsis">
<a href="#rm-cmd-x86-nehalem.print-mp-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.print-mp-tables</b><br>
<h2 id="rm-cmd-x86-nehalem.print-mp-tables.html:description">
<a href="#rm-cmd-x86-nehalem.print-mp-tables.html:description">Description</a>
</h2>
 Print all MultiProcessor specification (MPS) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early. 
<h2 id="rm-cmd-x86-nehalem.print-mp-tables.html:provided-by">
<a href="#rm-cmd-x86-nehalem.print-mp-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.print-tss.html"><a id="rm-cmd-x86-nehalem.print-tss.html:x86-nehalem.print-tss"></a>
<h1 id="rm-cmd-x86-nehalem.print-tss.html:x86-nehalem.print-tss"><a href="#rm-cmd-x86-nehalem.print-tss.html:x86-nehalem.print-tss">&lt;x86-nehalem&gt;.print-tss</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.print-tss.html:synopsis">
<a href="#rm-cmd-x86-nehalem.print-tss.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.print-tss</b><br>
<h2 id="rm-cmd-x86-nehalem.print-tss.html:description">
<a href="#rm-cmd-x86-nehalem.print-tss.html:description">Description</a>
</h2>
 Print the current task state structure. 
<h2 id="rm-cmd-x86-nehalem.print-tss.html:provided-by">
<a href="#rm-cmd-x86-nehalem.print-tss.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.print-vmcs.html"><a id="rm-cmd-x86-nehalem.print-vmcs.html:x86-nehalem.print-vmcs"></a>
<h1 id="rm-cmd-x86-nehalem.print-vmcs.html:x86-nehalem.print-vmcs"><a href="#rm-cmd-x86-nehalem.print-vmcs.html:x86-nehalem.print-vmcs">&lt;x86-nehalem&gt;.print-vmcs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.print-vmcs.html:synopsis">
<a href="#rm-cmd-x86-nehalem.print-vmcs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.print-vmcs</b> [<i>vmcs-ptr</i>] <br>
<h2 id="rm-cmd-x86-nehalem.print-vmcs.html:description">
<a href="#rm-cmd-x86-nehalem.print-vmcs.html:description">Description</a>
</h2>
 Print all fields in the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). If <i>vmcs-ptr</i> is given it should be a VMCS pointer and the VMCS is read from memory. Without argument and if this command is used in VMX operation, the current VMCS is printed.
<h2 id="rm-cmd-x86-nehalem.print-vmcs.html:provided-by">
<a href="#rm-cmd-x86-nehalem.print-vmcs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-nehalem.print-vmcs.html:see-also">
<a href="#rm-cmd-x86-nehalem.print-vmcs.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-nehalem.print-vmx-cap.html">&lt;x86-nehalem&gt;.print-vmx-cap</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.print-vmx-cap.html"><a id="rm-cmd-x86-nehalem.print-vmx-cap.html:x86-nehalem.print-vmx-cap"></a>
<h1 id="rm-cmd-x86-nehalem.print-vmx-cap.html:x86-nehalem.print-vmx-cap"><a href="#rm-cmd-x86-nehalem.print-vmx-cap.html:x86-nehalem.print-vmx-cap">&lt;x86-nehalem&gt;.print-vmx-cap</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.print-vmx-cap.html:synopsis">
<a href="#rm-cmd-x86-nehalem.print-vmx-cap.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.print-vmx-cap</b><br>
<h2 id="rm-cmd-x86-nehalem.print-vmx-cap.html:description">
<a href="#rm-cmd-x86-nehalem.print-vmx-cap.html:description">Description</a>
</h2>
 Print VMX capabilities CPU model provides to guest. 
<h2 id="rm-cmd-x86-nehalem.print-vmx-cap.html:provided-by">
<a href="#rm-cmd-x86-nehalem.print-vmx-cap.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.status.html"><a id="rm-cmd-x86-nehalem.status.html:x86-nehalem.status"></a>
<h1 id="rm-cmd-x86-nehalem.status.html:x86-nehalem.status"><a href="#rm-cmd-x86-nehalem.status.html:x86-nehalem.status">&lt;x86-nehalem&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.status.html:synopsis">
<a href="#rm-cmd-x86-nehalem.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.status</b><br>
<h2 id="rm-cmd-x86-nehalem.status.html:description">
<a href="#rm-cmd-x86-nehalem.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x86-nehalem.status.html:provided-by">
<a href="#rm-cmd-x86-nehalem.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.tablewalk.html"><a id="rm-cmd-x86-nehalem.tablewalk.html:x86-nehalem.tablewalk"></a>
<h1 id="rm-cmd-x86-nehalem.tablewalk.html:x86-nehalem.tablewalk"><a href="#rm-cmd-x86-nehalem.tablewalk.html:x86-nehalem.tablewalk">&lt;x86-nehalem&gt;.tablewalk</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.tablewalk.html:synopsis">
<a href="#rm-cmd-x86-nehalem.tablewalk.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.tablewalk</b> <i>address</i> <br>
<h2 id="rm-cmd-x86-nehalem.tablewalk.html:description">
<a href="#rm-cmd-x86-nehalem.tablewalk.html:description">Description</a>
</h2>
 Translate a linear <i>address</i> to a physical address. Traverses the current paging table and prints information about every step along the way. 
<h2 id="rm-cmd-x86-nehalem.tablewalk.html:provided-by">
<a href="#rm-cmd-x86-nehalem.tablewalk.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.trace-segreg.html"><a id="rm-cmd-x86-nehalem.trace-segreg.html:x86-nehalem.trace-segreg"></a>
<a id="rm-cmd-x86-nehalem.trace-segreg.html:x86-nehalem.untrace-segreg"></a>
<h1 id="rm-cmd-x86-nehalem.trace-segreg.html:x86-nehalem.trace-segreg"><a href="#rm-cmd-x86-nehalem.trace-segreg.html:x86-nehalem.trace-segreg">&lt;x86-nehalem&gt;.trace-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.trace-segreg.html:synopsis">
<a href="#rm-cmd-x86-nehalem.trace-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.trace-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-nehalem&gt;.untrace-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-nehalem.trace-segreg.html:description">
<a href="#rm-cmd-x86-nehalem.trace-segreg.html:description">Description</a>
</h2>
 Enables and disables tracing of segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all segment register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses currently being traced.
</p><h2 id="rm-cmd-x86-nehalem.trace-segreg.html:provided-by">
<a href="#rm-cmd-x86-nehalem.trace-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-nehalem.trace-segreg.html:see-also">
<a href="#rm-cmd-x86-nehalem.trace-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-nehalem.break-segreg.html">&lt;x86-nehalem&gt;.break-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.unbreak-processor-reset.html"><a id="rm-cmd-x86-nehalem.unbreak-processor-reset.html:x86-nehalem.unbreak-processor-reset"></a>
<h1 id="rm-cmd-x86-nehalem.unbreak-processor-reset.html:x86-nehalem.unbreak-processor-reset"><a href="#rm-cmd-x86-nehalem.unbreak-processor-reset.html:x86-nehalem.unbreak-processor-reset">&lt;x86-nehalem&gt;.unbreak-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.unbreak-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-nehalem.unbreak-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.unbreak-processor-reset</b><br>
<h2 id="rm-cmd-x86-nehalem.unbreak-processor-reset.html:description">
<a href="#rm-cmd-x86-nehalem.unbreak-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to no longer stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-nehalem.unbreak-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-nehalem.unbreak-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-nehalem.wait-for-processor-reset.html"><a id="rm-cmd-x86-nehalem.wait-for-processor-reset.html:x86-nehalem.wait-for-processor-reset"></a>
<h1 id="rm-cmd-x86-nehalem.wait-for-processor-reset.html:x86-nehalem.wait-for-processor-reset"><a href="#rm-cmd-x86-nehalem.wait-for-processor-reset.html:x86-nehalem.wait-for-processor-reset">&lt;x86-nehalem&gt;.wait-for-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-nehalem.wait-for-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-nehalem.wait-for-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-nehalem&gt;.wait-for-processor-reset</b><br>
<h2 id="rm-cmd-x86-nehalem.wait-for-processor-reset.html:description">
<a href="#rm-cmd-x86-nehalem.wait-for-processor-reset.html:description">Description</a>
</h2>
 Postpones execution of a script branch until a processor receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-nehalem.wait-for-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-nehalem.wait-for-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-nehalem.wait-for-processor-reset.html:see-also">
<a href="#rm-cmd-x86-nehalem.wait-for-processor-reset.html:see-also">See Also</a>
</h2>script-branch
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.aprof-views.html"><a id="rm-cmd-x86-p4-nocona.aprof-views.html:x86-p4-nocona.aprof-views"></a>
<h1 id="rm-cmd-x86-p4-nocona.aprof-views.html:x86-p4-nocona.aprof-views"><a href="#rm-cmd-x86-p4-nocona.aprof-views.html:x86-p4-nocona.aprof-views">&lt;x86-p4-nocona&gt;.aprof-views</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.aprof-views.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.aprof-views.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.aprof-views</b> [<i>add</i>] [<i>remove</i>] [<i>view</i>] [-clear] <br>
<h2 id="rm-cmd-x86-p4-nocona.aprof-views.html:description">
<a href="#rm-cmd-x86-p4-nocona.aprof-views.html:description">Description</a>
</h2>
 Determines which address profiler views are displayed alongside disassembled code.
<p>
The <i>add</i> and <i>view</i> arguments select an address profiler view to add to the list. Alternatively, the <i>remove</i> and <i>view</i> arguments specify an address profiler view to remove from the list. <i>view</i> defaults to 0 if not specified.
</p><p>
If called with the <tt>-clear</tt> flag, remove all address profiler views from the list.
</p><p>
If called without arguments, print a detailed list of the currently selected address profiler views for the processor. 
</p><h2 id="rm-cmd-x86-p4-nocona.aprof-views.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.aprof-views.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.break-processor-reset.html"><a id="rm-cmd-x86-p4-nocona.break-processor-reset.html:x86-p4-nocona.break-processor-reset"></a>
<h1 id="rm-cmd-x86-p4-nocona.break-processor-reset.html:x86-p4-nocona.break-processor-reset"><a href="#rm-cmd-x86-p4-nocona.break-processor-reset.html:x86-p4-nocona.break-processor-reset">&lt;x86-p4-nocona&gt;.break-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.break-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.break-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.break-processor-reset</b><br>
<h2 id="rm-cmd-x86-p4-nocona.break-processor-reset.html:description">
<a href="#rm-cmd-x86-p4-nocona.break-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-p4-nocona.break-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.break-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.break-segreg.html"><a id="rm-cmd-x86-p4-nocona.break-segreg.html:x86-p4-nocona.break-segreg"></a>
<a id="rm-cmd-x86-p4-nocona.break-segreg.html:x86-p4-nocona.unbreak-segreg"></a>
<h1 id="rm-cmd-x86-p4-nocona.break-segreg.html:x86-p4-nocona.break-segreg"><a href="#rm-cmd-x86-p4-nocona.break-segreg.html:x86-p4-nocona.break-segreg">&lt;x86-p4-nocona&gt;.break-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.break-segreg.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.break-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.break-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-p4-nocona&gt;.unbreak-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-p4-nocona.break-segreg.html:description">
<a href="#rm-cmd-x86-p4-nocona.break-segreg.html:description">Description</a>
</h2>
 Enables and disables breaking simulation on segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all control register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses on which a breakpoint will trigger.
</p><h2 id="rm-cmd-x86-p4-nocona.break-segreg.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.break-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-p4-nocona.break-segreg.html:see-also">
<a href="#rm-cmd-x86-p4-nocona.break-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-p4-nocona.trace-segreg.html">&lt;x86-p4-nocona&gt;.trace-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.info.html"><a id="rm-cmd-x86-p4-nocona.info.html:x86-p4-nocona.info"></a>
<h1 id="rm-cmd-x86-p4-nocona.info.html:x86-p4-nocona.info"><a href="#rm-cmd-x86-p4-nocona.info.html:x86-p4-nocona.info">&lt;x86-p4-nocona&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.info.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.info</b><br>
<h2 id="rm-cmd-x86-p4-nocona.info.html:description">
<a href="#rm-cmd-x86-p4-nocona.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x86-p4-nocona.info.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.memory-configuration.html"><a id="rm-cmd-x86-p4-nocona.memory-configuration.html:x86-p4-nocona.memory-configuration"></a>
<h1 id="rm-cmd-x86-p4-nocona.memory-configuration.html:x86-p4-nocona.memory-configuration"><a href="#rm-cmd-x86-p4-nocona.memory-configuration.html:x86-p4-nocona.memory-configuration">&lt;x86-p4-nocona&gt;.memory-configuration</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.memory-configuration.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.memory-configuration.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.memory-configuration</b><br>
<h2 id="rm-cmd-x86-p4-nocona.memory-configuration.html:description">
<a href="#rm-cmd-x86-p4-nocona.memory-configuration.html:description">Description</a>
</h2>
 Print the processors memory configuration. Depending on the processor type, this may include MTRR information, HyperTransport routing information, DRAM configuration, and other memory configuration related information. 
<h2 id="rm-cmd-x86-p4-nocona.memory-configuration.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.memory-configuration.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.msrs.html"><a id="rm-cmd-x86-p4-nocona.msrs.html:x86-p4-nocona.msrs"></a>
<h1 id="rm-cmd-x86-p4-nocona.msrs.html:x86-p4-nocona.msrs"><a href="#rm-cmd-x86-p4-nocona.msrs.html:x86-p4-nocona.msrs">&lt;x86-p4-nocona&gt;.msrs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.msrs.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.msrs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.msrs</b><br>
<h2 id="rm-cmd-x86-p4-nocona.msrs.html:description">
<a href="#rm-cmd-x86-p4-nocona.msrs.html:description">Description</a>
</h2>
 Print model specific registers. MSRs not included in the output are either not supported, not implemented, read-only, or must be accessed through other attributes. 
<h2 id="rm-cmd-x86-p4-nocona.msrs.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.msrs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.pregs-fpu.html"><a id="rm-cmd-x86-p4-nocona.pregs-fpu.html:x86-p4-nocona.pregs-fpu"></a>
<h1 id="rm-cmd-x86-p4-nocona.pregs-fpu.html:x86-p4-nocona.pregs-fpu"><a href="#rm-cmd-x86-p4-nocona.pregs-fpu.html:x86-p4-nocona.pregs-fpu">&lt;x86-p4-nocona&gt;.pregs-fpu</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.pregs-fpu.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.pregs-fpu.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.pregs-fpu</b> [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-p4-nocona.pregs-fpu.html:description">
<a href="#rm-cmd-x86-p4-nocona.pregs-fpu.html:description">Description</a>
</h2>
 Prints the x87 floating-point registers, using one of the formatting flags.
<p>
The <tt>-f</tt> flag prints the floating-point values of the registers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-p4-nocona.pregs-fpu.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.pregs-fpu.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.pregs-sse.html"><a id="rm-cmd-x86-p4-nocona.pregs-sse.html:x86-p4-nocona.pregs-sse"></a>
<h1 id="rm-cmd-x86-p4-nocona.pregs-sse.html:x86-p4-nocona.pregs-sse"><a href="#rm-cmd-x86-p4-nocona.pregs-sse.html:x86-p4-nocona.pregs-sse">&lt;x86-p4-nocona&gt;.pregs-sse</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.pregs-sse.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.pregs-sse.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.pregs-sse</b> [-s] [-d] [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-p4-nocona.pregs-sse.html:description">
<a href="#rm-cmd-x86-p4-nocona.pregs-sse.html:description">Description</a>
</h2>
 Prints the contents of the SSE registers, using one subregister size flag and one formatting flag.
<p>
The subregister size is selected using the either the <tt>-s</tt> flag (32-bit), or the <tt>-d</tt> flag (64-bit).
</p><p>
The formatting flags select the formatting of the output. The <tt>-f</tt> flag prints the floating-point values of the registers as decimal numbers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-p4-nocona.pregs-sse.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.pregs-sse.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.print-acpi-tables.html"><a id="rm-cmd-x86-p4-nocona.print-acpi-tables.html:x86-p4-nocona.print-acpi-tables"></a>
<h1 id="rm-cmd-x86-p4-nocona.print-acpi-tables.html:x86-p4-nocona.print-acpi-tables"><a href="#rm-cmd-x86-p4-nocona.print-acpi-tables.html:x86-p4-nocona.print-acpi-tables">&lt;x86-p4-nocona&gt;.print-acpi-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.print-acpi-tables.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.print-acpi-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.print-acpi-tables</b> [<i>dsdt_file</i>] [<i>ssdt_file</i>] <br>
<h2 id="rm-cmd-x86-p4-nocona.print-acpi-tables.html:description">
<a href="#rm-cmd-x86-p4-nocona.print-acpi-tables.html:description">Description</a>
</h2>
 Print all Advanced Configuration and Power Interface (ACPI) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early.
<p>
This command relies on locating the RSDP using the IA-PC method from the ACPI specification. If the system BIOS puts the RSDP outside of the areas defined by the IA-PC method, then the command will fail due to the RSDP not being found.
</p><p>
Raw data from the DSDT and/or the SSDT tables are written to the given file name using <i>dsdt_file</i> and <i>ssdt_file</i> respectively. 
</p><h2 id="rm-cmd-x86-p4-nocona.print-acpi-tables.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.print-acpi-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.print-gdt.html"><a id="rm-cmd-x86-p4-nocona.print-gdt.html:x86-p4-nocona.print-gdt"></a>
<h1 id="rm-cmd-x86-p4-nocona.print-gdt.html:x86-p4-nocona.print-gdt"><a href="#rm-cmd-x86-p4-nocona.print-gdt.html:x86-p4-nocona.print-gdt">&lt;x86-p4-nocona&gt;.print-gdt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.print-gdt.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.print-gdt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.print-gdt</b><br>
<h2 id="rm-cmd-x86-p4-nocona.print-gdt.html:description">
<a href="#rm-cmd-x86-p4-nocona.print-gdt.html:description">Description</a>
</h2>
 Print all descriptors in the Global Descriptor Table (GDT). Only usable in protected mode. 
<h2 id="rm-cmd-x86-p4-nocona.print-gdt.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.print-gdt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.print-idt.html"><a id="rm-cmd-x86-p4-nocona.print-idt.html:x86-p4-nocona.print-idt"></a>
<h1 id="rm-cmd-x86-p4-nocona.print-idt.html:x86-p4-nocona.print-idt"><a href="#rm-cmd-x86-p4-nocona.print-idt.html:x86-p4-nocona.print-idt">&lt;x86-p4-nocona&gt;.print-idt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.print-idt.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.print-idt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.print-idt</b><br>
<h2 id="rm-cmd-x86-p4-nocona.print-idt.html:description">
<a href="#rm-cmd-x86-p4-nocona.print-idt.html:description">Description</a>
</h2>
 Print all descriptors in the Interrupt Descriptor Table (IDT). 
<h2 id="rm-cmd-x86-p4-nocona.print-idt.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.print-idt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.print-mp-tables.html"><a id="rm-cmd-x86-p4-nocona.print-mp-tables.html:x86-p4-nocona.print-mp-tables"></a>
<h1 id="rm-cmd-x86-p4-nocona.print-mp-tables.html:x86-p4-nocona.print-mp-tables"><a href="#rm-cmd-x86-p4-nocona.print-mp-tables.html:x86-p4-nocona.print-mp-tables">&lt;x86-p4-nocona&gt;.print-mp-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.print-mp-tables.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.print-mp-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.print-mp-tables</b><br>
<h2 id="rm-cmd-x86-p4-nocona.print-mp-tables.html:description">
<a href="#rm-cmd-x86-p4-nocona.print-mp-tables.html:description">Description</a>
</h2>
 Print all MultiProcessor specification (MPS) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early. 
<h2 id="rm-cmd-x86-p4-nocona.print-mp-tables.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.print-mp-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.print-tss.html"><a id="rm-cmd-x86-p4-nocona.print-tss.html:x86-p4-nocona.print-tss"></a>
<h1 id="rm-cmd-x86-p4-nocona.print-tss.html:x86-p4-nocona.print-tss"><a href="#rm-cmd-x86-p4-nocona.print-tss.html:x86-p4-nocona.print-tss">&lt;x86-p4-nocona&gt;.print-tss</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.print-tss.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.print-tss.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.print-tss</b><br>
<h2 id="rm-cmd-x86-p4-nocona.print-tss.html:description">
<a href="#rm-cmd-x86-p4-nocona.print-tss.html:description">Description</a>
</h2>
 Print the current task state structure. 
<h2 id="rm-cmd-x86-p4-nocona.print-tss.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.print-tss.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.print-vmcs.html"><a id="rm-cmd-x86-p4-nocona.print-vmcs.html:x86-p4-nocona.print-vmcs"></a>
<h1 id="rm-cmd-x86-p4-nocona.print-vmcs.html:x86-p4-nocona.print-vmcs"><a href="#rm-cmd-x86-p4-nocona.print-vmcs.html:x86-p4-nocona.print-vmcs">&lt;x86-p4-nocona&gt;.print-vmcs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.print-vmcs.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.print-vmcs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.print-vmcs</b> [<i>vmcs-ptr</i>] <br>
<h2 id="rm-cmd-x86-p4-nocona.print-vmcs.html:description">
<a href="#rm-cmd-x86-p4-nocona.print-vmcs.html:description">Description</a>
</h2>
 Print all fields in the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). If <i>vmcs-ptr</i> is given it should be a VMCS pointer and the VMCS is read from memory. Without argument and if this command is used in VMX operation, the current VMCS is printed.
<h2 id="rm-cmd-x86-p4-nocona.print-vmcs.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.print-vmcs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-p4-nocona.print-vmcs.html:see-also">
<a href="#rm-cmd-x86-p4-nocona.print-vmcs.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-p4-nocona.print-vmx-cap.html">&lt;x86-p4-nocona&gt;.print-vmx-cap</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.print-vmx-cap.html"><a id="rm-cmd-x86-p4-nocona.print-vmx-cap.html:x86-p4-nocona.print-vmx-cap"></a>
<h1 id="rm-cmd-x86-p4-nocona.print-vmx-cap.html:x86-p4-nocona.print-vmx-cap"><a href="#rm-cmd-x86-p4-nocona.print-vmx-cap.html:x86-p4-nocona.print-vmx-cap">&lt;x86-p4-nocona&gt;.print-vmx-cap</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.print-vmx-cap.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.print-vmx-cap.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.print-vmx-cap</b><br>
<h2 id="rm-cmd-x86-p4-nocona.print-vmx-cap.html:description">
<a href="#rm-cmd-x86-p4-nocona.print-vmx-cap.html:description">Description</a>
</h2>
 Print VMX capabilities CPU model provides to guest. 
<h2 id="rm-cmd-x86-p4-nocona.print-vmx-cap.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.print-vmx-cap.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.status.html"><a id="rm-cmd-x86-p4-nocona.status.html:x86-p4-nocona.status"></a>
<h1 id="rm-cmd-x86-p4-nocona.status.html:x86-p4-nocona.status"><a href="#rm-cmd-x86-p4-nocona.status.html:x86-p4-nocona.status">&lt;x86-p4-nocona&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.status.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.status</b><br>
<h2 id="rm-cmd-x86-p4-nocona.status.html:description">
<a href="#rm-cmd-x86-p4-nocona.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x86-p4-nocona.status.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.tablewalk.html"><a id="rm-cmd-x86-p4-nocona.tablewalk.html:x86-p4-nocona.tablewalk"></a>
<h1 id="rm-cmd-x86-p4-nocona.tablewalk.html:x86-p4-nocona.tablewalk"><a href="#rm-cmd-x86-p4-nocona.tablewalk.html:x86-p4-nocona.tablewalk">&lt;x86-p4-nocona&gt;.tablewalk</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.tablewalk.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.tablewalk.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.tablewalk</b> <i>address</i> <br>
<h2 id="rm-cmd-x86-p4-nocona.tablewalk.html:description">
<a href="#rm-cmd-x86-p4-nocona.tablewalk.html:description">Description</a>
</h2>
 Translate a linear <i>address</i> to a physical address. Traverses the current paging table and prints information about every step along the way. 
<h2 id="rm-cmd-x86-p4-nocona.tablewalk.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.tablewalk.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.trace-segreg.html"><a id="rm-cmd-x86-p4-nocona.trace-segreg.html:x86-p4-nocona.trace-segreg"></a>
<a id="rm-cmd-x86-p4-nocona.trace-segreg.html:x86-p4-nocona.untrace-segreg"></a>
<h1 id="rm-cmd-x86-p4-nocona.trace-segreg.html:x86-p4-nocona.trace-segreg"><a href="#rm-cmd-x86-p4-nocona.trace-segreg.html:x86-p4-nocona.trace-segreg">&lt;x86-p4-nocona&gt;.trace-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.trace-segreg.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.trace-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.trace-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-p4-nocona&gt;.untrace-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-p4-nocona.trace-segreg.html:description">
<a href="#rm-cmd-x86-p4-nocona.trace-segreg.html:description">Description</a>
</h2>
 Enables and disables tracing of segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all segment register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses currently being traced.
</p><h2 id="rm-cmd-x86-p4-nocona.trace-segreg.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.trace-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-p4-nocona.trace-segreg.html:see-also">
<a href="#rm-cmd-x86-p4-nocona.trace-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-p4-nocona.break-segreg.html">&lt;x86-p4-nocona&gt;.break-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.unbreak-processor-reset.html"><a id="rm-cmd-x86-p4-nocona.unbreak-processor-reset.html:x86-p4-nocona.unbreak-processor-reset"></a>
<h1 id="rm-cmd-x86-p4-nocona.unbreak-processor-reset.html:x86-p4-nocona.unbreak-processor-reset"><a href="#rm-cmd-x86-p4-nocona.unbreak-processor-reset.html:x86-p4-nocona.unbreak-processor-reset">&lt;x86-p4-nocona&gt;.unbreak-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.unbreak-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.unbreak-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.unbreak-processor-reset</b><br>
<h2 id="rm-cmd-x86-p4-nocona.unbreak-processor-reset.html:description">
<a href="#rm-cmd-x86-p4-nocona.unbreak-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to no longer stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-p4-nocona.unbreak-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.unbreak-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4-nocona.wait-for-processor-reset.html"><a id="rm-cmd-x86-p4-nocona.wait-for-processor-reset.html:x86-p4-nocona.wait-for-processor-reset"></a>
<h1 id="rm-cmd-x86-p4-nocona.wait-for-processor-reset.html:x86-p4-nocona.wait-for-processor-reset"><a href="#rm-cmd-x86-p4-nocona.wait-for-processor-reset.html:x86-p4-nocona.wait-for-processor-reset">&lt;x86-p4-nocona&gt;.wait-for-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4-nocona.wait-for-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-p4-nocona.wait-for-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4-nocona&gt;.wait-for-processor-reset</b><br>
<h2 id="rm-cmd-x86-p4-nocona.wait-for-processor-reset.html:description">
<a href="#rm-cmd-x86-p4-nocona.wait-for-processor-reset.html:description">Description</a>
</h2>
 Postpones execution of a script branch until a processor receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-p4-nocona.wait-for-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-p4-nocona.wait-for-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-p4-nocona.wait-for-processor-reset.html:see-also">
<a href="#rm-cmd-x86-p4-nocona.wait-for-processor-reset.html:see-also">See Also</a>
</h2>script-branch
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.aprof-views.html"><a id="rm-cmd-x86-p4e-model4.aprof-views.html:x86-p4e-model4.aprof-views"></a>
<h1 id="rm-cmd-x86-p4e-model4.aprof-views.html:x86-p4e-model4.aprof-views"><a href="#rm-cmd-x86-p4e-model4.aprof-views.html:x86-p4e-model4.aprof-views">&lt;x86-p4e-model4&gt;.aprof-views</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.aprof-views.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.aprof-views.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.aprof-views</b> [<i>add</i>] [<i>remove</i>] [<i>view</i>] [-clear] <br>
<h2 id="rm-cmd-x86-p4e-model4.aprof-views.html:description">
<a href="#rm-cmd-x86-p4e-model4.aprof-views.html:description">Description</a>
</h2>
 Determines which address profiler views are displayed alongside disassembled code.
<p>
The <i>add</i> and <i>view</i> arguments select an address profiler view to add to the list. Alternatively, the <i>remove</i> and <i>view</i> arguments specify an address profiler view to remove from the list. <i>view</i> defaults to 0 if not specified.
</p><p>
If called with the <tt>-clear</tt> flag, remove all address profiler views from the list.
</p><p>
If called without arguments, print a detailed list of the currently selected address profiler views for the processor. 
</p><h2 id="rm-cmd-x86-p4e-model4.aprof-views.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.aprof-views.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.break-processor-reset.html"><a id="rm-cmd-x86-p4e-model4.break-processor-reset.html:x86-p4e-model4.break-processor-reset"></a>
<h1 id="rm-cmd-x86-p4e-model4.break-processor-reset.html:x86-p4e-model4.break-processor-reset"><a href="#rm-cmd-x86-p4e-model4.break-processor-reset.html:x86-p4e-model4.break-processor-reset">&lt;x86-p4e-model4&gt;.break-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.break-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.break-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.break-processor-reset</b><br>
<h2 id="rm-cmd-x86-p4e-model4.break-processor-reset.html:description">
<a href="#rm-cmd-x86-p4e-model4.break-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-p4e-model4.break-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.break-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.break-segreg.html"><a id="rm-cmd-x86-p4e-model4.break-segreg.html:x86-p4e-model4.break-segreg"></a>
<a id="rm-cmd-x86-p4e-model4.break-segreg.html:x86-p4e-model4.unbreak-segreg"></a>
<h1 id="rm-cmd-x86-p4e-model4.break-segreg.html:x86-p4e-model4.break-segreg"><a href="#rm-cmd-x86-p4e-model4.break-segreg.html:x86-p4e-model4.break-segreg">&lt;x86-p4e-model4&gt;.break-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.break-segreg.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.break-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.break-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-p4e-model4&gt;.unbreak-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-p4e-model4.break-segreg.html:description">
<a href="#rm-cmd-x86-p4e-model4.break-segreg.html:description">Description</a>
</h2>
 Enables and disables breaking simulation on segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all control register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses on which a breakpoint will trigger.
</p><h2 id="rm-cmd-x86-p4e-model4.break-segreg.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.break-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-p4e-model4.break-segreg.html:see-also">
<a href="#rm-cmd-x86-p4e-model4.break-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-p4e-model4.trace-segreg.html">&lt;x86-p4e-model4&gt;.trace-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.info.html"><a id="rm-cmd-x86-p4e-model4.info.html:x86-p4e-model4.info"></a>
<h1 id="rm-cmd-x86-p4e-model4.info.html:x86-p4e-model4.info"><a href="#rm-cmd-x86-p4e-model4.info.html:x86-p4e-model4.info">&lt;x86-p4e-model4&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.info.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.info</b><br>
<h2 id="rm-cmd-x86-p4e-model4.info.html:description">
<a href="#rm-cmd-x86-p4e-model4.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x86-p4e-model4.info.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.memory-configuration.html"><a id="rm-cmd-x86-p4e-model4.memory-configuration.html:x86-p4e-model4.memory-configuration"></a>
<h1 id="rm-cmd-x86-p4e-model4.memory-configuration.html:x86-p4e-model4.memory-configuration"><a href="#rm-cmd-x86-p4e-model4.memory-configuration.html:x86-p4e-model4.memory-configuration">&lt;x86-p4e-model4&gt;.memory-configuration</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.memory-configuration.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.memory-configuration.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.memory-configuration</b><br>
<h2 id="rm-cmd-x86-p4e-model4.memory-configuration.html:description">
<a href="#rm-cmd-x86-p4e-model4.memory-configuration.html:description">Description</a>
</h2>
 Print the processors memory configuration. Depending on the processor type, this may include MTRR information, HyperTransport routing information, DRAM configuration, and other memory configuration related information. 
<h2 id="rm-cmd-x86-p4e-model4.memory-configuration.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.memory-configuration.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.msrs.html"><a id="rm-cmd-x86-p4e-model4.msrs.html:x86-p4e-model4.msrs"></a>
<h1 id="rm-cmd-x86-p4e-model4.msrs.html:x86-p4e-model4.msrs"><a href="#rm-cmd-x86-p4e-model4.msrs.html:x86-p4e-model4.msrs">&lt;x86-p4e-model4&gt;.msrs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.msrs.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.msrs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.msrs</b><br>
<h2 id="rm-cmd-x86-p4e-model4.msrs.html:description">
<a href="#rm-cmd-x86-p4e-model4.msrs.html:description">Description</a>
</h2>
 Print model specific registers. MSRs not included in the output are either not supported, not implemented, read-only, or must be accessed through other attributes. 
<h2 id="rm-cmd-x86-p4e-model4.msrs.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.msrs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.pregs-fpu.html"><a id="rm-cmd-x86-p4e-model4.pregs-fpu.html:x86-p4e-model4.pregs-fpu"></a>
<h1 id="rm-cmd-x86-p4e-model4.pregs-fpu.html:x86-p4e-model4.pregs-fpu"><a href="#rm-cmd-x86-p4e-model4.pregs-fpu.html:x86-p4e-model4.pregs-fpu">&lt;x86-p4e-model4&gt;.pregs-fpu</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.pregs-fpu.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.pregs-fpu.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.pregs-fpu</b> [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-p4e-model4.pregs-fpu.html:description">
<a href="#rm-cmd-x86-p4e-model4.pregs-fpu.html:description">Description</a>
</h2>
 Prints the x87 floating-point registers, using one of the formatting flags.
<p>
The <tt>-f</tt> flag prints the floating-point values of the registers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-p4e-model4.pregs-fpu.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.pregs-fpu.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.pregs-sse.html"><a id="rm-cmd-x86-p4e-model4.pregs-sse.html:x86-p4e-model4.pregs-sse"></a>
<h1 id="rm-cmd-x86-p4e-model4.pregs-sse.html:x86-p4e-model4.pregs-sse"><a href="#rm-cmd-x86-p4e-model4.pregs-sse.html:x86-p4e-model4.pregs-sse">&lt;x86-p4e-model4&gt;.pregs-sse</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.pregs-sse.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.pregs-sse.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.pregs-sse</b> [-s] [-d] [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-p4e-model4.pregs-sse.html:description">
<a href="#rm-cmd-x86-p4e-model4.pregs-sse.html:description">Description</a>
</h2>
 Prints the contents of the SSE registers, using one subregister size flag and one formatting flag.
<p>
The subregister size is selected using the either the <tt>-s</tt> flag (32-bit), or the <tt>-d</tt> flag (64-bit).
</p><p>
The formatting flags select the formatting of the output. The <tt>-f</tt> flag prints the floating-point values of the registers as decimal numbers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-p4e-model4.pregs-sse.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.pregs-sse.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.print-acpi-tables.html"><a id="rm-cmd-x86-p4e-model4.print-acpi-tables.html:x86-p4e-model4.print-acpi-tables"></a>
<h1 id="rm-cmd-x86-p4e-model4.print-acpi-tables.html:x86-p4e-model4.print-acpi-tables"><a href="#rm-cmd-x86-p4e-model4.print-acpi-tables.html:x86-p4e-model4.print-acpi-tables">&lt;x86-p4e-model4&gt;.print-acpi-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.print-acpi-tables.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.print-acpi-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.print-acpi-tables</b> [<i>dsdt_file</i>] [<i>ssdt_file</i>] <br>
<h2 id="rm-cmd-x86-p4e-model4.print-acpi-tables.html:description">
<a href="#rm-cmd-x86-p4e-model4.print-acpi-tables.html:description">Description</a>
</h2>
 Print all Advanced Configuration and Power Interface (ACPI) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early.
<p>
This command relies on locating the RSDP using the IA-PC method from the ACPI specification. If the system BIOS puts the RSDP outside of the areas defined by the IA-PC method, then the command will fail due to the RSDP not being found.
</p><p>
Raw data from the DSDT and/or the SSDT tables are written to the given file name using <i>dsdt_file</i> and <i>ssdt_file</i> respectively. 
</p><h2 id="rm-cmd-x86-p4e-model4.print-acpi-tables.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.print-acpi-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.print-gdt.html"><a id="rm-cmd-x86-p4e-model4.print-gdt.html:x86-p4e-model4.print-gdt"></a>
<h1 id="rm-cmd-x86-p4e-model4.print-gdt.html:x86-p4e-model4.print-gdt"><a href="#rm-cmd-x86-p4e-model4.print-gdt.html:x86-p4e-model4.print-gdt">&lt;x86-p4e-model4&gt;.print-gdt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.print-gdt.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.print-gdt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.print-gdt</b><br>
<h2 id="rm-cmd-x86-p4e-model4.print-gdt.html:description">
<a href="#rm-cmd-x86-p4e-model4.print-gdt.html:description">Description</a>
</h2>
 Print all descriptors in the Global Descriptor Table (GDT). Only usable in protected mode. 
<h2 id="rm-cmd-x86-p4e-model4.print-gdt.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.print-gdt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.print-idt.html"><a id="rm-cmd-x86-p4e-model4.print-idt.html:x86-p4e-model4.print-idt"></a>
<h1 id="rm-cmd-x86-p4e-model4.print-idt.html:x86-p4e-model4.print-idt"><a href="#rm-cmd-x86-p4e-model4.print-idt.html:x86-p4e-model4.print-idt">&lt;x86-p4e-model4&gt;.print-idt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.print-idt.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.print-idt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.print-idt</b><br>
<h2 id="rm-cmd-x86-p4e-model4.print-idt.html:description">
<a href="#rm-cmd-x86-p4e-model4.print-idt.html:description">Description</a>
</h2>
 Print all descriptors in the Interrupt Descriptor Table (IDT). 
<h2 id="rm-cmd-x86-p4e-model4.print-idt.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.print-idt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.print-mp-tables.html"><a id="rm-cmd-x86-p4e-model4.print-mp-tables.html:x86-p4e-model4.print-mp-tables"></a>
<h1 id="rm-cmd-x86-p4e-model4.print-mp-tables.html:x86-p4e-model4.print-mp-tables"><a href="#rm-cmd-x86-p4e-model4.print-mp-tables.html:x86-p4e-model4.print-mp-tables">&lt;x86-p4e-model4&gt;.print-mp-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.print-mp-tables.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.print-mp-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.print-mp-tables</b><br>
<h2 id="rm-cmd-x86-p4e-model4.print-mp-tables.html:description">
<a href="#rm-cmd-x86-p4e-model4.print-mp-tables.html:description">Description</a>
</h2>
 Print all MultiProcessor specification (MPS) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early. 
<h2 id="rm-cmd-x86-p4e-model4.print-mp-tables.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.print-mp-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.print-tss.html"><a id="rm-cmd-x86-p4e-model4.print-tss.html:x86-p4e-model4.print-tss"></a>
<h1 id="rm-cmd-x86-p4e-model4.print-tss.html:x86-p4e-model4.print-tss"><a href="#rm-cmd-x86-p4e-model4.print-tss.html:x86-p4e-model4.print-tss">&lt;x86-p4e-model4&gt;.print-tss</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.print-tss.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.print-tss.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.print-tss</b><br>
<h2 id="rm-cmd-x86-p4e-model4.print-tss.html:description">
<a href="#rm-cmd-x86-p4e-model4.print-tss.html:description">Description</a>
</h2>
 Print the current task state structure. 
<h2 id="rm-cmd-x86-p4e-model4.print-tss.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.print-tss.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.print-vmcs.html"><a id="rm-cmd-x86-p4e-model4.print-vmcs.html:x86-p4e-model4.print-vmcs"></a>
<h1 id="rm-cmd-x86-p4e-model4.print-vmcs.html:x86-p4e-model4.print-vmcs"><a href="#rm-cmd-x86-p4e-model4.print-vmcs.html:x86-p4e-model4.print-vmcs">&lt;x86-p4e-model4&gt;.print-vmcs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.print-vmcs.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.print-vmcs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.print-vmcs</b> [<i>vmcs-ptr</i>] <br>
<h2 id="rm-cmd-x86-p4e-model4.print-vmcs.html:description">
<a href="#rm-cmd-x86-p4e-model4.print-vmcs.html:description">Description</a>
</h2>
 Print all fields in the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). If <i>vmcs-ptr</i> is given it should be a VMCS pointer and the VMCS is read from memory. Without argument and if this command is used in VMX operation, the current VMCS is printed.
<h2 id="rm-cmd-x86-p4e-model4.print-vmcs.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.print-vmcs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-p4e-model4.print-vmcs.html:see-also">
<a href="#rm-cmd-x86-p4e-model4.print-vmcs.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-p4e-model4.print-vmx-cap.html">&lt;x86-p4e-model4&gt;.print-vmx-cap</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.print-vmx-cap.html"><a id="rm-cmd-x86-p4e-model4.print-vmx-cap.html:x86-p4e-model4.print-vmx-cap"></a>
<h1 id="rm-cmd-x86-p4e-model4.print-vmx-cap.html:x86-p4e-model4.print-vmx-cap"><a href="#rm-cmd-x86-p4e-model4.print-vmx-cap.html:x86-p4e-model4.print-vmx-cap">&lt;x86-p4e-model4&gt;.print-vmx-cap</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.print-vmx-cap.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.print-vmx-cap.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.print-vmx-cap</b><br>
<h2 id="rm-cmd-x86-p4e-model4.print-vmx-cap.html:description">
<a href="#rm-cmd-x86-p4e-model4.print-vmx-cap.html:description">Description</a>
</h2>
 Print VMX capabilities CPU model provides to guest. 
<h2 id="rm-cmd-x86-p4e-model4.print-vmx-cap.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.print-vmx-cap.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.status.html"><a id="rm-cmd-x86-p4e-model4.status.html:x86-p4e-model4.status"></a>
<h1 id="rm-cmd-x86-p4e-model4.status.html:x86-p4e-model4.status"><a href="#rm-cmd-x86-p4e-model4.status.html:x86-p4e-model4.status">&lt;x86-p4e-model4&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.status.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.status</b><br>
<h2 id="rm-cmd-x86-p4e-model4.status.html:description">
<a href="#rm-cmd-x86-p4e-model4.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x86-p4e-model4.status.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.tablewalk.html"><a id="rm-cmd-x86-p4e-model4.tablewalk.html:x86-p4e-model4.tablewalk"></a>
<h1 id="rm-cmd-x86-p4e-model4.tablewalk.html:x86-p4e-model4.tablewalk"><a href="#rm-cmd-x86-p4e-model4.tablewalk.html:x86-p4e-model4.tablewalk">&lt;x86-p4e-model4&gt;.tablewalk</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.tablewalk.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.tablewalk.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.tablewalk</b> <i>address</i> <br>
<h2 id="rm-cmd-x86-p4e-model4.tablewalk.html:description">
<a href="#rm-cmd-x86-p4e-model4.tablewalk.html:description">Description</a>
</h2>
 Translate a linear <i>address</i> to a physical address. Traverses the current paging table and prints information about every step along the way. 
<h2 id="rm-cmd-x86-p4e-model4.tablewalk.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.tablewalk.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.trace-segreg.html"><a id="rm-cmd-x86-p4e-model4.trace-segreg.html:x86-p4e-model4.trace-segreg"></a>
<a id="rm-cmd-x86-p4e-model4.trace-segreg.html:x86-p4e-model4.untrace-segreg"></a>
<h1 id="rm-cmd-x86-p4e-model4.trace-segreg.html:x86-p4e-model4.trace-segreg"><a href="#rm-cmd-x86-p4e-model4.trace-segreg.html:x86-p4e-model4.trace-segreg">&lt;x86-p4e-model4&gt;.trace-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.trace-segreg.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.trace-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.trace-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-p4e-model4&gt;.untrace-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-p4e-model4.trace-segreg.html:description">
<a href="#rm-cmd-x86-p4e-model4.trace-segreg.html:description">Description</a>
</h2>
 Enables and disables tracing of segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all segment register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses currently being traced.
</p><h2 id="rm-cmd-x86-p4e-model4.trace-segreg.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.trace-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-p4e-model4.trace-segreg.html:see-also">
<a href="#rm-cmd-x86-p4e-model4.trace-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-p4e-model4.break-segreg.html">&lt;x86-p4e-model4&gt;.break-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.unbreak-processor-reset.html"><a id="rm-cmd-x86-p4e-model4.unbreak-processor-reset.html:x86-p4e-model4.unbreak-processor-reset"></a>
<h1 id="rm-cmd-x86-p4e-model4.unbreak-processor-reset.html:x86-p4e-model4.unbreak-processor-reset"><a href="#rm-cmd-x86-p4e-model4.unbreak-processor-reset.html:x86-p4e-model4.unbreak-processor-reset">&lt;x86-p4e-model4&gt;.unbreak-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.unbreak-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.unbreak-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.unbreak-processor-reset</b><br>
<h2 id="rm-cmd-x86-p4e-model4.unbreak-processor-reset.html:description">
<a href="#rm-cmd-x86-p4e-model4.unbreak-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to no longer stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-p4e-model4.unbreak-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.unbreak-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e-model4.wait-for-processor-reset.html"><a id="rm-cmd-x86-p4e-model4.wait-for-processor-reset.html:x86-p4e-model4.wait-for-processor-reset"></a>
<h1 id="rm-cmd-x86-p4e-model4.wait-for-processor-reset.html:x86-p4e-model4.wait-for-processor-reset"><a href="#rm-cmd-x86-p4e-model4.wait-for-processor-reset.html:x86-p4e-model4.wait-for-processor-reset">&lt;x86-p4e-model4&gt;.wait-for-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e-model4.wait-for-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-p4e-model4.wait-for-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e-model4&gt;.wait-for-processor-reset</b><br>
<h2 id="rm-cmd-x86-p4e-model4.wait-for-processor-reset.html:description">
<a href="#rm-cmd-x86-p4e-model4.wait-for-processor-reset.html:description">Description</a>
</h2>
 Postpones execution of a script branch until a processor receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-p4e-model4.wait-for-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-p4e-model4.wait-for-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-p4e-model4.wait-for-processor-reset.html:see-also">
<a href="#rm-cmd-x86-p4e-model4.wait-for-processor-reset.html:see-also">See Also</a>
</h2>script-branch
</section></section><section class="page" id="rm-cmd-x86-p4e.aprof-views.html"><a id="rm-cmd-x86-p4e.aprof-views.html:x86-p4e.aprof-views"></a>
<h1 id="rm-cmd-x86-p4e.aprof-views.html:x86-p4e.aprof-views"><a href="#rm-cmd-x86-p4e.aprof-views.html:x86-p4e.aprof-views">&lt;x86-p4e&gt;.aprof-views</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.aprof-views.html:synopsis">
<a href="#rm-cmd-x86-p4e.aprof-views.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.aprof-views</b> [<i>add</i>] [<i>remove</i>] [<i>view</i>] [-clear] <br>
<h2 id="rm-cmd-x86-p4e.aprof-views.html:description">
<a href="#rm-cmd-x86-p4e.aprof-views.html:description">Description</a>
</h2>
 Determines which address profiler views are displayed alongside disassembled code.
<p>
The <i>add</i> and <i>view</i> arguments select an address profiler view to add to the list. Alternatively, the <i>remove</i> and <i>view</i> arguments specify an address profiler view to remove from the list. <i>view</i> defaults to 0 if not specified.
</p><p>
If called with the <tt>-clear</tt> flag, remove all address profiler views from the list.
</p><p>
If called without arguments, print a detailed list of the currently selected address profiler views for the processor. 
</p><h2 id="rm-cmd-x86-p4e.aprof-views.html:provided-by">
<a href="#rm-cmd-x86-p4e.aprof-views.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.break-processor-reset.html"><a id="rm-cmd-x86-p4e.break-processor-reset.html:x86-p4e.break-processor-reset"></a>
<h1 id="rm-cmd-x86-p4e.break-processor-reset.html:x86-p4e.break-processor-reset"><a href="#rm-cmd-x86-p4e.break-processor-reset.html:x86-p4e.break-processor-reset">&lt;x86-p4e&gt;.break-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.break-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-p4e.break-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.break-processor-reset</b><br>
<h2 id="rm-cmd-x86-p4e.break-processor-reset.html:description">
<a href="#rm-cmd-x86-p4e.break-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-p4e.break-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-p4e.break-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.break-segreg.html"><a id="rm-cmd-x86-p4e.break-segreg.html:x86-p4e.break-segreg"></a>
<a id="rm-cmd-x86-p4e.break-segreg.html:x86-p4e.unbreak-segreg"></a>
<h1 id="rm-cmd-x86-p4e.break-segreg.html:x86-p4e.break-segreg"><a href="#rm-cmd-x86-p4e.break-segreg.html:x86-p4e.break-segreg">&lt;x86-p4e&gt;.break-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.break-segreg.html:synopsis">
<a href="#rm-cmd-x86-p4e.break-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.break-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-p4e&gt;.unbreak-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-p4e.break-segreg.html:description">
<a href="#rm-cmd-x86-p4e.break-segreg.html:description">Description</a>
</h2>
 Enables and disables breaking simulation on segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all control register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses on which a breakpoint will trigger.
</p><h2 id="rm-cmd-x86-p4e.break-segreg.html:provided-by">
<a href="#rm-cmd-x86-p4e.break-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-p4e.break-segreg.html:see-also">
<a href="#rm-cmd-x86-p4e.break-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-p4e.trace-segreg.html">&lt;x86-p4e&gt;.trace-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.info.html"><a id="rm-cmd-x86-p4e.info.html:x86-p4e.info"></a>
<h1 id="rm-cmd-x86-p4e.info.html:x86-p4e.info"><a href="#rm-cmd-x86-p4e.info.html:x86-p4e.info">&lt;x86-p4e&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.info.html:synopsis">
<a href="#rm-cmd-x86-p4e.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.info</b><br>
<h2 id="rm-cmd-x86-p4e.info.html:description">
<a href="#rm-cmd-x86-p4e.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x86-p4e.info.html:provided-by">
<a href="#rm-cmd-x86-p4e.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.memory-configuration.html"><a id="rm-cmd-x86-p4e.memory-configuration.html:x86-p4e.memory-configuration"></a>
<h1 id="rm-cmd-x86-p4e.memory-configuration.html:x86-p4e.memory-configuration"><a href="#rm-cmd-x86-p4e.memory-configuration.html:x86-p4e.memory-configuration">&lt;x86-p4e&gt;.memory-configuration</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.memory-configuration.html:synopsis">
<a href="#rm-cmd-x86-p4e.memory-configuration.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.memory-configuration</b><br>
<h2 id="rm-cmd-x86-p4e.memory-configuration.html:description">
<a href="#rm-cmd-x86-p4e.memory-configuration.html:description">Description</a>
</h2>
 Print the processors memory configuration. Depending on the processor type, this may include MTRR information, HyperTransport routing information, DRAM configuration, and other memory configuration related information. 
<h2 id="rm-cmd-x86-p4e.memory-configuration.html:provided-by">
<a href="#rm-cmd-x86-p4e.memory-configuration.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.msrs.html"><a id="rm-cmd-x86-p4e.msrs.html:x86-p4e.msrs"></a>
<h1 id="rm-cmd-x86-p4e.msrs.html:x86-p4e.msrs"><a href="#rm-cmd-x86-p4e.msrs.html:x86-p4e.msrs">&lt;x86-p4e&gt;.msrs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.msrs.html:synopsis">
<a href="#rm-cmd-x86-p4e.msrs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.msrs</b><br>
<h2 id="rm-cmd-x86-p4e.msrs.html:description">
<a href="#rm-cmd-x86-p4e.msrs.html:description">Description</a>
</h2>
 Print model specific registers. MSRs not included in the output are either not supported, not implemented, read-only, or must be accessed through other attributes. 
<h2 id="rm-cmd-x86-p4e.msrs.html:provided-by">
<a href="#rm-cmd-x86-p4e.msrs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.pregs-fpu.html"><a id="rm-cmd-x86-p4e.pregs-fpu.html:x86-p4e.pregs-fpu"></a>
<h1 id="rm-cmd-x86-p4e.pregs-fpu.html:x86-p4e.pregs-fpu"><a href="#rm-cmd-x86-p4e.pregs-fpu.html:x86-p4e.pregs-fpu">&lt;x86-p4e&gt;.pregs-fpu</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.pregs-fpu.html:synopsis">
<a href="#rm-cmd-x86-p4e.pregs-fpu.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.pregs-fpu</b> [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-p4e.pregs-fpu.html:description">
<a href="#rm-cmd-x86-p4e.pregs-fpu.html:description">Description</a>
</h2>
 Prints the x87 floating-point registers, using one of the formatting flags.
<p>
The <tt>-f</tt> flag prints the floating-point values of the registers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-p4e.pregs-fpu.html:provided-by">
<a href="#rm-cmd-x86-p4e.pregs-fpu.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.pregs-sse.html"><a id="rm-cmd-x86-p4e.pregs-sse.html:x86-p4e.pregs-sse"></a>
<h1 id="rm-cmd-x86-p4e.pregs-sse.html:x86-p4e.pregs-sse"><a href="#rm-cmd-x86-p4e.pregs-sse.html:x86-p4e.pregs-sse">&lt;x86-p4e&gt;.pregs-sse</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.pregs-sse.html:synopsis">
<a href="#rm-cmd-x86-p4e.pregs-sse.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.pregs-sse</b> [-s] [-d] [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86-p4e.pregs-sse.html:description">
<a href="#rm-cmd-x86-p4e.pregs-sse.html:description">Description</a>
</h2>
 Prints the contents of the SSE registers, using one subregister size flag and one formatting flag.
<p>
The subregister size is selected using the either the <tt>-s</tt> flag (32-bit), or the <tt>-d</tt> flag (64-bit).
</p><p>
The formatting flags select the formatting of the output. The <tt>-f</tt> flag prints the floating-point values of the registers as decimal numbers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86-p4e.pregs-sse.html:provided-by">
<a href="#rm-cmd-x86-p4e.pregs-sse.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.print-acpi-tables.html"><a id="rm-cmd-x86-p4e.print-acpi-tables.html:x86-p4e.print-acpi-tables"></a>
<h1 id="rm-cmd-x86-p4e.print-acpi-tables.html:x86-p4e.print-acpi-tables"><a href="#rm-cmd-x86-p4e.print-acpi-tables.html:x86-p4e.print-acpi-tables">&lt;x86-p4e&gt;.print-acpi-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.print-acpi-tables.html:synopsis">
<a href="#rm-cmd-x86-p4e.print-acpi-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.print-acpi-tables</b> [<i>dsdt_file</i>] [<i>ssdt_file</i>] <br>
<h2 id="rm-cmd-x86-p4e.print-acpi-tables.html:description">
<a href="#rm-cmd-x86-p4e.print-acpi-tables.html:description">Description</a>
</h2>
 Print all Advanced Configuration and Power Interface (ACPI) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early.
<p>
This command relies on locating the RSDP using the IA-PC method from the ACPI specification. If the system BIOS puts the RSDP outside of the areas defined by the IA-PC method, then the command will fail due to the RSDP not being found.
</p><p>
Raw data from the DSDT and/or the SSDT tables are written to the given file name using <i>dsdt_file</i> and <i>ssdt_file</i> respectively. 
</p><h2 id="rm-cmd-x86-p4e.print-acpi-tables.html:provided-by">
<a href="#rm-cmd-x86-p4e.print-acpi-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.print-gdt.html"><a id="rm-cmd-x86-p4e.print-gdt.html:x86-p4e.print-gdt"></a>
<h1 id="rm-cmd-x86-p4e.print-gdt.html:x86-p4e.print-gdt"><a href="#rm-cmd-x86-p4e.print-gdt.html:x86-p4e.print-gdt">&lt;x86-p4e&gt;.print-gdt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.print-gdt.html:synopsis">
<a href="#rm-cmd-x86-p4e.print-gdt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.print-gdt</b><br>
<h2 id="rm-cmd-x86-p4e.print-gdt.html:description">
<a href="#rm-cmd-x86-p4e.print-gdt.html:description">Description</a>
</h2>
 Print all descriptors in the Global Descriptor Table (GDT). Only usable in protected mode. 
<h2 id="rm-cmd-x86-p4e.print-gdt.html:provided-by">
<a href="#rm-cmd-x86-p4e.print-gdt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.print-idt.html"><a id="rm-cmd-x86-p4e.print-idt.html:x86-p4e.print-idt"></a>
<h1 id="rm-cmd-x86-p4e.print-idt.html:x86-p4e.print-idt"><a href="#rm-cmd-x86-p4e.print-idt.html:x86-p4e.print-idt">&lt;x86-p4e&gt;.print-idt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.print-idt.html:synopsis">
<a href="#rm-cmd-x86-p4e.print-idt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.print-idt</b><br>
<h2 id="rm-cmd-x86-p4e.print-idt.html:description">
<a href="#rm-cmd-x86-p4e.print-idt.html:description">Description</a>
</h2>
 Print all descriptors in the Interrupt Descriptor Table (IDT). 
<h2 id="rm-cmd-x86-p4e.print-idt.html:provided-by">
<a href="#rm-cmd-x86-p4e.print-idt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.print-mp-tables.html"><a id="rm-cmd-x86-p4e.print-mp-tables.html:x86-p4e.print-mp-tables"></a>
<h1 id="rm-cmd-x86-p4e.print-mp-tables.html:x86-p4e.print-mp-tables"><a href="#rm-cmd-x86-p4e.print-mp-tables.html:x86-p4e.print-mp-tables">&lt;x86-p4e&gt;.print-mp-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.print-mp-tables.html:synopsis">
<a href="#rm-cmd-x86-p4e.print-mp-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.print-mp-tables</b><br>
<h2 id="rm-cmd-x86-p4e.print-mp-tables.html:description">
<a href="#rm-cmd-x86-p4e.print-mp-tables.html:description">Description</a>
</h2>
 Print all MultiProcessor specification (MPS) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early. 
<h2 id="rm-cmd-x86-p4e.print-mp-tables.html:provided-by">
<a href="#rm-cmd-x86-p4e.print-mp-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.print-tss.html"><a id="rm-cmd-x86-p4e.print-tss.html:x86-p4e.print-tss"></a>
<h1 id="rm-cmd-x86-p4e.print-tss.html:x86-p4e.print-tss"><a href="#rm-cmd-x86-p4e.print-tss.html:x86-p4e.print-tss">&lt;x86-p4e&gt;.print-tss</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.print-tss.html:synopsis">
<a href="#rm-cmd-x86-p4e.print-tss.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.print-tss</b><br>
<h2 id="rm-cmd-x86-p4e.print-tss.html:description">
<a href="#rm-cmd-x86-p4e.print-tss.html:description">Description</a>
</h2>
 Print the current task state structure. 
<h2 id="rm-cmd-x86-p4e.print-tss.html:provided-by">
<a href="#rm-cmd-x86-p4e.print-tss.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.print-vmcs.html"><a id="rm-cmd-x86-p4e.print-vmcs.html:x86-p4e.print-vmcs"></a>
<h1 id="rm-cmd-x86-p4e.print-vmcs.html:x86-p4e.print-vmcs"><a href="#rm-cmd-x86-p4e.print-vmcs.html:x86-p4e.print-vmcs">&lt;x86-p4e&gt;.print-vmcs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.print-vmcs.html:synopsis">
<a href="#rm-cmd-x86-p4e.print-vmcs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.print-vmcs</b> [<i>vmcs-ptr</i>] <br>
<h2 id="rm-cmd-x86-p4e.print-vmcs.html:description">
<a href="#rm-cmd-x86-p4e.print-vmcs.html:description">Description</a>
</h2>
 Print all fields in the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). If <i>vmcs-ptr</i> is given it should be a VMCS pointer and the VMCS is read from memory. Without argument and if this command is used in VMX operation, the current VMCS is printed.
<h2 id="rm-cmd-x86-p4e.print-vmcs.html:provided-by">
<a href="#rm-cmd-x86-p4e.print-vmcs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-p4e.print-vmcs.html:see-also">
<a href="#rm-cmd-x86-p4e.print-vmcs.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-p4e.print-vmx-cap.html">&lt;x86-p4e&gt;.print-vmx-cap</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.print-vmx-cap.html"><a id="rm-cmd-x86-p4e.print-vmx-cap.html:x86-p4e.print-vmx-cap"></a>
<h1 id="rm-cmd-x86-p4e.print-vmx-cap.html:x86-p4e.print-vmx-cap"><a href="#rm-cmd-x86-p4e.print-vmx-cap.html:x86-p4e.print-vmx-cap">&lt;x86-p4e&gt;.print-vmx-cap</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.print-vmx-cap.html:synopsis">
<a href="#rm-cmd-x86-p4e.print-vmx-cap.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.print-vmx-cap</b><br>
<h2 id="rm-cmd-x86-p4e.print-vmx-cap.html:description">
<a href="#rm-cmd-x86-p4e.print-vmx-cap.html:description">Description</a>
</h2>
 Print VMX capabilities CPU model provides to guest. 
<h2 id="rm-cmd-x86-p4e.print-vmx-cap.html:provided-by">
<a href="#rm-cmd-x86-p4e.print-vmx-cap.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.status.html"><a id="rm-cmd-x86-p4e.status.html:x86-p4e.status"></a>
<h1 id="rm-cmd-x86-p4e.status.html:x86-p4e.status"><a href="#rm-cmd-x86-p4e.status.html:x86-p4e.status">&lt;x86-p4e&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.status.html:synopsis">
<a href="#rm-cmd-x86-p4e.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.status</b><br>
<h2 id="rm-cmd-x86-p4e.status.html:description">
<a href="#rm-cmd-x86-p4e.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x86-p4e.status.html:provided-by">
<a href="#rm-cmd-x86-p4e.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.tablewalk.html"><a id="rm-cmd-x86-p4e.tablewalk.html:x86-p4e.tablewalk"></a>
<h1 id="rm-cmd-x86-p4e.tablewalk.html:x86-p4e.tablewalk"><a href="#rm-cmd-x86-p4e.tablewalk.html:x86-p4e.tablewalk">&lt;x86-p4e&gt;.tablewalk</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.tablewalk.html:synopsis">
<a href="#rm-cmd-x86-p4e.tablewalk.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.tablewalk</b> <i>address</i> <br>
<h2 id="rm-cmd-x86-p4e.tablewalk.html:description">
<a href="#rm-cmd-x86-p4e.tablewalk.html:description">Description</a>
</h2>
 Translate a linear <i>address</i> to a physical address. Traverses the current paging table and prints information about every step along the way. 
<h2 id="rm-cmd-x86-p4e.tablewalk.html:provided-by">
<a href="#rm-cmd-x86-p4e.tablewalk.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.trace-segreg.html"><a id="rm-cmd-x86-p4e.trace-segreg.html:x86-p4e.trace-segreg"></a>
<a id="rm-cmd-x86-p4e.trace-segreg.html:x86-p4e.untrace-segreg"></a>
<h1 id="rm-cmd-x86-p4e.trace-segreg.html:x86-p4e.trace-segreg"><a href="#rm-cmd-x86-p4e.trace-segreg.html:x86-p4e.trace-segreg">&lt;x86-p4e&gt;.trace-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.trace-segreg.html:synopsis">
<a href="#rm-cmd-x86-p4e.trace-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.trace-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86-p4e&gt;.untrace-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86-p4e.trace-segreg.html:description">
<a href="#rm-cmd-x86-p4e.trace-segreg.html:description">Description</a>
</h2>
 Enables and disables tracing of segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all segment register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses currently being traced.
</p><h2 id="rm-cmd-x86-p4e.trace-segreg.html:provided-by">
<a href="#rm-cmd-x86-p4e.trace-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-p4e.trace-segreg.html:see-also">
<a href="#rm-cmd-x86-p4e.trace-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86-p4e.break-segreg.html">&lt;x86-p4e&gt;.break-segreg</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.unbreak-processor-reset.html"><a id="rm-cmd-x86-p4e.unbreak-processor-reset.html:x86-p4e.unbreak-processor-reset"></a>
<h1 id="rm-cmd-x86-p4e.unbreak-processor-reset.html:x86-p4e.unbreak-processor-reset"><a href="#rm-cmd-x86-p4e.unbreak-processor-reset.html:x86-p4e.unbreak-processor-reset">&lt;x86-p4e&gt;.unbreak-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.unbreak-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-p4e.unbreak-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.unbreak-processor-reset</b><br>
<h2 id="rm-cmd-x86-p4e.unbreak-processor-reset.html:description">
<a href="#rm-cmd-x86-p4e.unbreak-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to no longer stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-p4e.unbreak-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-p4e.unbreak-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86-p4e.wait-for-processor-reset.html"><a id="rm-cmd-x86-p4e.wait-for-processor-reset.html:x86-p4e.wait-for-processor-reset"></a>
<h1 id="rm-cmd-x86-p4e.wait-for-processor-reset.html:x86-p4e.wait-for-processor-reset"><a href="#rm-cmd-x86-p4e.wait-for-processor-reset.html:x86-p4e.wait-for-processor-reset">&lt;x86-p4e&gt;.wait-for-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86-p4e.wait-for-processor-reset.html:synopsis">
<a href="#rm-cmd-x86-p4e.wait-for-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86-p4e&gt;.wait-for-processor-reset</b><br>
<h2 id="rm-cmd-x86-p4e.wait-for-processor-reset.html:description">
<a href="#rm-cmd-x86-p4e.wait-for-processor-reset.html:description">Description</a>
</h2>
 Postpones execution of a script branch until a processor receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86-p4e.wait-for-processor-reset.html:provided-by">
<a href="#rm-cmd-x86-p4e.wait-for-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86-p4e.wait-for-processor-reset.html:see-also">
<a href="#rm-cmd-x86-p4e.wait-for-processor-reset.html:see-also">See Also</a>
</h2>script-branch
</section></section><section class="page" id="rm-cmd-x86.break-vmread.html"><a id="rm-cmd-x86.break-vmread.html:x86.break-vmread"></a>
<a id="rm-cmd-x86.break-vmread.html:x86.unbreak-vmread"></a>
<a id="rm-cmd-x86.break-vmread.html:break-vmread"></a>
<a id="rm-cmd-x86.break-vmread.html:unbreak-vmread"></a>
<h1 id="rm-cmd-x86.break-vmread.html:x86.break-vmread"><a href="#rm-cmd-x86.break-vmread.html:x86.break-vmread">&lt;x86&gt;.break-vmread</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86.break-vmread.html:synopsis">
<a href="#rm-cmd-x86.break-vmread.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86&gt;.break-vmread</b> (<i>field</i>|-all|-list) <br><b>&lt;x86&gt;.unbreak-vmread</b> (<i>field</i>|-all|-list) <br><b>break-vmread</b> (<i>field</i>|-all|-list) <br><b>unbreak-vmread</b> (<i>field</i>|-all|-list) <br>
<h2 id="rm-cmd-x86.break-vmread.html:description">
<a href="#rm-cmd-x86.break-vmread.html:description">Description</a>
</h2>
 Enables and disables breaking simulation on Intel® Virtual Machine Control Structure (Intel ® VMCS) reads. When this is enabled, every time the specified VMCS field is read during simulation a message is printed. The message will name the VMCS field being read, and the value.
<p>
The <i>field</i> parameter specifies which VMCS field should be traced. The available VMCS fields depend on the simulated target.
</p><p>
Instead of a VMCS field number, the <tt>-all</tt> flag may be given. This will enable or disable breaking simulation on all VMCS fields.
</p><p>
Using the <tt>-list</tt> argument will print out the VMCS fields accesses on which a breakpoint will trigger.
</p><p>
The non-namespace variant of this command breaks the simulation on VMCS field reads on all processors that support the specified VMCS field. The namespace variant affects only the selected processor. 
</p><h2 id="rm-cmd-x86.break-vmread.html:provided-by">
<a href="#rm-cmd-x86.break-vmread.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86.break-vmread.html:see-also">
<a href="#rm-cmd-x86.break-vmread.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>, 
<a href="#rm-cmd-x86.break-vmwrite.html">break-vmwrite</a>
</section></section><section class="page" id="rm-cmd-x86.break-vmwrite.html"><a id="rm-cmd-x86.break-vmwrite.html:x86.break-vmwrite"></a>
<a id="rm-cmd-x86.break-vmwrite.html:x86.unbreak-vmwrite"></a>
<a id="rm-cmd-x86.break-vmwrite.html:break-vmwrite"></a>
<a id="rm-cmd-x86.break-vmwrite.html:unbreak-vmwrite"></a>
<h1 id="rm-cmd-x86.break-vmwrite.html:x86.break-vmwrite"><a href="#rm-cmd-x86.break-vmwrite.html:x86.break-vmwrite">&lt;x86&gt;.break-vmwrite</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86.break-vmwrite.html:synopsis">
<a href="#rm-cmd-x86.break-vmwrite.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86&gt;.break-vmwrite</b> (<i>field</i>|-all|-list) <br><b>&lt;x86&gt;.unbreak-vmwrite</b> (<i>field</i>|-all|-list) <br><b>break-vmwrite</b> (<i>field</i>|-all|-list) <br><b>unbreak-vmwrite</b> (<i>field</i>|-all|-list) <br>
<h2 id="rm-cmd-x86.break-vmwrite.html:description">
<a href="#rm-cmd-x86.break-vmwrite.html:description">Description</a>
</h2>
 Enables and disables breaking simulation on Intel® Virtual Machine Control Structure (Intel ® VMCS) updates. When this is enabled, every time the specified VMCS field is updated during simulation a message is printed. The message will name the VMCS field being read, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>field</i> parameter specifies which VMCS field should be traced. The available VMCS fields depend on the simulated target.
</p><p>
Instead of a VMCS field number, the <tt>-all</tt> flag may be given. This will enable or disable breaking simulation on all VMCS fields.
</p><p>
Using the <tt>-list</tt> argument will print out the VMCS fields accesses on which a breakpoint will trigger.
</p><p>
The non-namespace variant of this command breaks the simulation on VMCS field updates on all processors that support the specified VMCS field. The namespace variant affects only the selected processor. 
</p><h2 id="rm-cmd-x86.break-vmwrite.html:provided-by">
<a href="#rm-cmd-x86.break-vmwrite.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86.break-vmwrite.html:see-also">
<a href="#rm-cmd-x86.break-vmwrite.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86.trace-vmwrite.html">trace-vmwrite</a>, 
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>
</section></section><section class="page" id="rm-cmd-x86.trace-vmread.html"><a id="rm-cmd-x86.trace-vmread.html:x86.trace-vmread"></a>
<a id="rm-cmd-x86.trace-vmread.html:x86.untrace-vmread"></a>
<a id="rm-cmd-x86.trace-vmread.html:trace-vmread"></a>
<a id="rm-cmd-x86.trace-vmread.html:untrace-vmread"></a>
<h1 id="rm-cmd-x86.trace-vmread.html:x86.trace-vmread"><a href="#rm-cmd-x86.trace-vmread.html:x86.trace-vmread">&lt;x86&gt;.trace-vmread</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86.trace-vmread.html:synopsis">
<a href="#rm-cmd-x86.trace-vmread.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86&gt;.trace-vmread</b> (<i>field</i>|-all|-list) <br><b>&lt;x86&gt;.untrace-vmread</b> (<i>field</i>|-all|-list) <br><b>trace-vmread</b> (<i>field</i>|-all|-list) <br><b>untrace-vmread</b> (<i>field</i>|-all|-list) <br>
<h2 id="rm-cmd-x86.trace-vmread.html:description">
<a href="#rm-cmd-x86.trace-vmread.html:description">Description</a>
</h2>
 Enables and disables tracing of Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing) reads. When this is enabled, every time the specified VMCS field is read during simulation a message is printed. The message will name the VMCS field being read, and the value.
<p>
The <i>field</i> parameter specifies which VMCS field should be traced. The available VMCS fields depend on the simulated target.
</p><p>
Instead of a VMCS field number, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all VMCS fields.
</p><p>
Using the <tt>-list</tt> argument will print out the VMCS fields accesses currently being traced.
</p><p>
The non-namespace variant of this command traces VMCS field reads on all processors that support the specified VMCS field. The namespace variant affects only the selected processor. 
</p><h2 id="rm-cmd-x86.trace-vmread.html:provided-by">
<a href="#rm-cmd-x86.trace-vmread.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86.trace-vmread.html:see-also">
<a href="#rm-cmd-x86.trace-vmread.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86.break-vmread.html">break-vmread</a>, 
<a href="#rm-cmd-x86.trace-vmwrite.html">trace-vmwrite</a>
</section></section><section class="page" id="rm-cmd-x86.trace-vmwrite.html"><a id="rm-cmd-x86.trace-vmwrite.html:x86.trace-vmwrite"></a>
<a id="rm-cmd-x86.trace-vmwrite.html:x86.untrace-vmwrite"></a>
<a id="rm-cmd-x86.trace-vmwrite.html:trace-vmwrite"></a>
<a id="rm-cmd-x86.trace-vmwrite.html:untrace-vmwrite"></a>
<h1 id="rm-cmd-x86.trace-vmwrite.html:x86.trace-vmwrite"><a href="#rm-cmd-x86.trace-vmwrite.html:x86.trace-vmwrite">&lt;x86&gt;.trace-vmwrite</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86.trace-vmwrite.html:synopsis">
<a href="#rm-cmd-x86.trace-vmwrite.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86&gt;.trace-vmwrite</b> (<i>field</i>|-all|-list) <br><b>&lt;x86&gt;.untrace-vmwrite</b> (<i>field</i>|-all|-list) <br><b>trace-vmwrite</b> (<i>field</i>|-all|-list) <br><b>untrace-vmwrite</b> (<i>field</i>|-all|-list) <br>
<h2 id="rm-cmd-x86.trace-vmwrite.html:description">
<a href="#rm-cmd-x86.trace-vmwrite.html:description">Description</a>
</h2>
 Enables and disables tracing of Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing) updates. When this is enabled, every time the specified VMCS field is updated during simulation a message is printed. The message will name the VMCS field being read, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>field</i> parameter specifies which VMCS field should be traced. The available VMCS fields depend on the simulated target.
</p><p>
Instead of a VMCS field number, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all VMCS fields.
</p><p>
Using the <tt>-list</tt> argument will print out the VMCS fields accesses currently being traced.
</p><p>
The non-namespace variant of this command traces VMCS field updates on all processors that support the specified VMCS field. The namespace variant affects only the selected processor. 
</p><h2 id="rm-cmd-x86.trace-vmwrite.html:provided-by">
<a href="#rm-cmd-x86.trace-vmwrite.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86.trace-vmwrite.html:see-also">
<a href="#rm-cmd-x86.trace-vmwrite.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86.break-vmwrite.html">break-vmwrite</a>, 
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.aprof-views.html"><a id="rm-cmd-x86QSP1.aprof-views.html:x86QSP1.aprof-views"></a>
<h1 id="rm-cmd-x86QSP1.aprof-views.html:x86QSP1.aprof-views"><a href="#rm-cmd-x86QSP1.aprof-views.html:x86QSP1.aprof-views">&lt;x86QSP1&gt;.aprof-views</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.aprof-views.html:synopsis">
<a href="#rm-cmd-x86QSP1.aprof-views.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.aprof-views</b> [<i>add</i>] [<i>remove</i>] [<i>view</i>] [-clear] <br>
<h2 id="rm-cmd-x86QSP1.aprof-views.html:description">
<a href="#rm-cmd-x86QSP1.aprof-views.html:description">Description</a>
</h2>
 Determines which address profiler views are displayed alongside disassembled code.
<p>
The <i>add</i> and <i>view</i> arguments select an address profiler view to add to the list. Alternatively, the <i>remove</i> and <i>view</i> arguments specify an address profiler view to remove from the list. <i>view</i> defaults to 0 if not specified.
</p><p>
If called with the <tt>-clear</tt> flag, remove all address profiler views from the list.
</p><p>
If called without arguments, print a detailed list of the currently selected address profiler views for the processor. 
</p><h2 id="rm-cmd-x86QSP1.aprof-views.html:provided-by">
<a href="#rm-cmd-x86QSP1.aprof-views.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.break-processor-reset.html"><a id="rm-cmd-x86QSP1.break-processor-reset.html:x86QSP1.break-processor-reset"></a>
<h1 id="rm-cmd-x86QSP1.break-processor-reset.html:x86QSP1.break-processor-reset"><a href="#rm-cmd-x86QSP1.break-processor-reset.html:x86QSP1.break-processor-reset">&lt;x86QSP1&gt;.break-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.break-processor-reset.html:synopsis">
<a href="#rm-cmd-x86QSP1.break-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.break-processor-reset</b><br>
<h2 id="rm-cmd-x86QSP1.break-processor-reset.html:description">
<a href="#rm-cmd-x86QSP1.break-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86QSP1.break-processor-reset.html:provided-by">
<a href="#rm-cmd-x86QSP1.break-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.break-segreg.html"><a id="rm-cmd-x86QSP1.break-segreg.html:x86QSP1.break-segreg"></a>
<a id="rm-cmd-x86QSP1.break-segreg.html:x86QSP1.unbreak-segreg"></a>
<h1 id="rm-cmd-x86QSP1.break-segreg.html:x86QSP1.break-segreg"><a href="#rm-cmd-x86QSP1.break-segreg.html:x86QSP1.break-segreg">&lt;x86QSP1&gt;.break-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.break-segreg.html:synopsis">
<a href="#rm-cmd-x86QSP1.break-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.break-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86QSP1&gt;.unbreak-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86QSP1.break-segreg.html:description">
<a href="#rm-cmd-x86QSP1.break-segreg.html:description">Description</a>
</h2>
 Enables and disables breaking simulation on segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all control register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses on which a breakpoint will trigger.
</p><h2 id="rm-cmd-x86QSP1.break-segreg.html:provided-by">
<a href="#rm-cmd-x86QSP1.break-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86QSP1.break-segreg.html:see-also">
<a href="#rm-cmd-x86QSP1.break-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86QSP1.trace-segreg.html">&lt;x86QSP1&gt;.trace-segreg</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.info.html"><a id="rm-cmd-x86QSP1.info.html:x86QSP1.info"></a>
<h1 id="rm-cmd-x86QSP1.info.html:x86QSP1.info"><a href="#rm-cmd-x86QSP1.info.html:x86QSP1.info">&lt;x86QSP1&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.info.html:synopsis">
<a href="#rm-cmd-x86QSP1.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.info</b><br>
<h2 id="rm-cmd-x86QSP1.info.html:description">
<a href="#rm-cmd-x86QSP1.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x86QSP1.info.html:provided-by">
<a href="#rm-cmd-x86QSP1.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.memory-configuration.html"><a id="rm-cmd-x86QSP1.memory-configuration.html:x86QSP1.memory-configuration"></a>
<h1 id="rm-cmd-x86QSP1.memory-configuration.html:x86QSP1.memory-configuration"><a href="#rm-cmd-x86QSP1.memory-configuration.html:x86QSP1.memory-configuration">&lt;x86QSP1&gt;.memory-configuration</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.memory-configuration.html:synopsis">
<a href="#rm-cmd-x86QSP1.memory-configuration.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.memory-configuration</b><br>
<h2 id="rm-cmd-x86QSP1.memory-configuration.html:description">
<a href="#rm-cmd-x86QSP1.memory-configuration.html:description">Description</a>
</h2>
 Print the processors memory configuration. Depending on the processor type, this may include MTRR information, HyperTransport routing information, DRAM configuration, and other memory configuration related information. 
<h2 id="rm-cmd-x86QSP1.memory-configuration.html:provided-by">
<a href="#rm-cmd-x86QSP1.memory-configuration.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.msrs.html"><a id="rm-cmd-x86QSP1.msrs.html:x86QSP1.msrs"></a>
<h1 id="rm-cmd-x86QSP1.msrs.html:x86QSP1.msrs"><a href="#rm-cmd-x86QSP1.msrs.html:x86QSP1.msrs">&lt;x86QSP1&gt;.msrs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.msrs.html:synopsis">
<a href="#rm-cmd-x86QSP1.msrs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.msrs</b><br>
<h2 id="rm-cmd-x86QSP1.msrs.html:description">
<a href="#rm-cmd-x86QSP1.msrs.html:description">Description</a>
</h2>
 Print model specific registers. MSRs not included in the output are either not supported, not implemented, read-only, or must be accessed through other attributes. 
<h2 id="rm-cmd-x86QSP1.msrs.html:provided-by">
<a href="#rm-cmd-x86QSP1.msrs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.pregs-fpu.html"><a id="rm-cmd-x86QSP1.pregs-fpu.html:x86QSP1.pregs-fpu"></a>
<h1 id="rm-cmd-x86QSP1.pregs-fpu.html:x86QSP1.pregs-fpu"><a href="#rm-cmd-x86QSP1.pregs-fpu.html:x86QSP1.pregs-fpu">&lt;x86QSP1&gt;.pregs-fpu</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.pregs-fpu.html:synopsis">
<a href="#rm-cmd-x86QSP1.pregs-fpu.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.pregs-fpu</b> [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86QSP1.pregs-fpu.html:description">
<a href="#rm-cmd-x86QSP1.pregs-fpu.html:description">Description</a>
</h2>
 Prints the x87 floating-point registers, using one of the formatting flags.
<p>
The <tt>-f</tt> flag prints the floating-point values of the registers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86QSP1.pregs-fpu.html:provided-by">
<a href="#rm-cmd-x86QSP1.pregs-fpu.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.pregs-sse.html"><a id="rm-cmd-x86QSP1.pregs-sse.html:x86QSP1.pregs-sse"></a>
<h1 id="rm-cmd-x86QSP1.pregs-sse.html:x86QSP1.pregs-sse"><a href="#rm-cmd-x86QSP1.pregs-sse.html:x86QSP1.pregs-sse">&lt;x86QSP1&gt;.pregs-sse</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.pregs-sse.html:synopsis">
<a href="#rm-cmd-x86QSP1.pregs-sse.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.pregs-sse</b> [-s] [-d] [-f] [-x] [-i] [-b] <br>
<h2 id="rm-cmd-x86QSP1.pregs-sse.html:description">
<a href="#rm-cmd-x86QSP1.pregs-sse.html:description">Description</a>
</h2>
 Prints the contents of the SSE registers, using one subregister size flag and one formatting flag.
<p>
The subregister size is selected using the either the <tt>-s</tt> flag (32-bit), or the <tt>-d</tt> flag (64-bit).
</p><p>
The formatting flags select the formatting of the output. The <tt>-f</tt> flag prints the floating-point values of the registers as decimal numbers. The <tt>-x</tt> flag prints the contents of the registers as hexadecimal integers. The <tt>-i</tt> flag prints the contents of the registers as decimal integers. With the <tt>-b</tt> flag, the registers are printed in binary floating point form. 
</p><h2 id="rm-cmd-x86QSP1.pregs-sse.html:provided-by">
<a href="#rm-cmd-x86QSP1.pregs-sse.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.print-acpi-tables.html"><a id="rm-cmd-x86QSP1.print-acpi-tables.html:x86QSP1.print-acpi-tables"></a>
<h1 id="rm-cmd-x86QSP1.print-acpi-tables.html:x86QSP1.print-acpi-tables"><a href="#rm-cmd-x86QSP1.print-acpi-tables.html:x86QSP1.print-acpi-tables">&lt;x86QSP1&gt;.print-acpi-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.print-acpi-tables.html:synopsis">
<a href="#rm-cmd-x86QSP1.print-acpi-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.print-acpi-tables</b> [<i>dsdt_file</i>] [<i>ssdt_file</i>] <br>
<h2 id="rm-cmd-x86QSP1.print-acpi-tables.html:description">
<a href="#rm-cmd-x86QSP1.print-acpi-tables.html:description">Description</a>
</h2>
 Print all Advanced Configuration and Power Interface (ACPI) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early.
<p>
This command relies on locating the RSDP using the IA-PC method from the ACPI specification. If the system BIOS puts the RSDP outside of the areas defined by the IA-PC method, then the command will fail due to the RSDP not being found.
</p><p>
Raw data from the DSDT and/or the SSDT tables are written to the given file name using <i>dsdt_file</i> and <i>ssdt_file</i> respectively. 
</p><h2 id="rm-cmd-x86QSP1.print-acpi-tables.html:provided-by">
<a href="#rm-cmd-x86QSP1.print-acpi-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.print-gdt.html"><a id="rm-cmd-x86QSP1.print-gdt.html:x86QSP1.print-gdt"></a>
<h1 id="rm-cmd-x86QSP1.print-gdt.html:x86QSP1.print-gdt"><a href="#rm-cmd-x86QSP1.print-gdt.html:x86QSP1.print-gdt">&lt;x86QSP1&gt;.print-gdt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.print-gdt.html:synopsis">
<a href="#rm-cmd-x86QSP1.print-gdt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.print-gdt</b><br>
<h2 id="rm-cmd-x86QSP1.print-gdt.html:description">
<a href="#rm-cmd-x86QSP1.print-gdt.html:description">Description</a>
</h2>
 Print all descriptors in the Global Descriptor Table (GDT). Only usable in protected mode. 
<h2 id="rm-cmd-x86QSP1.print-gdt.html:provided-by">
<a href="#rm-cmd-x86QSP1.print-gdt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.print-idt.html"><a id="rm-cmd-x86QSP1.print-idt.html:x86QSP1.print-idt"></a>
<h1 id="rm-cmd-x86QSP1.print-idt.html:x86QSP1.print-idt"><a href="#rm-cmd-x86QSP1.print-idt.html:x86QSP1.print-idt">&lt;x86QSP1&gt;.print-idt</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.print-idt.html:synopsis">
<a href="#rm-cmd-x86QSP1.print-idt.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.print-idt</b><br>
<h2 id="rm-cmd-x86QSP1.print-idt.html:description">
<a href="#rm-cmd-x86QSP1.print-idt.html:description">Description</a>
</h2>
 Print all descriptors in the Interrupt Descriptor Table (IDT). 
<h2 id="rm-cmd-x86QSP1.print-idt.html:provided-by">
<a href="#rm-cmd-x86QSP1.print-idt.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.print-mp-tables.html"><a id="rm-cmd-x86QSP1.print-mp-tables.html:x86QSP1.print-mp-tables"></a>
<h1 id="rm-cmd-x86QSP1.print-mp-tables.html:x86QSP1.print-mp-tables"><a href="#rm-cmd-x86QSP1.print-mp-tables.html:x86QSP1.print-mp-tables">&lt;x86QSP1&gt;.print-mp-tables</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.print-mp-tables.html:synopsis">
<a href="#rm-cmd-x86QSP1.print-mp-tables.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.print-mp-tables</b><br>
<h2 id="rm-cmd-x86QSP1.print-mp-tables.html:description">
<a href="#rm-cmd-x86QSP1.print-mp-tables.html:description">Description</a>
</h2>
 Print all MultiProcessor specification (MPS) tables. Typical x86 firmware (BIOS) sets up such tables during boot, meaning that the command will not be able to find anything useful if run too early. 
<h2 id="rm-cmd-x86QSP1.print-mp-tables.html:provided-by">
<a href="#rm-cmd-x86QSP1.print-mp-tables.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.print-tss.html"><a id="rm-cmd-x86QSP1.print-tss.html:x86QSP1.print-tss"></a>
<h1 id="rm-cmd-x86QSP1.print-tss.html:x86QSP1.print-tss"><a href="#rm-cmd-x86QSP1.print-tss.html:x86QSP1.print-tss">&lt;x86QSP1&gt;.print-tss</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.print-tss.html:synopsis">
<a href="#rm-cmd-x86QSP1.print-tss.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.print-tss</b><br>
<h2 id="rm-cmd-x86QSP1.print-tss.html:description">
<a href="#rm-cmd-x86QSP1.print-tss.html:description">Description</a>
</h2>
 Print the current task state structure. 
<h2 id="rm-cmd-x86QSP1.print-tss.html:provided-by">
<a href="#rm-cmd-x86QSP1.print-tss.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.print-vmcs.html"><a id="rm-cmd-x86QSP1.print-vmcs.html:x86QSP1.print-vmcs"></a>
<h1 id="rm-cmd-x86QSP1.print-vmcs.html:x86QSP1.print-vmcs"><a href="#rm-cmd-x86QSP1.print-vmcs.html:x86QSP1.print-vmcs">&lt;x86QSP1&gt;.print-vmcs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.print-vmcs.html:synopsis">
<a href="#rm-cmd-x86QSP1.print-vmcs.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.print-vmcs</b> [<i>vmcs-ptr</i>] <br>
<h2 id="rm-cmd-x86QSP1.print-vmcs.html:description">
<a href="#rm-cmd-x86QSP1.print-vmcs.html:description">Description</a>
</h2>
 Print all fields in the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). If <i>vmcs-ptr</i> is given it should be a VMCS pointer and the VMCS is read from memory. Without argument and if this command is used in VMX operation, the current VMCS is printed.
<h2 id="rm-cmd-x86QSP1.print-vmcs.html:provided-by">
<a href="#rm-cmd-x86QSP1.print-vmcs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86QSP1.print-vmcs.html:see-also">
<a href="#rm-cmd-x86QSP1.print-vmcs.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86QSP1.print-vmx-cap.html">&lt;x86QSP1&gt;.print-vmx-cap</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.print-vmx-cap.html"><a id="rm-cmd-x86QSP1.print-vmx-cap.html:x86QSP1.print-vmx-cap"></a>
<h1 id="rm-cmd-x86QSP1.print-vmx-cap.html:x86QSP1.print-vmx-cap"><a href="#rm-cmd-x86QSP1.print-vmx-cap.html:x86QSP1.print-vmx-cap">&lt;x86QSP1&gt;.print-vmx-cap</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.print-vmx-cap.html:synopsis">
<a href="#rm-cmd-x86QSP1.print-vmx-cap.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.print-vmx-cap</b><br>
<h2 id="rm-cmd-x86QSP1.print-vmx-cap.html:description">
<a href="#rm-cmd-x86QSP1.print-vmx-cap.html:description">Description</a>
</h2>
 Print VMX capabilities CPU model provides to guest. 
<h2 id="rm-cmd-x86QSP1.print-vmx-cap.html:provided-by">
<a href="#rm-cmd-x86QSP1.print-vmx-cap.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.status.html"><a id="rm-cmd-x86QSP1.status.html:x86QSP1.status"></a>
<h1 id="rm-cmd-x86QSP1.status.html:x86QSP1.status"><a href="#rm-cmd-x86QSP1.status.html:x86QSP1.status">&lt;x86QSP1&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.status.html:synopsis">
<a href="#rm-cmd-x86QSP1.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.status</b><br>
<h2 id="rm-cmd-x86QSP1.status.html:description">
<a href="#rm-cmd-x86QSP1.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x86QSP1.status.html:provided-by">
<a href="#rm-cmd-x86QSP1.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.tablewalk.html"><a id="rm-cmd-x86QSP1.tablewalk.html:x86QSP1.tablewalk"></a>
<h1 id="rm-cmd-x86QSP1.tablewalk.html:x86QSP1.tablewalk"><a href="#rm-cmd-x86QSP1.tablewalk.html:x86QSP1.tablewalk">&lt;x86QSP1&gt;.tablewalk</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.tablewalk.html:synopsis">
<a href="#rm-cmd-x86QSP1.tablewalk.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.tablewalk</b> <i>address</i> <br>
<h2 id="rm-cmd-x86QSP1.tablewalk.html:description">
<a href="#rm-cmd-x86QSP1.tablewalk.html:description">Description</a>
</h2>
 Translate a linear <i>address</i> to a physical address. Traverses the current paging table and prints information about every step along the way. 
<h2 id="rm-cmd-x86QSP1.tablewalk.html:provided-by">
<a href="#rm-cmd-x86QSP1.tablewalk.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.trace-segreg.html"><a id="rm-cmd-x86QSP1.trace-segreg.html:x86QSP1.trace-segreg"></a>
<a id="rm-cmd-x86QSP1.trace-segreg.html:x86QSP1.untrace-segreg"></a>
<h1 id="rm-cmd-x86QSP1.trace-segreg.html:x86QSP1.trace-segreg"><a href="#rm-cmd-x86QSP1.trace-segreg.html:x86QSP1.trace-segreg">&lt;x86QSP1&gt;.trace-segreg</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.trace-segreg.html:synopsis">
<a href="#rm-cmd-x86QSP1.trace-segreg.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.trace-segreg</b> (<i>"register"</i>|-all|-list) <br><b>&lt;x86QSP1&gt;.untrace-segreg</b> (<i>"register"</i>|-all|-list) <br>
<h2 id="rm-cmd-x86QSP1.trace-segreg.html:description">
<a href="#rm-cmd-x86QSP1.trace-segreg.html:description">Description</a>
</h2>
 Enables and disables tracing of segment register updates. When this is enabled, every time the specified control <i>register</i> is updated during simulation a message is printed. The message will name the register being updated, and the new value. The new value will be printed even if it is identical to the previous value.
<p>
The <i>reg-name</i> parameter specifies which segment register should be traced.
</p><p>
Instead of a register name, the <tt>-all</tt> flag may be given. This will enable or disable tracing of all segment register.
</p><p>
Using the <tt>-list</tt> argument will print out the registers accesses currently being traced.
</p><h2 id="rm-cmd-x86QSP1.trace-segreg.html:provided-by">
<a href="#rm-cmd-x86QSP1.trace-segreg.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86QSP1.trace-segreg.html:see-also">
<a href="#rm-cmd-x86QSP1.trace-segreg.html:see-also">See Also</a>
</h2>
<a href="#rm-cmd-x86QSP1.break-segreg.html">&lt;x86QSP1&gt;.break-segreg</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.unbreak-processor-reset.html"><a id="rm-cmd-x86QSP1.unbreak-processor-reset.html:x86QSP1.unbreak-processor-reset"></a>
<h1 id="rm-cmd-x86QSP1.unbreak-processor-reset.html:x86QSP1.unbreak-processor-reset"><a href="#rm-cmd-x86QSP1.unbreak-processor-reset.html:x86QSP1.unbreak-processor-reset">&lt;x86QSP1&gt;.unbreak-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.unbreak-processor-reset.html:synopsis">
<a href="#rm-cmd-x86QSP1.unbreak-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.unbreak-processor-reset</b><br>
<h2 id="rm-cmd-x86QSP1.unbreak-processor-reset.html:description">
<a href="#rm-cmd-x86QSP1.unbreak-processor-reset.html:description">Description</a>
</h2>
 Set the simulation to no longer stop when this core receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86QSP1.unbreak-processor-reset.html:provided-by">
<a href="#rm-cmd-x86QSP1.unbreak-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section></section><section class="page" id="rm-cmd-x86QSP1.wait-for-processor-reset.html"><a id="rm-cmd-x86QSP1.wait-for-processor-reset.html:x86QSP1.wait-for-processor-reset"></a>
<h1 id="rm-cmd-x86QSP1.wait-for-processor-reset.html:x86QSP1.wait-for-processor-reset"><a href="#rm-cmd-x86QSP1.wait-for-processor-reset.html:x86QSP1.wait-for-processor-reset">&lt;x86QSP1&gt;.wait-for-processor-reset</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86QSP1.wait-for-processor-reset.html:synopsis">
<a href="#rm-cmd-x86QSP1.wait-for-processor-reset.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86QSP1&gt;.wait-for-processor-reset</b><br>
<h2 id="rm-cmd-x86QSP1.wait-for-processor-reset.html:description">
<a href="#rm-cmd-x86QSP1.wait-for-processor-reset.html:description">Description</a>
</h2>
 Postpones execution of a script branch until a processor receives the INIT or RESET signal. 
<h2 id="rm-cmd-x86QSP1.wait-for-processor-reset.html:provided-by">
<a href="#rm-cmd-x86QSP1.wait-for-processor-reset.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
<h2 id="rm-cmd-x86QSP1.wait-for-processor-reset.html:see-also">
<a href="#rm-cmd-x86QSP1.wait-for-processor-reset.html:see-also">See Also</a>
</h2>script-branch
</section></section><section class="page" id="rm-cmd-x86_reset_signal_conv.info.html"><a id="rm-cmd-x86_reset_signal_conv.info.html:x86_reset_signal_conv.info"></a>
<h1 id="rm-cmd-x86_reset_signal_conv.info.html:x86_reset_signal_conv.info"><a href="#rm-cmd-x86_reset_signal_conv.info.html:x86_reset_signal_conv.info">&lt;x86_reset_signal_conv&gt;.info</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86_reset_signal_conv.info.html:synopsis">
<a href="#rm-cmd-x86_reset_signal_conv.info.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86_reset_signal_conv&gt;.info</b><br>
<h2 id="rm-cmd-x86_reset_signal_conv.info.html:description">
<a href="#rm-cmd-x86_reset_signal_conv.info.html:description">Description</a>
</h2>
Print detailed information about the configuration of the object.
<h2 id="rm-cmd-x86_reset_signal_conv.info.html:provided-by">
<a href="#rm-cmd-x86_reset_signal_conv.info.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-x86_reset_signal_conv.status.html"><a id="rm-cmd-x86_reset_signal_conv.status.html:x86_reset_signal_conv.status"></a>
<h1 id="rm-cmd-x86_reset_signal_conv.status.html:x86_reset_signal_conv.status"><a href="#rm-cmd-x86_reset_signal_conv.status.html:x86_reset_signal_conv.status">&lt;x86_reset_signal_conv&gt;.status</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-x86_reset_signal_conv.status.html:synopsis">
<a href="#rm-cmd-x86_reset_signal_conv.status.html:synopsis">Synopsis</a>
</h2>
<b>&lt;x86_reset_signal_conv&gt;.status</b><br>
<h2 id="rm-cmd-x86_reset_signal_conv.status.html:description">
<a href="#rm-cmd-x86_reset_signal_conv.status.html:description">Description</a>
</h2>
Print detailed information about the current status of the object.
<h2 id="rm-cmd-x86_reset_signal_conv.status.html:provided-by">
<a href="#rm-cmd-x86_reset_signal_conv.status.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-create-chassis-qsp-x86.html"><a id="rm-cmd-create-chassis-qsp-x86.html:create-chassis-qsp-x86"></a>
<h1 id="rm-cmd-create-chassis-qsp-x86.html:create-chassis-qsp-x86"><a href="#rm-cmd-create-chassis-qsp-x86.html:create-chassis-qsp-x86">create-chassis-qsp-x86</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-chassis-qsp-x86.html:synopsis">
<a href="#rm-cmd-create-chassis-qsp-x86.html:synopsis">Synopsis</a>
</h2>
<b>create-chassis-qsp-x86</b> [<i>"name"</i>] <br>
<h2 id="rm-cmd-create-chassis-qsp-x86.html:description">
<a href="#rm-cmd-create-chassis-qsp-x86.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>chassis_qsp_x86</tt>.
<p>
The class description for the <tt>chassis_qsp_x86</tt> class: Chassis for QSP x86 systems.
</p><p>
</p><dl><dt id="rm-cmd-create-chassis-qsp-x86.html:dt:name-is-optional"><a href="#rm-cmd-create-chassis-qsp-x86.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd></dl>
<h2 id="rm-cmd-create-chassis-qsp-x86.html:provided-by">
<a href="#rm-cmd-create-chassis-qsp-x86.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-create-chassis-x58-ich10.html"><a id="rm-cmd-create-chassis-x58-ich10.html:create-chassis-x58-ich10"></a>
<h1 id="rm-cmd-create-chassis-x58-ich10.html:create-chassis-x58-ich10"><a href="#rm-cmd-create-chassis-x58-ich10.html:create-chassis-x58-ich10">create-chassis-x58-ich10</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-chassis-x58-ich10.html:synopsis">
<a href="#rm-cmd-create-chassis-x58-ich10.html:synopsis">Synopsis</a>
</h2>
<b>create-chassis-x58-ich10</b> [<i>"name"</i>] <br>
<h2 id="rm-cmd-create-chassis-x58-ich10.html:description">
<a href="#rm-cmd-create-chassis-x58-ich10.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>chassis_x58_ich10</tt>.
<p>
The class description for the <tt>chassis_x58_ich10</tt> class: Chassis for Intel® X58-ICH10 systems.
</p><p>
</p><dl><dt id="rm-cmd-create-chassis-x58-ich10.html:dt:name-is-optional"><a href="#rm-cmd-create-chassis-x58-ich10.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd></dl>
<h2 id="rm-cmd-create-chassis-x58-ich10.html:provided-by">
<a href="#rm-cmd-create-chassis-x58-ich10.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-create-leds-and-button-panel.html"><a id="rm-cmd-create-leds-and-button-panel.html:create-leds-and-button-panel"></a>
<h1 id="rm-cmd-create-leds-and-button-panel.html:create-leds-and-button-panel"><a href="#rm-cmd-create-leds-and-button-panel.html:create-leds-and-button-panel">create-leds-and-button-panel</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-leds-and-button-panel.html:synopsis">
<a href="#rm-cmd-create-leds-and-button-panel.html:synopsis">Synopsis</a>
</h2>
<b>create-leds-and-button-panel</b> [<i>"name"</i>] <br>
<h2 id="rm-cmd-create-leds-and-button-panel.html:description">
<a href="#rm-cmd-create-leds-and-button-panel.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>leds_and_button_panel</tt>.
<p>
The class description for the <tt>leds_and_button_panel</tt> class: The system panel to display the front end of the LEDs and button device.
</p><p>
</p><dl><dt id="rm-cmd-create-leds-and-button-panel.html:dt:name-is-optional"><a href="#rm-cmd-create-leds-and-button-panel.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd></dl>
<h2 id="rm-cmd-create-leds-and-button-panel.html:provided-by">
<a href="#rm-cmd-create-leds-and-button-panel.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-create-motherboard-x58-ich10.html"><a id="rm-cmd-create-motherboard-x58-ich10.html:create-motherboard-x58-ich10"></a>
<h1 id="rm-cmd-create-motherboard-x58-ich10.html:create-motherboard-x58-ich10"><a href="#rm-cmd-create-motherboard-x58-ich10.html:create-motherboard-x58-ich10">create-motherboard-x58-ich10</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-motherboard-x58-ich10.html:synopsis">
<a href="#rm-cmd-create-motherboard-x58-ich10.html:synopsis">Synopsis</a>
</h2>
<b>create-motherboard-x58-ich10</b> [<i>"name"</i>] [<i>acpi</i>] [<i>"apic_bus_class"</i>] [<i>"bios"</i>] [<i>break_on_reboot</i>] [<i>do_not_initialize_mtrr</i>] [<i>"lan_bios"</i>] [<i>"mac_address"</i>] [<i>num_sockets</i>] [<i>"root_port_class"</i>] [<i>"rtc_time"</i>] [<i>smbus_use_i2c_v2</i>] [<i>"spi_flash"</i>] [<i>system_clock</i>] [<i>"system_clock_class"</i>] [<i>"uefi_device_name"</i>] <br>
<h2 id="rm-cmd-create-motherboard-x58-ich10.html:description">
<a href="#rm-cmd-create-motherboard-x58-ich10.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>motherboard_x58_ich10</tt>.
<p>
The class description for the <tt>motherboard_x58_ich10</tt> class: Motherboard with Intel® X58 Express Chipset (northbridge) and Intel® ICH10 (southbridge).
</p><p>
</p><dl><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:name-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:acpi-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:acpi-is-optional"><i>acpi</i> is Optional</a></dt><dd>Use ACPI when True, default value is True.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:apic_bus_class-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:apic_bus_class-is-optional"><i>apic_bus_class</i> is Optional</a></dt><dd>APIC bus classname</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:bios-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:bios-is-optional"><i>bios</i> is Optional</a></dt><dd>The x86 BIOS file to use.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:break_on_reboot-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:break_on_reboot-is-optional"><i>break_on_reboot</i> is Optional</a></dt><dd>If true, the simulation will stop when machine is rebooted.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:do_not_initialize_mtrr-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:do_not_initialize_mtrr-is-optional"><i>do_not_initialize_mtrr</i> is Optional</a></dt><dd>Set to True to prevent this component from initializing the mtrr registers of the cores.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:lan_bios-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:lan_bios-is-optional"><i>lan_bios</i> is Optional</a></dt><dd>The Expansion ROM BIOS file for the ICH10 LAN.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:mac_address-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:mac_address-is-optional"><i>mac_address</i> is Optional</a></dt><dd>MAC address</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:num_sockets-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:num_sockets-is-optional"><i>num_sockets</i> is Optional</a></dt><dd>Number of CPU sockets or modules that can be connected.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:root_port_class-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:root_port_class-is-optional"><i>root_port_class</i> is Optional</a></dt><dd>The class used for the root port. Defaults to x58-pcie-port.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:rtc_time-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:rtc_time-is-optional"><i>rtc_time</i> is Optional</a></dt><dd>The date and time of the Real-Time clock. Please note that time-zone information is not supported and will be silently dropped when passed to the RTC object.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:smbus_use_i2c_v2-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:smbus_use_i2c_v2-is-optional"><i>smbus_use_i2c_v2</i> is Optional</a></dt><dd>Set to True if i2c v2 shall be used by smbus controller.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:spi_flash-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:spi_flash-is-optional"><i>spi_flash</i> is Optional</a></dt><dd>The ICH10 SPI flash file to use.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:system_clock-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:system_clock-is-optional"><i>system_clock</i> is Optional</a></dt><dd>If true, the motherboard will contain a clock separate from the processor, which will be used as queue for all devices. The class used for the clock is taken from system_clock_class.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:system_clock_class-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:system_clock_class-is-optional"><i>system_clock_class</i> is Optional</a></dt><dd>The class used for the system_clock.</dd>
<p>
</p><dt id="rm-cmd-create-motherboard-x58-ich10.html:dt:uefi_device_name-is-optional"><a href="#rm-cmd-create-motherboard-x58-ich10.html:dt:uefi_device_name-is-optional"><i>uefi_device_name</i> is Optional</a></dt><dd>Name of Simics UEFI device. Will not be instantiated if set to empty string (the default).</dd></dl>
<h2 id="rm-cmd-create-motherboard-x58-ich10.html:provided-by">
<a href="#rm-cmd-create-motherboard-x58-ich10.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-create-processor-core-i7.html"><a id="rm-cmd-create-processor-core-i7.html:create-processor-core-i7"></a>
<h1 id="rm-cmd-create-processor-core-i7.html:create-processor-core-i7"><a href="#rm-cmd-create-processor-core-i7.html:create-processor-core-i7">create-processor-core-i7</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-processor-core-i7.html:synopsis">
<a href="#rm-cmd-create-processor-core-i7.html:synopsis">Synopsis</a>
</h2>
<b>create-processor-core-i7</b> [<i>"name"</i>] [<i>apic_freq_mhz</i>] [<i>cpi</i>] [<i>freq_mhz</i>] [<i>n_cores</i>] [<i>n_threads</i>] [<i>package_number</i>] [<i>use_vmp</i>] <br>
<h2 id="rm-cmd-create-processor-core-i7.html:description">
<a href="#rm-cmd-create-processor-core-i7.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>processor_core_i7</tt>.
<p>
The class description for the <tt>processor_core_i7</tt> class: Intel® Core™ i7 processor.
</p><p>
</p><dl><dt id="rm-cmd-create-processor-core-i7.html:dt:name-is-optional"><a href="#rm-cmd-create-processor-core-i7.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7.html:dt:apic_freq_mhz-is-optional"><a href="#rm-cmd-create-processor-core-i7.html:dt:apic_freq_mhz-is-optional"><i>apic_freq_mhz</i> is Optional</a></dt><dd>APIC bus frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7.html:dt:cpi-is-optional"><a href="#rm-cmd-create-processor-core-i7.html:dt:cpi-is-optional"><i>cpi</i> is Optional</a></dt><dd>Cycles per instruction.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7.html:dt:freq_mhz-is-optional"><a href="#rm-cmd-create-processor-core-i7.html:dt:freq_mhz-is-optional"><i>freq_mhz</i> is Optional</a></dt><dd>Processor frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7.html:dt:n_cores-is-optional"><a href="#rm-cmd-create-processor-core-i7.html:dt:n_cores-is-optional"><i>n_cores</i> is Optional</a></dt><dd>Quantity of CPU cores</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7.html:dt:n_threads-is-optional"><a href="#rm-cmd-create-processor-core-i7.html:dt:n_threads-is-optional"><i>n_threads</i> is Optional</a></dt><dd>Quantity of threads per 1 CPU core</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7.html:dt:package_number-is-optional"><a href="#rm-cmd-create-processor-core-i7.html:dt:package_number-is-optional"><i>package_number</i> is Optional</a></dt><dd>CPU package identification number</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7.html:dt:use_vmp-is-optional"><a href="#rm-cmd-create-processor-core-i7.html:dt:use_vmp-is-optional"><i>use_vmp</i> is Optional</a></dt><dd>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd></dl>
<h2 id="rm-cmd-create-processor-core-i7.html:provided-by">
<a href="#rm-cmd-create-processor-core-i7.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-create-processor-core-i7-6c-2t.html"><a id="rm-cmd-create-processor-core-i7-6c-2t.html:create-processor-core-i7-6c-2t"></a>
<h1 id="rm-cmd-create-processor-core-i7-6c-2t.html:create-processor-core-i7-6c-2t"><a href="#rm-cmd-create-processor-core-i7-6c-2t.html:create-processor-core-i7-6c-2t">create-processor-core-i7-6c-2t</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-processor-core-i7-6c-2t.html:synopsis">
<a href="#rm-cmd-create-processor-core-i7-6c-2t.html:synopsis">Synopsis</a>
</h2>
<b>create-processor-core-i7-6c-2t</b> [<i>"name"</i>] [<i>apic_freq_mhz</i>] [<i>cpi</i>] [<i>freq_mhz</i>] [<i>n_cores</i>] [<i>n_threads</i>] [<i>package_number</i>] [<i>use_vmp</i>] <br>
<h2 id="rm-cmd-create-processor-core-i7-6c-2t.html:description">
<a href="#rm-cmd-create-processor-core-i7-6c-2t.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>processor_core_i7_6c_2t</tt>.
<p>
The class description for the <tt>processor_core_i7_6c_2t</tt> class: Intel® Core™ i7 processor with 6 cores and 2 threads.
</p><p>
</p><dl><dt id="rm-cmd-create-processor-core-i7-6c-2t.html:dt:name-is-optional"><a href="#rm-cmd-create-processor-core-i7-6c-2t.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-6c-2t.html:dt:apic_freq_mhz-is-optional"><a href="#rm-cmd-create-processor-core-i7-6c-2t.html:dt:apic_freq_mhz-is-optional"><i>apic_freq_mhz</i> is Optional</a></dt><dd>APIC bus frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-6c-2t.html:dt:cpi-is-optional"><a href="#rm-cmd-create-processor-core-i7-6c-2t.html:dt:cpi-is-optional"><i>cpi</i> is Optional</a></dt><dd>Cycles per instruction.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-6c-2t.html:dt:freq_mhz-is-optional"><a href="#rm-cmd-create-processor-core-i7-6c-2t.html:dt:freq_mhz-is-optional"><i>freq_mhz</i> is Optional</a></dt><dd>Processor frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-6c-2t.html:dt:n_cores-is-optional"><a href="#rm-cmd-create-processor-core-i7-6c-2t.html:dt:n_cores-is-optional"><i>n_cores</i> is Optional</a></dt><dd>Quantity of CPU cores</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-6c-2t.html:dt:n_threads-is-optional"><a href="#rm-cmd-create-processor-core-i7-6c-2t.html:dt:n_threads-is-optional"><i>n_threads</i> is Optional</a></dt><dd>Quantity of threads per 1 CPU core</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-6c-2t.html:dt:package_number-is-optional"><a href="#rm-cmd-create-processor-core-i7-6c-2t.html:dt:package_number-is-optional"><i>package_number</i> is Optional</a></dt><dd>CPU package identification number</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-6c-2t.html:dt:use_vmp-is-optional"><a href="#rm-cmd-create-processor-core-i7-6c-2t.html:dt:use_vmp-is-optional"><i>use_vmp</i> is Optional</a></dt><dd>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd></dl>
<h2 id="rm-cmd-create-processor-core-i7-6c-2t.html:provided-by">
<a href="#rm-cmd-create-processor-core-i7-6c-2t.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-create-processor-core-i7-8c-4t.html"><a id="rm-cmd-create-processor-core-i7-8c-4t.html:create-processor-core-i7-8c-4t"></a>
<h1 id="rm-cmd-create-processor-core-i7-8c-4t.html:create-processor-core-i7-8c-4t"><a href="#rm-cmd-create-processor-core-i7-8c-4t.html:create-processor-core-i7-8c-4t">create-processor-core-i7-8c-4t</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-processor-core-i7-8c-4t.html:synopsis">
<a href="#rm-cmd-create-processor-core-i7-8c-4t.html:synopsis">Synopsis</a>
</h2>
<b>create-processor-core-i7-8c-4t</b> [<i>"name"</i>] [<i>apic_freq_mhz</i>] [<i>cpi</i>] [<i>freq_mhz</i>] [<i>n_cores</i>] [<i>n_threads</i>] [<i>package_number</i>] [<i>use_vmp</i>] <br>
<h2 id="rm-cmd-create-processor-core-i7-8c-4t.html:description">
<a href="#rm-cmd-create-processor-core-i7-8c-4t.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>processor_core_i7_8c_4t</tt>.
<p>
The class description for the <tt>processor_core_i7_8c_4t</tt> class: Intel® Core™ i7 processor with 8 cores and 4 threads.
</p><p>
</p><dl><dt id="rm-cmd-create-processor-core-i7-8c-4t.html:dt:name-is-optional"><a href="#rm-cmd-create-processor-core-i7-8c-4t.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-8c-4t.html:dt:apic_freq_mhz-is-optional"><a href="#rm-cmd-create-processor-core-i7-8c-4t.html:dt:apic_freq_mhz-is-optional"><i>apic_freq_mhz</i> is Optional</a></dt><dd>APIC bus frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-8c-4t.html:dt:cpi-is-optional"><a href="#rm-cmd-create-processor-core-i7-8c-4t.html:dt:cpi-is-optional"><i>cpi</i> is Optional</a></dt><dd>Cycles per instruction.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-8c-4t.html:dt:freq_mhz-is-optional"><a href="#rm-cmd-create-processor-core-i7-8c-4t.html:dt:freq_mhz-is-optional"><i>freq_mhz</i> is Optional</a></dt><dd>Processor frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-8c-4t.html:dt:n_cores-is-optional"><a href="#rm-cmd-create-processor-core-i7-8c-4t.html:dt:n_cores-is-optional"><i>n_cores</i> is Optional</a></dt><dd>Quantity of CPU cores</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-8c-4t.html:dt:n_threads-is-optional"><a href="#rm-cmd-create-processor-core-i7-8c-4t.html:dt:n_threads-is-optional"><i>n_threads</i> is Optional</a></dt><dd>Quantity of threads per 1 CPU core</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-8c-4t.html:dt:package_number-is-optional"><a href="#rm-cmd-create-processor-core-i7-8c-4t.html:dt:package_number-is-optional"><i>package_number</i> is Optional</a></dt><dd>CPU package identification number</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-8c-4t.html:dt:use_vmp-is-optional"><a href="#rm-cmd-create-processor-core-i7-8c-4t.html:dt:use_vmp-is-optional"><i>use_vmp</i> is Optional</a></dt><dd>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd></dl>
<h2 id="rm-cmd-create-processor-core-i7-8c-4t.html:provided-by">
<a href="#rm-cmd-create-processor-core-i7-8c-4t.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-create-processor-core-i7-duo.html"><a id="rm-cmd-create-processor-core-i7-duo.html:create-processor-core-i7-duo"></a>
<h1 id="rm-cmd-create-processor-core-i7-duo.html:create-processor-core-i7-duo"><a href="#rm-cmd-create-processor-core-i7-duo.html:create-processor-core-i7-duo">create-processor-core-i7-duo</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-processor-core-i7-duo.html:synopsis">
<a href="#rm-cmd-create-processor-core-i7-duo.html:synopsis">Synopsis</a>
</h2>
<b>create-processor-core-i7-duo</b> [<i>"name"</i>] [<i>apic_freq_mhz</i>] [<i>cpi</i>] [<i>freq_mhz</i>] [<i>n_cores</i>] [<i>n_threads</i>] [<i>package_number</i>] [<i>use_vmp</i>] <br>
<h2 id="rm-cmd-create-processor-core-i7-duo.html:description">
<a href="#rm-cmd-create-processor-core-i7-duo.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>processor_core_i7_duo</tt>.
<p>
The class description for the <tt>processor_core_i7_duo</tt> class: Intel® Core™ i7 processor with 1 core a and 2 threads.
</p><p>
</p><dl><dt id="rm-cmd-create-processor-core-i7-duo.html:dt:name-is-optional"><a href="#rm-cmd-create-processor-core-i7-duo.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-duo.html:dt:apic_freq_mhz-is-optional"><a href="#rm-cmd-create-processor-core-i7-duo.html:dt:apic_freq_mhz-is-optional"><i>apic_freq_mhz</i> is Optional</a></dt><dd>APIC bus frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-duo.html:dt:cpi-is-optional"><a href="#rm-cmd-create-processor-core-i7-duo.html:dt:cpi-is-optional"><i>cpi</i> is Optional</a></dt><dd>Cycles per instruction.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-duo.html:dt:freq_mhz-is-optional"><a href="#rm-cmd-create-processor-core-i7-duo.html:dt:freq_mhz-is-optional"><i>freq_mhz</i> is Optional</a></dt><dd>Processor frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-duo.html:dt:n_cores-is-optional"><a href="#rm-cmd-create-processor-core-i7-duo.html:dt:n_cores-is-optional"><i>n_cores</i> is Optional</a></dt><dd>Quantity of CPU cores</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-duo.html:dt:n_threads-is-optional"><a href="#rm-cmd-create-processor-core-i7-duo.html:dt:n_threads-is-optional"><i>n_threads</i> is Optional</a></dt><dd>Quantity of threads per 1 CPU core</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-duo.html:dt:package_number-is-optional"><a href="#rm-cmd-create-processor-core-i7-duo.html:dt:package_number-is-optional"><i>package_number</i> is Optional</a></dt><dd>CPU package identification number</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-duo.html:dt:use_vmp-is-optional"><a href="#rm-cmd-create-processor-core-i7-duo.html:dt:use_vmp-is-optional"><i>use_vmp</i> is Optional</a></dt><dd>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd></dl>
<h2 id="rm-cmd-create-processor-core-i7-duo.html:provided-by">
<a href="#rm-cmd-create-processor-core-i7-duo.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-create-processor-core-i7-single.html"><a id="rm-cmd-create-processor-core-i7-single.html:create-processor-core-i7-single"></a>
<h1 id="rm-cmd-create-processor-core-i7-single.html:create-processor-core-i7-single"><a href="#rm-cmd-create-processor-core-i7-single.html:create-processor-core-i7-single">create-processor-core-i7-single</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-processor-core-i7-single.html:synopsis">
<a href="#rm-cmd-create-processor-core-i7-single.html:synopsis">Synopsis</a>
</h2>
<b>create-processor-core-i7-single</b> [<i>"name"</i>] [<i>apic_freq_mhz</i>] [<i>cpi</i>] [<i>freq_mhz</i>] [<i>n_cores</i>] [<i>n_threads</i>] [<i>package_number</i>] [<i>use_vmp</i>] <br>
<h2 id="rm-cmd-create-processor-core-i7-single.html:description">
<a href="#rm-cmd-create-processor-core-i7-single.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>processor_core_i7_single</tt>.
<p>
The class description for the <tt>processor_core_i7_single</tt> class: Intel® Core™ i7 processor with just one core and one thread.
</p><p>
</p><dl><dt id="rm-cmd-create-processor-core-i7-single.html:dt:name-is-optional"><a href="#rm-cmd-create-processor-core-i7-single.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-single.html:dt:apic_freq_mhz-is-optional"><a href="#rm-cmd-create-processor-core-i7-single.html:dt:apic_freq_mhz-is-optional"><i>apic_freq_mhz</i> is Optional</a></dt><dd>APIC bus frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-single.html:dt:cpi-is-optional"><a href="#rm-cmd-create-processor-core-i7-single.html:dt:cpi-is-optional"><i>cpi</i> is Optional</a></dt><dd>Cycles per instruction.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-single.html:dt:freq_mhz-is-optional"><a href="#rm-cmd-create-processor-core-i7-single.html:dt:freq_mhz-is-optional"><i>freq_mhz</i> is Optional</a></dt><dd>Processor frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-single.html:dt:n_cores-is-optional"><a href="#rm-cmd-create-processor-core-i7-single.html:dt:n_cores-is-optional"><i>n_cores</i> is Optional</a></dt><dd>Quantity of CPU cores</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-single.html:dt:n_threads-is-optional"><a href="#rm-cmd-create-processor-core-i7-single.html:dt:n_threads-is-optional"><i>n_threads</i> is Optional</a></dt><dd>Quantity of threads per 1 CPU core</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-single.html:dt:package_number-is-optional"><a href="#rm-cmd-create-processor-core-i7-single.html:dt:package_number-is-optional"><i>package_number</i> is Optional</a></dt><dd>CPU package identification number</dd>
<p>
</p><dt id="rm-cmd-create-processor-core-i7-single.html:dt:use_vmp-is-optional"><a href="#rm-cmd-create-processor-core-i7-single.html:dt:use_vmp-is-optional"><i>use_vmp</i> is Optional</a></dt><dd>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd></dl>
<h2 id="rm-cmd-create-processor-core-i7-single.html:provided-by">
<a href="#rm-cmd-create-processor-core-i7-single.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-create-processor-x86-intel64.html"><a id="rm-cmd-create-processor-x86-intel64.html:create-processor-x86-intel64"></a>
<h1 id="rm-cmd-create-processor-x86-intel64.html:create-processor-x86-intel64"><a href="#rm-cmd-create-processor-x86-intel64.html:create-processor-x86-intel64">create-processor-x86-intel64</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-processor-x86-intel64.html:synopsis">
<a href="#rm-cmd-create-processor-x86-intel64.html:synopsis">Synopsis</a>
</h2>
<b>create-processor-x86-intel64</b> [<i>"name"</i>] [<i>apic_freq_mhz</i>] [<i>cpi</i>] [<i>freq_mhz</i>] [<i>n_cores</i>] [<i>n_threads</i>] [<i>package_number</i>] [<i>use_vmp</i>] <br>
<h2 id="rm-cmd-create-processor-x86-intel64.html:description">
<a href="#rm-cmd-create-processor-x86-intel64.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>processor_x86_intel64</tt>.
<p>
The class description for the <tt>processor_x86_intel64</tt> class: Intel® Extendable 64-bit processor.
</p><p>
</p><dl><dt id="rm-cmd-create-processor-x86-intel64.html:dt:name-is-optional"><a href="#rm-cmd-create-processor-x86-intel64.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86-intel64.html:dt:apic_freq_mhz-is-optional"><a href="#rm-cmd-create-processor-x86-intel64.html:dt:apic_freq_mhz-is-optional"><i>apic_freq_mhz</i> is Optional</a></dt><dd>APIC bus frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86-intel64.html:dt:cpi-is-optional"><a href="#rm-cmd-create-processor-x86-intel64.html:dt:cpi-is-optional"><i>cpi</i> is Optional</a></dt><dd>Cycles per instruction.</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86-intel64.html:dt:freq_mhz-is-optional"><a href="#rm-cmd-create-processor-x86-intel64.html:dt:freq_mhz-is-optional"><i>freq_mhz</i> is Optional</a></dt><dd>Processor frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86-intel64.html:dt:n_cores-is-optional"><a href="#rm-cmd-create-processor-x86-intel64.html:dt:n_cores-is-optional"><i>n_cores</i> is Optional</a></dt><dd>Quantity of CPU cores</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86-intel64.html:dt:n_threads-is-optional"><a href="#rm-cmd-create-processor-x86-intel64.html:dt:n_threads-is-optional"><i>n_threads</i> is Optional</a></dt><dd>Quantity of threads per 1 CPU core</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86-intel64.html:dt:package_number-is-optional"><a href="#rm-cmd-create-processor-x86-intel64.html:dt:package_number-is-optional"><i>package_number</i> is Optional</a></dt><dd>CPU package identification number</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86-intel64.html:dt:use_vmp-is-optional"><a href="#rm-cmd-create-processor-x86-intel64.html:dt:use_vmp-is-optional"><i>use_vmp</i> is Optional</a></dt><dd>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd></dl>
<h2 id="rm-cmd-create-processor-x86-intel64.html:provided-by">
<a href="#rm-cmd-create-processor-x86-intel64.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-create-processor-x86QSP1.html"><a id="rm-cmd-create-processor-x86QSP1.html:create-processor-x86QSP1"></a>
<h1 id="rm-cmd-create-processor-x86QSP1.html:create-processor-x86QSP1"><a href="#rm-cmd-create-processor-x86QSP1.html:create-processor-x86QSP1">create-processor-x86QSP1</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-processor-x86QSP1.html:synopsis">
<a href="#rm-cmd-create-processor-x86QSP1.html:synopsis">Synopsis</a>
</h2>
<b>create-processor-x86QSP1</b> [<i>"name"</i>] [<i>apic_freq_mhz</i>] [<i>cpi</i>] [<i>freq_mhz</i>] [<i>n_cores</i>] [<i>n_threads</i>] [<i>package_number</i>] [<i>use_vmp</i>] <br>
<h2 id="rm-cmd-create-processor-x86QSP1.html:description">
<a href="#rm-cmd-create-processor-x86QSP1.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>processor_x86QSP1</tt>.
<p>
The class description for the <tt>processor_x86QSP1</tt> class: x86-64 QSP processor with variable number of cores and threads.
</p><p>
</p><dl><dt id="rm-cmd-create-processor-x86QSP1.html:dt:name-is-optional"><a href="#rm-cmd-create-processor-x86QSP1.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86QSP1.html:dt:apic_freq_mhz-is-optional"><a href="#rm-cmd-create-processor-x86QSP1.html:dt:apic_freq_mhz-is-optional"><i>apic_freq_mhz</i> is Optional</a></dt><dd>APIC bus frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86QSP1.html:dt:cpi-is-optional"><a href="#rm-cmd-create-processor-x86QSP1.html:dt:cpi-is-optional"><i>cpi</i> is Optional</a></dt><dd>Cycles per instruction.</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86QSP1.html:dt:freq_mhz-is-optional"><a href="#rm-cmd-create-processor-x86QSP1.html:dt:freq_mhz-is-optional"><i>freq_mhz</i> is Optional</a></dt><dd>Processor frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86QSP1.html:dt:n_cores-is-optional"><a href="#rm-cmd-create-processor-x86QSP1.html:dt:n_cores-is-optional"><i>n_cores</i> is Optional</a></dt><dd>Quantity of CPU cores</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86QSP1.html:dt:n_threads-is-optional"><a href="#rm-cmd-create-processor-x86QSP1.html:dt:n_threads-is-optional"><i>n_threads</i> is Optional</a></dt><dd>Quantity of threads per 1 CPU core</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86QSP1.html:dt:package_number-is-optional"><a href="#rm-cmd-create-processor-x86QSP1.html:dt:package_number-is-optional"><i>package_number</i> is Optional</a></dt><dd>CPU package identification number</dd>
<p>
</p><dt id="rm-cmd-create-processor-x86QSP1.html:dt:use_vmp-is-optional"><a href="#rm-cmd-create-processor-x86QSP1.html:dt:use_vmp-is-optional"><i>use_vmp</i> is Optional</a></dt><dd>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd></dl>
<h2 id="rm-cmd-create-processor-x86QSP1.html:provided-by">
<a href="#rm-cmd-create-processor-x86QSP1.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-create-processor-xeon-5500.html"><a id="rm-cmd-create-processor-xeon-5500.html:create-processor-xeon-5500"></a>
<h1 id="rm-cmd-create-processor-xeon-5500.html:create-processor-xeon-5500"><a href="#rm-cmd-create-processor-xeon-5500.html:create-processor-xeon-5500">create-processor-xeon-5500</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-processor-xeon-5500.html:synopsis">
<a href="#rm-cmd-create-processor-xeon-5500.html:synopsis">Synopsis</a>
</h2>
<b>create-processor-xeon-5500</b> [<i>"name"</i>] [<i>apic_freq_mhz</i>] [<i>cpi</i>] [<i>freq_mhz</i>] [<i>n_cores</i>] [<i>n_threads</i>] [<i>package_number</i>] [<i>use_vmp</i>] <br>
<h2 id="rm-cmd-create-processor-xeon-5500.html:description">
<a href="#rm-cmd-create-processor-xeon-5500.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>processor_xeon_5500</tt>.
<p>
The class description for the <tt>processor_xeon_5500</tt> class: Intel® Xeon® 5500 processor.
</p><p>
</p><dl><dt id="rm-cmd-create-processor-xeon-5500.html:dt:name-is-optional"><a href="#rm-cmd-create-processor-xeon-5500.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5500.html:dt:apic_freq_mhz-is-optional"><a href="#rm-cmd-create-processor-xeon-5500.html:dt:apic_freq_mhz-is-optional"><i>apic_freq_mhz</i> is Optional</a></dt><dd>APIC bus frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5500.html:dt:cpi-is-optional"><a href="#rm-cmd-create-processor-xeon-5500.html:dt:cpi-is-optional"><i>cpi</i> is Optional</a></dt><dd>Cycles per instruction.</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5500.html:dt:freq_mhz-is-optional"><a href="#rm-cmd-create-processor-xeon-5500.html:dt:freq_mhz-is-optional"><i>freq_mhz</i> is Optional</a></dt><dd>Processor frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5500.html:dt:n_cores-is-optional"><a href="#rm-cmd-create-processor-xeon-5500.html:dt:n_cores-is-optional"><i>n_cores</i> is Optional</a></dt><dd>Quantity of CPU cores</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5500.html:dt:n_threads-is-optional"><a href="#rm-cmd-create-processor-xeon-5500.html:dt:n_threads-is-optional"><i>n_threads</i> is Optional</a></dt><dd>Quantity of threads per 1 CPU core</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5500.html:dt:package_number-is-optional"><a href="#rm-cmd-create-processor-xeon-5500.html:dt:package_number-is-optional"><i>package_number</i> is Optional</a></dt><dd>CPU package identification number</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5500.html:dt:use_vmp-is-optional"><a href="#rm-cmd-create-processor-xeon-5500.html:dt:use_vmp-is-optional"><i>use_vmp</i> is Optional</a></dt><dd>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd></dl>
<h2 id="rm-cmd-create-processor-xeon-5500.html:provided-by">
<a href="#rm-cmd-create-processor-xeon-5500.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-create-processor-xeon-5530.html"><a id="rm-cmd-create-processor-xeon-5530.html:create-processor-xeon-5530"></a>
<h1 id="rm-cmd-create-processor-xeon-5530.html:create-processor-xeon-5530"><a href="#rm-cmd-create-processor-xeon-5530.html:create-processor-xeon-5530">create-processor-xeon-5530</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-processor-xeon-5530.html:synopsis">
<a href="#rm-cmd-create-processor-xeon-5530.html:synopsis">Synopsis</a>
</h2>
<b>create-processor-xeon-5530</b> [<i>"name"</i>] [<i>apic_freq_mhz</i>] [<i>cpi</i>] [<i>freq_mhz</i>] [<i>n_cores</i>] [<i>n_threads</i>] [<i>package_number</i>] [<i>use_vmp</i>] <br>
<h2 id="rm-cmd-create-processor-xeon-5530.html:description">
<a href="#rm-cmd-create-processor-xeon-5530.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>processor_xeon_5530</tt>.
<p>
The class description for the <tt>processor_xeon_5530</tt> class: Intel® Xeon® E5530 processor with 4 cores and 2 threads.
</p><p>
</p><dl><dt id="rm-cmd-create-processor-xeon-5530.html:dt:name-is-optional"><a href="#rm-cmd-create-processor-xeon-5530.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5530.html:dt:apic_freq_mhz-is-optional"><a href="#rm-cmd-create-processor-xeon-5530.html:dt:apic_freq_mhz-is-optional"><i>apic_freq_mhz</i> is Optional</a></dt><dd>APIC bus frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5530.html:dt:cpi-is-optional"><a href="#rm-cmd-create-processor-xeon-5530.html:dt:cpi-is-optional"><i>cpi</i> is Optional</a></dt><dd>Cycles per instruction.</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5530.html:dt:freq_mhz-is-optional"><a href="#rm-cmd-create-processor-xeon-5530.html:dt:freq_mhz-is-optional"><i>freq_mhz</i> is Optional</a></dt><dd>Processor frequency in MHz, default is 10 MHz.</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5530.html:dt:n_cores-is-optional"><a href="#rm-cmd-create-processor-xeon-5530.html:dt:n_cores-is-optional"><i>n_cores</i> is Optional</a></dt><dd>Quantity of CPU cores</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5530.html:dt:n_threads-is-optional"><a href="#rm-cmd-create-processor-xeon-5530.html:dt:n_threads-is-optional"><i>n_threads</i> is Optional</a></dt><dd>Quantity of threads per 1 CPU core</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5530.html:dt:package_number-is-optional"><a href="#rm-cmd-create-processor-xeon-5530.html:dt:package_number-is-optional"><i>package_number</i> is Optional</a></dt><dd>CPU package identification number</dd>
<p>
</p><dt id="rm-cmd-create-processor-xeon-5530.html:dt:use_vmp-is-optional"><a href="#rm-cmd-create-processor-xeon-5530.html:dt:use_vmp-is-optional"><i>use_vmp</i> is Optional</a></dt><dd>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd></dl>
<h2 id="rm-cmd-create-processor-xeon-5530.html:provided-by">
<a href="#rm-cmd-create-processor-xeon-5530.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-cmd-create-sc-leds-and-button-pcie-comp.html"><a id="rm-cmd-create-sc-leds-and-button-pcie-comp.html:create-sc-leds-and-button-pcie-comp"></a>
<h1 id="rm-cmd-create-sc-leds-and-button-pcie-comp.html:create-sc-leds-and-button-pcie-comp"><a href="#rm-cmd-create-sc-leds-and-button-pcie-comp.html:create-sc-leds-and-button-pcie-comp">create-sc-leds-and-button-pcie-comp</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-create-sc-leds-and-button-pcie-comp.html:synopsis">
<a href="#rm-cmd-create-sc-leds-and-button-pcie-comp.html:synopsis">Synopsis</a>
</h2>
<b>create-sc-leds-and-button-pcie-comp</b> [<i>"name"</i>] <br>
<h2 id="rm-cmd-create-sc-leds-and-button-pcie-comp.html:description">
<a href="#rm-cmd-create-sc-leds-and-button-pcie-comp.html:description">Description</a>
</h2>
This command creates a non-instantiated component of the class <tt>sc_leds_and_button_pcie_comp</tt>.
<p>
The class description for the <tt>sc_leds_and_button_pcie_comp</tt> class: PCIe card with a set of LEDs and buttons on its panel. Used for PCIe-based modeling tutorial, and as an example of system panel usage
</p><p>
</p><dl><dt id="rm-cmd-create-sc-leds-and-button-pcie-comp.html:dt:name-is-optional"><a href="#rm-cmd-create-sc-leds-and-button-pcie-comp.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd></dl>
<h2 id="rm-cmd-create-sc-leds-and-button-pcie-comp.html:provided-by">
<a href="#rm-cmd-create-sc-leds-and-button-pcie-comp.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-new-chassis-qsp-x86.html"><a id="rm-cmd-new-chassis-qsp-x86.html:new-chassis-qsp-x86"></a>
<h1 id="rm-cmd-new-chassis-qsp-x86.html:new-chassis-qsp-x86"><a href="#rm-cmd-new-chassis-qsp-x86.html:new-chassis-qsp-x86">new-chassis-qsp-x86</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-new-chassis-qsp-x86.html:synopsis">
<a href="#rm-cmd-new-chassis-qsp-x86.html:synopsis">Synopsis</a>
</h2>
<b>new-chassis-qsp-x86</b> [<i>"name"</i>] <br>
<h2 id="rm-cmd-new-chassis-qsp-x86.html:description">
<a href="#rm-cmd-new-chassis-qsp-x86.html:description">Description</a>
</h2>
This command creates an instantiated component of the class <tt>chassis_qsp_x86</tt>.
<p>
The class description for the <tt>chassis_qsp_x86</tt> class: Chassis for QSP x86 systems.
</p><p>
</p><dl><dt id="rm-cmd-new-chassis-qsp-x86.html:dt:name-is-optional"><a href="#rm-cmd-new-chassis-qsp-x86.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd></dl>
<h2 id="rm-cmd-new-chassis-qsp-x86.html:provided-by">
<a href="#rm-cmd-new-chassis-qsp-x86.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-new-chassis-x58-ich10.html"><a id="rm-cmd-new-chassis-x58-ich10.html:new-chassis-x58-ich10"></a>
<h1 id="rm-cmd-new-chassis-x58-ich10.html:new-chassis-x58-ich10"><a href="#rm-cmd-new-chassis-x58-ich10.html:new-chassis-x58-ich10">new-chassis-x58-ich10</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-new-chassis-x58-ich10.html:synopsis">
<a href="#rm-cmd-new-chassis-x58-ich10.html:synopsis">Synopsis</a>
</h2>
<b>new-chassis-x58-ich10</b> [<i>"name"</i>] <br>
<h2 id="rm-cmd-new-chassis-x58-ich10.html:description">
<a href="#rm-cmd-new-chassis-x58-ich10.html:description">Description</a>
</h2>
This command creates an instantiated component of the class <tt>chassis_x58_ich10</tt>.
<p>
The class description for the <tt>chassis_x58_ich10</tt> class: Chassis for Intel® X58-ICH10 systems.
</p><p>
</p><dl><dt id="rm-cmd-new-chassis-x58-ich10.html:dt:name-is-optional"><a href="#rm-cmd-new-chassis-x58-ich10.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd></dl>
<h2 id="rm-cmd-new-chassis-x58-ich10.html:provided-by">
<a href="#rm-cmd-new-chassis-x58-ich10.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-new-leds-and-button-panel.html"><a id="rm-cmd-new-leds-and-button-panel.html:new-leds-and-button-panel"></a>
<h1 id="rm-cmd-new-leds-and-button-panel.html:new-leds-and-button-panel"><a href="#rm-cmd-new-leds-and-button-panel.html:new-leds-and-button-panel">new-leds-and-button-panel</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-new-leds-and-button-panel.html:synopsis">
<a href="#rm-cmd-new-leds-and-button-panel.html:synopsis">Synopsis</a>
</h2>
<b>new-leds-and-button-panel</b> [<i>"name"</i>] <br>
<h2 id="rm-cmd-new-leds-and-button-panel.html:description">
<a href="#rm-cmd-new-leds-and-button-panel.html:description">Description</a>
</h2>
This command creates an instantiated component of the class <tt>leds_and_button_panel</tt>.
<p>
The class description for the <tt>leds_and_button_panel</tt> class: The system panel to display the front end of the LEDs and button device.
</p><p>
</p><dl><dt id="rm-cmd-new-leds-and-button-panel.html:dt:name-is-optional"><a href="#rm-cmd-new-leds-and-button-panel.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd></dl>
<h2 id="rm-cmd-new-leds-and-button-panel.html:provided-by">
<a href="#rm-cmd-new-leds-and-button-panel.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-cmd-new-motherboard-x58-ich10.html"><a id="rm-cmd-new-motherboard-x58-ich10.html:new-motherboard-x58-ich10"></a>
<h1 id="rm-cmd-new-motherboard-x58-ich10.html:new-motherboard-x58-ich10"><a href="#rm-cmd-new-motherboard-x58-ich10.html:new-motherboard-x58-ich10">new-motherboard-x58-ich10</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-new-motherboard-x58-ich10.html:synopsis">
<a href="#rm-cmd-new-motherboard-x58-ich10.html:synopsis">Synopsis</a>
</h2>
<b>new-motherboard-x58-ich10</b> [<i>"name"</i>] [<i>acpi</i>] [<i>"apic_bus_class"</i>] [<i>"bios"</i>] [<i>break_on_reboot</i>] [<i>do_not_initialize_mtrr</i>] [<i>"lan_bios"</i>] [<i>"mac_address"</i>] [<i>num_sockets</i>] [<i>"root_port_class"</i>] [<i>"rtc_time"</i>] [<i>smbus_use_i2c_v2</i>] [<i>"spi_flash"</i>] [<i>system_clock</i>] [<i>"system_clock_class"</i>] [<i>"uefi_device_name"</i>] <br>
<h2 id="rm-cmd-new-motherboard-x58-ich10.html:description">
<a href="#rm-cmd-new-motherboard-x58-ich10.html:description">Description</a>
</h2>
This command creates an instantiated component of the class <tt>motherboard_x58_ich10</tt>.
<p>
The class description for the <tt>motherboard_x58_ich10</tt> class: Motherboard with Intel® X58 Express Chipset (northbridge) and Intel® ICH10 (southbridge).
</p><p>
</p><dl><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:name-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:acpi-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:acpi-is-optional"><i>acpi</i> is Optional</a></dt><dd>Use ACPI when True, default value is True.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:apic_bus_class-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:apic_bus_class-is-optional"><i>apic_bus_class</i> is Optional</a></dt><dd>APIC bus classname</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:bios-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:bios-is-optional"><i>bios</i> is Optional</a></dt><dd>The x86 BIOS file to use.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:break_on_reboot-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:break_on_reboot-is-optional"><i>break_on_reboot</i> is Optional</a></dt><dd>If true, the simulation will stop when machine is rebooted.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:do_not_initialize_mtrr-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:do_not_initialize_mtrr-is-optional"><i>do_not_initialize_mtrr</i> is Optional</a></dt><dd>Set to True to prevent this component from initializing the mtrr registers of the cores.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:lan_bios-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:lan_bios-is-optional"><i>lan_bios</i> is Optional</a></dt><dd>The Expansion ROM BIOS file for the ICH10 LAN.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:mac_address-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:mac_address-is-optional"><i>mac_address</i> is Optional</a></dt><dd>MAC address</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:num_sockets-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:num_sockets-is-optional"><i>num_sockets</i> is Optional</a></dt><dd>Number of CPU sockets or modules that can be connected.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:root_port_class-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:root_port_class-is-optional"><i>root_port_class</i> is Optional</a></dt><dd>The class used for the root port. Defaults to x58-pcie-port.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:rtc_time-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:rtc_time-is-optional"><i>rtc_time</i> is Optional</a></dt><dd>The date and time of the Real-Time clock. Please note that time-zone information is not supported and will be silently dropped when passed to the RTC object.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:smbus_use_i2c_v2-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:smbus_use_i2c_v2-is-optional"><i>smbus_use_i2c_v2</i> is Optional</a></dt><dd>Set to True if i2c v2 shall be used by smbus controller.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:spi_flash-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:spi_flash-is-optional"><i>spi_flash</i> is Optional</a></dt><dd>The ICH10 SPI flash file to use.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:system_clock-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:system_clock-is-optional"><i>system_clock</i> is Optional</a></dt><dd>If true, the motherboard will contain a clock separate from the processor, which will be used as queue for all devices. The class used for the clock is taken from system_clock_class.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:system_clock_class-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:system_clock_class-is-optional"><i>system_clock_class</i> is Optional</a></dt><dd>The class used for the system_clock.</dd>
<p>
</p><dt id="rm-cmd-new-motherboard-x58-ich10.html:dt:uefi_device_name-is-optional"><a href="#rm-cmd-new-motherboard-x58-ich10.html:dt:uefi_device_name-is-optional"><i>uefi_device_name</i> is Optional</a></dt><dd>Name of Simics UEFI device. Will not be instantiated if set to empty string (the default).</dd></dl>
<h2 id="rm-cmd-new-motherboard-x58-ich10.html:provided-by">
<a href="#rm-cmd-new-motherboard-x58-ich10.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-cmd-new-sample-core-timing-tool.html"><a id="rm-cmd-new-sample-core-timing-tool.html:new-sample-core-timing-tool"></a>
<h1 id="rm-cmd-new-sample-core-timing-tool.html:new-sample-core-timing-tool"><a href="#rm-cmd-new-sample-core-timing-tool.html:new-sample-core-timing-tool">new-sample-core-timing-tool</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-new-sample-core-timing-tool.html:synopsis">
<a href="#rm-cmd-new-sample-core-timing-tool.html:synopsis">Synopsis</a>
</h2>
<b>new-sample-core-timing-tool</b> [<i>"name"</i>] ([ <i>providers</i> ... ] | list of <i>providers</i>) [<i>parent</i>] [-connect-all] [<i>"group"</i>] <br>
<h2 id="rm-cmd-new-sample-core-timing-tool.html:description">
<a href="#rm-cmd-new-sample-core-timing-tool.html:description">Description</a>
</h2>
Creates a new sample-core-timing tool which can be connected to x86 cores. <br>
<br>
The optional <i>name</i> argument can be used to set a name of the created object. If no name is given, a default name <i>sample_core_timing</i> followed by a sequence number is generated (<i>sample_core_timing0</i>, <i>sample_core_timing1</i>,...).<br>
<br>
 The optional <i>providers</i> argument, supports connecting one or several providers directly. With the optional <i>parent</i> argument a hierarchical object can be specified and all providers below this object matching the provider requirements will be connected to the tool. The <tt>-connect-all</tt> flag can be given to add a connection to all supported providers in the configuration.<br>
<br>
The optional argument <i>group</i> lets a user specify a named instrumentation group to use for the connection. (See <code>add-instrumentation-group</code> for details on named groups.)
<h2 id="rm-cmd-new-sample-core-timing-tool.html:provided-by">
<a href="#rm-cmd-new-sample-core-timing-tool.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-cmd-new-sc-leds-and-button-pcie-comp.html"><a id="rm-cmd-new-sc-leds-and-button-pcie-comp.html:new-sc-leds-and-button-pcie-comp"></a>
<h1 id="rm-cmd-new-sc-leds-and-button-pcie-comp.html:new-sc-leds-and-button-pcie-comp"><a href="#rm-cmd-new-sc-leds-and-button-pcie-comp.html:new-sc-leds-and-button-pcie-comp">new-sc-leds-and-button-pcie-comp</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-cmd-new-sc-leds-and-button-pcie-comp.html:synopsis">
<a href="#rm-cmd-new-sc-leds-and-button-pcie-comp.html:synopsis">Synopsis</a>
</h2>
<b>new-sc-leds-and-button-pcie-comp</b> [<i>"name"</i>] <br>
<h2 id="rm-cmd-new-sc-leds-and-button-pcie-comp.html:description">
<a href="#rm-cmd-new-sc-leds-and-button-pcie-comp.html:description">Description</a>
</h2>
This command creates an instantiated component of the class <tt>sc_leds_and_button_pcie_comp</tt>.
<p>
The class description for the <tt>sc_leds_and_button_pcie_comp</tt> class: PCIe card with a set of LEDs and buttons on its panel. Used for PCIe-based modeling tutorial, and as an example of system panel usage
</p><p>
</p><dl><dt id="rm-cmd-new-sc-leds-and-button-pcie-comp.html:dt:name-is-optional"><a href="#rm-cmd-new-sc-leds-and-button-pcie-comp.html:dt:name-is-optional"><i>name</i> is Optional</a></dt><dd>If not specified, the component will get a class-specific default name.</dd></dl>
<h2 id="rm-cmd-new-sc-leds-and-button-pcie-comp.html:provided-by">
<a href="#rm-cmd-new-sc-leds-and-button-pcie-comp.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-all-cmds.html"><h1>1.3 Command Index</h1>
<ul>
<li>
<a href="#rm-cmd-auto_apic_bus.info.html">&lt;auto_apic_bus&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-auto_apic_bus.status.html">&lt;auto_apic_bus&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-chassis_qsp_x86.info.html">&lt;chassis_qsp_x86&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-chassis_qsp_x86.status.html">&lt;chassis_qsp_x86&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-chassis_x58_ich10.info.html">&lt;chassis_x58_ich10&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-chassis_x58_ich10.status.html">&lt;chassis_x58_ich10&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_bridge.info.html">&lt;ich10_bridge&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_bridge.status.html">&lt;ich10_bridge&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_cf9.info.html">&lt;ich10_cf9&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_cf9.status.html">&lt;ich10_cf9&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_hpe_timer.info.html">&lt;ich10_hpe_timer&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_hpe_timer.status.html">&lt;ich10_hpe_timer&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_lan_v2.info.html">&lt;ich10_lan_v2&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_lan_v2.status.html">&lt;ich10_lan_v2&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_lpc.info.html">&lt;ich10_lpc&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_lpc.status.html">&lt;ich10_lpc&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_rtc.get-date-time.html">&lt;ich10_rtc&gt;.get-date-time</a>
 – get date and time</li>
<li>
<a href="#rm-cmd-ich10_rtc.info.html">&lt;ich10_rtc&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_rtc.set-date-time.html">&lt;ich10_rtc&gt;.set-date-time</a>
 – set date and time</li>
<li>
<a href="#rm-cmd-ich10_rtc.status.html">&lt;ich10_rtc&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_sata_f2.info.html">&lt;ich10_sata_f2&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_sata_f2.status.html">&lt;ich10_sata_f2&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_sata_f5.info.html">&lt;ich10_sata_f5&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_sata_f5.status.html">&lt;ich10_sata_f5&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_smbus.info.html">&lt;ich10_smbus&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_smbus.status.html">&lt;ich10_smbus&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_smbus_i2c_v2.info.html">&lt;ich10_smbus_i2c_v2&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_smbus_i2c_v2.status.html">&lt;ich10_smbus_i2c_v2&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_spi.info.html">&lt;ich10_spi&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_spi.status.html">&lt;ich10_spi&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_thermal.info.html">&lt;ich10_thermal&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_thermal.status.html">&lt;ich10_thermal&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_timer.info.html">&lt;ich10_timer&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_timer.status.html">&lt;ich10_timer&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_usb_ehci.info.html">&lt;ich10_usb_ehci&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_usb_ehci.print-descriptors.html">&lt;ich10_usb_ehci&gt;.print-descriptors</a>
 – print descriptors</li>
<li>
<a href="#rm-cmd-ich10_usb_ehci.status.html">&lt;ich10_usb_ehci&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-ich10_usb_uhci.info.html">&lt;ich10_usb_uhci&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_usb_uhci.status.html">&lt;ich10_usb_uhci&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-leds_and_button_panel.info.html">&lt;leds_and_button_panel&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-leds_and_button_panel.status.html">&lt;leds_and_button_panel&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-base-mem.html">&lt;motherboard_x58_ich10&gt;.cmos-base-mem</a>
 – set base memory size</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-boot-dev.html">&lt;motherboard_x58_ich10&gt;.cmos-boot-dev</a>
 – set boot drive</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-extended-mem.html">&lt;motherboard_x58_ich10&gt;.cmos-extended-mem</a>
 – set extended memory size</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-floppy.html">&lt;motherboard_x58_ich10&gt;.cmos-floppy</a>
 – set floppy parameters</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-hd.html">&lt;motherboard_x58_ich10&gt;.cmos-hd</a>
 – set fixed disk parameters</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-info.html">&lt;motherboard_x58_ich10&gt;.cmos-info</a>
 – print information about the CMOS area</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-init.html">&lt;motherboard_x58_ich10&gt;.cmos-init</a>
 – initialize some CMOS values</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.info.html">&lt;motherboard_x58_ich10&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.status.html">&lt;motherboard_x58_ich10&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-northbridge_x58.info.html">&lt;northbridge_x58&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-northbridge_x58.status.html">&lt;northbridge_x58&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-processor_core_i7.info.html">&lt;processor_core_i7&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_core_i7.status.html">&lt;processor_core_i7&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-processor_core_i7_6c_2t.info.html">&lt;processor_core_i7_6c_2t&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_core_i7_6c_2t.status.html">&lt;processor_core_i7_6c_2t&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-processor_core_i7_8c_4t.info.html">&lt;processor_core_i7_8c_4t&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_core_i7_8c_4t.status.html">&lt;processor_core_i7_8c_4t&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-processor_core_i7_duo.info.html">&lt;processor_core_i7_duo&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_core_i7_duo.status.html">&lt;processor_core_i7_duo&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-processor_core_i7_single.info.html">&lt;processor_core_i7_single&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_core_i7_single.status.html">&lt;processor_core_i7_single&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-processor_x86QSP1.info.html">&lt;processor_x86QSP1&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_x86QSP1.status.html">&lt;processor_x86QSP1&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-processor_x86_intel64.info.html">&lt;processor_x86_intel64&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_x86_intel64.status.html">&lt;processor_x86_intel64&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-processor_xeon_5500.info.html">&lt;processor_xeon_5500&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_xeon_5500.status.html">&lt;processor_xeon_5500&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-processor_xeon_5530.info.html">&lt;processor_xeon_5530&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_xeon_5530.status.html">&lt;processor_xeon_5530&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sample_core_timing_connection.info.html">&lt;sample_core_timing_connection&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sample_core_timing_connection.status.html">&lt;sample_core_timing_connection&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.add-instruction-class.html">&lt;sample_core_timing_tool&gt;.add-instruction-class</a>
 – add instruction class with ipc and cdyn adjustments</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.add-instrumentation.html">&lt;sample_core_timing_tool&gt;.add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.delete.html">&lt;sample_core_timing_tool&gt;.delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.disable-instrumentation.html">&lt;sample_core_timing_tool&gt;.disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.enable-instrumentation.html">&lt;sample_core_timing_tool&gt;.enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.info.html">&lt;sample_core_timing_tool&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.list-instruction-classes.html">&lt;sample_core_timing_tool&gt;.list-instruction-classes</a>
 – list instruction classes</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.list-metrics.html">&lt;sample_core_timing_tool&gt;.list-metrics</a>
 – list metrics of the simple performance model</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.list-performance-metrics.html">&lt;sample_core_timing_tool&gt;.list-performance-metrics</a>
 – list performance metrics from the model</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.list-providers.html">&lt;sample_core_timing_tool&gt;.list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.remove-instruction-class.html">&lt;sample_core_timing_tool&gt;.remove-instruction-class</a>
 – remove instruction class</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.remove-instrumentation.html">&lt;sample_core_timing_tool&gt;.remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-activity-per-read.html">&lt;sample_core_timing_tool&gt;.set-activity-per-read</a>
 – set extra activity per read operation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-activity-per-write.html">&lt;sample_core_timing_tool&gt;.set-activity-per-write</a>
 – set extra activity per write operation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html">&lt;sample_core_timing_tool&gt;.set-background-activity-per-cycle</a>
 – set background activity per cycle</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html">&lt;sample_core_timing_tool&gt;.set-base-activity-per-instruction</a>
 – set activity per instruction</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html">&lt;sample_core_timing_tool&gt;.set-base-cycles-per-instruction</a>
 – set base cycles per instruction</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-read.html">&lt;sample_core_timing_tool&gt;.set-cycles-per-read</a>
 – set extra cycles per read operation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-write.html">&lt;sample_core_timing_tool&gt;.set-cycles-per-write</a>
 – set extra cycles per write operation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.status.html">&lt;sample_core_timing_tool&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_comp.info.html">&lt;sc_leds_and_button_pcie_comp&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_comp.status.html">&lt;sc_leds_and_button_pcie_comp&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html">&lt;sc_leds_and_button_pcie_dev_sc_break_tool&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html">&lt;sc_leds_and_button_pcie_dev_sc_protocol_checker_tool&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html">&lt;sc_leds_and_button_pcie_dev_sc_trace_tool&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html">&lt;sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html">&lt;sc_leds_and_button_pcie_dev_sc_vcd_trace_tool&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.info.html">&lt;sc_leds_and_button_pcie_dev_tool_connection&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.status.html">&lt;sc_leds_and_button_pcie_dev_tool_connection&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.port.info.html">&lt;sc_leds_and_button_pcie_device.port&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.port.status.html">&lt;sc_leds_and_button_pcie_device.port&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.info.html">&lt;sc_leds_and_button_pcie_device&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-break-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_break_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-protocol-checker-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_protocol_checker_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-trace-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_trace_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-transaction-tracker-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html">&lt;sc_leds_and_button_pcie_device&gt;.new-sc-vcd-trace-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_vcd_trace_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.status.html">&lt;sc_leds_and_button_pcie_device&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-sc_provider_controller.break-sc.html">&lt;sc_provider_controller&gt;.break-sc</a>
 – break on SystemC object</li>
<li>
<a href="#rm-cmd-sc_provider_controller.trace-sc.html">&lt;sc_provider_controller&gt;.trace-sc</a>
 – trace SystemC object</li>
<li>
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html">&lt;sc_provider_controller&gt;.unbreak-sc</a>
 – unbreak on SystemC object</li>
<li>
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html">&lt;sc_provider_controller&gt;.untrace-sc</a>
 – untrace SystemC object</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-event-all.html">&lt;sc_simcontext&gt;.break-sc-event-all</a>
 – break all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-process-all.html">&lt;sc_simcontext&gt;.break-sc-process-all</a>
 – break all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-signal-all.html">&lt;sc_simcontext&gt;.break-sc-signal-all</a>
 – break all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-socket-all.html">&lt;sc_simcontext&gt;.break-sc-socket-all</a>
 – break all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-event-all.html">&lt;sc_simcontext&gt;.trace-sc-event-all</a>
 – trace all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-process-all.html">&lt;sc_simcontext&gt;.trace-sc-process-all</a>
 – trace all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-signal-all.html">&lt;sc_simcontext&gt;.trace-sc-signal-all</a>
 – trace all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-socket-all.html">&lt;sc_simcontext&gt;.trace-sc-socket-all</a>
 – trace all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.track-transactions-all.html">&lt;sc_simcontext&gt;.track-transactions-all</a>
 – track transactions on all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-event-all.html">&lt;sc_simcontext&gt;.unbreak-sc-event-all</a>
 – unbreak all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-process-all.html">&lt;sc_simcontext&gt;.unbreak-sc-process-all</a>
 – unbreak all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-signal-all.html">&lt;sc_simcontext&gt;.unbreak-sc-signal-all</a>
 – unbreak all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-socket-all.html">&lt;sc_simcontext&gt;.unbreak-sc-socket-all</a>
 – unbreak all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-event-all.html">&lt;sc_simcontext&gt;.untrace-sc-event-all</a>
 – untrace all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-process-all.html">&lt;sc_simcontext&gt;.untrace-sc-process-all</a>
 – untrace all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-signal-all.html">&lt;sc_simcontext&gt;.untrace-sc-signal-all</a>
 – untrace all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-socket-all.html">&lt;sc_simcontext&gt;.untrace-sc-socket-all</a>
 – untrace all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrack-transactions-all.html">&lt;sc_simcontext&gt;.untrack-transactions-all</a>
 – untrack transactions on all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html">&lt;sc_tlm_bw_transport&gt;.track-transactions</a>
 – track transactions on a SystemC socket object</li>
<li>
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html">&lt;sc_tlm_bw_transport&gt;.untrack-transactions</a>
 – untrack transactions on a SystemC socket object</li>
<li>
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html">&lt;sc_tlm_fw_transport&gt;.track-transactions</a>
 – track transactions on a SystemC socket object</li>
<li>
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html">&lt;sc_tlm_fw_transport&gt;.untrack-transactions</a>
 – untrack transactions on a SystemC socket object</li>
<li>
<a href="#rm-cmd-southbridge_ich10.info.html">&lt;southbridge_ich10&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-southbridge_ich10.status.html">&lt;southbridge_ich10&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-southbridge_ich10_panel.info.html">&lt;southbridge_ich10_panel&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-southbridge_ich10_panel.status.html">&lt;southbridge_ich10_panel&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-core-f0-legacy.info.html">&lt;x58-core-f0-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-core-f0-legacy.status.html">&lt;x58-core-f0-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-core-f1-legacy.info.html">&lt;x58-core-f1-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-core-f1-legacy.status.html">&lt;x58-core-f1-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-core-f2-legacy.info.html">&lt;x58-core-f2-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-core-f2-legacy.status.html">&lt;x58-core-f2-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-core-f3-legacy.info.html">&lt;x58-core-f3-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-core-f3-legacy.status.html">&lt;x58-core-f3-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-core.info.html">&lt;x58-core&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-core.status.html">&lt;x58-core&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-dmi-legacy.info.html">&lt;x58-dmi-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-dmi-legacy.status.html">&lt;x58-dmi-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-dmi.info.html">&lt;x58-dmi&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-dmi.status.html">&lt;x58-dmi&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-ioxapic-legacy.info.html">&lt;x58-ioxapic-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-ioxapic-legacy.status.html">&lt;x58-ioxapic-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-ioxapic.info.html">&lt;x58-ioxapic&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-ioxapic.status.html">&lt;x58-ioxapic&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-mb.info.html">&lt;x58-mb&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-mb.status.html">&lt;x58-mb&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-pcie-port-legacy.info.html">&lt;x58-pcie-port-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-pcie-port-legacy.status.html">&lt;x58-pcie-port-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-pcie-port.info.html">&lt;x58-pcie-port&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-pcie-port.status.html">&lt;x58-pcie-port&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-qpi-arch.info.html">&lt;x58-qpi-arch&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-arch.status.html">&lt;x58-qpi-arch&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-qpi-ncr-f0-legacy.info.html">&lt;x58-qpi-ncr-f0-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-ncr-f0-legacy.status.html">&lt;x58-qpi-ncr-f0-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port0-f0-legacy.info.html">&lt;x58-qpi-port0-f0-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port0-f0-legacy.status.html">&lt;x58-qpi-port0-f0-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port0-f1-legacy.info.html">&lt;x58-qpi-port0-f1-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port0-f1-legacy.status.html">&lt;x58-qpi-port0-f1-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port1-f0-legacy.info.html">&lt;x58-qpi-port1-f0-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port1-f0-legacy.status.html">&lt;x58-qpi-port1-f0-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port1-f1-legacy.info.html">&lt;x58-qpi-port1-f1-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port1-f1-legacy.status.html">&lt;x58-qpi-port1-f1-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port.info.html">&lt;x58-qpi-port&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port.status.html">&lt;x58-qpi-port&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-qpi-sad-f1-legacy.info.html">&lt;x58-qpi-sad-f1-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-sad-f1-legacy.status.html">&lt;x58-qpi-sad-f1-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-remap-dispatcher-legacy.info.html">&lt;x58-remap-dispatcher-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-remap-dispatcher-legacy.status.html">&lt;x58-remap-dispatcher-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-remap-unit0-legacy.info.html">&lt;x58-remap-unit0-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-remap-unit0-legacy.status.html">&lt;x58-remap-unit0-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-remap-unit1-legacy.info.html">&lt;x58-remap-unit1-legacy&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-remap-unit1-legacy.status.html">&lt;x58-remap-unit1-legacy&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x58-remap-unit.info.html">&lt;x58-remap-unit&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-remap-unit.status.html">&lt;x58-remap-unit&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-core2.aprof-views.html">&lt;x86-core2&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-core2.break-processor-reset.html">&lt;x86-core2&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-core2.break-segreg.html">&lt;x86-core2&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-core2.info.html">&lt;x86-core2&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-core2.memory-configuration.html">&lt;x86-core2&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-core2.msrs.html">&lt;x86-core2&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-core2.pregs-fpu.html">&lt;x86-core2&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-core2.pregs-sse.html">&lt;x86-core2&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-core2.print-acpi-tables.html">&lt;x86-core2&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-core2.print-gdt.html">&lt;x86-core2&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-core2.print-idt.html">&lt;x86-core2&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-core2.print-mp-tables.html">&lt;x86-core2&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-core2.print-tss.html">&lt;x86-core2&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-core2.print-vmcs.html">&lt;x86-core2&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-core2.print-vmx-cap.html">&lt;x86-core2&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-core2.status.html">&lt;x86-core2&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-core2.tablewalk.html">&lt;x86-core2&gt;.tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-core2.trace-segreg.html">&lt;x86-core2&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-core2.unbreak-processor-reset.html">&lt;x86-core2&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-core2.break-segreg.html">&lt;x86-core2&gt;.unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-core2.trace-segreg.html">&lt;x86-core2&gt;.untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-core2.wait-for-processor-reset.html">&lt;x86-core2&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86-intel64.aprof-views.html">&lt;x86-intel64&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-intel64.break-processor-reset.html">&lt;x86-intel64&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-intel64.break-segreg.html">&lt;x86-intel64&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-intel64.info.html">&lt;x86-intel64&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-intel64.memory-configuration.html">&lt;x86-intel64&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-intel64.msrs.html">&lt;x86-intel64&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-intel64.pregs-fpu.html">&lt;x86-intel64&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-intel64.pregs-sse.html">&lt;x86-intel64&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-intel64.print-acpi-tables.html">&lt;x86-intel64&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-intel64.print-gdt.html">&lt;x86-intel64&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-intel64.print-idt.html">&lt;x86-intel64&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-intel64.print-mp-tables.html">&lt;x86-intel64&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-intel64.print-tss.html">&lt;x86-intel64&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-intel64.print-vmcs.html">&lt;x86-intel64&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-intel64.print-vmx-cap.html">&lt;x86-intel64&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-intel64.status.html">&lt;x86-intel64&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-intel64.tablewalk.html">&lt;x86-intel64&gt;.tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-intel64.trace-segreg.html">&lt;x86-intel64&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-intel64.unbreak-processor-reset.html">&lt;x86-intel64&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-intel64.break-segreg.html">&lt;x86-intel64&gt;.unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-intel64.trace-segreg.html">&lt;x86-intel64&gt;.untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-intel64.wait-for-processor-reset.html">&lt;x86-intel64&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.aprof-views.html">&lt;x86-nehalem-xeon&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.break-processor-reset.html">&lt;x86-nehalem-xeon&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.break-segreg.html">&lt;x86-nehalem-xeon&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.info.html">&lt;x86-nehalem-xeon&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.memory-configuration.html">&lt;x86-nehalem-xeon&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.msrs.html">&lt;x86-nehalem-xeon&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.pregs-fpu.html">&lt;x86-nehalem-xeon&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.pregs-sse.html">&lt;x86-nehalem-xeon&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-acpi-tables.html">&lt;x86-nehalem-xeon&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-gdt.html">&lt;x86-nehalem-xeon&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-idt.html">&lt;x86-nehalem-xeon&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-mp-tables.html">&lt;x86-nehalem-xeon&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-tss.html">&lt;x86-nehalem-xeon&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-vmcs.html">&lt;x86-nehalem-xeon&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-vmx-cap.html">&lt;x86-nehalem-xeon&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.status.html">&lt;x86-nehalem-xeon&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.tablewalk.html">&lt;x86-nehalem-xeon&gt;.tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.trace-segreg.html">&lt;x86-nehalem-xeon&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html">&lt;x86-nehalem-xeon&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.break-segreg.html">&lt;x86-nehalem-xeon&gt;.unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.trace-segreg.html">&lt;x86-nehalem-xeon&gt;.untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html">&lt;x86-nehalem-xeon&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem.aprof-views.html">&lt;x86-nehalem&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-nehalem.break-processor-reset.html">&lt;x86-nehalem&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem.break-segreg.html">&lt;x86-nehalem&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem.info.html">&lt;x86-nehalem&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-nehalem.memory-configuration.html">&lt;x86-nehalem&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-nehalem.msrs.html">&lt;x86-nehalem&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-nehalem.pregs-fpu.html">&lt;x86-nehalem&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-nehalem.pregs-sse.html">&lt;x86-nehalem&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-acpi-tables.html">&lt;x86-nehalem&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-gdt.html">&lt;x86-nehalem&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-idt.html">&lt;x86-nehalem&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-mp-tables.html">&lt;x86-nehalem&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-tss.html">&lt;x86-nehalem&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-vmcs.html">&lt;x86-nehalem&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-vmx-cap.html">&lt;x86-nehalem&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-nehalem.status.html">&lt;x86-nehalem&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-nehalem.tablewalk.html">&lt;x86-nehalem&gt;.tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-nehalem.trace-segreg.html">&lt;x86-nehalem&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem.unbreak-processor-reset.html">&lt;x86-nehalem&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem.break-segreg.html">&lt;x86-nehalem&gt;.unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem.trace-segreg.html">&lt;x86-nehalem&gt;.untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem.wait-for-processor-reset.html">&lt;x86-nehalem&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.aprof-views.html">&lt;x86-p4-nocona&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.break-processor-reset.html">&lt;x86-p4-nocona&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.break-segreg.html">&lt;x86-p4-nocona&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.info.html">&lt;x86-p4-nocona&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.memory-configuration.html">&lt;x86-p4-nocona&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.msrs.html">&lt;x86-p4-nocona&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.pregs-fpu.html">&lt;x86-p4-nocona&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.pregs-sse.html">&lt;x86-p4-nocona&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-acpi-tables.html">&lt;x86-p4-nocona&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-gdt.html">&lt;x86-p4-nocona&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-idt.html">&lt;x86-p4-nocona&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-mp-tables.html">&lt;x86-p4-nocona&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-tss.html">&lt;x86-p4-nocona&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-vmcs.html">&lt;x86-p4-nocona&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-vmx-cap.html">&lt;x86-p4-nocona&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.status.html">&lt;x86-p4-nocona&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.tablewalk.html">&lt;x86-p4-nocona&gt;.tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.trace-segreg.html">&lt;x86-p4-nocona&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.unbreak-processor-reset.html">&lt;x86-p4-nocona&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.break-segreg.html">&lt;x86-p4-nocona&gt;.unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.trace-segreg.html">&lt;x86-p4-nocona&gt;.untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.wait-for-processor-reset.html">&lt;x86-p4-nocona&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.aprof-views.html">&lt;x86-p4e-model4&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.break-processor-reset.html">&lt;x86-p4e-model4&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.break-segreg.html">&lt;x86-p4e-model4&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.info.html">&lt;x86-p4e-model4&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.memory-configuration.html">&lt;x86-p4e-model4&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.msrs.html">&lt;x86-p4e-model4&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.pregs-fpu.html">&lt;x86-p4e-model4&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.pregs-sse.html">&lt;x86-p4e-model4&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-acpi-tables.html">&lt;x86-p4e-model4&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-gdt.html">&lt;x86-p4e-model4&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-idt.html">&lt;x86-p4e-model4&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-mp-tables.html">&lt;x86-p4e-model4&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-tss.html">&lt;x86-p4e-model4&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-vmcs.html">&lt;x86-p4e-model4&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-vmx-cap.html">&lt;x86-p4e-model4&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.status.html">&lt;x86-p4e-model4&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.tablewalk.html">&lt;x86-p4e-model4&gt;.tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.trace-segreg.html">&lt;x86-p4e-model4&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.unbreak-processor-reset.html">&lt;x86-p4e-model4&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.break-segreg.html">&lt;x86-p4e-model4&gt;.unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.trace-segreg.html">&lt;x86-p4e-model4&gt;.untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.wait-for-processor-reset.html">&lt;x86-p4e-model4&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e.aprof-views.html">&lt;x86-p4e&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-p4e.break-processor-reset.html">&lt;x86-p4e&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e.break-segreg.html">&lt;x86-p4e&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4e.info.html">&lt;x86-p4e&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-p4e.memory-configuration.html">&lt;x86-p4e&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-p4e.msrs.html">&lt;x86-p4e&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-p4e.pregs-fpu.html">&lt;x86-p4e&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-p4e.pregs-sse.html">&lt;x86-p4e&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-p4e.print-acpi-tables.html">&lt;x86-p4e&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-p4e.print-gdt.html">&lt;x86-p4e&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-p4e.print-idt.html">&lt;x86-p4e&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-p4e.print-mp-tables.html">&lt;x86-p4e&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-p4e.print-tss.html">&lt;x86-p4e&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-p4e.print-vmcs.html">&lt;x86-p4e&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-p4e.print-vmx-cap.html">&lt;x86-p4e&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-p4e.status.html">&lt;x86-p4e&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-p4e.tablewalk.html">&lt;x86-p4e&gt;.tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-p4e.trace-segreg.html">&lt;x86-p4e&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4e.unbreak-processor-reset.html">&lt;x86-p4e&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e.break-segreg.html">&lt;x86-p4e&gt;.unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4e.trace-segreg.html">&lt;x86-p4e&gt;.untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4e.wait-for-processor-reset.html">&lt;x86-p4e&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">&lt;x86&gt;.break-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">&lt;x86&gt;.break-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">&lt;x86&gt;.trace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">&lt;x86&gt;.trace-vmwrite</a>
 – trace VMCS updates</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">&lt;x86&gt;.unbreak-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">&lt;x86&gt;.unbreak-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">&lt;x86&gt;.untrace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">&lt;x86&gt;.untrace-vmwrite</a>
 – trace VMCS updates</li>
<li>
<a href="#rm-cmd-x86QSP1.aprof-views.html">&lt;x86QSP1&gt;.aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86QSP1.break-processor-reset.html">&lt;x86QSP1&gt;.break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86QSP1.break-segreg.html">&lt;x86QSP1&gt;.break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86QSP1.info.html">&lt;x86QSP1&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86QSP1.memory-configuration.html">&lt;x86QSP1&gt;.memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86QSP1.msrs.html">&lt;x86QSP1&gt;.msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86QSP1.pregs-fpu.html">&lt;x86QSP1&gt;.pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86QSP1.pregs-sse.html">&lt;x86QSP1&gt;.pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86QSP1.print-acpi-tables.html">&lt;x86QSP1&gt;.print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86QSP1.print-gdt.html">&lt;x86QSP1&gt;.print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86QSP1.print-idt.html">&lt;x86QSP1&gt;.print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86QSP1.print-mp-tables.html">&lt;x86QSP1&gt;.print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86QSP1.print-tss.html">&lt;x86QSP1&gt;.print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86QSP1.print-vmcs.html">&lt;x86QSP1&gt;.print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86QSP1.print-vmx-cap.html">&lt;x86QSP1&gt;.print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86QSP1.status.html">&lt;x86QSP1&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86QSP1.tablewalk.html">&lt;x86QSP1&gt;.tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86QSP1.trace-segreg.html">&lt;x86QSP1&gt;.trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86QSP1.unbreak-processor-reset.html">&lt;x86QSP1&gt;.unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86QSP1.break-segreg.html">&lt;x86QSP1&gt;.unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86QSP1.trace-segreg.html">&lt;x86QSP1&gt;.untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86QSP1.wait-for-processor-reset.html">&lt;x86QSP1&gt;.wait-for-processor-reset</a>
 – wait for a processor reset</li>
<li>
<a href="#rm-cmd-x86_reset_signal_conv.info.html">&lt;x86_reset_signal_conv&gt;.info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86_reset_signal_conv.status.html">&lt;x86_reset_signal_conv&gt;.status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">break-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">break-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-create-chassis-qsp-x86.html">create-chassis-qsp-x86</a>
 – create a non-instantiated chassis_qsp_x86</li>
<li>
<a href="#rm-cmd-create-chassis-x58-ich10.html">create-chassis-x58-ich10</a>
 – create a non-instantiated chassis_x58_ich10</li>
<li>
<a href="#rm-cmd-create-leds-and-button-panel.html">create-leds-and-button-panel</a>
 – create a non-instantiated leds_and_button_panel</li>
<li>
<a href="#rm-cmd-create-motherboard-x58-ich10.html">create-motherboard-x58-ich10</a>
 – create a non-instantiated motherboard_x58_ich10</li>
<li>
<a href="#rm-cmd-create-processor-core-i7.html">create-processor-core-i7</a>
 – create a non-instantiated processor_core_i7</li>
<li>
<a href="#rm-cmd-create-processor-core-i7-6c-2t.html">create-processor-core-i7-6c-2t</a>
 – create a non-instantiated processor_core_i7_6c_2t</li>
<li>
<a href="#rm-cmd-create-processor-core-i7-8c-4t.html">create-processor-core-i7-8c-4t</a>
 – create a non-instantiated processor_core_i7_8c_4t</li>
<li>
<a href="#rm-cmd-create-processor-core-i7-duo.html">create-processor-core-i7-duo</a>
 – create a non-instantiated processor_core_i7_duo</li>
<li>
<a href="#rm-cmd-create-processor-core-i7-single.html">create-processor-core-i7-single</a>
 – create a non-instantiated processor_core_i7_single</li>
<li>
<a href="#rm-cmd-create-processor-x86-intel64.html">create-processor-x86-intel64</a>
 – create a non-instantiated processor_x86_intel64</li>
<li>
<a href="#rm-cmd-create-processor-x86QSP1.html">create-processor-x86QSP1</a>
 – create a non-instantiated processor_x86QSP1</li>
<li>
<a href="#rm-cmd-create-processor-xeon-5500.html">create-processor-xeon-5500</a>
 – create a non-instantiated processor_xeon_5500</li>
<li>
<a href="#rm-cmd-create-processor-xeon-5530.html">create-processor-xeon-5530</a>
 – create a non-instantiated processor_xeon_5530</li>
<li>
<a href="#rm-cmd-create-sc-leds-and-button-pcie-comp.html">create-sc-leds-and-button-pcie-comp</a>
 – create a non-instantiated sc_leds_and_button_pcie_comp</li>
<li>
<a href="#rm-cmd-new-chassis-qsp-x86.html">new-chassis-qsp-x86</a>
 – create an instantiated chassis_qsp_x86</li>
<li>
<a href="#rm-cmd-new-chassis-x58-ich10.html">new-chassis-x58-ich10</a>
 – create an instantiated chassis_x58_ich10</li>
<li>
<a href="#rm-cmd-new-leds-and-button-panel.html">new-leds-and-button-panel</a>
 – create an instantiated leds_and_button_panel</li>
<li>
<a href="#rm-cmd-new-motherboard-x58-ich10.html">new-motherboard-x58-ich10</a>
 – create an instantiated motherboard_x58_ich10</li>
<li>
<a href="#rm-cmd-new-sample-core-timing-tool.html">new-sample-core-timing-tool</a>
 – create a new sample_core_timing_tool object</li>
<li>
<a href="#rm-cmd-new-sc-leds-and-button-pcie-comp.html">new-sc-leds-and-button-pcie-comp</a>
 – create an instantiated sc_leds_and_button_pcie_comp</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">trace-vmwrite</a>
 – trace VMCS updates</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">unbreak-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">unbreak-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">untrace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">untrace-vmwrite</a>
 – trace VMCS updates</li>
</ul></section><section class="page" id="rm-components.html"><h1>2 Components</h1></section><section class="page" id="rm-class-chassis_qsp_x86.html"><h1 id="rm-class-chassis_qsp_x86.html:chassis_qsp_x86"><a href="#rm-class-chassis_qsp_x86.html:chassis_qsp_x86">chassis_qsp_x86</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-chassis_qsp_x86.html:description">
<a href="#rm-class-chassis_qsp_x86.html:description">Description</a>
</h2>
Chassis for QSP x86 systems.
<h2 id="rm-class-chassis_qsp_x86.html:interfaces-implemented">
<a href="#rm-class-chassis_qsp_x86.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component
<h2 id="rm-class-chassis_qsp_x86.html:notifiers">
<a href="#rm-class-chassis_qsp_x86.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-chassis_qsp_x86.html:dt:cell-change"><a href="#rm-class-chassis_qsp_x86.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:object-delete"><a href="#rm-class-chassis_qsp_x86.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:queue-change"><a href="#rm-class-chassis_qsp_x86.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-chassis_qsp_x86.html:commands-for-this-class">
<a href="#rm-class-chassis_qsp_x86.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-chassis_qsp_x86.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-chassis_qsp_x86.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-chassis_qsp_x86.html:attributes">
<a href="#rm-class-chassis_qsp_x86.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-chassis_qsp_x86.html:dt:component_queue"><a href="#rm-class-chassis_qsp_x86.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br></dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:components"><a href="#rm-class-chassis_qsp_x86.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:cpu_list"><a href="#rm-class-chassis_qsp_x86.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br></dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:domain"><a href="#rm-class-chassis_qsp_x86.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:dynamic_slots"><a href="#rm-class-chassis_qsp_x86.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:instantiated"><a href="#rm-class-chassis_qsp_x86.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:machine_icon"><a href="#rm-class-chassis_qsp_x86.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:object_list"><a href="#rm-class-chassis_qsp_x86.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:object_prefix"><a href="#rm-class-chassis_qsp_x86.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:pending_cell_object_factories"><a href="#rm-class-chassis_qsp_x86.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:static_slots"><a href="#rm-class-chassis_qsp_x86.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:system_info"><a href="#rm-class-chassis_qsp_x86.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:top_component"><a href="#rm-class-chassis_qsp_x86.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:top_level"><a href="#rm-class-chassis_qsp_x86.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br></dd>
</dl>
<h2 id="rm-class-chassis_qsp_x86.html:class-attributes">
<a href="#rm-class-chassis_qsp_x86.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-chassis_qsp_x86.html:dt:basename"><a href="#rm-class-chassis_qsp_x86.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:component_icon"><a href="#rm-class-chassis_qsp_x86.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:config_attributes"><a href="#rm-class-chassis_qsp_x86.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-chassis_qsp_x86.html:dt:system_icon"><a href="#rm-class-chassis_qsp_x86.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-chassis_qsp_x86.html:provided-by">
<a href="#rm-class-chassis_qsp_x86.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-class-chassis_x58_ich10.html"><h1 id="rm-class-chassis_x58_ich10.html:chassis_x58_ich10"><a href="#rm-class-chassis_x58_ich10.html:chassis_x58_ich10">chassis_x58_ich10</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-chassis_x58_ich10.html:description">
<a href="#rm-class-chassis_x58_ich10.html:description">Description</a>
</h2>
Chassis for Intel® X58-ICH10 systems.
<h2 id="rm-class-chassis_x58_ich10.html:interfaces-implemented">
<a href="#rm-class-chassis_x58_ich10.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component
<h2 id="rm-class-chassis_x58_ich10.html:notifiers">
<a href="#rm-class-chassis_x58_ich10.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-chassis_x58_ich10.html:dt:cell-change"><a href="#rm-class-chassis_x58_ich10.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:object-delete"><a href="#rm-class-chassis_x58_ich10.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:queue-change"><a href="#rm-class-chassis_x58_ich10.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-chassis_x58_ich10.html:commands-for-this-class">
<a href="#rm-class-chassis_x58_ich10.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-chassis_x58_ich10.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-chassis_x58_ich10.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-chassis_x58_ich10.html:attributes">
<a href="#rm-class-chassis_x58_ich10.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-chassis_x58_ich10.html:dt:component_queue"><a href="#rm-class-chassis_x58_ich10.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br></dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:components"><a href="#rm-class-chassis_x58_ich10.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:cpu_list"><a href="#rm-class-chassis_x58_ich10.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br></dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:domain"><a href="#rm-class-chassis_x58_ich10.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:dynamic_slots"><a href="#rm-class-chassis_x58_ich10.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:instantiated"><a href="#rm-class-chassis_x58_ich10.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:machine_icon"><a href="#rm-class-chassis_x58_ich10.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:object_list"><a href="#rm-class-chassis_x58_ich10.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:object_prefix"><a href="#rm-class-chassis_x58_ich10.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:pending_cell_object_factories"><a href="#rm-class-chassis_x58_ich10.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:static_slots"><a href="#rm-class-chassis_x58_ich10.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:system_info"><a href="#rm-class-chassis_x58_ich10.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:top_component"><a href="#rm-class-chassis_x58_ich10.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:top_level"><a href="#rm-class-chassis_x58_ich10.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br></dd>
</dl>
<h2 id="rm-class-chassis_x58_ich10.html:class-attributes">
<a href="#rm-class-chassis_x58_ich10.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-chassis_x58_ich10.html:dt:basename"><a href="#rm-class-chassis_x58_ich10.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:component_icon"><a href="#rm-class-chassis_x58_ich10.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:config_attributes"><a href="#rm-class-chassis_x58_ich10.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-chassis_x58_ich10.html:dt:system_icon"><a href="#rm-class-chassis_x58_ich10.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-chassis_x58_ich10.html:provided-by">
<a href="#rm-class-chassis_x58_ich10.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-class-leds_and_button_panel.html"><h1 id="rm-class-leds_and_button_panel.html:leds_and_button_panel"><a href="#rm-class-leds_and_button_panel.html:leds_and_button_panel">leds_and_button_panel</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-leds_and_button_panel.html:description">
<a href="#rm-class-leds_and_button_panel.html:description">Description</a>
</h2>
The system panel to display the front end of the LEDs and button device.
<h2 id="rm-class-leds_and_button_panel.html:interfaces-implemented">
<a href="#rm-class-leds_and_button_panel.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, system_panel_layout
<h2 id="rm-class-leds_and_button_panel.html:notifiers">
<a href="#rm-class-leds_and_button_panel.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-leds_and_button_panel.html:dt:cell-change"><a href="#rm-class-leds_and_button_panel.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:object-delete"><a href="#rm-class-leds_and_button_panel.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:queue-change"><a href="#rm-class-leds_and_button_panel.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-leds_and_button_panel.html:commands-for-this-class">
<a href="#rm-class-leds_and_button_panel.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-leds_and_button_panel.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-leds_and_button_panel.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-leds_and_button_panel.html:attributes">
<a href="#rm-class-leds_and_button_panel.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-leds_and_button_panel.html:dt:component_queue"><a href="#rm-class-leds_and_button_panel.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:components"><a href="#rm-class-leds_and_button_panel.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:cpu_list"><a href="#rm-class-leds_and_button_panel.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:domain"><a href="#rm-class-leds_and_button_panel.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:dynamic_slots"><a href="#rm-class-leds_and_button_panel.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:instantiated"><a href="#rm-class-leds_and_button_panel.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:machine_icon"><a href="#rm-class-leds_and_button_panel.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:object_list"><a href="#rm-class-leds_and_button_panel.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:object_prefix"><a href="#rm-class-leds_and_button_panel.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:pending_cell_object_factories"><a href="#rm-class-leds_and_button_panel.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:static_slots"><a href="#rm-class-leds_and_button_panel.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:subpanel_slots"><a href="#rm-class-leds_and_button_panel.html:dt:subpanel_slots">
<i>subpanel_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>a</code>
<br>A list of slot names for all subpanel slots.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:system_info"><a href="#rm-class-leds_and_button_panel.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:top_component"><a href="#rm-class-leds_and_button_panel.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-leds_and_button_panel.html:dt:top_level"><a href="#rm-class-leds_and_button_panel.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
</dl>
<h2 id="rm-class-leds_and_button_panel.html:class-attributes">
<a href="#rm-class-leds_and_button_panel.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-leds_and_button_panel.html:dt:basename"><a href="#rm-class-leds_and_button_panel.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-leds_and_button_panel.html:dt:component_icon"><a href="#rm-class-leds_and_button_panel.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-leds_and_button_panel.html:dt:config_attributes"><a href="#rm-class-leds_and_button_panel.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-leds_and_button_panel.html:dt:system_icon"><a href="#rm-class-leds_and_button_panel.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-leds_and_button_panel.html:provided-by">
<a href="#rm-class-leds_and_button_panel.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-motherboard_x58_ich10.html"><h1 id="rm-class-motherboard_x58_ich10.html:motherboard_x58_ich10"><a href="#rm-class-motherboard_x58_ich10.html:motherboard_x58_ich10">motherboard_x58_ich10</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-motherboard_x58_ich10.html:description">
<a href="#rm-class-motherboard_x58_ich10.html:description">Description</a>
</h2>
Motherboard with Intel® X58 Express Chipset (northbridge) and Intel® ICH10 (southbridge).
<h2 id="rm-class-motherboard_x58_ich10.html:interfaces-implemented">
<a href="#rm-class-motherboard_x58_ich10.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-motherboard_x58_ich10.html:notifiers">
<a href="#rm-class-motherboard_x58_ich10.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-motherboard_x58_ich10.html:dt:cell-change"><a href="#rm-class-motherboard_x58_ich10.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:object-delete"><a href="#rm-class-motherboard_x58_ich10.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:queue-change"><a href="#rm-class-motherboard_x58_ich10.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-motherboard_x58_ich10.html:connectors">
<a href="#rm-class-motherboard_x58_ich10.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>dimm[0]</td>
<td>mem-bus</td>
<td>down</td>
</tr>
<tr>
<td>dimm[1]</td>
<td>mem-bus</td>
<td>down</td>
</tr>
<tr>
<td>dimm[2]</td>
<td>mem-bus</td>
<td>down</td>
</tr>
<tr>
<td>dimm[3]</td>
<td>mem-bus</td>
<td>down</td>
</tr>
<tr>
<td>reset_bus</td>
<td>x86-reset-bus</td>
<td>down</td>
</tr>
<tr>
<td>socket[0]</td>
<td>x86-apic-processor</td>
<td>down</td>
</tr>
<tr>
<td>socket[1]</td>
<td>x86-apic-processor</td>
<td>down</td>
</tr>
<tr>
<td>socket[2]</td>
<td>x86-apic-processor</td>
<td>down</td>
</tr>
<tr>
<td>socket[3]</td>
<td>x86-apic-processor</td>
<td>down</td>
</tr>
<tr>
<td>socket[4]</td>
<td>x86-apic-processor</td>
<td>down</td>
</tr>
<tr>
<td>socket[5]</td>
<td>x86-apic-processor</td>
<td>down</td>
</tr>
<tr>
<td>socket[6]</td>
<td>x86-apic-processor</td>
<td>down</td>
</tr>
<tr>
<td>socket[7]</td>
<td>x86-apic-processor</td>
<td>down</td>
</tr>
</tbody></table>
<h2 id="rm-class-motherboard_x58_ich10.html:commands-for-this-class">
<a href="#rm-class-motherboard_x58_ich10.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-base-mem.html">cmos-base-mem</a>
 – set base memory size</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-boot-dev.html">cmos-boot-dev</a>
 – set boot drive</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-extended-mem.html">cmos-extended-mem</a>
 – set extended memory size</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-floppy.html">cmos-floppy</a>
 – set floppy parameters</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-hd.html">cmos-hd</a>
 – set fixed disk parameters</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-info.html">cmos-info</a>
 – print information about the CMOS area</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.cmos-init.html">cmos-init</a>
 – initialize some CMOS values</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-motherboard_x58_ich10.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-motherboard_x58_ich10.html:attributes">
<a href="#rm-class-motherboard_x58_ich10.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-motherboard_x58_ich10.html:dt:acpi"><a href="#rm-class-motherboard_x58_ich10.html:dt:acpi">
<i>acpi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Use ACPI when True, default value is True.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:apic_bus_class"><a href="#rm-class-motherboard_x58_ich10.html:dt:apic_bus_class">
<i>apic_bus_class</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>APIC bus classname</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:bios"><a href="#rm-class-motherboard_x58_ich10.html:dt:bios">
<i>bios</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>The x86 BIOS file to use.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:break_on_reboot"><a href="#rm-class-motherboard_x58_ich10.html:dt:break_on_reboot">
<i>break_on_reboot</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If true, the simulation will stop when machine is rebooted.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:component_queue"><a href="#rm-class-motherboard_x58_ich10.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br></dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:components"><a href="#rm-class-motherboard_x58_ich10.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:cpu_list"><a href="#rm-class-motherboard_x58_ich10.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br></dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:cpus_per_slot"><a href="#rm-class-motherboard_x58_ich10.html:dt:cpus_per_slot">
<i>cpus_per_slot</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n*]*]</code>
<br>The processors connected to the motherboard in ID order.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:do_not_initialize_mtrr"><a href="#rm-class-motherboard_x58_ich10.html:dt:do_not_initialize_mtrr">
<i>do_not_initialize_mtrr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to True to prevent this component from initializing the mtrr registers of the cores.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:domain"><a href="#rm-class-motherboard_x58_ich10.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:dynamic_slots"><a href="#rm-class-motherboard_x58_ich10.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:instantiated"><a href="#rm-class-motherboard_x58_ich10.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:lan_bios"><a href="#rm-class-motherboard_x58_ich10.html:dt:lan_bios">
<i>lan_bios</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>The Expansion ROM BIOS file for the ICH10 LAN.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:mac_address"><a href="#rm-class-motherboard_x58_ich10.html:dt:mac_address">
<i>mac_address</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>MAC address</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:machine_icon"><a href="#rm-class-motherboard_x58_ich10.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:num_sockets"><a href="#rm-class-motherboard_x58_ich10.html:dt:num_sockets">
<i>num_sockets</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of CPU sockets or modules that can be connected.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:object_list"><a href="#rm-class-motherboard_x58_ich10.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:object_prefix"><a href="#rm-class-motherboard_x58_ich10.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:pending_cell_object_factories"><a href="#rm-class-motherboard_x58_ich10.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:root_port_class"><a href="#rm-class-motherboard_x58_ich10.html:dt:root_port_class">
<i>root_port_class</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>The class used for the root port. Defaults to x58-pcie-port.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:rtc_time"><a href="#rm-class-motherboard_x58_ich10.html:dt:rtc_time">
<i>rtc_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>The date and time of the Real-Time clock. Please note that time-zone information is not supported and will be silently dropped when passed to the RTC object.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:smbus_use_i2c_v2"><a href="#rm-class-motherboard_x58_ich10.html:dt:smbus_use_i2c_v2">
<i>smbus_use_i2c_v2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to True if i2c v2 shall be used by smbus controller.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:spi_flash"><a href="#rm-class-motherboard_x58_ich10.html:dt:spi_flash">
<i>spi_flash</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>The ICH10 SPI flash file to use.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:static_slots"><a href="#rm-class-motherboard_x58_ich10.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:system_clock"><a href="#rm-class-motherboard_x58_ich10.html:dt:system_clock">
<i>system_clock</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If true, the motherboard will contain a clock separate from the processor, which will be used as queue for all devices. The class used for the clock is taken from system_clock_class.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:system_clock_class"><a href="#rm-class-motherboard_x58_ich10.html:dt:system_clock_class">
<i>system_clock_class</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>The class used for the system_clock.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:system_info"><a href="#rm-class-motherboard_x58_ich10.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:top_component"><a href="#rm-class-motherboard_x58_ich10.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:top_level"><a href="#rm-class-motherboard_x58_ich10.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:uefi_device_name"><a href="#rm-class-motherboard_x58_ich10.html:dt:uefi_device_name">
<i>uefi_device_name</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of Simics UEFI device. Will not be instantiated if set to empty string (the default).</dd>
</dl>
<h2 id="rm-class-motherboard_x58_ich10.html:class-attributes">
<a href="#rm-class-motherboard_x58_ich10.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-motherboard_x58_ich10.html:dt:basename"><a href="#rm-class-motherboard_x58_ich10.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:component_icon"><a href="#rm-class-motherboard_x58_ich10.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:config_attributes"><a href="#rm-class-motherboard_x58_ich10.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-motherboard_x58_ich10.html:dt:system_icon"><a href="#rm-class-motherboard_x58_ich10.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-motherboard_x58_ich10.html:provided-by">
<a href="#rm-class-motherboard_x58_ich10.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-class-northbridge_x58.html"><h1 id="rm-class-northbridge_x58.html:northbridge_x58"><a href="#rm-class-northbridge_x58.html:northbridge_x58">northbridge_x58</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-northbridge_x58.html:description">
<a href="#rm-class-northbridge_x58.html:description">Description</a>
</h2>
Intel® X58 Express Chipset.
<h2 id="rm-class-northbridge_x58.html:interfaces-implemented">
<a href="#rm-class-northbridge_x58.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-northbridge_x58.html:notifiers">
<a href="#rm-class-northbridge_x58.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-northbridge_x58.html:dt:cell-change"><a href="#rm-class-northbridge_x58.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-northbridge_x58.html:dt:object-delete"><a href="#rm-class-northbridge_x58.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-northbridge_x58.html:dt:queue-change"><a href="#rm-class-northbridge_x58.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-northbridge_x58.html:connectors">
<a href="#rm-class-northbridge_x58.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>gpu</td>
<td>pci-bus</td>
<td>down</td>
</tr>
<tr>
<td>pci_slot[0]</td>
<td>pci-bus</td>
<td>down</td>
</tr>
<tr>
<td>pci_slot[1]</td>
<td>pci-bus</td>
<td>down</td>
</tr>
<tr>
<td>pcie_slot[0]</td>
<td>pci-bus</td>
<td>down</td>
</tr>
<tr>
<td>pcie_slot[1]</td>
<td>pci-bus</td>
<td>down</td>
</tr>
<tr>
<td>pcie_slot[2]</td>
<td>pci-bus</td>
<td>down</td>
</tr>
<tr>
<td>pcie_slot[3]</td>
<td>pci-bus</td>
<td>down</td>
</tr>
<tr>
<td>pcie_slot[4]</td>
<td>pci-bus</td>
<td>down</td>
</tr>
<tr>
<td>pcie_slot[5]</td>
<td>pci-bus</td>
<td>down</td>
</tr>
</tbody></table>
<h2 id="rm-class-northbridge_x58.html:commands-for-this-class">
<a href="#rm-class-northbridge_x58.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-northbridge_x58.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-northbridge_x58.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-northbridge_x58.html:attributes">
<a href="#rm-class-northbridge_x58.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-northbridge_x58.html:dt:component_queue"><a href="#rm-class-northbridge_x58.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-northbridge_x58.html:dt:components"><a href="#rm-class-northbridge_x58.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-northbridge_x58.html:dt:cpu_list"><a href="#rm-class-northbridge_x58.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-northbridge_x58.html:dt:domain"><a href="#rm-class-northbridge_x58.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-northbridge_x58.html:dt:dynamic_slots"><a href="#rm-class-northbridge_x58.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-northbridge_x58.html:dt:instantiated"><a href="#rm-class-northbridge_x58.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-northbridge_x58.html:dt:machine_icon"><a href="#rm-class-northbridge_x58.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-northbridge_x58.html:dt:object_list"><a href="#rm-class-northbridge_x58.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-northbridge_x58.html:dt:object_prefix"><a href="#rm-class-northbridge_x58.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-northbridge_x58.html:dt:pending_cell_object_factories"><a href="#rm-class-northbridge_x58.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-northbridge_x58.html:dt:root_port_class"><a href="#rm-class-northbridge_x58.html:dt:root_port_class">
<i>root_port_class</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>The class used for the root port. Defaults to x58-pcie-port.</dd>
<dt id="rm-class-northbridge_x58.html:dt:static_slots"><a href="#rm-class-northbridge_x58.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-northbridge_x58.html:dt:system_info"><a href="#rm-class-northbridge_x58.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-northbridge_x58.html:dt:top_component"><a href="#rm-class-northbridge_x58.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-northbridge_x58.html:dt:top_level"><a href="#rm-class-northbridge_x58.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
</dl>
<h2 id="rm-class-northbridge_x58.html:class-attributes">
<a href="#rm-class-northbridge_x58.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-northbridge_x58.html:dt:basename"><a href="#rm-class-northbridge_x58.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-northbridge_x58.html:dt:component_icon"><a href="#rm-class-northbridge_x58.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-northbridge_x58.html:dt:config_attributes"><a href="#rm-class-northbridge_x58.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-northbridge_x58.html:dt:system_icon"><a href="#rm-class-northbridge_x58.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-northbridge_x58.html:provided-by">
<a href="#rm-class-northbridge_x58.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-class-processor_core_i7.html"><h1 id="rm-class-processor_core_i7.html:processor_core_i7"><a href="#rm-class-processor_core_i7.html:processor_core_i7">processor_core_i7</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-processor_core_i7.html:description">
<a href="#rm-class-processor_core_i7.html:description">Description</a>
</h2>
Intel® Core™ i7 processor.
<h2 id="rm-class-processor_core_i7.html:interfaces-implemented">
<a href="#rm-class-processor_core_i7.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-processor_core_i7.html:notifiers">
<a href="#rm-class-processor_core_i7.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7.html:dt:cell-change"><a href="#rm-class-processor_core_i7.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-processor_core_i7.html:dt:object-delete"><a href="#rm-class-processor_core_i7.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-processor_core_i7.html:dt:queue-change"><a href="#rm-class-processor_core_i7.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-processor_core_i7.html:connectors">
<a href="#rm-class-processor_core_i7.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>socket</td>
<td>x86-apic-processor</td>
<td>up</td>
</tr>
</tbody></table>
<h2 id="rm-class-processor_core_i7.html:commands-for-this-class">
<a href="#rm-class-processor_core_i7.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-processor_core_i7.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_core_i7.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-processor_core_i7.html:attributes">
<a href="#rm-class-processor_core_i7.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7.html:dt:apic_freq_mhz"><a href="#rm-class-processor_core_i7.html:dt:apic_freq_mhz">
<i>apic_freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>APIC bus frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_core_i7.html:dt:component_queue"><a href="#rm-class-processor_core_i7.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-processor_core_i7.html:dt:components"><a href="#rm-class-processor_core_i7.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-processor_core_i7.html:dt:cores"><a href="#rm-class-processor_core_i7.html:dt:cores">
<i>cores</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of processor cores.</dd>
<dt id="rm-class-processor_core_i7.html:dt:cpi"><a href="#rm-class-processor_core_i7.html:dt:cpi">
<i>cpi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Cycles per instruction.</dd>
<dt id="rm-class-processor_core_i7.html:dt:cpu_list"><a href="#rm-class-processor_core_i7.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-processor_core_i7.html:dt:domain"><a href="#rm-class-processor_core_i7.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-processor_core_i7.html:dt:dynamic_slots"><a href="#rm-class-processor_core_i7.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_core_i7.html:dt:freq_mhz"><a href="#rm-class-processor_core_i7.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_core_i7.html:dt:instantiated"><a href="#rm-class-processor_core_i7.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-processor_core_i7.html:dt:machine_icon"><a href="#rm-class-processor_core_i7.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-processor_core_i7.html:dt:n_cores"><a href="#rm-class-processor_core_i7.html:dt:n_cores">
<i>n_cores</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of CPU cores</dd>
<dt id="rm-class-processor_core_i7.html:dt:n_threads"><a href="#rm-class-processor_core_i7.html:dt:n_threads">
<i>n_threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of threads per 1 CPU core</dd>
<dt id="rm-class-processor_core_i7.html:dt:object_list"><a href="#rm-class-processor_core_i7.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-processor_core_i7.html:dt:object_prefix"><a href="#rm-class-processor_core_i7.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-processor_core_i7.html:dt:package_number"><a href="#rm-class-processor_core_i7.html:dt:package_number">
<i>package_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CPU package identification number</dd>
<dt id="rm-class-processor_core_i7.html:dt:pending_cell_object_factories"><a href="#rm-class-processor_core_i7.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-processor_core_i7.html:dt:static_slots"><a href="#rm-class-processor_core_i7.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_core_i7.html:dt:system_info"><a href="#rm-class-processor_core_i7.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-processor_core_i7.html:dt:threads"><a href="#rm-class-processor_core_i7.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of threads per core.</dd>
<dt id="rm-class-processor_core_i7.html:dt:top_component"><a href="#rm-class-processor_core_i7.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-processor_core_i7.html:dt:top_level"><a href="#rm-class-processor_core_i7.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
<dt id="rm-class-processor_core_i7.html:dt:use_vmp"><a href="#rm-class-processor_core_i7.html:dt:use_vmp">
<i>use_vmp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd>
</dl>
<h2 id="rm-class-processor_core_i7.html:class-attributes">
<a href="#rm-class-processor_core_i7.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7.html:dt:basename"><a href="#rm-class-processor_core_i7.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_core_i7.html:dt:component_icon"><a href="#rm-class-processor_core_i7.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_core_i7.html:dt:config_attributes"><a href="#rm-class-processor_core_i7.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-processor_core_i7.html:dt:system_icon"><a href="#rm-class-processor_core_i7.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-processor_core_i7.html:provided-by">
<a href="#rm-class-processor_core_i7.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-class-processor_core_i7_6c_2t.html"><h1 id="rm-class-processor_core_i7_6c_2t.html:processor_core_i7_6c_2t"><a href="#rm-class-processor_core_i7_6c_2t.html:processor_core_i7_6c_2t">processor_core_i7_6c_2t</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-processor_core_i7_6c_2t.html:description">
<a href="#rm-class-processor_core_i7_6c_2t.html:description">Description</a>
</h2>
Intel® Core™ i7 processor with 6 cores and 2 threads.
<h2 id="rm-class-processor_core_i7_6c_2t.html:interfaces-implemented">
<a href="#rm-class-processor_core_i7_6c_2t.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-processor_core_i7_6c_2t.html:notifiers">
<a href="#rm-class-processor_core_i7_6c_2t.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:cell-change"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:object-delete"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:queue-change"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-processor_core_i7_6c_2t.html:connectors">
<a href="#rm-class-processor_core_i7_6c_2t.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>socket</td>
<td>x86-apic-processor</td>
<td>up</td>
</tr>
</tbody></table>
<h2 id="rm-class-processor_core_i7_6c_2t.html:commands-for-this-class">
<a href="#rm-class-processor_core_i7_6c_2t.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-processor_core_i7_6c_2t.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_core_i7_6c_2t.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-processor_core_i7_6c_2t.html:attributes">
<a href="#rm-class-processor_core_i7_6c_2t.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:apic_freq_mhz"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:apic_freq_mhz">
<i>apic_freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>APIC bus frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:component_queue"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:components"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:cores"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:cores">
<i>cores</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of processor cores.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:cpi"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:cpi">
<i>cpi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Cycles per instruction.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:cpu_list"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:domain"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:dynamic_slots"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:freq_mhz"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:instantiated"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:machine_icon"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:n_cores"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:n_cores">
<i>n_cores</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of CPU cores</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:n_threads"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:n_threads">
<i>n_threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of threads per 1 CPU core</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:object_list"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:object_prefix"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:package_number"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:package_number">
<i>package_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CPU package identification number</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:pending_cell_object_factories"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:static_slots"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:system_info"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:threads"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of threads per core.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:top_component"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:top_level"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:use_vmp"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:use_vmp">
<i>use_vmp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd>
</dl>
<h2 id="rm-class-processor_core_i7_6c_2t.html:class-attributes">
<a href="#rm-class-processor_core_i7_6c_2t.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:basename"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:component_icon"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:config_attributes"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-processor_core_i7_6c_2t.html:dt:system_icon"><a href="#rm-class-processor_core_i7_6c_2t.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-processor_core_i7_6c_2t.html:provided-by">
<a href="#rm-class-processor_core_i7_6c_2t.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-class-processor_core_i7_8c_4t.html"><h1 id="rm-class-processor_core_i7_8c_4t.html:processor_core_i7_8c_4t"><a href="#rm-class-processor_core_i7_8c_4t.html:processor_core_i7_8c_4t">processor_core_i7_8c_4t</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-processor_core_i7_8c_4t.html:description">
<a href="#rm-class-processor_core_i7_8c_4t.html:description">Description</a>
</h2>
Intel® Core™ i7 processor with 8 cores and 4 threads.
<h2 id="rm-class-processor_core_i7_8c_4t.html:interfaces-implemented">
<a href="#rm-class-processor_core_i7_8c_4t.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-processor_core_i7_8c_4t.html:notifiers">
<a href="#rm-class-processor_core_i7_8c_4t.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:cell-change"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:object-delete"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:queue-change"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-processor_core_i7_8c_4t.html:connectors">
<a href="#rm-class-processor_core_i7_8c_4t.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>socket</td>
<td>x86-apic-processor</td>
<td>up</td>
</tr>
</tbody></table>
<h2 id="rm-class-processor_core_i7_8c_4t.html:commands-for-this-class">
<a href="#rm-class-processor_core_i7_8c_4t.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-processor_core_i7_8c_4t.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_core_i7_8c_4t.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-processor_core_i7_8c_4t.html:attributes">
<a href="#rm-class-processor_core_i7_8c_4t.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:apic_freq_mhz"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:apic_freq_mhz">
<i>apic_freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>APIC bus frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:component_queue"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:components"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:cores"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:cores">
<i>cores</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of processor cores.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:cpi"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:cpi">
<i>cpi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Cycles per instruction.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:cpu_list"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:domain"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:dynamic_slots"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:freq_mhz"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:instantiated"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:machine_icon"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:n_cores"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:n_cores">
<i>n_cores</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of CPU cores</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:n_threads"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:n_threads">
<i>n_threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of threads per 1 CPU core</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:object_list"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:object_prefix"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:package_number"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:package_number">
<i>package_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CPU package identification number</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:pending_cell_object_factories"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:static_slots"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:system_info"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:threads"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of threads per core.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:top_component"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:top_level"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:use_vmp"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:use_vmp">
<i>use_vmp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd>
</dl>
<h2 id="rm-class-processor_core_i7_8c_4t.html:class-attributes">
<a href="#rm-class-processor_core_i7_8c_4t.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:basename"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:component_icon"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:config_attributes"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-processor_core_i7_8c_4t.html:dt:system_icon"><a href="#rm-class-processor_core_i7_8c_4t.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-processor_core_i7_8c_4t.html:provided-by">
<a href="#rm-class-processor_core_i7_8c_4t.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-class-processor_core_i7_duo.html"><h1 id="rm-class-processor_core_i7_duo.html:processor_core_i7_duo"><a href="#rm-class-processor_core_i7_duo.html:processor_core_i7_duo">processor_core_i7_duo</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-processor_core_i7_duo.html:description">
<a href="#rm-class-processor_core_i7_duo.html:description">Description</a>
</h2>
Intel® Core™ i7 processor with 1 core a and 2 threads.
<h2 id="rm-class-processor_core_i7_duo.html:interfaces-implemented">
<a href="#rm-class-processor_core_i7_duo.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-processor_core_i7_duo.html:notifiers">
<a href="#rm-class-processor_core_i7_duo.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7_duo.html:dt:cell-change"><a href="#rm-class-processor_core_i7_duo.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:object-delete"><a href="#rm-class-processor_core_i7_duo.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:queue-change"><a href="#rm-class-processor_core_i7_duo.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-processor_core_i7_duo.html:connectors">
<a href="#rm-class-processor_core_i7_duo.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>socket</td>
<td>x86-apic-processor</td>
<td>up</td>
</tr>
</tbody></table>
<h2 id="rm-class-processor_core_i7_duo.html:commands-for-this-class">
<a href="#rm-class-processor_core_i7_duo.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-processor_core_i7_duo.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_core_i7_duo.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-processor_core_i7_duo.html:attributes">
<a href="#rm-class-processor_core_i7_duo.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7_duo.html:dt:apic_freq_mhz"><a href="#rm-class-processor_core_i7_duo.html:dt:apic_freq_mhz">
<i>apic_freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>APIC bus frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:component_queue"><a href="#rm-class-processor_core_i7_duo.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:components"><a href="#rm-class-processor_core_i7_duo.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:cores"><a href="#rm-class-processor_core_i7_duo.html:dt:cores">
<i>cores</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of processor cores.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:cpi"><a href="#rm-class-processor_core_i7_duo.html:dt:cpi">
<i>cpi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Cycles per instruction.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:cpu_list"><a href="#rm-class-processor_core_i7_duo.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:domain"><a href="#rm-class-processor_core_i7_duo.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:dynamic_slots"><a href="#rm-class-processor_core_i7_duo.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:freq_mhz"><a href="#rm-class-processor_core_i7_duo.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:instantiated"><a href="#rm-class-processor_core_i7_duo.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:machine_icon"><a href="#rm-class-processor_core_i7_duo.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:n_cores"><a href="#rm-class-processor_core_i7_duo.html:dt:n_cores">
<i>n_cores</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of CPU cores</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:n_threads"><a href="#rm-class-processor_core_i7_duo.html:dt:n_threads">
<i>n_threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of threads per 1 CPU core</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:object_list"><a href="#rm-class-processor_core_i7_duo.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:object_prefix"><a href="#rm-class-processor_core_i7_duo.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:package_number"><a href="#rm-class-processor_core_i7_duo.html:dt:package_number">
<i>package_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CPU package identification number</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:pending_cell_object_factories"><a href="#rm-class-processor_core_i7_duo.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:static_slots"><a href="#rm-class-processor_core_i7_duo.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:system_info"><a href="#rm-class-processor_core_i7_duo.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:threads"><a href="#rm-class-processor_core_i7_duo.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of threads per core.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:top_component"><a href="#rm-class-processor_core_i7_duo.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:top_level"><a href="#rm-class-processor_core_i7_duo.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:use_vmp"><a href="#rm-class-processor_core_i7_duo.html:dt:use_vmp">
<i>use_vmp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd>
</dl>
<h2 id="rm-class-processor_core_i7_duo.html:class-attributes">
<a href="#rm-class-processor_core_i7_duo.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7_duo.html:dt:basename"><a href="#rm-class-processor_core_i7_duo.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:component_icon"><a href="#rm-class-processor_core_i7_duo.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:config_attributes"><a href="#rm-class-processor_core_i7_duo.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-processor_core_i7_duo.html:dt:system_icon"><a href="#rm-class-processor_core_i7_duo.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-processor_core_i7_duo.html:provided-by">
<a href="#rm-class-processor_core_i7_duo.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-class-processor_core_i7_single.html"><h1 id="rm-class-processor_core_i7_single.html:processor_core_i7_single"><a href="#rm-class-processor_core_i7_single.html:processor_core_i7_single">processor_core_i7_single</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-processor_core_i7_single.html:description">
<a href="#rm-class-processor_core_i7_single.html:description">Description</a>
</h2>
Intel® Core™ i7 processor with just one core and one thread.
<h2 id="rm-class-processor_core_i7_single.html:interfaces-implemented">
<a href="#rm-class-processor_core_i7_single.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-processor_core_i7_single.html:notifiers">
<a href="#rm-class-processor_core_i7_single.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7_single.html:dt:cell-change"><a href="#rm-class-processor_core_i7_single.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:object-delete"><a href="#rm-class-processor_core_i7_single.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:queue-change"><a href="#rm-class-processor_core_i7_single.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-processor_core_i7_single.html:connectors">
<a href="#rm-class-processor_core_i7_single.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>socket</td>
<td>x86-apic-processor</td>
<td>up</td>
</tr>
</tbody></table>
<h2 id="rm-class-processor_core_i7_single.html:commands-for-this-class">
<a href="#rm-class-processor_core_i7_single.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-processor_core_i7_single.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_core_i7_single.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-processor_core_i7_single.html:attributes">
<a href="#rm-class-processor_core_i7_single.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7_single.html:dt:apic_freq_mhz"><a href="#rm-class-processor_core_i7_single.html:dt:apic_freq_mhz">
<i>apic_freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>APIC bus frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:component_queue"><a href="#rm-class-processor_core_i7_single.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:components"><a href="#rm-class-processor_core_i7_single.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:cores"><a href="#rm-class-processor_core_i7_single.html:dt:cores">
<i>cores</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of processor cores.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:cpi"><a href="#rm-class-processor_core_i7_single.html:dt:cpi">
<i>cpi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Cycles per instruction.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:cpu_list"><a href="#rm-class-processor_core_i7_single.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:domain"><a href="#rm-class-processor_core_i7_single.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:dynamic_slots"><a href="#rm-class-processor_core_i7_single.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:freq_mhz"><a href="#rm-class-processor_core_i7_single.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:instantiated"><a href="#rm-class-processor_core_i7_single.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:machine_icon"><a href="#rm-class-processor_core_i7_single.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:n_cores"><a href="#rm-class-processor_core_i7_single.html:dt:n_cores">
<i>n_cores</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of CPU cores</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:n_threads"><a href="#rm-class-processor_core_i7_single.html:dt:n_threads">
<i>n_threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of threads per 1 CPU core</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:object_list"><a href="#rm-class-processor_core_i7_single.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:object_prefix"><a href="#rm-class-processor_core_i7_single.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:package_number"><a href="#rm-class-processor_core_i7_single.html:dt:package_number">
<i>package_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CPU package identification number</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:pending_cell_object_factories"><a href="#rm-class-processor_core_i7_single.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:static_slots"><a href="#rm-class-processor_core_i7_single.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:system_info"><a href="#rm-class-processor_core_i7_single.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:threads"><a href="#rm-class-processor_core_i7_single.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of threads per core.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:top_component"><a href="#rm-class-processor_core_i7_single.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:top_level"><a href="#rm-class-processor_core_i7_single.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
<dt id="rm-class-processor_core_i7_single.html:dt:use_vmp"><a href="#rm-class-processor_core_i7_single.html:dt:use_vmp">
<i>use_vmp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd>
</dl>
<h2 id="rm-class-processor_core_i7_single.html:class-attributes">
<a href="#rm-class-processor_core_i7_single.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_core_i7_single.html:dt:basename"><a href="#rm-class-processor_core_i7_single.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_core_i7_single.html:dt:component_icon"><a href="#rm-class-processor_core_i7_single.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_core_i7_single.html:dt:config_attributes"><a href="#rm-class-processor_core_i7_single.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-processor_core_i7_single.html:dt:system_icon"><a href="#rm-class-processor_core_i7_single.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-processor_core_i7_single.html:provided-by">
<a href="#rm-class-processor_core_i7_single.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-class-processor_x86QSP1.html"><h1 id="rm-class-processor_x86QSP1.html:processor_x86QSP1"><a href="#rm-class-processor_x86QSP1.html:processor_x86QSP1">processor_x86QSP1</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-processor_x86QSP1.html:description">
<a href="#rm-class-processor_x86QSP1.html:description">Description</a>
</h2>
x86-64 QSP processor with variable number of cores and threads.
<h2 id="rm-class-processor_x86QSP1.html:interfaces-implemented">
<a href="#rm-class-processor_x86QSP1.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-processor_x86QSP1.html:notifiers">
<a href="#rm-class-processor_x86QSP1.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-processor_x86QSP1.html:dt:cell-change"><a href="#rm-class-processor_x86QSP1.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:object-delete"><a href="#rm-class-processor_x86QSP1.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:queue-change"><a href="#rm-class-processor_x86QSP1.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-processor_x86QSP1.html:connectors">
<a href="#rm-class-processor_x86QSP1.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>socket</td>
<td>x86-apic-processor</td>
<td>up</td>
</tr>
</tbody></table>
<h2 id="rm-class-processor_x86QSP1.html:commands-for-this-class">
<a href="#rm-class-processor_x86QSP1.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-processor_x86QSP1.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_x86QSP1.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-processor_x86QSP1.html:attributes">
<a href="#rm-class-processor_x86QSP1.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_x86QSP1.html:dt:apic_freq_mhz"><a href="#rm-class-processor_x86QSP1.html:dt:apic_freq_mhz">
<i>apic_freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>APIC bus frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:component_queue"><a href="#rm-class-processor_x86QSP1.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:components"><a href="#rm-class-processor_x86QSP1.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:cores"><a href="#rm-class-processor_x86QSP1.html:dt:cores">
<i>cores</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of processor cores.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:cpi"><a href="#rm-class-processor_x86QSP1.html:dt:cpi">
<i>cpi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Cycles per instruction.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:cpu_list"><a href="#rm-class-processor_x86QSP1.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:domain"><a href="#rm-class-processor_x86QSP1.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:dynamic_slots"><a href="#rm-class-processor_x86QSP1.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:freq_mhz"><a href="#rm-class-processor_x86QSP1.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:instantiated"><a href="#rm-class-processor_x86QSP1.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:machine_icon"><a href="#rm-class-processor_x86QSP1.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:n_cores"><a href="#rm-class-processor_x86QSP1.html:dt:n_cores">
<i>n_cores</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of CPU cores</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:n_threads"><a href="#rm-class-processor_x86QSP1.html:dt:n_threads">
<i>n_threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of threads per 1 CPU core</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:object_list"><a href="#rm-class-processor_x86QSP1.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:object_prefix"><a href="#rm-class-processor_x86QSP1.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:package_number"><a href="#rm-class-processor_x86QSP1.html:dt:package_number">
<i>package_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CPU package identification number</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:pending_cell_object_factories"><a href="#rm-class-processor_x86QSP1.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:static_slots"><a href="#rm-class-processor_x86QSP1.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:system_info"><a href="#rm-class-processor_x86QSP1.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:threads"><a href="#rm-class-processor_x86QSP1.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of threads per core.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:top_component"><a href="#rm-class-processor_x86QSP1.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:top_level"><a href="#rm-class-processor_x86QSP1.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
<dt id="rm-class-processor_x86QSP1.html:dt:use_vmp"><a href="#rm-class-processor_x86QSP1.html:dt:use_vmp">
<i>use_vmp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd>
</dl>
<h2 id="rm-class-processor_x86QSP1.html:class-attributes">
<a href="#rm-class-processor_x86QSP1.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_x86QSP1.html:dt:basename"><a href="#rm-class-processor_x86QSP1.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_x86QSP1.html:dt:component_icon"><a href="#rm-class-processor_x86QSP1.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_x86QSP1.html:dt:config_attributes"><a href="#rm-class-processor_x86QSP1.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-processor_x86QSP1.html:dt:system_icon"><a href="#rm-class-processor_x86QSP1.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-processor_x86QSP1.html:provided-by">
<a href="#rm-class-processor_x86QSP1.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-class-processor_x86_intel64.html"><h1 id="rm-class-processor_x86_intel64.html:processor_x86_intel64"><a href="#rm-class-processor_x86_intel64.html:processor_x86_intel64">processor_x86_intel64</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-processor_x86_intel64.html:description">
<a href="#rm-class-processor_x86_intel64.html:description">Description</a>
</h2>
Intel® Extendable 64-bit processor.
<h2 id="rm-class-processor_x86_intel64.html:interfaces-implemented">
<a href="#rm-class-processor_x86_intel64.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-processor_x86_intel64.html:notifiers">
<a href="#rm-class-processor_x86_intel64.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-processor_x86_intel64.html:dt:cell-change"><a href="#rm-class-processor_x86_intel64.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:object-delete"><a href="#rm-class-processor_x86_intel64.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:queue-change"><a href="#rm-class-processor_x86_intel64.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-processor_x86_intel64.html:connectors">
<a href="#rm-class-processor_x86_intel64.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>socket</td>
<td>x86-apic-processor</td>
<td>up</td>
</tr>
</tbody></table>
<h2 id="rm-class-processor_x86_intel64.html:commands-for-this-class">
<a href="#rm-class-processor_x86_intel64.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-processor_x86_intel64.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_x86_intel64.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-processor_x86_intel64.html:attributes">
<a href="#rm-class-processor_x86_intel64.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_x86_intel64.html:dt:apic_freq_mhz"><a href="#rm-class-processor_x86_intel64.html:dt:apic_freq_mhz">
<i>apic_freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>APIC bus frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:component_queue"><a href="#rm-class-processor_x86_intel64.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:components"><a href="#rm-class-processor_x86_intel64.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:cores"><a href="#rm-class-processor_x86_intel64.html:dt:cores">
<i>cores</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of processor cores.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:cpi"><a href="#rm-class-processor_x86_intel64.html:dt:cpi">
<i>cpi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Cycles per instruction.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:cpu_list"><a href="#rm-class-processor_x86_intel64.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:domain"><a href="#rm-class-processor_x86_intel64.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:dynamic_slots"><a href="#rm-class-processor_x86_intel64.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:freq_mhz"><a href="#rm-class-processor_x86_intel64.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:instantiated"><a href="#rm-class-processor_x86_intel64.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:machine_icon"><a href="#rm-class-processor_x86_intel64.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:n_cores"><a href="#rm-class-processor_x86_intel64.html:dt:n_cores">
<i>n_cores</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of CPU cores</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:n_threads"><a href="#rm-class-processor_x86_intel64.html:dt:n_threads">
<i>n_threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of threads per 1 CPU core</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:object_list"><a href="#rm-class-processor_x86_intel64.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:object_prefix"><a href="#rm-class-processor_x86_intel64.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:package_number"><a href="#rm-class-processor_x86_intel64.html:dt:package_number">
<i>package_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CPU package identification number</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:pending_cell_object_factories"><a href="#rm-class-processor_x86_intel64.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:static_slots"><a href="#rm-class-processor_x86_intel64.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:system_info"><a href="#rm-class-processor_x86_intel64.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:threads"><a href="#rm-class-processor_x86_intel64.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of threads per core.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:top_component"><a href="#rm-class-processor_x86_intel64.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:top_level"><a href="#rm-class-processor_x86_intel64.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
<dt id="rm-class-processor_x86_intel64.html:dt:use_vmp"><a href="#rm-class-processor_x86_intel64.html:dt:use_vmp">
<i>use_vmp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd>
</dl>
<h2 id="rm-class-processor_x86_intel64.html:class-attributes">
<a href="#rm-class-processor_x86_intel64.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_x86_intel64.html:dt:basename"><a href="#rm-class-processor_x86_intel64.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_x86_intel64.html:dt:component_icon"><a href="#rm-class-processor_x86_intel64.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_x86_intel64.html:dt:config_attributes"><a href="#rm-class-processor_x86_intel64.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-processor_x86_intel64.html:dt:system_icon"><a href="#rm-class-processor_x86_intel64.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-processor_x86_intel64.html:provided-by">
<a href="#rm-class-processor_x86_intel64.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-class-processor_xeon_5500.html"><h1 id="rm-class-processor_xeon_5500.html:processor_xeon_5500"><a href="#rm-class-processor_xeon_5500.html:processor_xeon_5500">processor_xeon_5500</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-processor_xeon_5500.html:description">
<a href="#rm-class-processor_xeon_5500.html:description">Description</a>
</h2>
Intel® Xeon® 5500 processor.
<h2 id="rm-class-processor_xeon_5500.html:interfaces-implemented">
<a href="#rm-class-processor_xeon_5500.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-processor_xeon_5500.html:notifiers">
<a href="#rm-class-processor_xeon_5500.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-processor_xeon_5500.html:dt:cell-change"><a href="#rm-class-processor_xeon_5500.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:object-delete"><a href="#rm-class-processor_xeon_5500.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:queue-change"><a href="#rm-class-processor_xeon_5500.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-processor_xeon_5500.html:connectors">
<a href="#rm-class-processor_xeon_5500.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>socket</td>
<td>x86-apic-processor</td>
<td>up</td>
</tr>
</tbody></table>
<h2 id="rm-class-processor_xeon_5500.html:commands-for-this-class">
<a href="#rm-class-processor_xeon_5500.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-processor_xeon_5500.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_xeon_5500.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-processor_xeon_5500.html:attributes">
<a href="#rm-class-processor_xeon_5500.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_xeon_5500.html:dt:apic_freq_mhz"><a href="#rm-class-processor_xeon_5500.html:dt:apic_freq_mhz">
<i>apic_freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>APIC bus frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:component_queue"><a href="#rm-class-processor_xeon_5500.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:components"><a href="#rm-class-processor_xeon_5500.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:cores"><a href="#rm-class-processor_xeon_5500.html:dt:cores">
<i>cores</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of processor cores.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:cpi"><a href="#rm-class-processor_xeon_5500.html:dt:cpi">
<i>cpi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Cycles per instruction.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:cpu_list"><a href="#rm-class-processor_xeon_5500.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:domain"><a href="#rm-class-processor_xeon_5500.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:dynamic_slots"><a href="#rm-class-processor_xeon_5500.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:freq_mhz"><a href="#rm-class-processor_xeon_5500.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:instantiated"><a href="#rm-class-processor_xeon_5500.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:machine_icon"><a href="#rm-class-processor_xeon_5500.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:n_cores"><a href="#rm-class-processor_xeon_5500.html:dt:n_cores">
<i>n_cores</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of CPU cores</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:n_threads"><a href="#rm-class-processor_xeon_5500.html:dt:n_threads">
<i>n_threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of threads per 1 CPU core</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:object_list"><a href="#rm-class-processor_xeon_5500.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:object_prefix"><a href="#rm-class-processor_xeon_5500.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:package_number"><a href="#rm-class-processor_xeon_5500.html:dt:package_number">
<i>package_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CPU package identification number</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:pending_cell_object_factories"><a href="#rm-class-processor_xeon_5500.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:static_slots"><a href="#rm-class-processor_xeon_5500.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:system_info"><a href="#rm-class-processor_xeon_5500.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:threads"><a href="#rm-class-processor_xeon_5500.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of threads per core.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:top_component"><a href="#rm-class-processor_xeon_5500.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:top_level"><a href="#rm-class-processor_xeon_5500.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
<dt id="rm-class-processor_xeon_5500.html:dt:use_vmp"><a href="#rm-class-processor_xeon_5500.html:dt:use_vmp">
<i>use_vmp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd>
</dl>
<h2 id="rm-class-processor_xeon_5500.html:class-attributes">
<a href="#rm-class-processor_xeon_5500.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_xeon_5500.html:dt:basename"><a href="#rm-class-processor_xeon_5500.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_xeon_5500.html:dt:component_icon"><a href="#rm-class-processor_xeon_5500.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_xeon_5500.html:dt:config_attributes"><a href="#rm-class-processor_xeon_5500.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-processor_xeon_5500.html:dt:system_icon"><a href="#rm-class-processor_xeon_5500.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-processor_xeon_5500.html:provided-by">
<a href="#rm-class-processor_xeon_5500.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-class-processor_xeon_5530.html"><h1 id="rm-class-processor_xeon_5530.html:processor_xeon_5530"><a href="#rm-class-processor_xeon_5530.html:processor_xeon_5530">processor_xeon_5530</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-processor_xeon_5530.html:description">
<a href="#rm-class-processor_xeon_5530.html:description">Description</a>
</h2>
Intel® Xeon® E5530 processor with 4 cores and 2 threads.
<h2 id="rm-class-processor_xeon_5530.html:interfaces-implemented">
<a href="#rm-class-processor_xeon_5530.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-processor_xeon_5530.html:notifiers">
<a href="#rm-class-processor_xeon_5530.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-processor_xeon_5530.html:dt:cell-change"><a href="#rm-class-processor_xeon_5530.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:object-delete"><a href="#rm-class-processor_xeon_5530.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:queue-change"><a href="#rm-class-processor_xeon_5530.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-processor_xeon_5530.html:connectors">
<a href="#rm-class-processor_xeon_5530.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>socket</td>
<td>x86-apic-processor</td>
<td>up</td>
</tr>
</tbody></table>
<h2 id="rm-class-processor_xeon_5530.html:commands-for-this-class">
<a href="#rm-class-processor_xeon_5530.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-processor_xeon_5530.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-processor_xeon_5530.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-processor_xeon_5530.html:attributes">
<a href="#rm-class-processor_xeon_5530.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_xeon_5530.html:dt:apic_freq_mhz"><a href="#rm-class-processor_xeon_5530.html:dt:apic_freq_mhz">
<i>apic_freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>APIC bus frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:component_queue"><a href="#rm-class-processor_xeon_5530.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:components"><a href="#rm-class-processor_xeon_5530.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:cores"><a href="#rm-class-processor_xeon_5530.html:dt:cores">
<i>cores</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of processor cores.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:cpi"><a href="#rm-class-processor_xeon_5530.html:dt:cpi">
<i>cpi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Cycles per instruction.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:cpu_list"><a href="#rm-class-processor_xeon_5530.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:domain"><a href="#rm-class-processor_xeon_5530.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:dynamic_slots"><a href="#rm-class-processor_xeon_5530.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:freq_mhz"><a href="#rm-class-processor_xeon_5530.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor frequency in MHz, default is 10 MHz.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:instantiated"><a href="#rm-class-processor_xeon_5530.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:machine_icon"><a href="#rm-class-processor_xeon_5530.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:n_cores"><a href="#rm-class-processor_xeon_5530.html:dt:n_cores">
<i>n_cores</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of CPU cores</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:n_threads"><a href="#rm-class-processor_xeon_5530.html:dt:n_threads">
<i>n_threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Quantity of threads per 1 CPU core</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:object_list"><a href="#rm-class-processor_xeon_5530.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:object_prefix"><a href="#rm-class-processor_xeon_5530.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:package_number"><a href="#rm-class-processor_xeon_5530.html:dt:package_number">
<i>package_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CPU package identification number</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:pending_cell_object_factories"><a href="#rm-class-processor_xeon_5530.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:static_slots"><a href="#rm-class-processor_xeon_5530.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:system_info"><a href="#rm-class-processor_xeon_5530.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:threads"><a href="#rm-class-processor_xeon_5530.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of threads per core.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:top_component"><a href="#rm-class-processor_xeon_5530.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:top_level"><a href="#rm-class-processor_xeon_5530.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
<dt id="rm-class-processor_xeon_5530.html:dt:use_vmp"><a href="#rm-class-processor_xeon_5530.html:dt:use_vmp">
<i>use_vmp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enable VMP at setup by setting attribute to True, disable VMP at setup by setting attribute to False. The attribute can be changed at run-time but the setting will only affect the threads in the component at instantiation. This option affects simulated time. See the performance chapter in the Simics User's Guide for more information about VMP.</dd>
</dl>
<h2 id="rm-class-processor_xeon_5530.html:class-attributes">
<a href="#rm-class-processor_xeon_5530.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-processor_xeon_5530.html:dt:basename"><a href="#rm-class-processor_xeon_5530.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_xeon_5530.html:dt:component_icon"><a href="#rm-class-processor_xeon_5530.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-processor_xeon_5530.html:dt:config_attributes"><a href="#rm-class-processor_xeon_5530.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-processor_xeon_5530.html:dt:system_icon"><a href="#rm-class-processor_xeon_5530.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-processor_xeon_5530.html:provided-by">
<a href="#rm-class-processor_xeon_5530.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-nehalem-comp.html">x86-nehalem-comp</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_comp.html"><h1 id="rm-class-sc_leds_and_button_pcie_comp.html:sc_leds_and_button_pcie_comp"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:sc_leds_and_button_pcie_comp">sc_leds_and_button_pcie_comp</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_comp.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_comp.html:description">Description</a>
</h2>
PCIe card with a set of LEDs and buttons on its panel. Used for PCIe-based modeling tutorial, and as an example of system panel usage
<h2 id="rm-class-sc_leds_and_button_pcie_comp.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_comp.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-sc_leds_and_button_pcie_comp.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_comp.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_comp.html:connectors">
<a href="#rm-class-sc_leds_and_button_pcie_comp.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>pci</td>
<td>pci-bus</td>
<td>up</td>
</tr>
</tbody></table>
<h2 id="rm-class-sc_leds_and_button_pcie_comp.html:commands-for-this-class">
<a href="#rm-class-sc_leds_and_button_pcie_comp.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_comp.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_comp.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-sc_leds_and_button_pcie_comp.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_comp.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:component_queue"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:components"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:cpu_list"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:domain"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:dynamic_slots"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:instantiated"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:machine_icon"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:object_list"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:object_prefix"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:pending_cell_object_factories"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:static_slots"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:system_info"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:top_component"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:top_level"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_comp.html:class-attributes">
<a href="#rm-class-sc_leds_and_button_pcie_comp.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:basename"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:component_icon"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:config_attributes"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-sc_leds_and_button_pcie_comp.html:dt:system_icon"><a href="#rm-class-sc_leds_and_button_pcie_comp.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_comp.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_comp.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-southbridge_ich10.html"><h1 id="rm-class-southbridge_ich10.html:southbridge_ich10"><a href="#rm-class-southbridge_ich10.html:southbridge_ich10">southbridge_ich10</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-southbridge_ich10.html:description">
<a href="#rm-class-southbridge_ich10.html:description">Description</a>
</h2>
Intel® ICH10 (southbridge).
<h2 id="rm-class-southbridge_ich10.html:interfaces-implemented">
<a href="#rm-class-southbridge_ich10.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, component_connector
<h2 id="rm-class-southbridge_ich10.html:notifiers">
<a href="#rm-class-southbridge_ich10.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-southbridge_ich10.html:dt:cell-change"><a href="#rm-class-southbridge_ich10.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:object-delete"><a href="#rm-class-southbridge_ich10.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:queue-change"><a href="#rm-class-southbridge_ich10.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-southbridge_ich10.html:connectors">
<a href="#rm-class-southbridge_ich10.html:connectors">Connectors</a>
</h2>
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody><tr>
<td>eth_slot</td>
<td>ethernet-link</td>
<td>down</td>
</tr>
<tr>
<td>ide_slot[0]</td>
<td>ide-slot</td>
<td>down</td>
</tr>
<tr>
<td>ide_slot[1]</td>
<td>ide-slot</td>
<td>down</td>
</tr>
<tr>
<td>ide_slot[2]</td>
<td>ide-slot</td>
<td>down</td>
</tr>
<tr>
<td>ide_slot[3]</td>
<td>ide-slot</td>
<td>down</td>
</tr>
<tr>
<td>ide_slot[4]</td>
<td>ide-slot</td>
<td>down</td>
</tr>
<tr>
<td>ide_slot[5]</td>
<td>ide-slot</td>
<td>down</td>
</tr>
<tr>
<td>kbd_console</td>
<td>keyboard</td>
<td>down</td>
</tr>
<tr>
<td>lpc_bus</td>
<td>lpc-bus</td>
<td>down</td>
</tr>
<tr>
<td>mse_console</td>
<td>mouse</td>
<td>down</td>
</tr>
<tr>
<td>pci_slot[0]</td>
<td>pci-bus</td>
<td>down</td>
</tr>
<tr>
<td>pci_slot[1]</td>
<td>pci-bus</td>
<td>down</td>
</tr>
<tr>
<td>pci_slot[2]</td>
<td>pci-bus</td>
<td>down</td>
</tr>
<tr>
<td>pci_slot[3]</td>
<td>pci-bus</td>
<td>down</td>
</tr>
<tr>
<td>sata_slot[0]</td>
<td>sata-slot</td>
<td>down</td>
</tr>
<tr>
<td>sata_slot[1]</td>
<td>sata-slot</td>
<td>down</td>
</tr>
<tr>
<td>sata_slot[2]</td>
<td>sata-slot</td>
<td>down</td>
</tr>
<tr>
<td>sata_slot[3]</td>
<td>sata-slot</td>
<td>down</td>
</tr>
<tr>
<td>sata_slot[4]</td>
<td>sata-slot</td>
<td>down</td>
</tr>
<tr>
<td>sata_slot[5]</td>
<td>sata-slot</td>
<td>down</td>
</tr>
<tr>
<td>serial[0]</td>
<td>serial</td>
<td>down</td>
</tr>
<tr>
<td>serial[1]</td>
<td>serial</td>
<td>down</td>
</tr>
<tr>
<td>serial[2]</td>
<td>serial</td>
<td>down</td>
</tr>
<tr>
<td>serial[3]</td>
<td>serial</td>
<td>down</td>
</tr>
<tr>
<td>sm_bus</td>
<td>i2c-link</td>
<td>down</td>
</tr>
<tr>
<td>usb_port[0]</td>
<td>usb-port</td>
<td>down</td>
</tr>
<tr>
<td>usb_port[10]</td>
<td>usb-port</td>
<td>down</td>
</tr>
<tr>
<td>usb_port[11]</td>
<td>usb-port</td>
<td>down</td>
</tr>
<tr>
<td>usb_port[1]</td>
<td>usb-port</td>
<td>down</td>
</tr>
<tr>
<td>usb_port[2]</td>
<td>usb-port</td>
<td>down</td>
</tr>
<tr>
<td>usb_port[3]</td>
<td>usb-port</td>
<td>down</td>
</tr>
<tr>
<td>usb_port[4]</td>
<td>usb-port</td>
<td>down</td>
</tr>
<tr>
<td>usb_port[5]</td>
<td>usb-port</td>
<td>down</td>
</tr>
<tr>
<td>usb_port[6]</td>
<td>usb-port</td>
<td>down</td>
</tr>
<tr>
<td>usb_port[7]</td>
<td>usb-port</td>
<td>down</td>
</tr>
<tr>
<td>usb_port[8]</td>
<td>usb-port</td>
<td>down</td>
</tr>
<tr>
<td>usb_port[9]</td>
<td>usb-port</td>
<td>down</td>
</tr>
</tbody></table>
<h2 id="rm-class-southbridge_ich10.html:commands-for-this-class">
<a href="#rm-class-southbridge_ich10.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-southbridge_ich10.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-southbridge_ich10.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-southbridge_ich10.html:attributes">
<a href="#rm-class-southbridge_ich10.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-southbridge_ich10.html:dt:component_queue"><a href="#rm-class-southbridge_ich10.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:components"><a href="#rm-class-southbridge_ich10.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:cpu_list"><a href="#rm-class-southbridge_ich10.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:domain"><a href="#rm-class-southbridge_ich10.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:dynamic_slots"><a href="#rm-class-southbridge_ich10.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:instantiated"><a href="#rm-class-southbridge_ich10.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:lan_bios"><a href="#rm-class-southbridge_ich10.html:dt:lan_bios">
<i>lan_bios</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>The Expansion ROM BIOS file for the ICH10 LAN.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:mac_address"><a href="#rm-class-southbridge_ich10.html:dt:mac_address">
<i>mac_address</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Mac address ('XX:XX:XX:XX:XX:XX' string)</dd>
<dt id="rm-class-southbridge_ich10.html:dt:machine_icon"><a href="#rm-class-southbridge_ich10.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:object_list"><a href="#rm-class-southbridge_ich10.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:object_prefix"><a href="#rm-class-southbridge_ich10.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:pending_cell_object_factories"><a href="#rm-class-southbridge_ich10.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:rtc_time"><a href="#rm-class-southbridge_ich10.html:dt:rtc_time">
<i>rtc_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>System real time in format "YY-MM-DD hh:mm:ss". Please note that time-zone information is not supported and will be silently dropped when passed to the RTC object.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:smbus_use_i2c_v2"><a href="#rm-class-southbridge_ich10.html:dt:smbus_use_i2c_v2">
<i>smbus_use_i2c_v2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to True if i2c v2 shall be used by smbus controller.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:spi_flash"><a href="#rm-class-southbridge_ich10.html:dt:spi_flash">
<i>spi_flash</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>The ICH10 SPI flash file to use.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:static_slots"><a href="#rm-class-southbridge_ich10.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:system_info"><a href="#rm-class-southbridge_ich10.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-southbridge_ich10.html:dt:top_component"><a href="#rm-class-southbridge_ich10.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-southbridge_ich10.html:dt:top_level"><a href="#rm-class-southbridge_ich10.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
</dl>
<h2 id="rm-class-southbridge_ich10.html:class-attributes">
<a href="#rm-class-southbridge_ich10.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-southbridge_ich10.html:dt:basename"><a href="#rm-class-southbridge_ich10.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-southbridge_ich10.html:dt:component_icon"><a href="#rm-class-southbridge_ich10.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-southbridge_ich10.html:dt:config_attributes"><a href="#rm-class-southbridge_ich10.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-southbridge_ich10.html:dt:system_icon"><a href="#rm-class-southbridge_ich10.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-southbridge_ich10.html:provided-by">
<a href="#rm-class-southbridge_ich10.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-class-southbridge_ich10_panel.html"><h1 id="rm-class-southbridge_ich10_panel.html:southbridge_ich10_panel"><a href="#rm-class-southbridge_ich10_panel.html:southbridge_ich10_panel">southbridge_ich10_panel</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-southbridge_ich10_panel.html:description">
<a href="#rm-class-southbridge_ich10_panel.html:description">Description</a>
</h2>
System panel for the <tt>southbridge_ich10</tt> component
<h2 id="rm-class-southbridge_ich10_panel.html:interfaces-implemented">
<a href="#rm-class-southbridge_ich10_panel.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, component, system_panel_layout
<h2 id="rm-class-southbridge_ich10_panel.html:notifiers">
<a href="#rm-class-southbridge_ich10_panel.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-southbridge_ich10_panel.html:dt:cell-change"><a href="#rm-class-southbridge_ich10_panel.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:object-delete"><a href="#rm-class-southbridge_ich10_panel.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:queue-change"><a href="#rm-class-southbridge_ich10_panel.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-southbridge_ich10_panel.html:commands-for-this-class">
<a href="#rm-class-southbridge_ich10_panel.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-southbridge_ich10_panel.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-southbridge_ich10_panel.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-southbridge_ich10_panel.html:attributes">
<a href="#rm-class-southbridge_ich10_panel.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-southbridge_ich10_panel.html:dt:component_queue"><a href="#rm-class-southbridge_ich10_panel.html:dt:component_queue">
<i>component_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>The queue object for this component. It is only used as a placeholder for the real queue object before the component is instantiated. It can point to an instantiated cycle object or a pre_conf object.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:components"><a href="#rm-class-southbridge_ich10_panel.html:dt:components">
<i>components</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>This attribute is only valid for top-level components. List of components below the top-level component. This attribute is not valid until the object has been instantiated.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:cpu_list"><a href="#rm-class-southbridge_ich10_panel.html:dt:cpu_list">
<i>cpu_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>A list of all processors that belong to the component. This attribute is not valid until the object has been instantiated. This attribute is only used in top-level components and other components that are used as software domains.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:domain"><a href="#rm-class-southbridge_ich10_panel.html:dt:domain">
<i>domain</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>This attribute is only valid for top-level components. Domain to put the component in.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:dynamic_slots"><a href="#rm-class-southbridge_ich10_panel.html:dt:dynamic_slots">
<i>dynamic_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:instantiated"><a href="#rm-class-southbridge_ich10_panel.html:dt:instantiated">
<i>instantiated</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE if the component has been instantiated.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:machine_icon"><a href="#rm-class-southbridge_ich10_panel.html:dt:machine_icon">
<i>machine_icon</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. An instance of a top-level component may override the default <tt>system_icon</tt> with its own icon. This attribute is the name of an 80x80 pixel large icon in PNG format that should reside in the [host]/lib/images/ directory of the Simics installation or the project.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:object_list"><a href="#rm-class-southbridge_ich10_panel.html:dt:object_list">
<i>object_list</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Dictionary with the instantiated objects that the component consists of.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:object_prefix"><a href="#rm-class-southbridge_ich10_panel.html:dt:object_prefix">
<i>object_prefix</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Object prefix string used by the component.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:pending_cell_object_factories"><a href="#rm-class-southbridge_ich10_panel.html:dt:pending_cell_object_factories">
<i>pending_cell_object_factories</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ss]*]</code>
<br>Internal attribute for pending cell objects factories.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:static_slots"><a href="#rm-class-southbridge_ich10_panel.html:dt:static_slots">
<i>static_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>D|n</code>
<br>Do not use. Kept for checkpoint compatibility.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:subpanel_slots"><a href="#rm-class-southbridge_ich10_panel.html:dt:subpanel_slots">
<i>subpanel_slots</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>a</code>
<br>A list of slot names for all subpanel slots.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:system_info"><a href="#rm-class-southbridge_ich10_panel.html:dt:system_info">
<i>system_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>This attribute is only valid for top-level components. A short single-line description of the current configuration of the system that the component is a top-level of. The line may include the Linux name of the simulated machine, the installed operating system, or similar information. For example Tango - Fedora Core 5 Linux</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:top_component"><a href="#rm-class-southbridge_ich10_panel.html:dt:top_component">
<i>top_component</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The top level component. Attribute is not valid until the component has been instantiated.</dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:top_level"><a href="#rm-class-southbridge_ich10_panel.html:dt:top_level">
<i>top_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE for top-level components, i.e. the root of a hierarchy.</dd>
</dl>
<h2 id="rm-class-southbridge_ich10_panel.html:class-attributes">
<a href="#rm-class-southbridge_ich10_panel.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-southbridge_ich10_panel.html:dt:basename"><a href="#rm-class-southbridge_ich10_panel.html:dt:basename">
<i>basename</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:component_icon"><a href="#rm-class-southbridge_ich10_panel.html:dt:component_icon">
<i>component_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br></dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:config_attributes"><a href="#rm-class-southbridge_ich10_panel.html:dt:config_attributes">
<i>config_attributes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[s[a*]]*]</code>
<br></dd>
<dt id="rm-class-southbridge_ich10_panel.html:dt:system_icon"><a href="#rm-class-southbridge_ich10_panel.html:dt:system_icon">
<i>system_icon</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br></dd>
</dl>
<h2 id="rm-class-southbridge_ich10_panel.html:provided-by">
<a href="#rm-class-southbridge_ich10_panel.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-classes.html"><h1>3 Classes</h1></section><section class="page" id="rm-class-auto_apic_bus.html"><h1 id="rm-class-auto_apic_bus.html:auto_apic_bus"><a href="#rm-class-auto_apic_bus.html:auto_apic_bus">auto_apic_bus</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-auto_apic_bus.html:description">
<a href="#rm-class-auto_apic_bus.html:description">Description</a>
</h2>
Dummy class to prevent loading just "some" apic as default
<h2 id="rm-class-auto_apic_bus.html:interfaces-implemented">
<a href="#rm-class-auto_apic_bus.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object
<h2 id="rm-class-auto_apic_bus.html:notifiers">
<a href="#rm-class-auto_apic_bus.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-auto_apic_bus.html:dt:cell-change"><a href="#rm-class-auto_apic_bus.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-auto_apic_bus.html:dt:object-delete"><a href="#rm-class-auto_apic_bus.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-auto_apic_bus.html:dt:queue-change"><a href="#rm-class-auto_apic_bus.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-auto_apic_bus.html:commands-for-this-class">
<a href="#rm-class-auto_apic_bus.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-auto_apic_bus.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-auto_apic_bus.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-auto_apic_bus.html:provided-by">
<a href="#rm-class-auto_apic_bus.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="rm-class-ich10_bridge.html"><h1 id="rm-class-ich10_bridge.html:ich10_bridge"><a href="#rm-class-ich10_bridge.html:ich10_bridge">ich10_bridge</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_bridge.html:description">
<a href="#rm-class-ich10_bridge.html:description">Description</a>
</h2>
DMI (Direct Media Interface) to PCI unit in Intel® ICH10.
<h2 id="rm-class-ich10_bridge.html:interfaces-implemented">
<a href="#rm-class-ich10_bridge.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, bridge, io_memory, pci_bridge, pci_device, pci_express, pci_upstream, translate
<h2 id="rm-class-ich10_bridge.html:notifiers">
<a href="#rm-class-ich10_bridge.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_bridge.html:dt:cell-change"><a href="#rm-class-ich10_bridge.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_bridge.html:dt:object-delete"><a href="#rm-class-ich10_bridge.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_bridge.html:dt:queue-change"><a href="#rm-class-ich10_bridge.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_bridge.html:port-objects">
<a href="#rm-class-ich10_bridge.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_bridge.html:dt:bank-outbound_io1"><a href="#rm-class-ich10_bridge.html:dt:bank-outbound_io1">bank.outbound_io1</a></dt>
<dd>
<a href="#rm-class-ich10_bridge.html:ich10_bridge.outbound_io1">ich10_bridge.outbound_io1</a>
</dd>
<dt id="rm-class-ich10_bridge.html:dt:bank-outbound_io2"><a href="#rm-class-ich10_bridge.html:dt:bank-outbound_io2">bank.outbound_io2</a></dt>
<dd>
<a href="#rm-class-ich10_bridge.html:ich10_bridge.outbound_io2">ich10_bridge.outbound_io2</a>
</dd>
<dt id="rm-class-ich10_bridge.html:dt:bank-outbound_mem1"><a href="#rm-class-ich10_bridge.html:dt:bank-outbound_mem1">bank.outbound_mem1</a></dt>
<dd>
<a href="#rm-class-ich10_bridge.html:ich10_bridge.outbound_mem1">ich10_bridge.outbound_mem1</a>
</dd>
<dt id="rm-class-ich10_bridge.html:dt:bank-outbound_mem2"><a href="#rm-class-ich10_bridge.html:dt:bank-outbound_mem2">bank.outbound_mem2</a></dt>
<dd>
<a href="#rm-class-ich10_bridge.html:ich10_bridge.outbound_mem2">ich10_bridge.outbound_mem2</a>
</dd>
<dt id="rm-class-ich10_bridge.html:dt:bank-outbound_mem3"><a href="#rm-class-ich10_bridge.html:dt:bank-outbound_mem3">bank.outbound_mem3</a></dt>
<dd>
<a href="#rm-class-ich10_bridge.html:ich10_bridge.outbound_mem3">ich10_bridge.outbound_mem3</a>
</dd>
<dt id="rm-class-ich10_bridge.html:dt:bank-pci_config"><a href="#rm-class-ich10_bridge.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-ich10_bridge.html:ich10_bridge.pci_config">ich10_bridge.pci_config</a>
</dd>
<dt id="rm-class-ich10_bridge.html:dt:port-pltrst"><a href="#rm-class-ich10_bridge.html:dt:port-pltrst">port.pltrst</a></dt>
<dd>
<a href="#rm-class-ich10_bridge.html:ich10_bridge.pltrst">ich10_bridge.pltrst</a>
</dd>
</dl>
<h2 id="rm-class-ich10_bridge.html:commands-for-this-class">
<a href="#rm-class-ich10_bridge.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_bridge.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_bridge.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_bridge.html:attributes">
<a href="#rm-class-ich10_bridge.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_bridge.html:dt:config_registers"><a href="#rm-class-ich10_bridge.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-ich10_bridge.html:dt:expansion_rom_size"><a href="#rm-class-ich10_bridge.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-ich10_bridge.html:dt:mapping_setup"><a href="#rm-class-ich10_bridge.html:dt:mapping_setup">
<i>mapping_setup</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{15}]</code>
<br>Attributes for the different bridge mappings: io-memory up/down, memory up/down, prefetchable memory down: (<i>io_down.priority</i>, <i>io_down.align_size</i>, <i>io_down.endian</i>, <i>mem_down.priority</i>, <i>mem_down.align_size</i>, <i>mem_down.endian</i>, <i>pref_down.priority</i>, <i>pref_down.align_size</i>, <i>pref_down.endian</i>, <i>io_up.priority</i>, <i>io_up.align_size</i>, <i>io_up.endian</i>, <i>mem_up.priority</i>, <i>mem_up.align_size</i>, <i>mem_up.endian</i>)</dd>
<dt id="rm-class-ich10_bridge.html:dt:pci_bus"><a href="#rm-class-ich10_bridge.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
<dt id="rm-class-ich10_bridge.html:dt:secondary_bus"><a href="#rm-class-ich10_bridge.html:dt:secondary_bus">
<i>secondary_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Secondary bus
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_downstream</tt>.</p></dd>
</dl>
<h2 id="rm-class-ich10_bridge.html:provided-by">
<a href="#rm-class-ich10_bridge.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_bridge.html:ich10_bridge.outbound_io1"><a href="#rm-class-ich10_bridge.html:ich10_bridge.outbound_io1">ich10_bridge.outbound_io1</a></h2>
<h2 id="rm-class-ich10_bridge.html:ich10_bridge.outbound_io2"><a href="#rm-class-ich10_bridge.html:ich10_bridge.outbound_io2">ich10_bridge.outbound_io2</a></h2>
<h2 id="rm-class-ich10_bridge.html:ich10_bridge.outbound_mem1"><a href="#rm-class-ich10_bridge.html:ich10_bridge.outbound_mem1">ich10_bridge.outbound_mem1</a></h2>
<h2 id="rm-class-ich10_bridge.html:ich10_bridge.outbound_mem2"><a href="#rm-class-ich10_bridge.html:ich10_bridge.outbound_mem2">ich10_bridge.outbound_mem2</a></h2>
<h2 id="rm-class-ich10_bridge.html:ich10_bridge.outbound_mem3"><a href="#rm-class-ich10_bridge.html:ich10_bridge.outbound_mem3">ich10_bridge.outbound_mem3</a></h2>
<h2 id="rm-class-ich10_bridge.html:ich10_bridge.pci_config"><a href="#rm-class-ich10_bridge.html:ich10_bridge.pci_config">ich10_bridge.pci_config</a></h2>
<h2 id="rm-class-ich10_bridge.html:ich10_bridge.pltrst"><a href="#rm-class-ich10_bridge.html:ich10_bridge.pltrst">ich10_bridge.pltrst</a></h2></section><section class="page" id="rm-class-ich10_cf9.html"><h1 id="rm-class-ich10_cf9.html:ich10_cf9"><a href="#rm-class-ich10_cf9.html:ich10_cf9">ich10_cf9</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_cf9.html:description">
<a href="#rm-class-ich10_cf9.html:description">Description</a>
</h2>
Intel® ICH10 Reset Register.
<h2 id="rm-class-ich10_cf9.html:interfaces-implemented">
<a href="#rm-class-ich10_cf9.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory
<h2 id="rm-class-ich10_cf9.html:notifiers">
<a href="#rm-class-ich10_cf9.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_cf9.html:dt:cell-change"><a href="#rm-class-ich10_cf9.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_cf9.html:dt:object-delete"><a href="#rm-class-ich10_cf9.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_cf9.html:dt:queue-change"><a href="#rm-class-ich10_cf9.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_cf9.html:port-objects">
<a href="#rm-class-ich10_cf9.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_cf9.html:dt:bank-regs"><a href="#rm-class-ich10_cf9.html:dt:bank-regs">bank.regs</a></dt>
<dd>
<a href="#rm-class-ich10_cf9.html:ich10_cf9.regs">ich10_cf9.regs</a>
</dd>
<dt id="rm-class-ich10_cf9.html:dt:port-sys_reset"><a href="#rm-class-ich10_cf9.html:dt:port-sys_reset">port.SYS_RESET</a></dt>
<dd>
<a href="#rm-class-ich10_cf9.html:ich10_cf9.SYS_RESET">ich10_cf9.SYS_RESET</a>
</dd>
</dl>
<h2 id="rm-class-ich10_cf9.html:commands-for-this-class">
<a href="#rm-class-ich10_cf9.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_cf9.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_cf9.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_cf9.html:attributes">
<a href="#rm-class-ich10_cf9.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_cf9.html:dt:init_signal"><a href="#rm-class-ich10_cf9.html:dt:init_signal">
<i>init_signal</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>This attribute must connect to a device that implements the signal interface.
<p>
Required interfaces: <tt>signal</tt>.</p></dd>
<dt id="rm-class-ich10_cf9.html:dt:reset_signal"><a href="#rm-class-ich10_cf9.html:dt:reset_signal">
<i>reset_signal</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>This attribute must connect to a device that implements the signal interface.
<p>
Required interfaces: <tt>signal</tt>.</p></dd>
</dl>
<h2 id="rm-class-ich10_cf9.html:provided-by">
<a href="#rm-class-ich10_cf9.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_cf9.html:ich10_cf9.SYS_RESET"><a href="#rm-class-ich10_cf9.html:ich10_cf9.SYS_RESET">ich10_cf9.SYS_RESET</a></h2>
<h2 id="rm-class-ich10_cf9.html:ich10_cf9.regs"><a href="#rm-class-ich10_cf9.html:ich10_cf9.regs">ich10_cf9.regs</a></h2></section><section class="page" id="rm-class-ich10_hpe_timer.html"><h1 id="rm-class-ich10_hpe_timer.html:ich10_hpe_timer"><a href="#rm-class-ich10_hpe_timer.html:ich10_hpe_timer">ich10_hpe_timer</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_hpe_timer.html:description">
<a href="#rm-class-ich10_hpe_timer.html:description">Description</a>
</h2>
High precision event timer in Intel® ICH10
<h2 id="rm-class-ich10_hpe_timer.html:interfaces-implemented">
<a href="#rm-class-ich10_hpe_timer.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, simple_interrupt
<h2 id="rm-class-ich10_hpe_timer.html:notifiers">
<a href="#rm-class-ich10_hpe_timer.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_hpe_timer.html:dt:cell-change"><a href="#rm-class-ich10_hpe_timer.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_hpe_timer.html:dt:object-delete"><a href="#rm-class-ich10_hpe_timer.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_hpe_timer.html:dt:queue-change"><a href="#rm-class-ich10_hpe_timer.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_hpe_timer.html:port-objects">
<a href="#rm-class-ich10_hpe_timer.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_hpe_timer.html:dt:bank-regs"><a href="#rm-class-ich10_hpe_timer.html:dt:bank-regs">bank.regs</a></dt>
<dd>
<a href="#rm-class-ich10_hpe_timer.html:ich10_hpe_timer.regs">ich10_hpe_timer.regs</a>
</dd>
<dt id="rm-class-ich10_hpe_timer.html:dt:port-hreset"><a href="#rm-class-ich10_hpe_timer.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-ich10_hpe_timer.html:ich10_hpe_timer.HRESET">ich10_hpe_timer.HRESET</a>
</dd>
<dt id="rm-class-ich10_hpe_timer.html:dt:port-sreset"><a href="#rm-class-ich10_hpe_timer.html:dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="#rm-class-ich10_hpe_timer.html:ich10_hpe_timer.SRESET">ich10_hpe_timer.SRESET</a>
</dd>
</dl>
<h2 id="rm-class-ich10_hpe_timer.html:commands-for-this-class">
<a href="#rm-class-ich10_hpe_timer.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_hpe_timer.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_hpe_timer.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_hpe_timer.html:attributes">
<a href="#rm-class-ich10_hpe_timer.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_hpe_timer.html:dt:comp_write_slow_cycles"><a href="#rm-class-ich10_hpe_timer.html:dt:comp_write_slow_cycles">
<i>comp_write_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of cycles the cpu should be stalled when the comparator register is written (performance optimization)</dd>
<dt id="rm-class-ich10_hpe_timer.html:dt:intc_8259"><a href="#rm-class-ich10_hpe_timer.html:dt:intc_8259">
<i>intc_8259</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Connection to Intel 8259A Programmable Interrupt Controller.
<p>
Required interfaces: <tt>simple_interrupt</tt>.</p></dd>
<dt id="rm-class-ich10_hpe_timer.html:dt:intc_apic"><a href="#rm-class-ich10_hpe_timer.html:dt:intc_apic">
<i>intc_apic</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Connection to APIC interrupt controller.
<p>
Required interfaces: <tt>ioapic</tt>.</p></dd>
<dt id="rm-class-ich10_hpe_timer.html:dt:lpc"><a href="#rm-class-ich10_hpe_timer.html:dt:lpc">
<i>lpc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>LPC bridge used to deliver FSB interrupts.If no LPC bridge is specified, FSB interrupts will be sent directlyon the connected memory space.
<p>
Required interfaces: <tt>hpet_msi</tt>.</p></dd>
<dt id="rm-class-ich10_hpe_timer.html:dt:memory_space"><a href="#rm-class-ich10_hpe_timer.html:dt:memory_space">
<i>memory_space</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Memory space used for FSB interrupt deliveryused if the LPC bridge is not used for FSB interrupt delivery.
<p>
Required interfaces: <tt>memory_space</tt>.</p></dd>
<dt id="rm-class-ich10_hpe_timer.html:dt:start_time"><a href="#rm-class-ich10_hpe_timer.html:dt:start_time">
<i>start_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Latest start time of the main counter</dd>
</dl>
<h2 id="rm-class-ich10_hpe_timer.html:provided-by">
<a href="#rm-class-ich10_hpe_timer.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_hpe_timer.html:ich10_hpe_timer.HRESET"><a href="#rm-class-ich10_hpe_timer.html:ich10_hpe_timer.HRESET">ich10_hpe_timer.HRESET</a></h2>
<h2 id="rm-class-ich10_hpe_timer.html:ich10_hpe_timer.SRESET"><a href="#rm-class-ich10_hpe_timer.html:ich10_hpe_timer.SRESET">ich10_hpe_timer.SRESET</a></h2>
<h2 id="rm-class-ich10_hpe_timer.html:ich10_hpe_timer.regs"><a href="#rm-class-ich10_hpe_timer.html:ich10_hpe_timer.regs">ich10_hpe_timer.regs</a></h2></section><section class="page" id="rm-class-ich10_lan_v2.html"><h1 id="rm-class-ich10_lan_v2.html:ich10_lan_v2"><a href="#rm-class-ich10_lan_v2.html:ich10_lan_v2">ich10_lan_v2</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_lan_v2.html:description">
<a href="#rm-class-ich10_lan_v2.html:description">Description</a>
</h2>
Gigabit Ethernet Controller in Intel® ICH10.
<h2 id="rm-class-ich10_lan_v2.html:interfaces-implemented">
<a href="#rm-class-ich10_lan_v2.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, ieee_802_3_mac, ieee_802_3_mac_v3, io_memory, pci_device
<h2 id="rm-class-ich10_lan_v2.html:notifiers">
<a href="#rm-class-ich10_lan_v2.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_lan_v2.html:dt:cell-change"><a href="#rm-class-ich10_lan_v2.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:object-delete"><a href="#rm-class-ich10_lan_v2.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:queue-change"><a href="#rm-class-ich10_lan_v2.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_lan_v2.html:port-objects">
<a href="#rm-class-ich10_lan_v2.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_lan_v2.html:dt:bank-csr"><a href="#rm-class-ich10_lan_v2.html:dt:bank-csr">bank.csr</a></dt>
<dd>
<a href="#rm-class-ich10_lan_v2.html:ich10_lan_v2.csr">ich10_lan_v2.csr</a>
</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:bank-io_mapped"><a href="#rm-class-ich10_lan_v2.html:dt:bank-io_mapped">bank.io_mapped</a></dt>
<dd>
<a href="#rm-class-ich10_lan_v2.html:ich10_lan_v2.io_mapped">ich10_lan_v2.io_mapped</a>
</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:bank-pci_config"><a href="#rm-class-ich10_lan_v2.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-ich10_lan_v2.html:ich10_lan_v2.pci_config">ich10_lan_v2.pci_config</a>
</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:port-hreset"><a href="#rm-class-ich10_lan_v2.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-ich10_lan_v2.html:ich10_lan_v2.HRESET">ich10_lan_v2.HRESET</a>
</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:port-sreset"><a href="#rm-class-ich10_lan_v2.html:dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="#rm-class-ich10_lan_v2.html:ich10_lan_v2.SRESET">ich10_lan_v2.SRESET</a>
</dd>
</dl>
<h2 id="rm-class-ich10_lan_v2.html:commands-for-this-class">
<a href="#rm-class-ich10_lan_v2.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_lan_v2.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_lan_v2.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_lan_v2.html:attributes">
<a href="#rm-class-ich10_lan_v2.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_lan_v2.html:dt:aes_gcm"><a href="#rm-class-ich10_lan_v2.html:dt:aes_gcm">
<i>aes_gcm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>connect to the AES-GCM crypto engine
<p>
Required interfaces: <tt>gcm_cipher</tt>.</p></dd>
<dt id="rm-class-ich10_lan_v2.html:dt:chipset_config"><a href="#rm-class-ich10_lan_v2.html:dt:chipset_config">
<i>chipset_config</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Chipset configuration registers
<p>
Required interfaces: <tt>int_register</tt>.</p></dd>
<dt id="rm-class-ich10_lan_v2.html:dt:config_registers"><a href="#rm-class-ich10_lan_v2.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:context"><a href="#rm-class-ich10_lan_v2.html:dt:context">
<i>context</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]</code>
<br>TCP/IP context</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:eeprom"><a href="#rm-class-ich10_lan_v2.html:dt:eeprom">
<i>eeprom</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{64}]</code>
<br>EEPROM (for mac address)</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:expansion_rom_size"><a href="#rm-class-ich10_lan_v2.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:ext_interrupt_raised"><a href="#rm-class-ich10_lan_v2.html:dt:ext_interrupt_raised">
<i>ext_interrupt_raised</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Extended Interrupt Output State</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:flash"><a href="#rm-class-ich10_lan_v2.html:dt:flash">
<i>flash</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Connection to the SPI interface in the ICH</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:flash_func"><a href="#rm-class-ich10_lan_v2.html:dt:flash_func">
<i>flash_func</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Function number of GbE SPI flash program register bank in the SPI</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:interrupt_raised"><a href="#rm-class-ich10_lan_v2.html:dt:interrupt_raised">
<i>interrupt_raised</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Interrupt Output State</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:legacy_interrupt_raised"><a href="#rm-class-ich10_lan_v2.html:dt:legacy_interrupt_raised">
<i>legacy_interrupt_raised</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Legacy Interrupt Output State</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:mac_address"><a href="#rm-class-ich10_lan_v2.html:dt:mac_address">
<i>mac_address</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>MAC address ('XX:XX:XX:XX:XX:XX' string)</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:mii"><a href="#rm-class-ich10_lan_v2.html:dt:mii">
<i>mii</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>connect to external PHY for MDIO access
<p>
Required interfaces: <tt>mii_management</tt>.</p></dd>
<dt id="rm-class-ich10_lan_v2.html:dt:pci_bus"><a href="#rm-class-ich10_lan_v2.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>.</p></dd>
<dt id="rm-class-ich10_lan_v2.html:dt:phy"><a href="#rm-class-ich10_lan_v2.html:dt:phy">
<i>phy</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>connects to external PHY
<p>
Required interfaces: <tt>ieee_802_3_phy_v2</tt>.</p></dd>
<dt id="rm-class-ich10_lan_v2.html:dt:phy_address"><a href="#rm-class-ich10_lan_v2.html:dt:phy_address">
<i>phy_address</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Address of attached external PHY</dd>
<dt id="rm-class-ich10_lan_v2.html:dt:tx_descriptor"><a href="#rm-class-ich10_lan_v2.html:dt:tx_descriptor">
<i>tx_descriptor</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[id]</code>
<br>Current transmit descriptor</dd>
</dl>
<h2 id="rm-class-ich10_lan_v2.html:provided-by">
<a href="#rm-class-ich10_lan_v2.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ich10-lan-v2.html">ich10-lan-v2</a>
</section>
<h2 id="rm-class-ich10_lan_v2.html:ich10_lan_v2.HRESET"><a href="#rm-class-ich10_lan_v2.html:ich10_lan_v2.HRESET">ich10_lan_v2.HRESET</a></h2>
<h2 id="rm-class-ich10_lan_v2.html:ich10_lan_v2.SRESET"><a href="#rm-class-ich10_lan_v2.html:ich10_lan_v2.SRESET">ich10_lan_v2.SRESET</a></h2>
<h2 id="rm-class-ich10_lan_v2.html:ich10_lan_v2.csr"><a href="#rm-class-ich10_lan_v2.html:ich10_lan_v2.csr">ich10_lan_v2.csr</a></h2>
<h2 id="rm-class-ich10_lan_v2.html:ich10_lan_v2.io_mapped"><a href="#rm-class-ich10_lan_v2.html:ich10_lan_v2.io_mapped">ich10_lan_v2.io_mapped</a></h2>
<h2 id="rm-class-ich10_lan_v2.html:ich10_lan_v2.pci_config"><a href="#rm-class-ich10_lan_v2.html:ich10_lan_v2.pci_config">ich10_lan_v2.pci_config</a></h2></section><section class="page" id="rm-class-ich10_lpc.html"><h1 id="rm-class-ich10_lpc.html:ich10_lpc"><a href="#rm-class-ich10_lpc.html:ich10_lpc">ich10_lpc</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_lpc.html:description">
<a href="#rm-class-ich10_lpc.html:description">Description</a>
</h2>
LPC bridge contains interrupt controllers, timers, RTC, Serial ports and Firmware hub for Intel® ICH10.
<h2 id="rm-class-ich10_lpc.html:interfaces-implemented">
<a href="#rm-class-ich10_lpc.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, bridge, hpet_msi, io_memory, pci_device, pci_interrupt, serial_interrupt_master
<h2 id="rm-class-ich10_lpc.html:notifiers">
<a href="#rm-class-ich10_lpc.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_lpc.html:dt:cell-change"><a href="#rm-class-ich10_lpc.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_lpc.html:dt:object-delete"><a href="#rm-class-ich10_lpc.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_lpc.html:dt:queue-change"><a href="#rm-class-ich10_lpc.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_lpc.html:port-objects">
<a href="#rm-class-ich10_lpc.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_lpc.html:dt:bank-acpi_io_regs"><a href="#rm-class-ich10_lpc.html:dt:bank-acpi_io_regs">bank.acpi_io_regs</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.acpi_io_regs">ich10_lpc.acpi_io_regs</a>
</dd>
<dt id="rm-class-ich10_lpc.html:dt:bank-apm_io_regs"><a href="#rm-class-ich10_lpc.html:dt:bank-apm_io_regs">bank.apm_io_regs</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.apm_io_regs">ich10_lpc.apm_io_regs</a>
</dd>
<dt id="rm-class-ich10_lpc.html:dt:bank-cs_conf"><a href="#rm-class-ich10_lpc.html:dt:bank-cs_conf">bank.cs_conf</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.cs_conf">ich10_lpc.cs_conf</a>
</dd>
<dt id="rm-class-ich10_lpc.html:dt:bank-fixed_io"><a href="#rm-class-ich10_lpc.html:dt:bank-fixed_io">bank.fixed_io</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.fixed_io">ich10_lpc.fixed_io</a>
</dd>
<dt id="rm-class-ich10_lpc.html:dt:bank-gpio_conf"><a href="#rm-class-ich10_lpc.html:dt:bank-gpio_conf">bank.gpio_conf</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.gpio_conf">ich10_lpc.gpio_conf</a>
</dd>
<dt id="rm-class-ich10_lpc.html:dt:bank-pci_config"><a href="#rm-class-ich10_lpc.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.pci_config">ich10_lpc.pci_config</a>
</dd>
<dt id="rm-class-ich10_lpc.html:dt:port-hreset"><a href="#rm-class-ich10_lpc.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.HRESET">ich10_lpc.HRESET</a>
</dd>
<dt id="rm-class-ich10_lpc.html:dt:port-sreset"><a href="#rm-class-ich10_lpc.html:dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.SRESET">ich10_lpc.SRESET</a>
</dd>
<dt id="rm-class-ich10_lpc.html:dt:port-com1_in"><a href="#rm-class-ich10_lpc.html:dt:port-com1_in">port.com1_in</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.com1_in">ich10_lpc.com1_in</a>
</dd>
<dt id="rm-class-ich10_lpc.html:dt:port-com2_in"><a href="#rm-class-ich10_lpc.html:dt:port-com2_in">port.com2_in</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.com2_in">ich10_lpc.com2_in</a>
</dd>
<dt id="rm-class-ich10_lpc.html:dt:port-com3_in"><a href="#rm-class-ich10_lpc.html:dt:port-com3_in">port.com3_in</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.com3_in">ich10_lpc.com3_in</a>
</dd>
<dt id="rm-class-ich10_lpc.html:dt:port-com4_in"><a href="#rm-class-ich10_lpc.html:dt:port-com4_in">port.com4_in</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.com4_in">ich10_lpc.com4_in</a>
</dd>
<dt id="rm-class-ich10_lpc.html:dt:port-pirq"><a href="#rm-class-ich10_lpc.html:dt:port-pirq">port.pirq</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.pirq">ich10_lpc.pirq</a>
 – port for PIRQ input</dd>
<dt id="rm-class-ich10_lpc.html:dt:port-pirqe"><a href="#rm-class-ich10_lpc.html:dt:port-pirqe">port.pirqe</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.pirqe">ich10_lpc.pirqe</a>
 – port for PIRQE</dd>
<dt id="rm-class-ich10_lpc.html:dt:port-pirqf"><a href="#rm-class-ich10_lpc.html:dt:port-pirqf">port.pirqf</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.pirqf">ich10_lpc.pirqf</a>
 – port for PIRQF</dd>
<dt id="rm-class-ich10_lpc.html:dt:port-pirqg"><a href="#rm-class-ich10_lpc.html:dt:port-pirqg">port.pirqg</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.pirqg">ich10_lpc.pirqg</a>
 – port for PIRQG</dd>
<dt id="rm-class-ich10_lpc.html:dt:port-pirqh"><a href="#rm-class-ich10_lpc.html:dt:port-pirqh">port.pirqh</a></dt>
<dd>
<a href="#rm-class-ich10_lpc.html:ich10_lpc.pirqh">ich10_lpc.pirqh</a>
 – port for PIRQH</dd>
</dl>
<h2 id="rm-class-ich10_lpc.html:commands-for-this-class">
<a href="#rm-class-ich10_lpc.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_lpc.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_lpc.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_lpc.html:attributes">
<a href="#rm-class-ich10_lpc.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_lpc.html:dt:serirq_slave"><a href="#rm-class-ich10_lpc.html:dt:serirq_slave">
<i>SERIRQ_slave</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>connects to slave device of serial interrupt transfer cycles
<p>
Required interfaces: <tt>serial_interrupt_slave</tt>.</p></dd>
<dt id="rm-class-ich10_lpc.html:dt:coma_level"><a href="#rm-class-ich10_lpc.html:dt:coma_level">
<i>coma_level</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt Level of COM A</dd>
<dt id="rm-class-ich10_lpc.html:dt:coma_pirq"><a href="#rm-class-ich10_lpc.html:dt:coma_pirq">
<i>coma_pirq</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Connection to interrupt controller for COMB</dd>
<dt id="rm-class-ich10_lpc.html:dt:comb_level"><a href="#rm-class-ich10_lpc.html:dt:comb_level">
<i>comb_level</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt Level of COM B</dd>
<dt id="rm-class-ich10_lpc.html:dt:comb_pirq"><a href="#rm-class-ich10_lpc.html:dt:comb_pirq">
<i>comb_pirq</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Connection to interrupt controller for COMB</dd>
<dt id="rm-class-ich10_lpc.html:dt:config_registers"><a href="#rm-class-ich10_lpc.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-ich10_lpc.html:dt:cpus"><a href="#rm-class-ich10_lpc.html:dt:cpus">
<i>cpus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>CPUs receiving direct pin connections for NMI and SMI</dd>
<dt id="rm-class-ich10_lpc.html:dt:expansion_rom_size"><a href="#rm-class-ich10_lpc.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-ich10_lpc.html:dt:flash"><a href="#rm-class-ich10_lpc.html:dt:flash">
<i>flash</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Connection to the SPI interface in the ICH
<p>
Required interfaces: <tt>io_memory</tt>.</p></dd>
<dt id="rm-class-ich10_lpc.html:dt:fwh_device"><a href="#rm-class-ich10_lpc.html:dt:fwh_device">
<i>fwh_device</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[oo|no]|n{12}]</code>
<br>Devices connected to the Firmware Hub. Each device is either [object, target, image] (as returned by flash_create_memory_anon) or Nil. The <b>image</b> object must implement the <b>image</b> interface. See <b>memory_space.map</b> attribute for requirements on <b>object</b> and <b>target</b></dd>
<dt id="rm-class-ich10_lpc.html:dt:hpet"><a href="#rm-class-ich10_lpc.html:dt:hpet">
<i>hpet</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The High Precision Event Timer mapped through the hptc register
<p>
Required interfaces: <tt>io_memory</tt>.</p></dd>
<dt id="rm-class-ich10_lpc.html:dt:ich10_corporate"><a href="#rm-class-ich10_lpc.html:dt:ich10_corporate">
<i>ich10_corporate</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>ICH10 Corporate family chipset, true for ICH10D or ICH10DO</dd>
<dt id="rm-class-ich10_lpc.html:dt:ioapic"><a href="#rm-class-ich10_lpc.html:dt:ioapic">
<i>ioapic</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>IOAPIC receiving PCI interrupt
<p>
Required interfaces: <tt>ioapic</tt>.</p></dd>
<dt id="rm-class-ich10_lpc.html:dt:irq_dev"><a href="#rm-class-ich10_lpc.html:dt:irq_dev">
<i>irq_dev</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Connect to 8259 which is the destination object of PIRQs routing
<p>
Required interfaces: <tt>simple_interrupt</tt>.</p></dd>
<dt id="rm-class-ich10_lpc.html:dt:irq_level"><a href="#rm-class-ich10_lpc.html:dt:irq_level">
<i>irq_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{8}]</code>
<br>Raise count for PIRQ[A-H]</dd>
<dt id="rm-class-ich10_lpc.html:dt:lpc_io"><a href="#rm-class-ich10_lpc.html:dt:lpc_io">
<i>lpc_io</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>IO space of LPC bus
<p>
Required interfaces: <tt>memory_space</tt>.</p></dd>
<dt id="rm-class-ich10_lpc.html:dt:lpc_memory"><a href="#rm-class-ich10_lpc.html:dt:lpc_memory">
<i>lpc_memory</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Memory space of LPC bus
<p>
Required interfaces: <tt>memory_space</tt>.</p></dd>
<dt id="rm-class-ich10_lpc.html:dt:nmi_pin"><a href="#rm-class-ich10_lpc.html:dt:nmi_pin">
<i>nmi_pin</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI pin status</dd>
<dt id="rm-class-ich10_lpc.html:dt:pci_bus"><a href="#rm-class-ich10_lpc.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>.</p></dd>
<dt id="rm-class-ich10_lpc.html:dt:reset_target"><a href="#rm-class-ich10_lpc.html:dt:reset_target">
<i>reset_target</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Signal triggered via write to RST_CNT, should reset the system.
<p>
Required interfaces: <tt>signal</tt>.</p></dd>
<dt id="rm-class-ich10_lpc.html:dt:sci_pin"><a href="#rm-class-ich10_lpc.html:dt:sci_pin">
<i>sci_pin</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SCI pin status</dd>
<dt id="rm-class-ich10_lpc.html:dt:serial_port"><a href="#rm-class-ich10_lpc.html:dt:serial_port">
<i>serial_port</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o|[os]|n{0:4}]</code>
<br>Connections to registers bank of NS16550 object</dd>
<dt id="rm-class-ich10_lpc.html:dt:smi_pin"><a href="#rm-class-ich10_lpc.html:dt:smi_pin">
<i>smi_pin</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI pin status</dd>
</dl>
<h2 id="rm-class-ich10_lpc.html:provided-by">
<a href="#rm-class-ich10_lpc.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.HRESET"><a href="#rm-class-ich10_lpc.html:ich10_lpc.HRESET">ich10_lpc.HRESET</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.SRESET"><a href="#rm-class-ich10_lpc.html:ich10_lpc.SRESET">ich10_lpc.SRESET</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.acpi_io_regs"><a href="#rm-class-ich10_lpc.html:ich10_lpc.acpi_io_regs">ich10_lpc.acpi_io_regs</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.apm_io_regs"><a href="#rm-class-ich10_lpc.html:ich10_lpc.apm_io_regs">ich10_lpc.apm_io_regs</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.com1_in"><a href="#rm-class-ich10_lpc.html:ich10_lpc.com1_in">ich10_lpc.com1_in</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.com2_in"><a href="#rm-class-ich10_lpc.html:ich10_lpc.com2_in">ich10_lpc.com2_in</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.com3_in"><a href="#rm-class-ich10_lpc.html:ich10_lpc.com3_in">ich10_lpc.com3_in</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.com4_in"><a href="#rm-class-ich10_lpc.html:ich10_lpc.com4_in">ich10_lpc.com4_in</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.cs_conf"><a href="#rm-class-ich10_lpc.html:ich10_lpc.cs_conf">ich10_lpc.cs_conf</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.fixed_io"><a href="#rm-class-ich10_lpc.html:ich10_lpc.fixed_io">ich10_lpc.fixed_io</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.gpio_conf"><a href="#rm-class-ich10_lpc.html:ich10_lpc.gpio_conf">ich10_lpc.gpio_conf</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.pci_config"><a href="#rm-class-ich10_lpc.html:ich10_lpc.pci_config">ich10_lpc.pci_config</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.pirq"><a href="#rm-class-ich10_lpc.html:ich10_lpc.pirq">ich10_lpc.pirq</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.pirqe"><a href="#rm-class-ich10_lpc.html:ich10_lpc.pirqe">ich10_lpc.pirqe</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.pirqf"><a href="#rm-class-ich10_lpc.html:ich10_lpc.pirqf">ich10_lpc.pirqf</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.pirqg"><a href="#rm-class-ich10_lpc.html:ich10_lpc.pirqg">ich10_lpc.pirqg</a></h2>
<h2 id="rm-class-ich10_lpc.html:ich10_lpc.pirqh"><a href="#rm-class-ich10_lpc.html:ich10_lpc.pirqh">ich10_lpc.pirqh</a></h2></section><section class="page" id="rm-class-ich10_rtc.html"><h1 id="rm-class-ich10_rtc.html:ich10_rtc"><a href="#rm-class-ich10_rtc.html:ich10_rtc">ich10_rtc</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_rtc.html:description">
<a href="#rm-class-ich10_rtc.html:description">Description</a>
</h2>
Real time clock in Intel® ICH10.
<h2 id="rm-class-ich10_rtc.html:interfaces-implemented">
<a href="#rm-class-ich10_rtc.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory
<h2 id="rm-class-ich10_rtc.html:notifiers">
<a href="#rm-class-ich10_rtc.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_rtc.html:dt:cell-change"><a href="#rm-class-ich10_rtc.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_rtc.html:dt:object-delete"><a href="#rm-class-ich10_rtc.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_rtc.html:dt:queue-change"><a href="#rm-class-ich10_rtc.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_rtc.html:port-objects">
<a href="#rm-class-ich10_rtc.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_rtc.html:dt:bank-fixed_io"><a href="#rm-class-ich10_rtc.html:dt:bank-fixed_io">bank.fixed_io</a></dt>
<dd>
<a href="#rm-class-ich10_rtc.html:ich10_rtc.fixed_io">ich10_rtc.fixed_io</a>
</dd>
<dt id="rm-class-ich10_rtc.html:dt:bank-rtc"><a href="#rm-class-ich10_rtc.html:dt:bank-rtc">bank.rtc</a></dt>
<dd>
<a href="#rm-class-ich10_rtc.html:ich10_rtc.rtc">ich10_rtc.rtc</a>
</dd>
<dt id="rm-class-ich10_rtc.html:dt:port-hreset"><a href="#rm-class-ich10_rtc.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-ich10_rtc.html:ich10_rtc.HRESET">ich10_rtc.HRESET</a>
</dd>
<dt id="rm-class-ich10_rtc.html:dt:port-sreset"><a href="#rm-class-ich10_rtc.html:dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="#rm-class-ich10_rtc.html:ich10_rtc.SRESET">ich10_rtc.SRESET</a>
</dd>
</dl>
<h2 id="rm-class-ich10_rtc.html:commands-for-this-class">
<a href="#rm-class-ich10_rtc.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_rtc.get-date-time.html">get-date-time</a>
 – get date and time</li>
<li>
<a href="#rm-cmd-ich10_rtc.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_rtc.set-date-time.html">set-date-time</a>
 – set date and time</li>
<li>
<a href="#rm-cmd-ich10_rtc.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_rtc.html:attributes">
<a href="#rm-class-ich10_rtc.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_rtc.html:dt:irq_dev"><a href="#rm-class-ich10_rtc.html:dt:irq_dev">
<i>irq_dev</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Connect to serial interrupt controller</dd>
<dt id="rm-class-ich10_rtc.html:dt:irq_level"><a href="#rm-class-ich10_rtc.html:dt:irq_level">
<i>irq_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt level for RTC device</dd>
<dt id="rm-class-ich10_rtc.html:dt:next_alarm_time"><a href="#rm-class-ich10_rtc.html:dt:next_alarm_time">
<i>next_alarm_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Simulation time to alarm again</dd>
<dt id="rm-class-ich10_rtc.html:dt:next_periodic_time"><a href="#rm-class-ich10_rtc.html:dt:next_periodic_time">
<i>next_periodic_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Simulation time to set periodic interrupt flag bit again</dd>
<dt id="rm-class-ich10_rtc.html:dt:next_update_time"><a href="#rm-class-ich10_rtc.html:dt:next_update_time">
<i>next_update_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Simulation time to update ram values again</dd>
<dt id="rm-class-ich10_rtc.html:dt:time"><a href="#rm-class-ich10_rtc.html:dt:time">
<i>time</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Time of RTC in format "YY-MM-DD hh:mm:ss".</dd>
</dl>
<h2 id="rm-class-ich10_rtc.html:provided-by">
<a href="#rm-class-ich10_rtc.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_rtc.html:ich10_rtc.HRESET"><a href="#rm-class-ich10_rtc.html:ich10_rtc.HRESET">ich10_rtc.HRESET</a></h2>
<h2 id="rm-class-ich10_rtc.html:ich10_rtc.SRESET"><a href="#rm-class-ich10_rtc.html:ich10_rtc.SRESET">ich10_rtc.SRESET</a></h2>
<h2 id="rm-class-ich10_rtc.html:ich10_rtc.fixed_io"><a href="#rm-class-ich10_rtc.html:ich10_rtc.fixed_io">ich10_rtc.fixed_io</a></h2>
<h2 id="rm-class-ich10_rtc.html:ich10_rtc.rtc"><a href="#rm-class-ich10_rtc.html:ich10_rtc.rtc">ich10_rtc.rtc</a></h2></section><section class="page" id="rm-class-ich10_sata_f2.html"><h1 id="rm-class-ich10_sata_f2.html:ich10_sata_f2"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2">ich10_sata_f2</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_sata_f2.html:description">
<a href="#rm-class-ich10_sata_f2.html:description">Description</a>
</h2>
SATA controller function 2 in Intel® ICH10.
<h2 id="rm-class-ich10_sata_f2.html:interfaces-implemented">
<a href="#rm-class-ich10_sata_f2.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, bus_master_ide, io_memory, pci_device
<h2 id="rm-class-ich10_sata_f2.html:notifiers">
<a href="#rm-class-ich10_sata_f2.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_sata_f2.html:dt:cell-change"><a href="#rm-class-ich10_sata_f2.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:object-delete"><a href="#rm-class-ich10_sata_f2.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:queue-change"><a href="#rm-class-ich10_sata_f2.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_sata_f2.html:port-objects">
<a href="#rm-class-ich10_sata_f2.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_sata_f2.html:dt:bank-ahci"><a href="#rm-class-ich10_sata_f2.html:dt:bank-ahci">bank.ahci</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.ahci">ich10_sata_f2.ahci</a>
 – model of AHCI generic host control registers</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:bank-ahci_w7_workaround"><a href="#rm-class-ich10_sata_f2.html:dt:bank-ahci_w7_workaround">bank.ahci_w7_workaround</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.ahci_w7_workaround">ich10_sata_f2.ahci_w7_workaround</a>
 – workaround for windows 7 shutdown</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:bank-aidp"><a href="#rm-class-ich10_sata_f2.html:dt:bank-aidp">bank.aidp</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.aidp">ich10_sata_f2.aidp</a>
 – model of AHCI index/data pair registers</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:bank-bm"><a href="#rm-class-ich10_sata_f2.html:dt:bank-bm">bank.bm</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.bm">ich10_sata_f2.bm</a>
 – bus master IDE I/O registers</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:bank-pci_config"><a href="#rm-class-ich10_sata_f2.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.pci_config">ich10_sata_f2.pci_config</a>
</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:bank-sidp"><a href="#rm-class-ich10_sata_f2.html:dt:bank-sidp">bank.sidp</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sidp">ich10_sata_f2.sidp</a>
 – serial ATA index/data pair registers</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:port-sata_ctr_p0"><a href="#rm-class-ich10_sata_f2.html:dt:port-sata_ctr_p0">port.sata_ctr_p0</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p0">ich10_sata_f2.sata_ctr_p0</a>
</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:port-sata_ctr_p1"><a href="#rm-class-ich10_sata_f2.html:dt:port-sata_ctr_p1">port.sata_ctr_p1</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p1">ich10_sata_f2.sata_ctr_p1</a>
</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:port-sata_ctr_p2"><a href="#rm-class-ich10_sata_f2.html:dt:port-sata_ctr_p2">port.sata_ctr_p2</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p2">ich10_sata_f2.sata_ctr_p2</a>
</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:port-sata_ctr_p3"><a href="#rm-class-ich10_sata_f2.html:dt:port-sata_ctr_p3">port.sata_ctr_p3</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p3">ich10_sata_f2.sata_ctr_p3</a>
</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:port-sata_ctr_p4"><a href="#rm-class-ich10_sata_f2.html:dt:port-sata_ctr_p4">port.sata_ctr_p4</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p4">ich10_sata_f2.sata_ctr_p4</a>
</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:port-sata_ctr_p5"><a href="#rm-class-ich10_sata_f2.html:dt:port-sata_ctr_p5">port.sata_ctr_p5</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p5">ich10_sata_f2.sata_ctr_p5</a>
</dd>
</dl>
<h2 id="rm-class-ich10_sata_f2.html:commands-for-this-class">
<a href="#rm-class-ich10_sata_f2.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_sata_f2.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_sata_f2.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_sata_f2.html:attributes">
<a href="#rm-class-ich10_sata_f2.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_sata_f2.html:dt:chipset_config"><a href="#rm-class-ich10_sata_f2.html:dt:chipset_config">
<i>chipset_config</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Chipset configuration registers
<p>
Required interfaces: <tt>int_register</tt>.</p></dd>
<dt id="rm-class-ich10_sata_f2.html:dt:config_registers"><a href="#rm-class-ich10_sata_f2.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:expansion_rom_size"><a href="#rm-class-ich10_sata_f2.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:fis_seq"><a href="#rm-class-ich10_sata_f2.html:dt:fis_seq">
<i>fis_seq</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>d</code>
<br>Writing a FIS sequence to this attribute will cause it to immediately be executed by the HBA. It can be used in debug purpose. The data should include FIS data and it will only send to port 0.</dd>
<dt id="rm-class-ich10_sata_f2.html:dt:ide"><a href="#rm-class-ich10_sata_f2.html:dt:ide">
<i>ide</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o|[os]|n{0:2}]</code>
<br>Connections to two IDE controllers
<p>
Required interfaces: <tt>ide_dma_v2</tt>.</p></dd>
<dt id="rm-class-ich10_sata_f2.html:dt:pci_bus"><a href="#rm-class-ich10_sata_f2.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>.</p></dd>
<dt id="rm-class-ich10_sata_f2.html:dt:sata_device"><a href="#rm-class-ich10_sata_f2.html:dt:sata_device">
<i>sata_device</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o|[os]|n{0:32}]</code>
<br>SATA interface of sata device
<p>
Required interfaces: <tt>sata</tt>.</p></dd>
<dt id="rm-class-ich10_sata_f2.html:dt:w7_shutdown_workaround"><a href="#rm-class-ich10_sata_f2.html:dt:w7_shutdown_workaround">
<i>w7_shutdown_workaround</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Setting this to true prevents windows 7 from getting an access to unmapped AHCI memory space at the time Windows is shutting down.</dd>
</dl>
<h2 id="rm-class-ich10_sata_f2.html:provided-by">
<a href="#rm-class-ich10_sata_f2.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_sata_f2.html:ich10_sata_f2.ahci"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.ahci">ich10_sata_f2.ahci</a></h2>
<h2 id="rm-class-ich10_sata_f2.html:ich10_sata_f2.ahci_w7_workaround"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.ahci_w7_workaround">ich10_sata_f2.ahci_w7_workaround</a></h2>
<h2 id="rm-class-ich10_sata_f2.html:ich10_sata_f2.aidp"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.aidp">ich10_sata_f2.aidp</a></h2>
<h2 id="rm-class-ich10_sata_f2.html:ich10_sata_f2.bm"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.bm">ich10_sata_f2.bm</a></h2>
<h2 id="rm-class-ich10_sata_f2.html:ich10_sata_f2.pci_config"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.pci_config">ich10_sata_f2.pci_config</a></h2>
<h2 id="rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p0"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p0">ich10_sata_f2.sata_ctr_p0</a></h2>
<h2 id="rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p1"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p1">ich10_sata_f2.sata_ctr_p1</a></h2>
<h2 id="rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p2"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p2">ich10_sata_f2.sata_ctr_p2</a></h2>
<h2 id="rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p3"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p3">ich10_sata_f2.sata_ctr_p3</a></h2>
<h2 id="rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p4"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p4">ich10_sata_f2.sata_ctr_p4</a></h2>
<h2 id="rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p5"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sata_ctr_p5">ich10_sata_f2.sata_ctr_p5</a></h2>
<h2 id="rm-class-ich10_sata_f2.html:ich10_sata_f2.sidp"><a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2.sidp">ich10_sata_f2.sidp</a></h2></section><section class="page" id="rm-class-ich10_sata_f5.html"><h1 id="rm-class-ich10_sata_f5.html:ich10_sata_f5"><a href="#rm-class-ich10_sata_f5.html:ich10_sata_f5">ich10_sata_f5</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_sata_f5.html:description">
<a href="#rm-class-ich10_sata_f5.html:description">Description</a>
</h2>
SATA controller function 5 in Intel® ICH10.
<h2 id="rm-class-ich10_sata_f5.html:interfaces-implemented">
<a href="#rm-class-ich10_sata_f5.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, bus_master_ide, io_memory, pci_device
<h2 id="rm-class-ich10_sata_f5.html:notifiers">
<a href="#rm-class-ich10_sata_f5.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_sata_f5.html:dt:cell-change"><a href="#rm-class-ich10_sata_f5.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_sata_f5.html:dt:object-delete"><a href="#rm-class-ich10_sata_f5.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_sata_f5.html:dt:queue-change"><a href="#rm-class-ich10_sata_f5.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_sata_f5.html:port-objects">
<a href="#rm-class-ich10_sata_f5.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_sata_f5.html:dt:bank-bm"><a href="#rm-class-ich10_sata_f5.html:dt:bank-bm">bank.bm</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f5.html:ich10_sata_f5.bm">ich10_sata_f5.bm</a>
 – bus master IDE I/O registers</dd>
<dt id="rm-class-ich10_sata_f5.html:dt:bank-pci_config"><a href="#rm-class-ich10_sata_f5.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f5.html:ich10_sata_f5.pci_config">ich10_sata_f5.pci_config</a>
</dd>
<dt id="rm-class-ich10_sata_f5.html:dt:bank-sata"><a href="#rm-class-ich10_sata_f5.html:dt:bank-sata">bank.sata</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f5.html:ich10_sata_f5.sata">ich10_sata_f5.sata</a>
 – serial ATA registers</dd>
<dt id="rm-class-ich10_sata_f5.html:dt:bank-sidp"><a href="#rm-class-ich10_sata_f5.html:dt:bank-sidp">bank.sidp</a></dt>
<dd>
<a href="#rm-class-ich10_sata_f5.html:ich10_sata_f5.sidp">ich10_sata_f5.sidp</a>
 – serial ATA index/data pair registers</dd>
</dl>
<h2 id="rm-class-ich10_sata_f5.html:commands-for-this-class">
<a href="#rm-class-ich10_sata_f5.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_sata_f5.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_sata_f5.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_sata_f5.html:attributes">
<a href="#rm-class-ich10_sata_f5.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_sata_f5.html:dt:chipset_config"><a href="#rm-class-ich10_sata_f5.html:dt:chipset_config">
<i>chipset_config</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Chipset configuration registers
<p>
Required interfaces: <tt>int_register</tt>.</p></dd>
<dt id="rm-class-ich10_sata_f5.html:dt:config_registers"><a href="#rm-class-ich10_sata_f5.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-ich10_sata_f5.html:dt:expansion_rom_size"><a href="#rm-class-ich10_sata_f5.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-ich10_sata_f5.html:dt:ide"><a href="#rm-class-ich10_sata_f5.html:dt:ide">
<i>ide</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o|[os]|n{0:2}]</code>
<br>Connections to two IDE controllers
<p>
Required interfaces: <tt>ide_dma_v2</tt>.</p></dd>
<dt id="rm-class-ich10_sata_f5.html:dt:pci_bus"><a href="#rm-class-ich10_sata_f5.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>.</p></dd>
</dl>
<h2 id="rm-class-ich10_sata_f5.html:provided-by">
<a href="#rm-class-ich10_sata_f5.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_sata_f5.html:ich10_sata_f5.bm"><a href="#rm-class-ich10_sata_f5.html:ich10_sata_f5.bm">ich10_sata_f5.bm</a></h2>
<h2 id="rm-class-ich10_sata_f5.html:ich10_sata_f5.pci_config"><a href="#rm-class-ich10_sata_f5.html:ich10_sata_f5.pci_config">ich10_sata_f5.pci_config</a></h2>
<h2 id="rm-class-ich10_sata_f5.html:ich10_sata_f5.sata"><a href="#rm-class-ich10_sata_f5.html:ich10_sata_f5.sata">ich10_sata_f5.sata</a></h2>
<h2 id="rm-class-ich10_sata_f5.html:ich10_sata_f5.sidp"><a href="#rm-class-ich10_sata_f5.html:ich10_sata_f5.sidp">ich10_sata_f5.sidp</a></h2></section><section class="page" id="rm-class-ich10_smbus.html"><h1 id="rm-class-ich10_smbus.html:ich10_smbus"><a href="#rm-class-ich10_smbus.html:ich10_smbus">ich10_smbus</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_smbus.html:description">
<a href="#rm-class-ich10_smbus.html:description">Description</a>
</h2>
SMBus unit in Intel® ICH10.
<h2 id="rm-class-ich10_smbus.html:interfaces-implemented">
<a href="#rm-class-ich10_smbus.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, i2c_master, i2c_slave, pcie_device
<h2 id="rm-class-ich10_smbus.html:notifiers">
<a href="#rm-class-ich10_smbus.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_smbus.html:dt:cell-change"><a href="#rm-class-ich10_smbus.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_smbus.html:dt:object-delete"><a href="#rm-class-ich10_smbus.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_smbus.html:dt:queue-change"><a href="#rm-class-ich10_smbus.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
<dt id="rm-class-ich10_smbus.html:dt:state-change"><a href="#rm-class-ich10_smbus.html:dt:state-change">state-change</a></dt>
<dd>Notifier on potential DML state change</dd>
</dl>
<h2 id="rm-class-ich10_smbus.html:port-objects">
<a href="#rm-class-ich10_smbus.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_smbus.html:dt:bank-pcie_config"><a href="#rm-class-ich10_smbus.html:dt:bank-pcie_config">bank.pcie_config</a></dt>
<dd>
<a href="#rm-class-ich10_smbus.html:ich10_smbus.pcie_config">ich10_smbus.pcie_config</a>
</dd>
<dt id="rm-class-ich10_smbus.html:dt:bank-smbus_func"><a href="#rm-class-ich10_smbus.html:dt:bank-smbus_func">bank.smbus_func</a></dt>
<dd>
<a href="#rm-class-ich10_smbus.html:ich10_smbus.smbus_func">ich10_smbus.smbus_func</a>
</dd>
<dt id="rm-class-ich10_smbus.html:dt:port-hreset"><a href="#rm-class-ich10_smbus.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-ich10_smbus.html:ich10_smbus.HRESET">ich10_smbus.HRESET</a>
</dd>
<dt id="rm-class-ich10_smbus.html:dt:port-sreset"><a href="#rm-class-ich10_smbus.html:dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="#rm-class-ich10_smbus.html:ich10_smbus.SRESET">ich10_smbus.SRESET</a>
</dd>
<dt id="rm-class-ich10_smbus.html:dt:port-phy"><a href="#rm-class-ich10_smbus.html:dt:port-phy">port.phy</a></dt>
<dd>
<a href="#rm-class-ich10_smbus.html:ich10_smbus.phy">ich10_smbus.phy</a>
</dd>
</dl>
<h2 id="rm-class-ich10_smbus.html:commands-for-this-class">
<a href="#rm-class-ich10_smbus.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_smbus.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_smbus.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_smbus.html:attributes">
<a href="#rm-class-ich10_smbus.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_smbus.html:dt:smbus"><a href="#rm-class-ich10_smbus.html:dt:smbus">
<i>smbus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The I2C-bus.
<p>
Required interfaces: <tt>i2c_link</tt>.</p></dd>
<dt id="rm-class-ich10_smbus.html:dt:sram_image"><a href="#rm-class-ich10_smbus.html:dt:sram_image">
<i>sram_image</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Image holding the 32-byte SRAM
<p>
Required interfaces: <tt>image</tt>.</p></dd>
</dl>
<h2 id="rm-class-ich10_smbus.html:provided-by">
<a href="#rm-class-ich10_smbus.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_smbus.html:ich10_smbus.HRESET"><a href="#rm-class-ich10_smbus.html:ich10_smbus.HRESET">ich10_smbus.HRESET</a></h2>
<h2 id="rm-class-ich10_smbus.html:ich10_smbus.SRESET"><a href="#rm-class-ich10_smbus.html:ich10_smbus.SRESET">ich10_smbus.SRESET</a></h2>
<h2 id="rm-class-ich10_smbus.html:ich10_smbus.pcie_config"><a href="#rm-class-ich10_smbus.html:ich10_smbus.pcie_config">ich10_smbus.pcie_config</a></h2>
<h2 id="rm-class-ich10_smbus.html:ich10_smbus.phy"><a href="#rm-class-ich10_smbus.html:ich10_smbus.phy">ich10_smbus.phy</a></h2>
<h2 id="rm-class-ich10_smbus.html:ich10_smbus.smbus_func"><a href="#rm-class-ich10_smbus.html:ich10_smbus.smbus_func">ich10_smbus.smbus_func</a></h2></section><section class="page" id="rm-class-ich10_smbus_i2c_v2.html"><h1 id="rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2"><a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2">ich10_smbus_i2c_v2</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_smbus_i2c_v2.html:description">
<a href="#rm-class-ich10_smbus_i2c_v2.html:description">Description</a>
</h2>
SMBus unit in Intel® ICH10.
<h2 id="rm-class-ich10_smbus_i2c_v2.html:interfaces-implemented">
<a href="#rm-class-ich10_smbus_i2c_v2.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pcie_device
<h2 id="rm-class-ich10_smbus_i2c_v2.html:notifiers">
<a href="#rm-class-ich10_smbus_i2c_v2.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_smbus_i2c_v2.html:dt:cell-change"><a href="#rm-class-ich10_smbus_i2c_v2.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_smbus_i2c_v2.html:dt:object-delete"><a href="#rm-class-ich10_smbus_i2c_v2.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_smbus_i2c_v2.html:dt:queue-change"><a href="#rm-class-ich10_smbus_i2c_v2.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
<dt id="rm-class-ich10_smbus_i2c_v2.html:dt:state-change"><a href="#rm-class-ich10_smbus_i2c_v2.html:dt:state-change">state-change</a></dt>
<dd>Notifier on potential DML state change</dd>
</dl>
<h2 id="rm-class-ich10_smbus_i2c_v2.html:port-objects">
<a href="#rm-class-ich10_smbus_i2c_v2.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_smbus_i2c_v2.html:dt:bank-pcie_config"><a href="#rm-class-ich10_smbus_i2c_v2.html:dt:bank-pcie_config">bank.pcie_config</a></dt>
<dd>
<a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.pcie_config">ich10_smbus_i2c_v2.pcie_config</a>
</dd>
<dt id="rm-class-ich10_smbus_i2c_v2.html:dt:bank-smbus_func"><a href="#rm-class-ich10_smbus_i2c_v2.html:dt:bank-smbus_func">bank.smbus_func</a></dt>
<dd>
<a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.smbus_func">ich10_smbus_i2c_v2.smbus_func</a>
</dd>
<dt id="rm-class-ich10_smbus_i2c_v2.html:dt:port-hreset"><a href="#rm-class-ich10_smbus_i2c_v2.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.HRESET">ich10_smbus_i2c_v2.HRESET</a>
</dd>
<dt id="rm-class-ich10_smbus_i2c_v2.html:dt:port-sreset"><a href="#rm-class-ich10_smbus_i2c_v2.html:dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.SRESET">ich10_smbus_i2c_v2.SRESET</a>
</dd>
<dt id="rm-class-ich10_smbus_i2c_v2.html:dt:port-master_side"><a href="#rm-class-ich10_smbus_i2c_v2.html:dt:port-master_side">port.master_side</a></dt>
<dd>
<a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.master_side">ich10_smbus_i2c_v2.master_side</a>
</dd>
<dt id="rm-class-ich10_smbus_i2c_v2.html:dt:port-phy"><a href="#rm-class-ich10_smbus_i2c_v2.html:dt:port-phy">port.phy</a></dt>
<dd>
<a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.phy">ich10_smbus_i2c_v2.phy</a>
</dd>
<dt id="rm-class-ich10_smbus_i2c_v2.html:dt:port-slave_side"><a href="#rm-class-ich10_smbus_i2c_v2.html:dt:port-slave_side">port.slave_side</a></dt>
<dd>
<a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.slave_side">ich10_smbus_i2c_v2.slave_side</a>
</dd>
</dl>
<h2 id="rm-class-ich10_smbus_i2c_v2.html:commands-for-this-class">
<a href="#rm-class-ich10_smbus_i2c_v2.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_smbus_i2c_v2.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_smbus_i2c_v2.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_smbus_i2c_v2.html:attributes">
<a href="#rm-class-ich10_smbus_i2c_v2.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_smbus_i2c_v2.html:dt:sram_image"><a href="#rm-class-ich10_smbus_i2c_v2.html:dt:sram_image">
<i>sram_image</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Image holding the 32-byte SRAM
<p>
Required interfaces: <tt>image</tt>.</p></dd>
</dl>
<h2 id="rm-class-ich10_smbus_i2c_v2.html:provided-by">
<a href="#rm-class-ich10_smbus_i2c_v2.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.HRESET"><a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.HRESET">ich10_smbus_i2c_v2.HRESET</a></h2>
<h2 id="rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.SRESET"><a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.SRESET">ich10_smbus_i2c_v2.SRESET</a></h2>
<h2 id="rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.master_side"><a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.master_side">ich10_smbus_i2c_v2.master_side</a></h2>
<h2 id="rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.pcie_config"><a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.pcie_config">ich10_smbus_i2c_v2.pcie_config</a></h2>
<h2 id="rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.phy"><a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.phy">ich10_smbus_i2c_v2.phy</a></h2>
<h2 id="rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.slave_side"><a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.slave_side">ich10_smbus_i2c_v2.slave_side</a></h2>
<h2 id="rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.smbus_func"><a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2.smbus_func">ich10_smbus_i2c_v2.smbus_func</a></h2></section><section class="page" id="rm-class-ich10_spi.html"><h1 id="rm-class-ich10_spi.html:ich10_spi"><a href="#rm-class-ich10_spi.html:ich10_spi">ich10_spi</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_spi.html:description">
<a href="#rm-class-ich10_spi.html:description">Description</a>
</h2>
Serial Peripheral Interface in Intel® ICH10.
<h2 id="rm-class-ich10_spi.html:interfaces-implemented">
<a href="#rm-class-ich10_spi.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, serial_peripheral_interface_master
<h2 id="rm-class-ich10_spi.html:notifiers">
<a href="#rm-class-ich10_spi.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_spi.html:dt:cell-change"><a href="#rm-class-ich10_spi.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_spi.html:dt:object-delete"><a href="#rm-class-ich10_spi.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_spi.html:dt:queue-change"><a href="#rm-class-ich10_spi.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_spi.html:port-objects">
<a href="#rm-class-ich10_spi.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_spi.html:dt:bank-gbe_regs"><a href="#rm-class-ich10_spi.html:dt:bank-gbe_regs">bank.gbe_regs</a></dt>
<dd>
<a href="#rm-class-ich10_spi.html:ich10_spi.gbe_regs">ich10_spi.gbe_regs</a>
</dd>
<dt id="rm-class-ich10_spi.html:dt:bank-spi_regs"><a href="#rm-class-ich10_spi.html:dt:bank-spi_regs">bank.spi_regs</a></dt>
<dd>
<a href="#rm-class-ich10_spi.html:ich10_spi.spi_regs">ich10_spi.spi_regs</a>
</dd>
<dt id="rm-class-ich10_spi.html:dt:port-hreset"><a href="#rm-class-ich10_spi.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-ich10_spi.html:ich10_spi.HRESET">ich10_spi.HRESET</a>
</dd>
<dt id="rm-class-ich10_spi.html:dt:port-sreset"><a href="#rm-class-ich10_spi.html:dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="#rm-class-ich10_spi.html:ich10_spi.SRESET">ich10_spi.SRESET</a>
</dd>
<dt id="rm-class-ich10_spi.html:dt:port-mem_bios"><a href="#rm-class-ich10_spi.html:dt:port-mem_bios">port.mem_bios</a></dt>
<dd>
<a href="#rm-class-ich10_spi.html:ich10_spi.mem_bios">ich10_spi.mem_bios</a>
</dd>
<dt id="rm-class-ich10_spi.html:dt:port-mem_gbe"><a href="#rm-class-ich10_spi.html:dt:port-mem_gbe">port.mem_gbe</a></dt>
<dd>
<a href="#rm-class-ich10_spi.html:ich10_spi.mem_gbe">ich10_spi.mem_gbe</a>
</dd>
</dl>
<h2 id="rm-class-ich10_spi.html:commands-for-this-class">
<a href="#rm-class-ich10_spi.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_spi.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_spi.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_spi.html:attributes">
<a href="#rm-class-ich10_spi.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_spi.html:dt:cur_master_idx"><a href="#rm-class-ich10_spi.html:dt:cur_master_idx">
<i>cur_master_idx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Current master that using SPI bus lines</dd>
<dt id="rm-class-ich10_spi.html:dt:desc_buffer"><a href="#rm-class-ich10_spi.html:dt:desc_buffer">
<i>desc_buffer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>d</code>
<br>Buffer for holding page program data</dd>
<dt id="rm-class-ich10_spi.html:dt:mapped_access_buf"><a href="#rm-class-ich10_spi.html:dt:mapped_access_buf">
<i>mapped_access_buf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>d</code>
<br>Buffer for direct memory access</dd>
<dt id="rm-class-ich10_spi.html:dt:spi_slave"><a href="#rm-class-ich10_spi.html:dt:spi_slave">
<i>spi_slave</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Connect to a SPI slave device
<p>
Required interfaces: <tt>serial_peripheral_interface_slave</tt>.</p></dd>
<dt id="rm-class-ich10_spi.html:dt:x_state"><a href="#rm-class-ich10_spi.html:dt:x_state">
<i>x_state</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status of inner state-machine</dd>
</dl>
<h2 id="rm-class-ich10_spi.html:provided-by">
<a href="#rm-class-ich10_spi.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_spi.html:ich10_spi.HRESET"><a href="#rm-class-ich10_spi.html:ich10_spi.HRESET">ich10_spi.HRESET</a></h2>
<h2 id="rm-class-ich10_spi.html:ich10_spi.SRESET"><a href="#rm-class-ich10_spi.html:ich10_spi.SRESET">ich10_spi.SRESET</a></h2>
<h2 id="rm-class-ich10_spi.html:ich10_spi.gbe_regs"><a href="#rm-class-ich10_spi.html:ich10_spi.gbe_regs">ich10_spi.gbe_regs</a></h2>
<h2 id="rm-class-ich10_spi.html:ich10_spi.mem_bios"><a href="#rm-class-ich10_spi.html:ich10_spi.mem_bios">ich10_spi.mem_bios</a></h2>
<h2 id="rm-class-ich10_spi.html:ich10_spi.mem_gbe"><a href="#rm-class-ich10_spi.html:ich10_spi.mem_gbe">ich10_spi.mem_gbe</a></h2>
<h2 id="rm-class-ich10_spi.html:ich10_spi.spi_regs"><a href="#rm-class-ich10_spi.html:ich10_spi.spi_regs">ich10_spi.spi_regs</a></h2></section><section class="page" id="rm-class-ich10_thermal.html"><h1 id="rm-class-ich10_thermal.html:ich10_thermal"><a href="#rm-class-ich10_thermal.html:ich10_thermal">ich10_thermal</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_thermal.html:description">
<a href="#rm-class-ich10_thermal.html:description">Description</a>
</h2>
Thermal sensor unit in Intel® ICH10.
<h2 id="rm-class-ich10_thermal.html:interfaces-implemented">
<a href="#rm-class-ich10_thermal.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-ich10_thermal.html:notifiers">
<a href="#rm-class-ich10_thermal.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_thermal.html:dt:cell-change"><a href="#rm-class-ich10_thermal.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_thermal.html:dt:object-delete"><a href="#rm-class-ich10_thermal.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_thermal.html:dt:queue-change"><a href="#rm-class-ich10_thermal.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_thermal.html:port-objects">
<a href="#rm-class-ich10_thermal.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_thermal.html:dt:bank-pci_config"><a href="#rm-class-ich10_thermal.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-ich10_thermal.html:ich10_thermal.pci_config">ich10_thermal.pci_config</a>
</dd>
<dt id="rm-class-ich10_thermal.html:dt:bank-thermal_func"><a href="#rm-class-ich10_thermal.html:dt:bank-thermal_func">bank.thermal_func</a></dt>
<dd>
<a href="#rm-class-ich10_thermal.html:ich10_thermal.thermal_func">ich10_thermal.thermal_func</a>
</dd>
</dl>
<h2 id="rm-class-ich10_thermal.html:commands-for-this-class">
<a href="#rm-class-ich10_thermal.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_thermal.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_thermal.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_thermal.html:attributes">
<a href="#rm-class-ich10_thermal.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_thermal.html:dt:config_registers"><a href="#rm-class-ich10_thermal.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-ich10_thermal.html:dt:expansion_rom_size"><a href="#rm-class-ich10_thermal.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-ich10_thermal.html:dt:pci_bus"><a href="#rm-class-ich10_thermal.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>.</p></dd>
</dl>
<h2 id="rm-class-ich10_thermal.html:provided-by">
<a href="#rm-class-ich10_thermal.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_thermal.html:ich10_thermal.pci_config"><a href="#rm-class-ich10_thermal.html:ich10_thermal.pci_config">ich10_thermal.pci_config</a></h2>
<h2 id="rm-class-ich10_thermal.html:ich10_thermal.thermal_func"><a href="#rm-class-ich10_thermal.html:ich10_thermal.thermal_func">ich10_thermal.thermal_func</a></h2></section><section class="page" id="rm-class-ich10_timer.html"><h1 id="rm-class-ich10_timer.html:ich10_timer"><a href="#rm-class-ich10_timer.html:ich10_timer">ich10_timer</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_timer.html:description">
<a href="#rm-class-ich10_timer.html:description">Description</a>
</h2>
8254 Timers in Intel® ICH10.
<h2 id="rm-class-ich10_timer.html:interfaces-implemented">
<a href="#rm-class-ich10_timer.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory
<h2 id="rm-class-ich10_timer.html:notifiers">
<a href="#rm-class-ich10_timer.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_timer.html:dt:cell-change"><a href="#rm-class-ich10_timer.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_timer.html:dt:object-delete"><a href="#rm-class-ich10_timer.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_timer.html:dt:queue-change"><a href="#rm-class-ich10_timer.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_timer.html:port-objects">
<a href="#rm-class-ich10_timer.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_timer.html:dt:bank-fixed_io"><a href="#rm-class-ich10_timer.html:dt:bank-fixed_io">bank.fixed_io</a></dt>
<dd>
<a href="#rm-class-ich10_timer.html:ich10_timer.fixed_io">ich10_timer.fixed_io</a>
</dd>
<dt id="rm-class-ich10_timer.html:dt:port-hreset"><a href="#rm-class-ich10_timer.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-ich10_timer.html:ich10_timer.HRESET">ich10_timer.HRESET</a>
</dd>
<dt id="rm-class-ich10_timer.html:dt:port-sreset"><a href="#rm-class-ich10_timer.html:dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="#rm-class-ich10_timer.html:ich10_timer.SRESET">ich10_timer.SRESET</a>
</dd>
</dl>
<h2 id="rm-class-ich10_timer.html:commands-for-this-class">
<a href="#rm-class-ich10_timer.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_timer.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_timer.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_timer.html:attributes">
<a href="#rm-class-ich10_timer.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_timer.html:dt:irq_level"><a href="#rm-class-ich10_timer.html:dt:irq_level">
<i>irq_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{3}]</code>
<br>Level for output signal</dd>
<dt id="rm-class-ich10_timer.html:dt:output"><a href="#rm-class-ich10_timer.html:dt:output">
<i>output</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o|[os]|n{0:3}]</code>
<br>Output signal of 8245 timer</dd>
</dl>
<h2 id="rm-class-ich10_timer.html:provided-by">
<a href="#rm-class-ich10_timer.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_timer.html:ich10_timer.HRESET"><a href="#rm-class-ich10_timer.html:ich10_timer.HRESET">ich10_timer.HRESET</a></h2>
<h2 id="rm-class-ich10_timer.html:ich10_timer.SRESET"><a href="#rm-class-ich10_timer.html:ich10_timer.SRESET">ich10_timer.SRESET</a></h2>
<h2 id="rm-class-ich10_timer.html:ich10_timer.fixed_io"><a href="#rm-class-ich10_timer.html:ich10_timer.fixed_io">ich10_timer.fixed_io</a></h2></section><section class="page" id="rm-class-ich10_usb_ehci.html"><h1 id="rm-class-ich10_usb_ehci.html:ich10_usb_ehci"><a href="#rm-class-ich10_usb_ehci.html:ich10_usb_ehci">ich10_usb_ehci</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_usb_ehci.html:description">
<a href="#rm-class-ich10_usb_ehci.html:description">Description</a>
</h2>
USB EHCI host controller in Intel® ICH10.
<h2 id="rm-class-ich10_usb_ehci.html:interfaces-implemented">
<a href="#rm-class-ich10_usb_ehci.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device, usb
<h2 id="rm-class-ich10_usb_ehci.html:notifiers">
<a href="#rm-class-ich10_usb_ehci.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_usb_ehci.html:dt:cell-change"><a href="#rm-class-ich10_usb_ehci.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_usb_ehci.html:dt:object-delete"><a href="#rm-class-ich10_usb_ehci.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_usb_ehci.html:dt:queue-change"><a href="#rm-class-ich10_usb_ehci.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_usb_ehci.html:port-objects">
<a href="#rm-class-ich10_usb_ehci.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_usb_ehci.html:dt:bank-pci_config"><a href="#rm-class-ich10_usb_ehci.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-ich10_usb_ehci.html:ich10_usb_ehci.pci_config">ich10_usb_ehci.pci_config</a>
</dd>
<dt id="rm-class-ich10_usb_ehci.html:dt:bank-usb_ctrl"><a href="#rm-class-ich10_usb_ehci.html:dt:bank-usb_ctrl">bank.usb_ctrl</a></dt>
<dd>
<a href="#rm-class-ich10_usb_ehci.html:ich10_usb_ehci.usb_ctrl">ich10_usb_ehci.usb_ctrl</a>
</dd>
<dt id="rm-class-ich10_usb_ehci.html:dt:bank-usb_regs"><a href="#rm-class-ich10_usb_ehci.html:dt:bank-usb_regs">bank.usb_regs</a></dt>
<dd>
<a href="#rm-class-ich10_usb_ehci.html:ich10_usb_ehci.usb_regs">ich10_usb_ehci.usb_regs</a>
</dd>
</dl>
<h2 id="rm-class-ich10_usb_ehci.html:commands-for-this-class">
<a href="#rm-class-ich10_usb_ehci.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_usb_ehci.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_usb_ehci.print-descriptors.html">print-descriptors</a>
 – print descriptors</li>
<li>
<a href="#rm-cmd-ich10_usb_ehci.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_usb_ehci.html:attributes">
<a href="#rm-class-ich10_usb_ehci.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_usb_ehci.html:dt:async_list_polling_enabled"><a href="#rm-class-ich10_usb_ehci.html:dt:async_list_polling_enabled">
<i>async_list_polling_enabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Poll the asynchronous list in 1ms intervals.</dd>
<dt id="rm-class-ich10_usb_ehci.html:dt:chipset_config"><a href="#rm-class-ich10_usb_ehci.html:dt:chipset_config">
<i>chipset_config</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Chipset configuration registers
<p>
Required interfaces: <tt>int_register</tt>.</p></dd>
<dt id="rm-class-ich10_usb_ehci.html:dt:companion_hc"><a href="#rm-class-ich10_usb_ehci.html:dt:companion_hc">
<i>companion_hc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o|[os]|n{0:6}]</code>
<br>Per port companion host controller.
<p>
Required interfaces: <tt>usb</tt>.</p></dd>
<dt id="rm-class-ich10_usb_ehci.html:dt:config_registers"><a href="#rm-class-ich10_usb_ehci.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-ich10_usb_ehci.html:dt:expansion_rom_size"><a href="#rm-class-ich10_usb_ehci.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-ich10_usb_ehci.html:dt:pci_bus"><a href="#rm-class-ich10_usb_ehci.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>.</p></dd>
<dt id="rm-class-ich10_usb_ehci.html:dt:pci_dev_num"><a href="#rm-class-ich10_usb_ehci.html:dt:pci_dev_num">
<i>pci_dev_num</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>PCI device number on the ICH internal PCI bus</dd>
<dt id="rm-class-ich10_usb_ehci.html:dt:pcidev_func_num"><a href="#rm-class-ich10_usb_ehci.html:dt:pcidev_func_num">
<i>pcidev_func_num</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Function number in the PCI device</dd>
<dt id="rm-class-ich10_usb_ehci.html:dt:periodic_list_polling_enabled"><a href="#rm-class-ich10_usb_ehci.html:dt:periodic_list_polling_enabled">
<i>periodic_list_polling_enabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Poll the periodic list in 0.125ms intervals.</dd>
</dl>
<h2 id="rm-class-ich10_usb_ehci.html:provided-by">
<a href="#rm-class-ich10_usb_ehci.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_usb_ehci.html:ich10_usb_ehci.pci_config"><a href="#rm-class-ich10_usb_ehci.html:ich10_usb_ehci.pci_config">ich10_usb_ehci.pci_config</a></h2>
<h2 id="rm-class-ich10_usb_ehci.html:ich10_usb_ehci.usb_ctrl"><a href="#rm-class-ich10_usb_ehci.html:ich10_usb_ehci.usb_ctrl">ich10_usb_ehci.usb_ctrl</a></h2>
<h2 id="rm-class-ich10_usb_ehci.html:ich10_usb_ehci.usb_regs"><a href="#rm-class-ich10_usb_ehci.html:ich10_usb_ehci.usb_regs">ich10_usb_ehci.usb_regs</a></h2></section><section class="page" id="rm-class-ich10_usb_uhci.html"><h1 id="rm-class-ich10_usb_uhci.html:ich10_usb_uhci"><a href="#rm-class-ich10_usb_uhci.html:ich10_usb_uhci">ich10_usb_uhci</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-ich10_usb_uhci.html:description">
<a href="#rm-class-ich10_usb_uhci.html:description">Description</a>
</h2>
USB UHCI host controller in Intel® ICH10.
<h2 id="rm-class-ich10_usb_uhci.html:interfaces-implemented">
<a href="#rm-class-ich10_usb_uhci.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device, usb
<h2 id="rm-class-ich10_usb_uhci.html:notifiers">
<a href="#rm-class-ich10_usb_uhci.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-ich10_usb_uhci.html:dt:cell-change"><a href="#rm-class-ich10_usb_uhci.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:object-delete"><a href="#rm-class-ich10_usb_uhci.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:queue-change"><a href="#rm-class-ich10_usb_uhci.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-ich10_usb_uhci.html:port-objects">
<a href="#rm-class-ich10_usb_uhci.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-ich10_usb_uhci.html:dt:bank-pci_config"><a href="#rm-class-ich10_usb_uhci.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-ich10_usb_uhci.html:ich10_usb_uhci.pci_config">ich10_usb_uhci.pci_config</a>
</dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:bank-usb_ctrl"><a href="#rm-class-ich10_usb_uhci.html:dt:bank-usb_ctrl">bank.usb_ctrl</a></dt>
<dd>
<a href="#rm-class-ich10_usb_uhci.html:ich10_usb_uhci.usb_ctrl">ich10_usb_uhci.usb_ctrl</a>
</dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:bank-usb_regs"><a href="#rm-class-ich10_usb_uhci.html:dt:bank-usb_regs">bank.usb_regs</a></dt>
<dd>
<a href="#rm-class-ich10_usb_uhci.html:ich10_usb_uhci.usb_regs">ich10_usb_uhci.usb_regs</a>
</dd>
</dl>
<h2 id="rm-class-ich10_usb_uhci.html:commands-for-this-class">
<a href="#rm-class-ich10_usb_uhci.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-ich10_usb_uhci.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-ich10_usb_uhci.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-ich10_usb_uhci.html:attributes">
<a href="#rm-class-ich10_usb_uhci.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-ich10_usb_uhci.html:dt:chipset_config"><a href="#rm-class-ich10_usb_uhci.html:dt:chipset_config">
<i>chipset_config</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Chipset configuration registers
<p>
Required interfaces: <tt>int_register</tt>.</p></dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:config_registers"><a href="#rm-class-ich10_usb_uhci.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:expansion_rom_size"><a href="#rm-class-ich10_usb_uhci.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:frame_list_polling_enabled"><a href="#rm-class-ich10_usb_uhci.html:dt:frame_list_polling_enabled">
<i>frame_list_polling_enabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Poll the frame list in 1ms intervals.</dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:frame_list_polling_interval"><a href="#rm-class-ich10_usb_uhci.html:dt:frame_list_polling_interval">
<i>frame_list_polling_interval</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>The frame list polling interval in seconds, default is 0.001.</dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:frame_list_rescan"><a href="#rm-class-ich10_usb_uhci.html:dt:frame_list_rescan">
<i>frame_list_rescan</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>i</code>
<br>Force the USB host to rescan all frame descriptors to find new transfers.</dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:last_frame_update"><a href="#rm-class-ich10_usb_uhci.html:dt:last_frame_update">
<i>last_frame_update</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Time for last frame update.</dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:pci_bus"><a href="#rm-class-ich10_usb_uhci.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>.</p></dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:pci_dev_num"><a href="#rm-class-ich10_usb_uhci.html:dt:pci_dev_num">
<i>pci_dev_num</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>PCI device number on the ICH internal PCI bus</dd>
<dt id="rm-class-ich10_usb_uhci.html:dt:pcidev_func_num"><a href="#rm-class-ich10_usb_uhci.html:dt:pcidev_func_num">
<i>pcidev_func_num</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Function number in the PCI device</dd>
</dl>
<h2 id="rm-class-ich10_usb_uhci.html:provided-by">
<a href="#rm-class-ich10_usb_uhci.html:provided-by">Provided By</a>
</h2>
<a href="#mod.ICH10.html">ICH10</a>
</section>
<h2 id="rm-class-ich10_usb_uhci.html:ich10_usb_uhci.pci_config"><a href="#rm-class-ich10_usb_uhci.html:ich10_usb_uhci.pci_config">ich10_usb_uhci.pci_config</a></h2>
<h2 id="rm-class-ich10_usb_uhci.html:ich10_usb_uhci.usb_ctrl"><a href="#rm-class-ich10_usb_uhci.html:ich10_usb_uhci.usb_ctrl">ich10_usb_uhci.usb_ctrl</a></h2>
<h2 id="rm-class-ich10_usb_uhci.html:ich10_usb_uhci.usb_regs"><a href="#rm-class-ich10_usb_uhci.html:ich10_usb_uhci.usb_regs">ich10_usb_uhci.usb_regs</a></h2></section><section class="page" id="rm-class-sample_core_timing_connection.html"><h1 id="rm-class-sample_core_timing_connection.html:sample_core_timing_connection"><a href="#rm-class-sample_core_timing_connection.html:sample_core_timing_connection">sample_core_timing_connection</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sample_core_timing_connection.html:description">
<a href="#rm-class-sample_core_timing_connection.html:description">Description</a>
</h2>
Sample x86 core timing connection
<h2 id="rm-class-sample_core_timing_connection.html:interfaces-implemented">
<a href="#rm-class-sample_core_timing_connection.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, instrumentation_connection, telemetry
<h2 id="rm-class-sample_core_timing_connection.html:notifiers">
<a href="#rm-class-sample_core_timing_connection.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sample_core_timing_connection.html:dt:cell-change"><a href="#rm-class-sample_core_timing_connection.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sample_core_timing_connection.html:dt:object-delete"><a href="#rm-class-sample_core_timing_connection.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sample_core_timing_connection.html:dt:queue-change"><a href="#rm-class-sample_core_timing_connection.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sample_core_timing_connection.html:commands-for-this-class">
<a href="#rm-class-sample_core_timing_connection.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-sample_core_timing_connection.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sample_core_timing_connection.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-sample_core_timing_connection.html:attributes">
<a href="#rm-class-sample_core_timing_connection.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sample_core_timing_connection.html:dt:cpu"><a href="#rm-class-sample_core_timing_connection.html:dt:cpu">
<i>cpu</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>o</code>
<br>Returns the connected cpu</dd>
<dt id="rm-class-sample_core_timing_connection.html:dt:static_events"><a href="#rm-class-sample_core_timing_connection.html:dt:static_events">
<i>static_events</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[si]*]</code>
<br>Statistics for static events, like read, write and total number of instructions.</dd>
<dt id="rm-class-sample_core_timing_connection.html:dt:dynamic_events"><a href="#rm-class-sample_core_timing_connection.html:dt:dynamic_events">
<i>dynamic_events</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[si]*]</code>
<br>Statistics for instruction classes.</dd>
<dt id="rm-class-sample_core_timing_connection.html:dt:telemetry_data"><a href="#rm-class-sample_core_timing_connection.html:dt:telemetry_data">
<i>telemetry_data</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[sff]*]</code>
<br>Telemetry for the core together with average values.</dd>
</dl>
<h2 id="rm-class-sample_core_timing_connection.html:provided-by">
<a href="#rm-class-sample_core_timing_connection.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-class-sample_core_timing_tool.html"><h1 id="rm-class-sample_core_timing_tool.html:sample_core_timing_tool"><a href="#rm-class-sample_core_timing_tool.html:sample_core_timing_tool">sample_core_timing_tool</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sample_core_timing_tool.html:description">
<a href="#rm-class-sample_core_timing_tool.html:description">Description</a>
</h2>
Sample x86 performance tool.
<h2 id="rm-class-sample_core_timing_tool.html:interfaces-implemented">
<a href="#rm-class-sample_core_timing_tool.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, instrumentation_tool
<h2 id="rm-class-sample_core_timing_tool.html:notifiers">
<a href="#rm-class-sample_core_timing_tool.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sample_core_timing_tool.html:dt:cell-change"><a href="#rm-class-sample_core_timing_tool.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sample_core_timing_tool.html:dt:object-delete"><a href="#rm-class-sample_core_timing_tool.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sample_core_timing_tool.html:dt:queue-change"><a href="#rm-class-sample_core_timing_tool.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sample_core_timing_tool.html:commands-for-this-class">
<a href="#rm-class-sample_core_timing_tool.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-sample_core_timing_tool.add-instruction-class.html">add-instruction-class</a>
 – add instruction class with ipc and cdyn adjustments</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.add-instrumentation.html">add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.delete.html">delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.disable-instrumentation.html">disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.enable-instrumentation.html">enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.list-instruction-classes.html">list-instruction-classes</a>
 – list instruction classes</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.list-metrics.html">list-metrics</a>
 – list metrics of the simple performance model</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.list-performance-metrics.html">list-performance-metrics</a>
 – list performance metrics from the model</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.list-providers.html">list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.remove-instruction-class.html">remove-instruction-class</a>
 – remove instruction class</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.remove-instrumentation.html">remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-activity-per-read.html">set-activity-per-read</a>
 – set extra activity per read operation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-activity-per-write.html">set-activity-per-write</a>
 – set extra activity per write operation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-background-activity-per-cycle.html">set-background-activity-per-cycle</a>
 – set background activity per cycle</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-base-activity-per-instruction.html">set-base-activity-per-instruction</a>
 – set activity per instruction</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-base-cycles-per-instruction.html">set-base-cycles-per-instruction</a>
 – set base cycles per instruction</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-read.html">set-cycles-per-read</a>
 – set extra cycles per read operation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.set-cycles-per-write.html">set-cycles-per-write</a>
 – set extra cycles per write operation</li>
<li>
<a href="#rm-cmd-sample_core_timing_tool.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-sample_core_timing_tool.html:attributes">
<a href="#rm-class-sample_core_timing_tool.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sample_core_timing_tool.html:dt:connections"><a href="#rm-class-sample_core_timing_tool.html:dt:connections">
<i>connections</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[o*]</code>
<br>Example attribute, returns the connections</dd>
<dt id="rm-class-sample_core_timing_tool.html:dt:instruction_classes"><a href="#rm-class-sample_core_timing_tool.html:dt:instruction_classes">
<i>instruction_classes</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[sff]*]</code>
<br>List of instruction classes. Each class consists of a string to look for, fraction of extra cycles per instance and extra activity per instance</dd>
<dt id="rm-class-sample_core_timing_tool.html:dt:background_activity"><a href="#rm-class-sample_core_timing_tool.html:dt:background_activity">
<i>background_activity</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Background activity per cycle</dd>
<dt id="rm-class-sample_core_timing_tool.html:dt:base_cycles"><a href="#rm-class-sample_core_timing_tool.html:dt:base_cycles">
<i>base_cycles</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Baseline cycles per instruction</dd>
<dt id="rm-class-sample_core_timing_tool.html:dt:base_activity"><a href="#rm-class-sample_core_timing_tool.html:dt:base_activity">
<i>base_activity</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Baseline activity per instruction</dd>
<dt id="rm-class-sample_core_timing_tool.html:dt:read_cycles"><a href="#rm-class-sample_core_timing_tool.html:dt:read_cycles">
<i>read_cycles</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Extra cycles per explicit read access</dd>
<dt id="rm-class-sample_core_timing_tool.html:dt:write_cycles"><a href="#rm-class-sample_core_timing_tool.html:dt:write_cycles">
<i>write_cycles</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Extra cycles per explicit write access</dd>
<dt id="rm-class-sample_core_timing_tool.html:dt:read_activity"><a href="#rm-class-sample_core_timing_tool.html:dt:read_activity">
<i>read_activity</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Extra activity per explicit read access</dd>
<dt id="rm-class-sample_core_timing_tool.html:dt:write_activity"><a href="#rm-class-sample_core_timing_tool.html:dt:write_activity">
<i>write_activity</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Extra activity per explicit write access</dd>
</dl>
<h2 id="rm-class-sample_core_timing_tool.html:provided-by">
<a href="#rm-class-sample_core_timing_tool.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sample-core-timing.html">sample-core-timing</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:sc_leds_and_button_pcie_dev_gasket_composite_Pci"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:sc_leds_and_button_pcie_dev_gasket_composite_Pci">sc_leds_and_button_pcie_dev_gasket_composite_Pci</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Pci Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device, pci_express
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:dt:device"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:dt:device">
<i>device</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the SystemC object that implements the PciDeviceQueryInterface and BaseAddressRegisterQueryInterface.All TLM2 sockets returned by the object must have BUSWIDTH = 32 and TYPES = tlm::tlm_base_protocol_types</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:dt:pci_bus"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The PCI-bus to connect to.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:sc_leds_and_button_pcie_dev_gasket_composite_Pcie"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:sc_leds_and_button_pcie_dev_gasket_composite_Pcie">sc_leds_and_button_pcie_dev_gasket_composite_Pcie</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Pcie Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pcie_device, transaction, signal
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:port-objects">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:port-io"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:port-io">port.io</a></dt>
<dd>pcie_map_helper_cpp – The help object maps to the PCIe IO space</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:port-mem"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:port-mem">port.mem</a></dt>
<dd>pcie_map_helper_cpp –  The help object maps to the PCIe MEM space</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:port-msg"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:port-msg">port.msg</a></dt>
<dd>pcie_map_helper_cpp – The help object mapes to the PCIe MSG space</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:device"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:device">
<i>device</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the SystemC object that implements the PcieDeviceQueryInterface and PcieBaseAddressRegisterQueryInterface.All TLM2 sockets returned by the object must have BUSWIDTH = 32 and TYPES = tlm::tlm_base_protocol_types</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:upstream_target"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:upstream_target">
<i>upstream_target</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The PCIe upstream target to connect to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:address_id_mem_map"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:address_id_mem_map">
<i>address_id_mem_map</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[[ii]i]*]</code>
<br>Internal. The map from MEM address range to socket ID</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:address_id_io_map"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:address_id_io_map">
<i>address_id_io_map</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[[ii]i]*]</code>
<br>Internal. The map from IO address range to socket ID</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:enable_base_address_subtraction"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:dt:enable_base_address_subtraction">
<i>enable_base_address_subtraction</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If set, MEM/IO transaction will receive only the offset to the base address. Otherwise, it receives the whole base address + offset. Default enabled</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal">sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Signal Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, signal
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:dt:signal"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:dt:signal">
<i>signal</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the sc_in or sc_inout object the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:dt:initial_level"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:dt:initial_level">
<i>initial_level</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Initial level of the signal object.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon">sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, ethernet_common, sc_initiator_gasket
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:dt:target"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:dt:target">
<i>target</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the target socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2">sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, i2c_slave_v2, sc_initiator_gasket
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:dt:target"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:dt:target">
<i>target</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the target socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory">sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, sc_initiator_gasket
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:dt:target"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:dt:target">
<i>target</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the target socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet">sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, packet, sc_initiator_gasket
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:dt:target"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:dt:target">
<i>target</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the target socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice">sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pci_device, sc_initiator_gasket
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:dt:target"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:dt:target">
<i>target</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the target socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress">sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pci_express, sc_initiator_gasket
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:dt:target"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:dt:target">
<i>target</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the target socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice">sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, serial_device, sc_initiator_gasket
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:dt:target"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:dt:target">
<i>target</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the target socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal">sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Signal Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:dt:signal"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:dt:signal">
<i>signal</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the sc_out or sc_inout object the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:dt:object"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:dt:object">
<i>object</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Simics object implementing the signal interface of this gasket.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon">sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:dt:initiator"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:dt:initiator">
<i>initiator</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the initiator socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:dt:object"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:dt:object">
<i>object</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Simics object implementing the corresponding interface of this gasket.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2">sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:dt:initiator"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:dt:initiator">
<i>initiator</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the initiator socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:dt:object"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:dt:object">
<i>object</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Simics object implementing the corresponding interface of this gasket.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace">sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:dt:initiator"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:dt:initiator">
<i>initiator</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the initiator socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:dt:object"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:dt:object">
<i>object</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Simics object implementing the corresponding interface of this gasket.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet">sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:dt:initiator"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:dt:initiator">
<i>initiator</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the initiator socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:dt:object"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:dt:object">
<i>object</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Simics object implementing the corresponding interface of this gasket.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus">sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:dt:initiator"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:dt:initiator">
<i>initiator</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the initiator socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:dt:object"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:dt:object">
<i>object</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Simics object implementing the corresponding interface of this gasket.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice">sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:description">Description</a>
</h2>
Class for binding Simics interface to SystemC Gasket.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:dt:initiator"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:dt:initiator">
<i>initiator</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Name of the initiator socket the gasket is connected to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:dt:simulation"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:dt:simulation">
<i>simulation</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Simics object implementing the SystemC Simulation interface.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:dt:object"><a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:dt:object">
<i>object</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Simics object implementing the corresponding interface of this gasket.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:sc_leds_and_button_pcie_dev_sc_break_tool"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:sc_leds_and_button_pcie_dev_sc_break_tool">sc_leds_and_button_pcie_dev_sc_break_tool</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:description">Description</a>
</h2>
SystemC Tool for break on SystemC objects
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, instrumentation_tool
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:commands-for-this-class">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-filter.html">add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.add-instrumentation.html">add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.delete.html">delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.disable-instrumentation.html">disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.enable-instrumentation.html">enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.list-providers.html">list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-filter.html">remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.remove-instrumentation.html">remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_break_tool.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:dt:internal"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:dt:internal">
<i>internal</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br></dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool">sc_leds_and_button_pcie_dev_sc_protocol_checker_tool</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:description">Description</a>
</h2>
SystemC Tool for validation of TLM transactions
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, instrumentation_tool
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:commands-for-this-class">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-filter.html">add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.add-instrumentation.html">add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.delete.html">delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.disable-instrumentation.html">disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.enable-instrumentation.html">enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.list-providers.html">list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-filter.html">remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.remove-instrumentation.html">remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:sc_leds_and_button_pcie_dev_sc_trace_tool"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:sc_leds_and_button_pcie_dev_sc_trace_tool">sc_leds_and_button_pcie_dev_sc_trace_tool</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:description">Description</a>
</h2>
SystemC Tool for tracing tlm sockets and events
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, instrumentation_tool
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:commands-for-this-class">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-filter.html">add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.add-instrumentation.html">add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.delete.html">delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.disable-instrumentation.html">disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.enable-instrumentation.html">enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.list-providers.html">list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-filter.html">remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.remove-instrumentation.html">remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_trace_tool.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:dt:sc_timestamp"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:dt:sc_timestamp">
<i>sc_timestamp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br></dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:dt:internal"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:dt:internal">
<i>internal</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br></dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool">sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:description">Description</a>
</h2>
SystemC Tool for tracking TLM transactions
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, instrumentation_tool
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:commands-for-this-class">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-filter.html">add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.add-instrumentation.html">add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.delete.html">delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.disable-instrumentation.html">disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.enable-instrumentation.html">enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.list-providers.html">list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-filter.html">remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.remove-instrumentation.html">remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool">sc_leds_and_button_pcie_dev_sc_vcd_trace_tool</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:description">Description</a>
</h2>
SystemC Tool for trace of SystemC objects in a VCD file
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, instrumentation_tool
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:commands-for-this-class">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-filter.html">add-filter</a>
 – add filter to the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.add-instrumentation.html">add-instrumentation</a>
 – add instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.delete.html">delete</a>
 – deletes instrumentation tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.disable-instrumentation.html">disable-instrumentation</a>
 – disable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.enable-instrumentation.html">enable-instrumentation</a>
 – enable instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.list-providers.html">list-providers</a>
 – list-provider objects</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-filter.html">remove-filter</a>
 – remove filter from the tool</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.remove-instrumentation.html">remove-instrumentation</a>
 – remove instrumentation</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:dt:filepath"><a href="#rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:dt:filepath">
<i>filepath</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br></dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_dev_tool_connection.html"><h1 id="rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:sc_leds_and_button_pcie_dev_tool_connection"><a href="#rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:sc_leds_and_button_pcie_dev_tool_connection">sc_leds_and_button_pcie_dev_tool_connection</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:description">Description</a>
</h2>
SystemC Tool Connection to couple a tool with a provider.
<h2 id="rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, instrumentation_connection, sc_tool_connection
<h2 id="rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:commands-for-this-class">
<a href="#rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_dev_tool_connection.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section></section><section class="page" id="rm-class-sc_leds_and_button_pcie_device.html"><h1 id="rm-class-sc_leds_and_button_pcie_device.html:sc_leds_and_button_pcie_device"><a href="#rm-class-sc_leds_and_button_pcie_device.html:sc_leds_and_button_pcie_device">sc_leds_and_button_pcie_device</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-sc_leds_and_button_pcie_device.html:description">
<a href="#rm-class-sc_leds_and_button_pcie_device.html:description">Description</a>
</h2>
The <tt>sc_leds_and_button_pcie_device</tt> is a Simics module encapsulating a SystemC TLM2-based PCI device to demonstrate the use of Simics SystemC Library.
<h2 id="rm-class-sc_leds_and_button_pcie_device.html:interfaces-implemented">
<a href="#rm-class-sc_leds_and_button_pcie_device.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device, pci_express, checkpoint, temporal_state, sc_simcontext, sc_memory_profiler_control, sc_process_profiler_control, sc_version, event_delta, execute, frequency, concurrency_group, concurrency_mode, execute_control, sc_gasket_info, cycle
<h2 id="rm-class-sc_leds_and_button_pcie_device.html:notifiers">
<a href="#rm-class-sc_leds_and_button_pcie_device.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:cell-change"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:frequency-change"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:frequency-change">frequency-change</a></dt>
<dd>Notifier that is triggered when frequency changes. New frequency can be read via the frequency interface of the object.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:object-delete"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:queue-change"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_device.html:port-objects">
<a href="#rm-class-sc_leds_and_button_pcie_device.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:engine"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:engine">engine</a></dt>
<dd>co-execute – executor</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:port-dma"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:port-dma">port.dma</a></dt>
<dd>
<a href="#rm-class-sc_leds_and_button_pcie_device.html:sc_leds_and_button_pcie_device.port">sc_leds_and_button_pcie_device.port</a>
 – sc_leds_and_button_pcie_device port</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:vtime"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:vtime">vtime</a></dt>
<dd>vtime – event handler</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:vtime-cycles"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:vtime-cycles">vtime.cycles</a></dt>
<dd>cycle-counter – cycle queue</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:vtime-ps"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:vtime-ps">vtime.ps</a></dt>
<dd>ps-clock – event queue (ps)</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_device.html:commands-for-this-class">
<a href="#rm-class-sc_leds_and_button_pcie_device.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-break-tool.html">new-sc-break-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_break_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-protocol-checker-tool.html">new-sc-protocol-checker-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_protocol_checker_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-trace-tool.html">new-sc-trace-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_trace_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-transaction-tracker-tool.html">new-sc-transaction-tracker-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.new-sc-vcd-trace-tool.html">new-sc-vcd-trace-tool</a>
 – create a new sc_leds_and_button_pcie_dev_sc_vcd_trace_tool object</li>
<li>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-sc_leds_and_button_pcie_device.html:commands-for-interface-sc_simcontext">
<a href="#rm-class-sc_leds_and_button_pcie_device.html:commands-for-interface-sc_simcontext">Commands for interface sc_simcontext</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-event-all.html">break-sc-event-all</a>
 – break all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-process-all.html">break-sc-process-all</a>
 – break all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-signal-all.html">break-sc-signal-all</a>
 – break all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.break-sc-socket-all.html">break-sc-socket-all</a>
 – break all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-event-all.html">trace-sc-event-all</a>
 – trace all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-process-all.html">trace-sc-process-all</a>
 – trace all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-signal-all.html">trace-sc-signal-all</a>
 – trace all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.trace-sc-socket-all.html">trace-sc-socket-all</a>
 – trace all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.track-transactions-all.html">track-transactions-all</a>
 – track transactions on all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-event-all.html">unbreak-sc-event-all</a>
 – unbreak all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-process-all.html">unbreak-sc-process-all</a>
 – unbreak all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-signal-all.html">unbreak-sc-signal-all</a>
 – unbreak all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.unbreak-sc-socket-all.html">unbreak-sc-socket-all</a>
 – unbreak all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-event-all.html">untrace-sc-event-all</a>
 – untrace all SystemC event objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-process-all.html">untrace-sc-process-all</a>
 – untrace all SystemC process objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-signal-all.html">untrace-sc-signal-all</a>
 – untrace all SystemC signal objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrace-sc-socket-all.html">untrace-sc-socket-all</a>
 – untrace all SystemC socket objects</li>
<li>
<a href="#rm-cmd-sc_simcontext.untrack-transactions-all.html">untrack-transactions-all</a>
 – untrack transactions on all SystemC socket objects</li>
</ul>
<h2 id="rm-class-sc_leds_and_button_pcie_device.html:attributes">
<a href="#rm-class-sc_leds_and_button_pcie_device.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:vendor_id"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:vendor_id">
<i>vendor_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The value of vendor id register.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:device_id"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:device_id">
<i>device_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The value of device id register.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:command"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:command">
<i>command</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The value of command register.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:status"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:status">
<i>status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The value of status register.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:base_address_0"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:base_address_0">
<i>base_address_0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The value of BAR0 base address.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:base_address_1"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:base_address_1">
<i>base_address_1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The value of BAR1 base address.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:base_address_2"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:base_address_2">
<i>base_address_2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The value of BAR2 base address.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:version"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:version">
<i>version</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The value of (MMIO) version register.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:system_onoff_led_value"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:system_onoff_led_value">
<i>system_onoff_led_value</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>boolean value of device's sc_out system_onoff_led pin</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:system_onoff_led_count_value"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:system_onoff_led_count_value">
<i>system_onoff_led_count_value</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>value of device's sc_out system_onoff_led_count</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:pin_out_values"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:pin_out_values">
<i>pin_out_values</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[bbbb]</code>
<br>Values of all sc_out pin_out pins</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:pin_out_0"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:pin_out_0">
<i>pin_out_0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Pin 0 LED.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:pin_out_1"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:pin_out_1">
<i>pin_out_1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Pin 1 LED.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:pin_out_2"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:pin_out_2">
<i>pin_out_2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Pin 2 LED.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:pin_out_3"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:pin_out_3">
<i>pin_out_3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Pin 3 LED.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:system_onoff_led"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:system_onoff_led">
<i>system_onoff_led</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>System On/Off LED.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:pci_bus"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The PCI-bus to connect to.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:do_not_schedule"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:do_not_schedule">
<i>do_not_schedule</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE to prevent this object from being scheduled by the cell.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:allow_unconnected_ports"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:allow_unconnected_ports">
<i>allow_unconnected_ports</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>This attribute is used for allowing ports to be left unconnected/unbound after elaboration. They will then automatically be bound to a dedicated object that will log whenever the port it used.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:create_proxy_objects"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:create_proxy_objects">
<i>create_proxy_objects</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>This attribute is used to enable (=default) or disable the creation of SystemC proxy objects. Without proxy objects the user cannot interact with the SystemC objects to enable tracing, set breakpoints, collect profiling data, etc.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:argv"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:argv">
<i>argv</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[s*]</code>
<br>Argument vector to pass to SystemC setup</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:gasket_list"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:gasket_list">
<i>gasket_list</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>The connected gaskets.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:run_next_delta"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:run_next_delta">
<i>run_next_delta</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>i</code>
<br>Run the next delta cycle by invoking sc_start(0). Multiple delta cycles can be run at once by setting a value greater than one.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:cci_preset_values"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:cci_preset_values">
<i>cci_preset_values</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>[[ss]*]</code>
<br>List containing key-value tuples of CCI preset values.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:same_cell_as"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:same_cell_as">
<i>same_cell_as</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>o</code>
<br>This adapter should have same cell as the object assigned. For internal use only.</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:cell"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:cell">
<i>cell</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The cell this object clock/cpu belongs to</dd>
<dt id="rm-class-sc_leds_and_button_pcie_device.html:dt:sc_state"><a href="#rm-class-sc_leds_and_button_pcie_device.html:dt:sc_state">
<i>sc_state</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[s*]</code>
<br>When this attribute is set the SystemC state is restored from disk</dd>
</dl>
<h2 id="rm-class-sc_leds_and_button_pcie_device.html:provided-by">
<a href="#rm-class-sc_leds_and_button_pcie_device.html:provided-by">Provided By</a>
</h2>
<a href="#mod.sc-leds-and-button-pcie-dev.html">sc-leds-and-button-pcie-dev</a>
</section>
<h2 id="rm-class-sc_leds_and_button_pcie_device.html:sc_leds_and_button_pcie_device.port"><a href="#rm-class-sc_leds_and_button_pcie_device.html:sc_leds_and_button_pcie_device.port">sc_leds_and_button_pcie_device.port</a></h2></section><section class="page" id="rm-class-x58-core.html"><h1 id="rm-class-x58-core.html:x58-core"><a href="#rm-class-x58-core.html:x58-core">x58-core</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-core.html:description">
<a href="#rm-class-x58-core.html:description">Description</a>
</h2>
PCIe Core Functions in the Intel® X58 Express Chipset.
<h2 id="rm-class-x58-core.html:interfaces-implemented">
<a href="#rm-class-x58-core.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pcie_device
<h2 id="rm-class-x58-core.html:notifiers">
<a href="#rm-class-x58-core.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-core.html:dt:cell-change"><a href="#rm-class-x58-core.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-core.html:dt:object-delete"><a href="#rm-class-x58-core.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-core.html:dt:queue-change"><a href="#rm-class-x58-core.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
<dt id="rm-class-x58-core.html:dt:state-change"><a href="#rm-class-x58-core.html:dt:state-change">state-change</a></dt>
<dd>Notifier on potential DML state change</dd>
</dl>
<h2 id="rm-class-x58-core.html:port-objects">
<a href="#rm-class-x58-core.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-core.html:dt:bank-f0"><a href="#rm-class-x58-core.html:dt:bank-f0">bank.f0</a></dt>
<dd>
<a href="#rm-class-x58-core.html:x58-core.f0">x58-core.f0</a>
 – system management registers</dd>
<dt id="rm-class-x58-core.html:dt:bank-f1"><a href="#rm-class-x58-core.html:dt:bank-f1">bank.f1</a></dt>
<dd>
<a href="#rm-class-x58-core.html:x58-core.f1">x58-core.f1</a>
 – GPIO and scratchpad registers</dd>
<dt id="rm-class-x58-core.html:dt:bank-f2"><a href="#rm-class-x58-core.html:dt:bank-f2">bank.f2</a></dt>
<dd>
<a href="#rm-class-x58-core.html:x58-core.f2">x58-core.f2</a>
 – IOH system / control status registers</dd>
<dt id="rm-class-x58-core.html:dt:bank-f3"><a href="#rm-class-x58-core.html:dt:bank-f3">bank.f3</a></dt>
<dd>
<a href="#rm-class-x58-core.html:x58-core.f3">x58-core.f3</a>
 – on-die throttling registers</dd>
<dt id="rm-class-x58-core.html:dt:port-hreset"><a href="#rm-class-x58-core.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-x58-core.html:x58-core.HRESET">x58-core.HRESET</a>
</dd>
<dt id="rm-class-x58-core.html:dt:port-phy"><a href="#rm-class-x58-core.html:dt:port-phy">port.phy</a></dt>
<dd>
<a href="#rm-class-x58-core.html:x58-core.phy">x58-core.phy</a>
</dd>
<dt id="rm-class-x58-core.html:dt:remap_space"><a href="#rm-class-x58-core.html:dt:remap_space">remap_space</a></dt>
<dd>memory-space</dd>
<dt id="rm-class-x58-core.html:dt:remap_unit-0-1"><a href="#rm-class-x58-core.html:dt:remap_unit-0-1">remap_unit[0..1]</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit.html:x58-remap-unit">x58-remap-unit</a>
 – The DMA/Interrupt remapping unit</dd>
</dl>
<h2 id="rm-class-x58-core.html:commands-for-this-class">
<a href="#rm-class-x58-core.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-core.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-core.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-core.html:attributes">
<a href="#rm-class-x58-core.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-core.html:dt:external_remap_unit"><a href="#rm-class-x58-core.html:dt:external_remap_unit">
<i>external_remap_unit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o|[os]|n{0:2}]</code>
<br>External DMA/Interrupt remapping units. If set, will be used in place of the internal objects in 'remap_unit'</dd>
<dt id="rm-class-x58-core.html:dt:vtbar_size_18_bits"><a href="#rm-class-x58-core.html:dt:vtbar_size_18_bits">
<i>vtbar_size_18_bits</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, VTBAR will use 18 bits</dd>
</dl>
<h2 id="rm-class-x58-core.html:provided-by">
<a href="#rm-class-x58-core.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section>
<h2 id="rm-class-x58-core.html:x58-core.HRESET"><a href="#rm-class-x58-core.html:x58-core.HRESET">x58-core.HRESET</a></h2>
<h2 id="rm-class-x58-core.html:x58-core.f0"><a href="#rm-class-x58-core.html:x58-core.f0">x58-core.f0</a></h2>
<h2 id="rm-class-x58-core.html:x58-core.f1"><a href="#rm-class-x58-core.html:x58-core.f1">x58-core.f1</a></h2>
<h2 id="rm-class-x58-core.html:x58-core.f2"><a href="#rm-class-x58-core.html:x58-core.f2">x58-core.f2</a></h2>
<h2 id="rm-class-x58-core.html:x58-core.f3"><a href="#rm-class-x58-core.html:x58-core.f3">x58-core.f3</a></h2>
<h2 id="rm-class-x58-core.html:x58-core.phy"><a href="#rm-class-x58-core.html:x58-core.phy">x58-core.phy</a></h2></section><section class="page" id="rm-class-x58-core-f0-legacy.html"><h1 id="rm-class-x58-core-f0-legacy.html:x58-core-f0-legacy"><a href="#rm-class-x58-core-f0-legacy.html:x58-core-f0-legacy">x58-core-f0-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-core-f0-legacy.html:description">
<a href="#rm-class-x58-core-f0-legacy.html:description">Description</a>
</h2>
Address Mapping, VTd, Ctrl/Status, Misc unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-core-f0-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-core-f0-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58-core-f0-legacy.html:notifiers">
<a href="#rm-class-x58-core-f0-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-core-f0-legacy.html:dt:cell-change"><a href="#rm-class-x58-core-f0-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-core-f0-legacy.html:dt:object-delete"><a href="#rm-class-x58-core-f0-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-core-f0-legacy.html:dt:queue-change"><a href="#rm-class-x58-core-f0-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-core-f0-legacy.html:port-objects">
<a href="#rm-class-x58-core-f0-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-core-f0-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-core-f0-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-core-f0-legacy.html:x58-core-f0-legacy.pci_config">x58-core-f0-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58-core-f0-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-core-f0-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-core-f0-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-core-f0-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-core-f0-legacy.html:attributes">
<a href="#rm-class-x58-core-f0-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-core-f0-legacy.html:dt:config_registers"><a href="#rm-class-x58-core-f0-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-core-f0-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-core-f0-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-core-f0-legacy.html:dt:pci_bus"><a href="#rm-class-x58-core-f0-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
<dt id="rm-class-x58-core-f0-legacy.html:dt:remap_unit0"><a href="#rm-class-x58-core-f0-legacy.html:dt:remap_unit0">
<i>remap_unit0</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>DMA/Interrupt remapping unit 0 to connect to.
<p>
Required interfaces: <tt>pci_upstream</tt>.</p></dd>
<dt id="rm-class-x58-core-f0-legacy.html:dt:remap_unit1"><a href="#rm-class-x58-core-f0-legacy.html:dt:remap_unit1">
<i>remap_unit1</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>DMA/Interrupt remapping unit 1 to connect to.
<p>
Required interfaces: <tt>pci_upstream</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-core-f0-legacy.html:provided-by">
<a href="#rm-class-x58-core-f0-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-core-f0-legacy.html:x58-core-f0-legacy.pci_config"><a href="#rm-class-x58-core-f0-legacy.html:x58-core-f0-legacy.pci_config">x58-core-f0-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-core-f1-legacy.html"><h1 id="rm-class-x58-core-f1-legacy.html:x58-core-f1-legacy"><a href="#rm-class-x58-core-f1-legacy.html:x58-core-f1-legacy">x58-core-f1-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-core-f1-legacy.html:description">
<a href="#rm-class-x58-core-f1-legacy.html:description">Description</a>
</h2>
Scratchpads and GPIO unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-core-f1-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-core-f1-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58-core-f1-legacy.html:notifiers">
<a href="#rm-class-x58-core-f1-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-core-f1-legacy.html:dt:cell-change"><a href="#rm-class-x58-core-f1-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-core-f1-legacy.html:dt:object-delete"><a href="#rm-class-x58-core-f1-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-core-f1-legacy.html:dt:queue-change"><a href="#rm-class-x58-core-f1-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-core-f1-legacy.html:port-objects">
<a href="#rm-class-x58-core-f1-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-core-f1-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-core-f1-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-core-f1-legacy.html:x58-core-f1-legacy.pci_config">x58-core-f1-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58-core-f1-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-core-f1-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-core-f1-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-core-f1-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-core-f1-legacy.html:attributes">
<a href="#rm-class-x58-core-f1-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-core-f1-legacy.html:dt:config_registers"><a href="#rm-class-x58-core-f1-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-core-f1-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-core-f1-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-core-f1-legacy.html:dt:pci_bus"><a href="#rm-class-x58-core-f1-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-core-f1-legacy.html:provided-by">
<a href="#rm-class-x58-core-f1-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-core-f1-legacy.html:x58-core-f1-legacy.pci_config"><a href="#rm-class-x58-core-f1-legacy.html:x58-core-f1-legacy.pci_config">x58-core-f1-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-core-f2-legacy.html"><h1 id="rm-class-x58-core-f2-legacy.html:x58-core-f2-legacy"><a href="#rm-class-x58-core-f2-legacy.html:x58-core-f2-legacy">x58-core-f2-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-core-f2-legacy.html:description">
<a href="#rm-class-x58-core-f2-legacy.html:description">Description</a>
</h2>
IOH control/status and RAS unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-core-f2-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-core-f2-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58-core-f2-legacy.html:notifiers">
<a href="#rm-class-x58-core-f2-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-core-f2-legacy.html:dt:cell-change"><a href="#rm-class-x58-core-f2-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-core-f2-legacy.html:dt:object-delete"><a href="#rm-class-x58-core-f2-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-core-f2-legacy.html:dt:queue-change"><a href="#rm-class-x58-core-f2-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-core-f2-legacy.html:port-objects">
<a href="#rm-class-x58-core-f2-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-core-f2-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-core-f2-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-core-f2-legacy.html:x58-core-f2-legacy.pci_config">x58-core-f2-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58-core-f2-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-core-f2-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-core-f2-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-core-f2-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-core-f2-legacy.html:attributes">
<a href="#rm-class-x58-core-f2-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-core-f2-legacy.html:dt:config_registers"><a href="#rm-class-x58-core-f2-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-core-f2-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-core-f2-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-core-f2-legacy.html:dt:pci_bus"><a href="#rm-class-x58-core-f2-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-core-f2-legacy.html:provided-by">
<a href="#rm-class-x58-core-f2-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-core-f2-legacy.html:x58-core-f2-legacy.pci_config"><a href="#rm-class-x58-core-f2-legacy.html:x58-core-f2-legacy.pci_config">x58-core-f2-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-core-f3-legacy.html"><h1 id="rm-class-x58-core-f3-legacy.html:x58-core-f3-legacy"><a href="#rm-class-x58-core-f3-legacy.html:x58-core-f3-legacy">x58-core-f3-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-core-f3-legacy.html:description">
<a href="#rm-class-x58-core-f3-legacy.html:description">Description</a>
</h2>
Throttling unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-core-f3-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-core-f3-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58-core-f3-legacy.html:notifiers">
<a href="#rm-class-x58-core-f3-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-core-f3-legacy.html:dt:cell-change"><a href="#rm-class-x58-core-f3-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-core-f3-legacy.html:dt:object-delete"><a href="#rm-class-x58-core-f3-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-core-f3-legacy.html:dt:queue-change"><a href="#rm-class-x58-core-f3-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-core-f3-legacy.html:port-objects">
<a href="#rm-class-x58-core-f3-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-core-f3-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-core-f3-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-core-f3-legacy.html:x58-core-f3-legacy.pci_config">x58-core-f3-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58-core-f3-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-core-f3-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-core-f3-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-core-f3-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-core-f3-legacy.html:attributes">
<a href="#rm-class-x58-core-f3-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-core-f3-legacy.html:dt:config_registers"><a href="#rm-class-x58-core-f3-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-core-f3-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-core-f3-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-core-f3-legacy.html:dt:pci_bus"><a href="#rm-class-x58-core-f3-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-core-f3-legacy.html:provided-by">
<a href="#rm-class-x58-core-f3-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-core-f3-legacy.html:x58-core-f3-legacy.pci_config"><a href="#rm-class-x58-core-f3-legacy.html:x58-core-f3-legacy.pci_config">x58-core-f3-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-dmi.html"><h1 id="rm-class-x58-dmi.html:x58-dmi"><a href="#rm-class-x58-dmi.html:x58-dmi">x58-dmi</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-dmi.html:description">
<a href="#rm-class-x58-dmi.html:description">Description</a>
</h2>
DMI unit in the Intel® X58 Express Chipset.
<h2 id="rm-class-x58-dmi.html:interfaces-implemented">
<a href="#rm-class-x58-dmi.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pcie_device, transaction_translator, translation_flush
<h2 id="rm-class-x58-dmi.html:notifiers">
<a href="#rm-class-x58-dmi.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-dmi.html:dt:cell-change"><a href="#rm-class-x58-dmi.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-dmi.html:dt:object-delete"><a href="#rm-class-x58-dmi.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-dmi.html:dt:queue-change"><a href="#rm-class-x58-dmi.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
<dt id="rm-class-x58-dmi.html:dt:state-change"><a href="#rm-class-x58-dmi.html:dt:state-change">state-change</a></dt>
<dd>Notifier on potential DML state change</dd>
</dl>
<h2 id="rm-class-x58-dmi.html:port-objects">
<a href="#rm-class-x58-dmi.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-dmi.html:dt:bank-io_regs"><a href="#rm-class-x58-dmi.html:dt:bank-io_regs">bank.io_regs</a></dt>
<dd>
<a href="#rm-class-x58-dmi.html:x58-dmi.io_regs">x58-dmi.io_regs</a>
</dd>
<dt id="rm-class-x58-dmi.html:dt:bank-pcie_config"><a href="#rm-class-x58-dmi.html:dt:bank-pcie_config">bank.pcie_config</a></dt>
<dd>
<a href="#rm-class-x58-dmi.html:x58-dmi.pcie_config">x58-dmi.pcie_config</a>
</dd>
<dt id="rm-class-x58-dmi.html:dt:port-hreset"><a href="#rm-class-x58-dmi.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-x58-dmi.html:x58-dmi.HRESET">x58-dmi.HRESET</a>
</dd>
<dt id="rm-class-x58-dmi.html:dt:port-msg"><a href="#rm-class-x58-dmi.html:dt:port-msg">port.msg</a></dt>
<dd>
<a href="#rm-class-x58-dmi.html:x58-dmi.msg">x58-dmi.msg</a>
 – legacy PCI INTx message to pci_interrupt converter</dd>
<dt id="rm-class-x58-dmi.html:dt:port-phy"><a href="#rm-class-x58-dmi.html:dt:port-phy">port.phy</a></dt>
<dd>
<a href="#rm-class-x58-dmi.html:x58-dmi.phy">x58-dmi.phy</a>
</dd>
</dl>
<h2 id="rm-class-x58-dmi.html:commands-for-this-class">
<a href="#rm-class-x58-dmi.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-dmi.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-dmi.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-dmi.html:attributes">
<a href="#rm-class-x58-dmi.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-dmi.html:dt:default_remapping_unit"><a href="#rm-class-x58-dmi.html:dt:default_remapping_unit">
<i>default_remapping_unit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Default DMA remapping unit</dd>
<dt id="rm-class-x58-dmi.html:dt:downstream_target"><a href="#rm-class-x58-dmi.html:dt:downstream_target">
<i>downstream_target</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>PCIe Downstream Target
<p>
Required interfaces: <tt>pcie_port_control</tt>.</p></dd>
<dt id="rm-class-x58-dmi.html:dt:gfx_objs"><a href="#rm-class-x58-dmi.html:dt:gfx_objs">
<i>gfx_objs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of configuration objects from which transactions will be remapped using the graphics remapping unit</dd>
<dt id="rm-class-x58-dmi.html:dt:gfx_remapping_unit"><a href="#rm-class-x58-dmi.html:dt:gfx_remapping_unit">
<i>gfx_remapping_unit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Graphics DMA remapping unit</dd>
<dt id="rm-class-x58-dmi.html:dt:interrupt"><a href="#rm-class-x58-dmi.html:dt:interrupt">
<i>interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Target to receive PCIe Legacy Interrupts
<p>
Required interfaces: <tt>pci_interrupt</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-dmi.html:provided-by">
<a href="#rm-class-x58-dmi.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section>
<h2 id="rm-class-x58-dmi.html:x58-dmi.HRESET"><a href="#rm-class-x58-dmi.html:x58-dmi.HRESET">x58-dmi.HRESET</a></h2>
<h2 id="rm-class-x58-dmi.html:x58-dmi.io_regs"><a href="#rm-class-x58-dmi.html:x58-dmi.io_regs">x58-dmi.io_regs</a></h2>
<h2 id="rm-class-x58-dmi.html:x58-dmi.msg"><a href="#rm-class-x58-dmi.html:x58-dmi.msg">x58-dmi.msg</a></h2>
<h2 id="rm-class-x58-dmi.html:x58-dmi.pcie_config"><a href="#rm-class-x58-dmi.html:x58-dmi.pcie_config">x58-dmi.pcie_config</a></h2>
<h2 id="rm-class-x58-dmi.html:x58-dmi.phy"><a href="#rm-class-x58-dmi.html:x58-dmi.phy">x58-dmi.phy</a></h2></section><section class="page" id="rm-class-x58-dmi-legacy.html"><h1 id="rm-class-x58-dmi-legacy.html:x58-dmi-legacy"><a href="#rm-class-x58-dmi-legacy.html:x58-dmi-legacy">x58-dmi-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-dmi-legacy.html:description">
<a href="#rm-class-x58-dmi-legacy.html:description">Description</a>
</h2>
DMI unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-dmi-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-dmi-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_bridge, pci_device, pci_express
<h2 id="rm-class-x58-dmi-legacy.html:notifiers">
<a href="#rm-class-x58-dmi-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-dmi-legacy.html:dt:cell-change"><a href="#rm-class-x58-dmi-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-dmi-legacy.html:dt:object-delete"><a href="#rm-class-x58-dmi-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-dmi-legacy.html:dt:queue-change"><a href="#rm-class-x58-dmi-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-dmi-legacy.html:port-objects">
<a href="#rm-class-x58-dmi-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-dmi-legacy.html:dt:bank-io_regs"><a href="#rm-class-x58-dmi-legacy.html:dt:bank-io_regs">bank.io_regs</a></dt>
<dd>
<a href="#rm-class-x58-dmi-legacy.html:x58-dmi-legacy.io_regs">x58-dmi-legacy.io_regs</a>
</dd>
<dt id="rm-class-x58-dmi-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-dmi-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-dmi-legacy.html:x58-dmi-legacy.pci_config">x58-dmi-legacy.pci_config</a>
</dd>
<dt id="rm-class-x58-dmi-legacy.html:dt:port-corerst"><a href="#rm-class-x58-dmi-legacy.html:dt:port-corerst">port.corerst</a></dt>
<dd>
<a href="#rm-class-x58-dmi-legacy.html:x58-dmi-legacy.corerst">x58-dmi-legacy.corerst</a>
</dd>
</dl>
<h2 id="rm-class-x58-dmi-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-dmi-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-dmi-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-dmi-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-dmi-legacy.html:attributes">
<a href="#rm-class-x58-dmi-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-dmi-legacy.html:dt:config_registers"><a href="#rm-class-x58-dmi-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-dmi-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-dmi-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-dmi-legacy.html:dt:pci_bus"><a href="#rm-class-x58-dmi-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-dmi-legacy.html:provided-by">
<a href="#rm-class-x58-dmi-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-dmi-legacy.html:x58-dmi-legacy.corerst"><a href="#rm-class-x58-dmi-legacy.html:x58-dmi-legacy.corerst">x58-dmi-legacy.corerst</a></h2>
<h2 id="rm-class-x58-dmi-legacy.html:x58-dmi-legacy.io_regs"><a href="#rm-class-x58-dmi-legacy.html:x58-dmi-legacy.io_regs">x58-dmi-legacy.io_regs</a></h2>
<h2 id="rm-class-x58-dmi-legacy.html:x58-dmi-legacy.pci_config"><a href="#rm-class-x58-dmi-legacy.html:x58-dmi-legacy.pci_config">x58-dmi-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-ioxapic.html"><h1 id="rm-class-x58-ioxapic.html:x58-ioxapic"><a href="#rm-class-x58-ioxapic.html:x58-ioxapic">x58-ioxapic</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-ioxapic.html:description">
<a href="#rm-class-x58-ioxapic.html:description">Description</a>
</h2>
Intel® X58 Express Chipset I/OxAPIC Interrupt Controller.
<h2 id="rm-class-x58-ioxapic.html:interfaces-implemented">
<a href="#rm-class-x58-ioxapic.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pcie_device
<h2 id="rm-class-x58-ioxapic.html:notifiers">
<a href="#rm-class-x58-ioxapic.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-ioxapic.html:dt:cell-change"><a href="#rm-class-x58-ioxapic.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-ioxapic.html:dt:object-delete"><a href="#rm-class-x58-ioxapic.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-ioxapic.html:dt:queue-change"><a href="#rm-class-x58-ioxapic.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
<dt id="rm-class-x58-ioxapic.html:dt:state-change"><a href="#rm-class-x58-ioxapic.html:dt:state-change">state-change</a></dt>
<dd>Notifier on potential DML state change</dd>
</dl>
<h2 id="rm-class-x58-ioxapic.html:port-objects">
<a href="#rm-class-x58-ioxapic.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-ioxapic.html:dt:bank-pcie_config"><a href="#rm-class-x58-ioxapic.html:dt:bank-pcie_config">bank.pcie_config</a></dt>
<dd>
<a href="#rm-class-x58-ioxapic.html:x58-ioxapic.pcie_config">x58-ioxapic.pcie_config</a>
</dd>
<dt id="rm-class-x58-ioxapic.html:dt:ioapic"><a href="#rm-class-x58-ioxapic.html:dt:ioapic">ioapic</a></dt>
<dd>io-apic – IOAPIC object</dd>
<dt id="rm-class-x58-ioxapic.html:dt:port-hreset"><a href="#rm-class-x58-ioxapic.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-x58-ioxapic.html:x58-ioxapic.HRESET">x58-ioxapic.HRESET</a>
</dd>
<dt id="rm-class-x58-ioxapic.html:dt:port-phy"><a href="#rm-class-x58-ioxapic.html:dt:port-phy">port.phy</a></dt>
<dd>
<a href="#rm-class-x58-ioxapic.html:x58-ioxapic.phy">x58-ioxapic.phy</a>
</dd>
</dl>
<h2 id="rm-class-x58-ioxapic.html:commands-for-this-class">
<a href="#rm-class-x58-ioxapic.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-ioxapic.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-ioxapic.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-ioxapic.html:provided-by">
<a href="#rm-class-x58-ioxapic.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section>
<h2 id="rm-class-x58-ioxapic.html:x58-ioxapic.HRESET"><a href="#rm-class-x58-ioxapic.html:x58-ioxapic.HRESET">x58-ioxapic.HRESET</a></h2>
<h2 id="rm-class-x58-ioxapic.html:x58-ioxapic.pcie_config"><a href="#rm-class-x58-ioxapic.html:x58-ioxapic.pcie_config">x58-ioxapic.pcie_config</a></h2>
<h2 id="rm-class-x58-ioxapic.html:x58-ioxapic.phy"><a href="#rm-class-x58-ioxapic.html:x58-ioxapic.phy">x58-ioxapic.phy</a></h2></section><section class="page" id="rm-class-x58-ioxapic-legacy.html"><h1 id="rm-class-x58-ioxapic-legacy.html:x58-ioxapic-legacy"><a href="#rm-class-x58-ioxapic-legacy.html:x58-ioxapic-legacy">x58-ioxapic-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-ioxapic-legacy.html:description">
<a href="#rm-class-x58-ioxapic-legacy.html:description">Description</a>
</h2>
IOxAPIC unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-ioxapic-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-ioxapic-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58-ioxapic-legacy.html:notifiers">
<a href="#rm-class-x58-ioxapic-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-ioxapic-legacy.html:dt:cell-change"><a href="#rm-class-x58-ioxapic-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-ioxapic-legacy.html:dt:object-delete"><a href="#rm-class-x58-ioxapic-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-ioxapic-legacy.html:dt:queue-change"><a href="#rm-class-x58-ioxapic-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-ioxapic-legacy.html:port-objects">
<a href="#rm-class-x58-ioxapic-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-ioxapic-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-ioxapic-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-ioxapic-legacy.html:x58-ioxapic-legacy.pci_config">x58-ioxapic-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58-ioxapic-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-ioxapic-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-ioxapic-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-ioxapic-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-ioxapic-legacy.html:attributes">
<a href="#rm-class-x58-ioxapic-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-ioxapic-legacy.html:dt:config_registers"><a href="#rm-class-x58-ioxapic-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-ioxapic-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-ioxapic-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-ioxapic-legacy.html:dt:ioapic"><a href="#rm-class-x58-ioxapic-legacy.html:dt:ioapic">
<i>ioapic</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>IOAPIC object that implements the functionality.
<p>
Required interfaces: <tt>ioapic</tt>.</p></dd>
<dt id="rm-class-x58-ioxapic-legacy.html:dt:pci_bus"><a href="#rm-class-x58-ioxapic-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-ioxapic-legacy.html:provided-by">
<a href="#rm-class-x58-ioxapic-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-ioxapic-legacy.html:x58-ioxapic-legacy.pci_config"><a href="#rm-class-x58-ioxapic-legacy.html:x58-ioxapic-legacy.pci_config">x58-ioxapic-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-mb.html"><h1 id="rm-class-x58-mb.html:x58-mb"><a href="#rm-class-x58-mb.html:x58-mb">x58-mb</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-mb.html:description">
<a href="#rm-class-x58-mb.html:description">Description</a>
</h2>
X58 motherboard.
<h2 id="rm-class-x58-mb.html:interfaces-implemented">
<a href="#rm-class-x58-mb.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object
<h2 id="rm-class-x58-mb.html:notifiers">
<a href="#rm-class-x58-mb.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-mb.html:dt:cell-change"><a href="#rm-class-x58-mb.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-mb.html:dt:object-delete"><a href="#rm-class-x58-mb.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-mb.html:dt:queue-change"><a href="#rm-class-x58-mb.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-mb.html:commands-for-this-class">
<a href="#rm-class-x58-mb.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-mb.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-mb.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-mb.html:attributes">
<a href="#rm-class-x58-mb.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-mb.html:dt:rtc"><a href="#rm-class-x58-mb.html:dt:rtc">
<i>rtc</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>The rtc object, used for CMOS commands.</dd>
</dl>
<h2 id="rm-class-x58-mb.html:provided-by">
<a href="#rm-class-x58-mb.html:provided-by">Provided By</a>
</h2>
<a href="#mod.qsp-x86-bp.html">qsp-x86-bp</a>
</section></section><section class="page" id="rm-class-x58-pcie-port.html"><h1 id="rm-class-x58-pcie-port.html:x58-pcie-port"><a href="#rm-class-x58-pcie-port.html:x58-pcie-port">x58-pcie-port</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-pcie-port.html:description">
<a href="#rm-class-x58-pcie-port.html:description">Description</a>
</h2>
PCI Express Root Port unit in the Intel® X58 Express Chipset.
<h2 id="rm-class-x58-pcie-port.html:interfaces-implemented">
<a href="#rm-class-x58-pcie-port.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pcie_device, pcie_hotplug_events, transaction_translator, translation_flush
<h2 id="rm-class-x58-pcie-port.html:notifiers">
<a href="#rm-class-x58-pcie-port.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-pcie-port.html:dt:cell-change"><a href="#rm-class-x58-pcie-port.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-pcie-port.html:dt:object-delete"><a href="#rm-class-x58-pcie-port.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-pcie-port.html:dt:queue-change"><a href="#rm-class-x58-pcie-port.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
<dt id="rm-class-x58-pcie-port.html:dt:state-change"><a href="#rm-class-x58-pcie-port.html:dt:state-change">state-change</a></dt>
<dd>Notifier on potential DML state change</dd>
</dl>
<h2 id="rm-class-x58-pcie-port.html:port-objects">
<a href="#rm-class-x58-pcie-port.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-pcie-port.html:dt:bank-pcie_config"><a href="#rm-class-x58-pcie-port.html:dt:bank-pcie_config">bank.pcie_config</a></dt>
<dd>
<a href="#rm-class-x58-pcie-port.html:x58-pcie-port.pcie_config">x58-pcie-port.pcie_config</a>
</dd>
<dt id="rm-class-x58-pcie-port.html:dt:downstream_port"><a href="#rm-class-x58-pcie-port.html:dt:downstream_port">downstream_port</a></dt>
<dd>pcie-downstream-port-legacy</dd>
<dt id="rm-class-x58-pcie-port.html:dt:port-hreset"><a href="#rm-class-x58-pcie-port.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-x58-pcie-port.html:x58-pcie-port.HRESET">x58-pcie-port.HRESET</a>
</dd>
<dt id="rm-class-x58-pcie-port.html:dt:port-upstream_message"><a href="#rm-class-x58-pcie-port.html:dt:port-upstream_message">port.upstream_message</a></dt>
<dd>
<a href="#rm-class-x58-pcie-port.html:x58-pcie-port.upstream_message">x58-pcie-port.upstream_message</a>
 – consumes Upstream PCIe Messages</dd>
<dt id="rm-class-x58-pcie-port.html:dt:port-upstream_message_router"><a href="#rm-class-x58-pcie-port.html:dt:port-upstream_message_router">port.upstream_message_router</a></dt>
<dd>
<a href="#rm-class-x58-pcie-port.html:x58-pcie-port.upstream_message_router">x58-pcie-port.upstream_message_router</a>
</dd>
</dl>
<h2 id="rm-class-x58-pcie-port.html:commands-for-this-class">
<a href="#rm-class-x58-pcie-port.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-pcie-port.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-pcie-port.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-pcie-port.html:attributes">
<a href="#rm-class-x58-pcie-port.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-pcie-port.html:dt:link_width"><a href="#rm-class-x58-pcie-port.html:dt:link_width">
<i>link_width</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>i</code>
<br>Link Width as reflected in Link Capabilities and Link Status registers</dd>
<dt id="rm-class-x58-pcie-port.html:dt:port_index"><a href="#rm-class-x58-pcie-port.html:dt:port_index">
<i>port_index</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The index of this port, must be in the range 1-10</dd>
</dl>
<h2 id="rm-class-x58-pcie-port.html:provided-by">
<a href="#rm-class-x58-pcie-port.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section>
<h2 id="rm-class-x58-pcie-port.html:x58-pcie-port.HRESET"><a href="#rm-class-x58-pcie-port.html:x58-pcie-port.HRESET">x58-pcie-port.HRESET</a></h2>
<h2 id="rm-class-x58-pcie-port.html:x58-pcie-port.pcie_config"><a href="#rm-class-x58-pcie-port.html:x58-pcie-port.pcie_config">x58-pcie-port.pcie_config</a></h2>
<h2 id="rm-class-x58-pcie-port.html:x58-pcie-port.upstream_message"><a href="#rm-class-x58-pcie-port.html:x58-pcie-port.upstream_message">x58-pcie-port.upstream_message</a></h2>
<h2 id="rm-class-x58-pcie-port.html:x58-pcie-port.upstream_message_router"><a href="#rm-class-x58-pcie-port.html:x58-pcie-port.upstream_message_router">x58-pcie-port.upstream_message_router</a></h2></section><section class="page" id="rm-class-x58-pcie-port-acs.html"><h1 id="rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs"><a href="#rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs">x58-pcie-port-acs</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-pcie-port-acs.html:description">
<a href="#rm-class-x58-pcie-port-acs.html:description">Description</a>
</h2>
PCI Express Root Port unit in the Intel® X58 Express Chipset modified to include an ACS capability.
<h2 id="rm-class-x58-pcie-port-acs.html:interfaces-implemented">
<a href="#rm-class-x58-pcie-port-acs.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pcie_device, pcie_hotplug_events, transaction_translator, translation_flush
<h2 id="rm-class-x58-pcie-port-acs.html:notifiers">
<a href="#rm-class-x58-pcie-port-acs.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-pcie-port-acs.html:dt:cell-change"><a href="#rm-class-x58-pcie-port-acs.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-pcie-port-acs.html:dt:object-delete"><a href="#rm-class-x58-pcie-port-acs.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-pcie-port-acs.html:dt:queue-change"><a href="#rm-class-x58-pcie-port-acs.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
<dt id="rm-class-x58-pcie-port-acs.html:dt:state-change"><a href="#rm-class-x58-pcie-port-acs.html:dt:state-change">state-change</a></dt>
<dd>Notifier on potential DML state change</dd>
</dl>
<h2 id="rm-class-x58-pcie-port-acs.html:port-objects">
<a href="#rm-class-x58-pcie-port-acs.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-pcie-port-acs.html:dt:bank-pcie_config"><a href="#rm-class-x58-pcie-port-acs.html:dt:bank-pcie_config">bank.pcie_config</a></dt>
<dd>
<a href="#rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs.pcie_config">x58-pcie-port-acs.pcie_config</a>
</dd>
<dt id="rm-class-x58-pcie-port-acs.html:dt:downstream_port"><a href="#rm-class-x58-pcie-port-acs.html:dt:downstream_port">downstream_port</a></dt>
<dd>pcie-downstream-port-legacy</dd>
<dt id="rm-class-x58-pcie-port-acs.html:dt:port-hreset"><a href="#rm-class-x58-pcie-port-acs.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs.HRESET">x58-pcie-port-acs.HRESET</a>
</dd>
<dt id="rm-class-x58-pcie-port-acs.html:dt:port-upstream_message"><a href="#rm-class-x58-pcie-port-acs.html:dt:port-upstream_message">port.upstream_message</a></dt>
<dd>
<a href="#rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs.upstream_message">x58-pcie-port-acs.upstream_message</a>
 – consumes Upstream PCIe Messages</dd>
<dt id="rm-class-x58-pcie-port-acs.html:dt:port-upstream_message_router"><a href="#rm-class-x58-pcie-port-acs.html:dt:port-upstream_message_router">port.upstream_message_router</a></dt>
<dd>
<a href="#rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs.upstream_message_router">x58-pcie-port-acs.upstream_message_router</a>
</dd>
</dl>
<h2 id="rm-class-x58-pcie-port-acs.html:attributes">
<a href="#rm-class-x58-pcie-port-acs.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-pcie-port-acs.html:dt:link_width"><a href="#rm-class-x58-pcie-port-acs.html:dt:link_width">
<i>link_width</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>i</code>
<br>Link Width as reflected in Link Capabilities and Link Status registers</dd>
<dt id="rm-class-x58-pcie-port-acs.html:dt:port_index"><a href="#rm-class-x58-pcie-port-acs.html:dt:port_index">
<i>port_index</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The index of this port, must be in the range 1-10</dd>
</dl>
<h2 id="rm-class-x58-pcie-port-acs.html:provided-by">
<a href="#rm-class-x58-pcie-port-acs.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section>
<h2 id="rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs.HRESET"><a href="#rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs.HRESET">x58-pcie-port-acs.HRESET</a></h2>
<h2 id="rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs.pcie_config"><a href="#rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs.pcie_config">x58-pcie-port-acs.pcie_config</a></h2>
<h2 id="rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs.upstream_message"><a href="#rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs.upstream_message">x58-pcie-port-acs.upstream_message</a></h2>
<h2 id="rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs.upstream_message_router"><a href="#rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs.upstream_message_router">x58-pcie-port-acs.upstream_message_router</a></h2></section><section class="page" id="rm-class-x58-pcie-port-legacy.html"><h1 id="rm-class-x58-pcie-port-legacy.html:x58-pcie-port-legacy"><a href="#rm-class-x58-pcie-port-legacy.html:x58-pcie-port-legacy">x58-pcie-port-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-pcie-port-legacy.html:description">
<a href="#rm-class-x58-pcie-port-legacy.html:description">Description</a>
</h2>
PCI Express Root Port unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-pcie-port-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-pcie-port-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, bridge, io_memory, pci_bridge, pci_device, pci_express, pci_upstream
<h2 id="rm-class-x58-pcie-port-legacy.html:notifiers">
<a href="#rm-class-x58-pcie-port-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-pcie-port-legacy.html:dt:cell-change"><a href="#rm-class-x58-pcie-port-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-pcie-port-legacy.html:dt:object-delete"><a href="#rm-class-x58-pcie-port-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-pcie-port-legacy.html:dt:queue-change"><a href="#rm-class-x58-pcie-port-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-pcie-port-legacy.html:port-objects">
<a href="#rm-class-x58-pcie-port-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-pcie-port-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-pcie-port-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-pcie-port-legacy.html:x58-pcie-port-legacy.pci_config">x58-pcie-port-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58-pcie-port-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-pcie-port-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-pcie-port-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-pcie-port-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-pcie-port-legacy.html:attributes">
<a href="#rm-class-x58-pcie-port-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-pcie-port-legacy.html:dt:config_registers"><a href="#rm-class-x58-pcie-port-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-pcie-port-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-pcie-port-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-pcie-port-legacy.html:dt:mapping_setup"><a href="#rm-class-x58-pcie-port-legacy.html:dt:mapping_setup">
<i>mapping_setup</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{15}]</code>
<br>Attributes for the different bridge mappings: io-memory up/down, memory up/down, prefetchable memory down: (<i>io_down.priority</i>, <i>io_down.align_size</i>, <i>io_down.endian</i>, <i>mem_down.priority</i>, <i>mem_down.align_size</i>, <i>mem_down.endian</i>, <i>pref_down.priority</i>, <i>pref_down.align_size</i>, <i>pref_down.endian</i>, <i>io_up.priority</i>, <i>io_up.align_size</i>, <i>io_up.endian</i>, <i>mem_up.priority</i>, <i>mem_up.align_size</i>, <i>mem_up.endian</i>)</dd>
<dt id="rm-class-x58-pcie-port-legacy.html:dt:pci_bus"><a href="#rm-class-x58-pcie-port-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
<dt id="rm-class-x58-pcie-port-legacy.html:dt:secondary_bus"><a href="#rm-class-x58-pcie-port-legacy.html:dt:secondary_bus">
<i>secondary_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Secondary bus
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_downstream</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-pcie-port-legacy.html:provided-by">
<a href="#rm-class-x58-pcie-port-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-pcie-port-legacy.html:x58-pcie-port-legacy.pci_config"><a href="#rm-class-x58-pcie-port-legacy.html:x58-pcie-port-legacy.pci_config">x58-pcie-port-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-qpi-arch.html"><h1 id="rm-class-x58-qpi-arch.html:x58-qpi-arch"><a href="#rm-class-x58-qpi-arch.html:x58-qpi-arch">x58-qpi-arch</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-qpi-arch.html:description">
<a href="#rm-class-x58-qpi-arch.html:description">Description</a>
</h2>
Intel® QuickPath Architecture Non-Core and System Address Decoder Registers in the Core™ i7 processor.
<h2 id="rm-class-x58-qpi-arch.html:interfaces-implemented">
<a href="#rm-class-x58-qpi-arch.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pcie_device
<h2 id="rm-class-x58-qpi-arch.html:notifiers">
<a href="#rm-class-x58-qpi-arch.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-arch.html:dt:cell-change"><a href="#rm-class-x58-qpi-arch.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-qpi-arch.html:dt:object-delete"><a href="#rm-class-x58-qpi-arch.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-qpi-arch.html:dt:queue-change"><a href="#rm-class-x58-qpi-arch.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
<dt id="rm-class-x58-qpi-arch.html:dt:state-change"><a href="#rm-class-x58-qpi-arch.html:dt:state-change">state-change</a></dt>
<dd>Notifier on potential DML state change</dd>
</dl>
<h2 id="rm-class-x58-qpi-arch.html:port-objects">
<a href="#rm-class-x58-qpi-arch.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-arch.html:dt:bank-f0"><a href="#rm-class-x58-qpi-arch.html:dt:bank-f0">bank.f0</a></dt>
<dd>
<a href="#rm-class-x58-qpi-arch.html:x58-qpi-arch.f0">x58-qpi-arch.f0</a>
 – non-core registers</dd>
<dt id="rm-class-x58-qpi-arch.html:dt:bank-f1"><a href="#rm-class-x58-qpi-arch.html:dt:bank-f1">bank.f1</a></dt>
<dd>
<a href="#rm-class-x58-qpi-arch.html:x58-qpi-arch.f1">x58-qpi-arch.f1</a>
 – system address decoder registers</dd>
<dt id="rm-class-x58-qpi-arch.html:dt:port-hreset"><a href="#rm-class-x58-qpi-arch.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-x58-qpi-arch.html:x58-qpi-arch.HRESET">x58-qpi-arch.HRESET</a>
</dd>
<dt id="rm-class-x58-qpi-arch.html:dt:port-mcfg"><a href="#rm-class-x58-qpi-arch.html:dt:port-mcfg">port.mcfg</a></dt>
<dd>
<a href="#rm-class-x58-qpi-arch.html:x58-qpi-arch.mcfg">x58-qpi-arch.mcfg</a>
</dd>
<dt id="rm-class-x58-qpi-arch.html:dt:port-phy"><a href="#rm-class-x58-qpi-arch.html:dt:port-phy">port.phy</a></dt>
<dd>
<a href="#rm-class-x58-qpi-arch.html:x58-qpi-arch.phy">x58-qpi-arch.phy</a>
</dd>
</dl>
<h2 id="rm-class-x58-qpi-arch.html:commands-for-this-class">
<a href="#rm-class-x58-qpi-arch.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-qpi-arch.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-arch.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-qpi-arch.html:attributes">
<a href="#rm-class-x58-qpi-arch.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-arch.html:dt:cfg_space"><a href="#rm-class-x58-qpi-arch.html:dt:cfg_space">
<i>cfg_space</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Downstream PCIe Config space, mapped by PCIEXBAR</dd>
</dl>
<h2 id="rm-class-x58-qpi-arch.html:provided-by">
<a href="#rm-class-x58-qpi-arch.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section>
<h2 id="rm-class-x58-qpi-arch.html:x58-qpi-arch.HRESET"><a href="#rm-class-x58-qpi-arch.html:x58-qpi-arch.HRESET">x58-qpi-arch.HRESET</a></h2>
<h2 id="rm-class-x58-qpi-arch.html:x58-qpi-arch.f0"><a href="#rm-class-x58-qpi-arch.html:x58-qpi-arch.f0">x58-qpi-arch.f0</a></h2>
<h2 id="rm-class-x58-qpi-arch.html:x58-qpi-arch.f1"><a href="#rm-class-x58-qpi-arch.html:x58-qpi-arch.f1">x58-qpi-arch.f1</a></h2>
<h2 id="rm-class-x58-qpi-arch.html:x58-qpi-arch.mcfg"><a href="#rm-class-x58-qpi-arch.html:x58-qpi-arch.mcfg">x58-qpi-arch.mcfg</a></h2>
<h2 id="rm-class-x58-qpi-arch.html:x58-qpi-arch.phy"><a href="#rm-class-x58-qpi-arch.html:x58-qpi-arch.phy">x58-qpi-arch.phy</a></h2></section><section class="page" id="rm-class-x58-qpi-ncr-f0-legacy.html"><h1 id="rm-class-x58-qpi-ncr-f0-legacy.html:x58-qpi-ncr-f0-legacy"><a href="#rm-class-x58-qpi-ncr-f0-legacy.html:x58-qpi-ncr-f0-legacy">x58-qpi-ncr-f0-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-qpi-ncr-f0-legacy.html:description">
<a href="#rm-class-x58-qpi-ncr-f0-legacy.html:description">Description</a>
</h2>
QuckPath Interconnect Non-Core Registers in the Intel® Core™ i7 processor - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-qpi-ncr-f0-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-qpi-ncr-f0-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58-qpi-ncr-f0-legacy.html:notifiers">
<a href="#rm-class-x58-qpi-ncr-f0-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-ncr-f0-legacy.html:dt:cell-change"><a href="#rm-class-x58-qpi-ncr-f0-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-qpi-ncr-f0-legacy.html:dt:object-delete"><a href="#rm-class-x58-qpi-ncr-f0-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-qpi-ncr-f0-legacy.html:dt:queue-change"><a href="#rm-class-x58-qpi-ncr-f0-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-qpi-ncr-f0-legacy.html:port-objects">
<a href="#rm-class-x58-qpi-ncr-f0-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-ncr-f0-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-qpi-ncr-f0-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-qpi-ncr-f0-legacy.html:x58-qpi-ncr-f0-legacy.pci_config">x58-qpi-ncr-f0-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58-qpi-ncr-f0-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-qpi-ncr-f0-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-qpi-ncr-f0-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-ncr-f0-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-qpi-ncr-f0-legacy.html:attributes">
<a href="#rm-class-x58-qpi-ncr-f0-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-ncr-f0-legacy.html:dt:config_registers"><a href="#rm-class-x58-qpi-ncr-f0-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-qpi-ncr-f0-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-qpi-ncr-f0-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-qpi-ncr-f0-legacy.html:dt:pci_bus"><a href="#rm-class-x58-qpi-ncr-f0-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-qpi-ncr-f0-legacy.html:provided-by">
<a href="#rm-class-x58-qpi-ncr-f0-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-qpi-ncr-f0-legacy.html:x58-qpi-ncr-f0-legacy.pci_config"><a href="#rm-class-x58-qpi-ncr-f0-legacy.html:x58-qpi-ncr-f0-legacy.pci_config">x58-qpi-ncr-f0-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-qpi-port.html"><h1 id="rm-class-x58-qpi-port.html:x58-qpi-port"><a href="#rm-class-x58-qpi-port.html:x58-qpi-port">x58-qpi-port</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-qpi-port.html:description">
<a href="#rm-class-x58-qpi-port.html:description">Description</a>
</h2>
QuickPath Interconnect Port in the Intel® X58 Express Chipset.
<h2 id="rm-class-x58-qpi-port.html:interfaces-implemented">
<a href="#rm-class-x58-qpi-port.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pcie_device
<h2 id="rm-class-x58-qpi-port.html:notifiers">
<a href="#rm-class-x58-qpi-port.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port.html:dt:cell-change"><a href="#rm-class-x58-qpi-port.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-qpi-port.html:dt:object-delete"><a href="#rm-class-x58-qpi-port.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-qpi-port.html:dt:queue-change"><a href="#rm-class-x58-qpi-port.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
<dt id="rm-class-x58-qpi-port.html:dt:state-change"><a href="#rm-class-x58-qpi-port.html:dt:state-change">state-change</a></dt>
<dd>Notifier on potential DML state change</dd>
</dl>
<h2 id="rm-class-x58-qpi-port.html:port-objects">
<a href="#rm-class-x58-qpi-port.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port.html:dt:bank-pcie_config-0-1"><a href="#rm-class-x58-qpi-port.html:dt:bank-pcie_config-0-1">bank.pcie_config[0..1]</a></dt>
<dd>
<a href="#rm-class-x58-qpi-port.html:x58-qpi-port.pcie_config">x58-qpi-port.pcie_config</a>
</dd>
<dt id="rm-class-x58-qpi-port.html:dt:port-hreset"><a href="#rm-class-x58-qpi-port.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-x58-qpi-port.html:x58-qpi-port.HRESET">x58-qpi-port.HRESET</a>
</dd>
<dt id="rm-class-x58-qpi-port.html:dt:port-phy"><a href="#rm-class-x58-qpi-port.html:dt:port-phy">port.phy</a></dt>
<dd>
<a href="#rm-class-x58-qpi-port.html:x58-qpi-port.phy">x58-qpi-port.phy</a>
</dd>
</dl>
<h2 id="rm-class-x58-qpi-port.html:commands-for-this-class">
<a href="#rm-class-x58-qpi-port.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-qpi-port.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-qpi-port.html:provided-by">
<a href="#rm-class-x58-qpi-port.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section>
<h2 id="rm-class-x58-qpi-port.html:x58-qpi-port.HRESET"><a href="#rm-class-x58-qpi-port.html:x58-qpi-port.HRESET">x58-qpi-port.HRESET</a></h2>
<h2 id="rm-class-x58-qpi-port.html:x58-qpi-port.pcie_config"><a href="#rm-class-x58-qpi-port.html:x58-qpi-port.pcie_config">x58-qpi-port.pcie_config</a></h2>
<h2 id="rm-class-x58-qpi-port.html:x58-qpi-port.phy"><a href="#rm-class-x58-qpi-port.html:x58-qpi-port.phy">x58-qpi-port.phy</a></h2></section><section class="page" id="rm-class-x58-qpi-port0-f0-legacy.html"><h1 id="rm-class-x58-qpi-port0-f0-legacy.html:x58-qpi-port0-f0-legacy"><a href="#rm-class-x58-qpi-port0-f0-legacy.html:x58-qpi-port0-f0-legacy">x58-qpi-port0-f0-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-qpi-port0-f0-legacy.html:description">
<a href="#rm-class-x58-qpi-port0-f0-legacy.html:description">Description</a>
</h2>
QuckPath Interconnect Port 0 Function 0 unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-qpi-port0-f0-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-qpi-port0-f0-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58-qpi-port0-f0-legacy.html:notifiers">
<a href="#rm-class-x58-qpi-port0-f0-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port0-f0-legacy.html:dt:cell-change"><a href="#rm-class-x58-qpi-port0-f0-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-qpi-port0-f0-legacy.html:dt:object-delete"><a href="#rm-class-x58-qpi-port0-f0-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-qpi-port0-f0-legacy.html:dt:queue-change"><a href="#rm-class-x58-qpi-port0-f0-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-qpi-port0-f0-legacy.html:port-objects">
<a href="#rm-class-x58-qpi-port0-f0-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port0-f0-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-qpi-port0-f0-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-qpi-port0-f0-legacy.html:x58-qpi-port0-f0-legacy.pci_config">x58-qpi-port0-f0-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58-qpi-port0-f0-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-qpi-port0-f0-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-qpi-port0-f0-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port0-f0-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-qpi-port0-f0-legacy.html:attributes">
<a href="#rm-class-x58-qpi-port0-f0-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port0-f0-legacy.html:dt:config_registers"><a href="#rm-class-x58-qpi-port0-f0-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-qpi-port0-f0-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-qpi-port0-f0-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-qpi-port0-f0-legacy.html:dt:pci_bus"><a href="#rm-class-x58-qpi-port0-f0-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-qpi-port0-f0-legacy.html:provided-by">
<a href="#rm-class-x58-qpi-port0-f0-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-qpi-port0-f0-legacy.html:x58-qpi-port0-f0-legacy.pci_config"><a href="#rm-class-x58-qpi-port0-f0-legacy.html:x58-qpi-port0-f0-legacy.pci_config">x58-qpi-port0-f0-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-qpi-port0-f1-legacy.html"><h1 id="rm-class-x58-qpi-port0-f1-legacy.html:x58-qpi-port0-f1-legacy"><a href="#rm-class-x58-qpi-port0-f1-legacy.html:x58-qpi-port0-f1-legacy">x58-qpi-port0-f1-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-qpi-port0-f1-legacy.html:description">
<a href="#rm-class-x58-qpi-port0-f1-legacy.html:description">Description</a>
</h2>
QuckPath Interconnect Port 0 Function 1 unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-qpi-port0-f1-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-qpi-port0-f1-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58-qpi-port0-f1-legacy.html:notifiers">
<a href="#rm-class-x58-qpi-port0-f1-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port0-f1-legacy.html:dt:cell-change"><a href="#rm-class-x58-qpi-port0-f1-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-qpi-port0-f1-legacy.html:dt:object-delete"><a href="#rm-class-x58-qpi-port0-f1-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-qpi-port0-f1-legacy.html:dt:queue-change"><a href="#rm-class-x58-qpi-port0-f1-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-qpi-port0-f1-legacy.html:port-objects">
<a href="#rm-class-x58-qpi-port0-f1-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port0-f1-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-qpi-port0-f1-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-qpi-port0-f1-legacy.html:x58-qpi-port0-f1-legacy.pci_config">x58-qpi-port0-f1-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58-qpi-port0-f1-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-qpi-port0-f1-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-qpi-port0-f1-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port0-f1-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-qpi-port0-f1-legacy.html:attributes">
<a href="#rm-class-x58-qpi-port0-f1-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port0-f1-legacy.html:dt:config_registers"><a href="#rm-class-x58-qpi-port0-f1-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-qpi-port0-f1-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-qpi-port0-f1-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-qpi-port0-f1-legacy.html:dt:pci_bus"><a href="#rm-class-x58-qpi-port0-f1-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-qpi-port0-f1-legacy.html:provided-by">
<a href="#rm-class-x58-qpi-port0-f1-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-qpi-port0-f1-legacy.html:x58-qpi-port0-f1-legacy.pci_config"><a href="#rm-class-x58-qpi-port0-f1-legacy.html:x58-qpi-port0-f1-legacy.pci_config">x58-qpi-port0-f1-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-qpi-port1-f0-legacy.html"><h1 id="rm-class-x58-qpi-port1-f0-legacy.html:x58-qpi-port1-f0-legacy"><a href="#rm-class-x58-qpi-port1-f0-legacy.html:x58-qpi-port1-f0-legacy">x58-qpi-port1-f0-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-qpi-port1-f0-legacy.html:description">
<a href="#rm-class-x58-qpi-port1-f0-legacy.html:description">Description</a>
</h2>
QuckPath Interconnect Port 1 Function 0 unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-qpi-port1-f0-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-qpi-port1-f0-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58-qpi-port1-f0-legacy.html:notifiers">
<a href="#rm-class-x58-qpi-port1-f0-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port1-f0-legacy.html:dt:cell-change"><a href="#rm-class-x58-qpi-port1-f0-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-qpi-port1-f0-legacy.html:dt:object-delete"><a href="#rm-class-x58-qpi-port1-f0-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-qpi-port1-f0-legacy.html:dt:queue-change"><a href="#rm-class-x58-qpi-port1-f0-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-qpi-port1-f0-legacy.html:port-objects">
<a href="#rm-class-x58-qpi-port1-f0-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port1-f0-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-qpi-port1-f0-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-qpi-port1-f0-legacy.html:x58-qpi-port1-f0-legacy.pci_config">x58-qpi-port1-f0-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58-qpi-port1-f0-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-qpi-port1-f0-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-qpi-port1-f0-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port1-f0-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-qpi-port1-f0-legacy.html:attributes">
<a href="#rm-class-x58-qpi-port1-f0-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port1-f0-legacy.html:dt:config_registers"><a href="#rm-class-x58-qpi-port1-f0-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-qpi-port1-f0-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-qpi-port1-f0-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-qpi-port1-f0-legacy.html:dt:pci_bus"><a href="#rm-class-x58-qpi-port1-f0-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-qpi-port1-f0-legacy.html:provided-by">
<a href="#rm-class-x58-qpi-port1-f0-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-qpi-port1-f0-legacy.html:x58-qpi-port1-f0-legacy.pci_config"><a href="#rm-class-x58-qpi-port1-f0-legacy.html:x58-qpi-port1-f0-legacy.pci_config">x58-qpi-port1-f0-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-qpi-port1-f1-legacy.html"><h1 id="rm-class-x58-qpi-port1-f1-legacy.html:x58-qpi-port1-f1-legacy"><a href="#rm-class-x58-qpi-port1-f1-legacy.html:x58-qpi-port1-f1-legacy">x58-qpi-port1-f1-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-qpi-port1-f1-legacy.html:description">
<a href="#rm-class-x58-qpi-port1-f1-legacy.html:description">Description</a>
</h2>
QuckPath Interconnect Port 1 Function 1 unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-qpi-port1-f1-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-qpi-port1-f1-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58-qpi-port1-f1-legacy.html:notifiers">
<a href="#rm-class-x58-qpi-port1-f1-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port1-f1-legacy.html:dt:cell-change"><a href="#rm-class-x58-qpi-port1-f1-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-qpi-port1-f1-legacy.html:dt:object-delete"><a href="#rm-class-x58-qpi-port1-f1-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-qpi-port1-f1-legacy.html:dt:queue-change"><a href="#rm-class-x58-qpi-port1-f1-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-qpi-port1-f1-legacy.html:port-objects">
<a href="#rm-class-x58-qpi-port1-f1-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port1-f1-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-qpi-port1-f1-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-qpi-port1-f1-legacy.html:x58-qpi-port1-f1-legacy.pci_config">x58-qpi-port1-f1-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58-qpi-port1-f1-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-qpi-port1-f1-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-qpi-port1-f1-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-port1-f1-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-qpi-port1-f1-legacy.html:attributes">
<a href="#rm-class-x58-qpi-port1-f1-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-port1-f1-legacy.html:dt:config_registers"><a href="#rm-class-x58-qpi-port1-f1-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-qpi-port1-f1-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-qpi-port1-f1-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-qpi-port1-f1-legacy.html:dt:pci_bus"><a href="#rm-class-x58-qpi-port1-f1-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-qpi-port1-f1-legacy.html:provided-by">
<a href="#rm-class-x58-qpi-port1-f1-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-qpi-port1-f1-legacy.html:x58-qpi-port1-f1-legacy.pci_config"><a href="#rm-class-x58-qpi-port1-f1-legacy.html:x58-qpi-port1-f1-legacy.pci_config">x58-qpi-port1-f1-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-qpi-sad-f1-legacy.html"><h1 id="rm-class-x58-qpi-sad-f1-legacy.html:x58-qpi-sad-f1-legacy"><a href="#rm-class-x58-qpi-sad-f1-legacy.html:x58-qpi-sad-f1-legacy">x58-qpi-sad-f1-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-qpi-sad-f1-legacy.html:description">
<a href="#rm-class-x58-qpi-sad-f1-legacy.html:description">Description</a>
</h2>
QuickPath Interconnect System Address Decoder Registers in the Intel® Core™ i7 processor - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-qpi-sad-f1-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-qpi-sad-f1-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58-qpi-sad-f1-legacy.html:notifiers">
<a href="#rm-class-x58-qpi-sad-f1-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-sad-f1-legacy.html:dt:cell-change"><a href="#rm-class-x58-qpi-sad-f1-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-qpi-sad-f1-legacy.html:dt:object-delete"><a href="#rm-class-x58-qpi-sad-f1-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-qpi-sad-f1-legacy.html:dt:queue-change"><a href="#rm-class-x58-qpi-sad-f1-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-qpi-sad-f1-legacy.html:port-objects">
<a href="#rm-class-x58-qpi-sad-f1-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-sad-f1-legacy.html:dt:bank-mcfg"><a href="#rm-class-x58-qpi-sad-f1-legacy.html:dt:bank-mcfg">bank.mcfg</a></dt>
<dd>
<a href="#rm-class-x58-qpi-sad-f1-legacy.html:x58-qpi-sad-f1-legacy.mcfg">x58-qpi-sad-f1-legacy.mcfg</a>
</dd>
<dt id="rm-class-x58-qpi-sad-f1-legacy.html:dt:bank-pci_config"><a href="#rm-class-x58-qpi-sad-f1-legacy.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-qpi-sad-f1-legacy.html:x58-qpi-sad-f1-legacy.pci_config">x58-qpi-sad-f1-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58-qpi-sad-f1-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-qpi-sad-f1-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-qpi-sad-f1-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-qpi-sad-f1-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-qpi-sad-f1-legacy.html:attributes">
<a href="#rm-class-x58-qpi-sad-f1-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-qpi-sad-f1-legacy.html:dt:config_registers"><a href="#rm-class-x58-qpi-sad-f1-legacy.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58-qpi-sad-f1-legacy.html:dt:expansion_rom_size"><a href="#rm-class-x58-qpi-sad-f1-legacy.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58-qpi-sad-f1-legacy.html:dt:pci_bus"><a href="#rm-class-x58-qpi-sad-f1-legacy.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
<dt id="rm-class-x58-qpi-sad-f1-legacy.html:dt:socket_id"><a href="#rm-class-x58-qpi-sad-f1-legacy.html:dt:socket_id">
<i>socket_id</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>socket number</dd>
</dl>
<h2 id="rm-class-x58-qpi-sad-f1-legacy.html:provided-by">
<a href="#rm-class-x58-qpi-sad-f1-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-qpi-sad-f1-legacy.html:x58-qpi-sad-f1-legacy.mcfg"><a href="#rm-class-x58-qpi-sad-f1-legacy.html:x58-qpi-sad-f1-legacy.mcfg">x58-qpi-sad-f1-legacy.mcfg</a></h2>
<h2 id="rm-class-x58-qpi-sad-f1-legacy.html:x58-qpi-sad-f1-legacy.pci_config"><a href="#rm-class-x58-qpi-sad-f1-legacy.html:x58-qpi-sad-f1-legacy.pci_config">x58-qpi-sad-f1-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58-remap-dispatcher-legacy.html"><h1 id="rm-class-x58-remap-dispatcher-legacy.html:x58-remap-dispatcher-legacy"><a href="#rm-class-x58-remap-dispatcher-legacy.html:x58-remap-dispatcher-legacy">x58-remap-dispatcher-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-remap-dispatcher-legacy.html:description">
<a href="#rm-class-x58-remap-dispatcher-legacy.html:description">Description</a>
</h2>
Translate dispatcher unit. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-remap-dispatcher-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-remap-dispatcher-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pci_upstream
<h2 id="rm-class-x58-remap-dispatcher-legacy.html:notifiers">
<a href="#rm-class-x58-remap-dispatcher-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-remap-dispatcher-legacy.html:dt:cell-change"><a href="#rm-class-x58-remap-dispatcher-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-remap-dispatcher-legacy.html:dt:object-delete"><a href="#rm-class-x58-remap-dispatcher-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-remap-dispatcher-legacy.html:dt:queue-change"><a href="#rm-class-x58-remap-dispatcher-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-remap-dispatcher-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-remap-dispatcher-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-remap-dispatcher-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-remap-dispatcher-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-remap-dispatcher-legacy.html:attributes">
<a href="#rm-class-x58-remap-dispatcher-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-remap-dispatcher-legacy.html:dt:default_remapping_unit"><a href="#rm-class-x58-remap-dispatcher-legacy.html:dt:default_remapping_unit">
<i>default_remapping_unit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The default dma remapping unit.
<p>
Required interfaces: <tt>pci_upstream</tt>.</p></dd>
<dt id="rm-class-x58-remap-dispatcher-legacy.html:dt:gfx_objs"><a href="#rm-class-x58-remap-dispatcher-legacy.html:dt:gfx_objs">
<i>gfx_objs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of configuration objects from which transactions will be remapped using the GFX remap unit.</dd>
<dt id="rm-class-x58-remap-dispatcher-legacy.html:dt:gfx_remapping_unit"><a href="#rm-class-x58-remap-dispatcher-legacy.html:dt:gfx_remapping_unit">
<i>gfx_remapping_unit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The dma remapping unit used for gfx.
<p>
Required interfaces: <tt>pci_upstream</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58-remap-dispatcher-legacy.html:provided-by">
<a href="#rm-class-x58-remap-dispatcher-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-class-x58-remap-unit.html"><h1 id="rm-class-x58-remap-unit.html:x58-remap-unit"><a href="#rm-class-x58-remap-unit.html:x58-remap-unit">x58-remap-unit</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-remap-unit.html:description">
<a href="#rm-class-x58-remap-unit.html:description">Description</a>
</h2>
The DMA/Interrupt remapping unit
<h2 id="rm-class-x58-remap-unit.html:interfaces-implemented">
<a href="#rm-class-x58-remap-unit.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, transaction_translator, translation_flush
<h2 id="rm-class-x58-remap-unit.html:notifiers">
<a href="#rm-class-x58-remap-unit.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-remap-unit.html:dt:cell-change"><a href="#rm-class-x58-remap-unit.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-remap-unit.html:dt:object-delete"><a href="#rm-class-x58-remap-unit.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-remap-unit.html:dt:queue-change"><a href="#rm-class-x58-remap-unit.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
<dt id="rm-class-x58-remap-unit.html:dt:state-change"><a href="#rm-class-x58-remap-unit.html:dt:state-change">state-change</a></dt>
<dd>Notifier on potential DML state change</dd>
</dl>
<h2 id="rm-class-x58-remap-unit.html:port-objects">
<a href="#rm-class-x58-remap-unit.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-remap-unit.html:dt:bank-vtd"><a href="#rm-class-x58-remap-unit.html:dt:bank-vtd">bank.vtd</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit.html:x58-remap-unit.vtd">x58-remap-unit.vtd</a>
</dd>
<dt id="rm-class-x58-remap-unit.html:dt:port-hreset"><a href="#rm-class-x58-remap-unit.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit.html:x58-remap-unit.HRESET">x58-remap-unit.HRESET</a>
</dd>
<dt id="rm-class-x58-remap-unit.html:dt:port-interrupt"><a href="#rm-class-x58-remap-unit.html:dt:port-interrupt">port.interrupt</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit.html:x58-remap-unit.interrupt">x58-remap-unit.interrupt</a>
</dd>
</dl>
<h2 id="rm-class-x58-remap-unit.html:commands-for-this-class">
<a href="#rm-class-x58-remap-unit.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-remap-unit.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-remap-unit.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-remap-unit.html:attributes">
<a href="#rm-class-x58-remap-unit.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-remap-unit.html:dt:apic_bus"><a href="#rm-class-x58-remap-unit.html:dt:apic_bus">
<i>apic_bus</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>APIC bus to handle interrupts
<p>
Required interfaces: <tt>apic_bus</tt>.</p></dd>
<dt id="rm-class-x58-remap-unit.html:dt:memory_space"><a href="#rm-class-x58-remap-unit.html:dt:memory_space">
<i>memory_space</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>Physical Memory</dd>
<dt id="rm-class-x58-remap-unit.html:dt:non_isoch"><a href="#rm-class-x58-remap-unit.html:dt:non_isoch">
<i>non_isoch</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if this is the Non-Isochronous (i.e. first) VT-d engine on the X58</dd>
<dt id="rm-class-x58-remap-unit.html:dt:use_vtd_interrupt_decoding"><a href="#rm-class-x58-remap-unit.html:dt:use_vtd_interrupt_decoding">
<i>use_vtd_interrupt_decoding</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Use VT-d address decoding to obtain handles when remapping interrupts, rather than x58 decoding</dd>
</dl>
<h2 id="rm-class-x58-remap-unit.html:provided-by">
<a href="#rm-class-x58-remap-unit.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-devices.html">X58-devices</a>
</section>
<h2 id="rm-class-x58-remap-unit.html:x58-remap-unit.HRESET"><a href="#rm-class-x58-remap-unit.html:x58-remap-unit.HRESET">x58-remap-unit.HRESET</a></h2>
<h2 id="rm-class-x58-remap-unit.html:x58-remap-unit.interrupt"><a href="#rm-class-x58-remap-unit.html:x58-remap-unit.interrupt">x58-remap-unit.interrupt</a></h2>
<h2 id="rm-class-x58-remap-unit.html:x58-remap-unit.vtd"><a href="#rm-class-x58-remap-unit.html:x58-remap-unit.vtd">x58-remap-unit.vtd</a></h2></section><section class="page" id="rm-class-x58-remap-unit0-legacy.html"><h1 id="rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy"><a href="#rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy">x58-remap-unit0-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-remap-unit0-legacy.html:description">
<a href="#rm-class-x58-remap-unit0-legacy.html:description">Description</a>
</h2>
The DMA/Interrupt remapping unit 0. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-remap-unit0-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-remap-unit0-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_upstream
<h2 id="rm-class-x58-remap-unit0-legacy.html:notifiers">
<a href="#rm-class-x58-remap-unit0-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-remap-unit0-legacy.html:dt:cell-change"><a href="#rm-class-x58-remap-unit0-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-remap-unit0-legacy.html:dt:object-delete"><a href="#rm-class-x58-remap-unit0-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-remap-unit0-legacy.html:dt:queue-change"><a href="#rm-class-x58-remap-unit0-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-remap-unit0-legacy.html:port-objects">
<a href="#rm-class-x58-remap-unit0-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-remap-unit0-legacy.html:dt:bank-vtd"><a href="#rm-class-x58-remap-unit0-legacy.html:dt:bank-vtd">bank.vtd</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy.vtd">x58-remap-unit0-legacy.vtd</a>
</dd>
<dt id="rm-class-x58-remap-unit0-legacy.html:dt:port-hreset"><a href="#rm-class-x58-remap-unit0-legacy.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy.HRESET">x58-remap-unit0-legacy.HRESET</a>
</dd>
<dt id="rm-class-x58-remap-unit0-legacy.html:dt:port-sreset"><a href="#rm-class-x58-remap-unit0-legacy.html:dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy.SRESET">x58-remap-unit0-legacy.SRESET</a>
</dd>
</dl>
<h2 id="rm-class-x58-remap-unit0-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-remap-unit0-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-remap-unit0-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-remap-unit0-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-remap-unit0-legacy.html:attributes">
<a href="#rm-class-x58-remap-unit0-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-remap-unit0-legacy.html:dt:apic_bus"><a href="#rm-class-x58-remap-unit0-legacy.html:dt:apic_bus">
<i>apic_bus</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The APIC bus to handle the interrupt.
<p>
Required interfaces: <tt>apic_bus</tt>.</p></dd>
<dt id="rm-class-x58-remap-unit0-legacy.html:dt:memory_space"><a href="#rm-class-x58-remap-unit0-legacy.html:dt:memory_space">
<i>memory_space</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The memory space to read descriptors.
<p>
Required interfaces: <tt>memory_space</tt>.</p></dd>
<dt id="rm-class-x58-remap-unit0-legacy.html:dt:next_fault_idx"><a href="#rm-class-x58-remap-unit0-legacy.html:dt:next_fault_idx">
<i>next_fault_idx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Next fault recording register index.</dd>
<dt id="rm-class-x58-remap-unit0-legacy.html:dt:terminator"><a href="#rm-class-x58-remap-unit0-legacy.html:dt:terminator">
<i>terminator</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The object to handle memory transaction termination.
<p>
Required interfaces: <tt>memory_space</tt>.</p></dd>
<dt id="rm-class-x58-remap-unit0-legacy.html:dt:use_vtd_interrupt_decoding"><a href="#rm-class-x58-remap-unit0-legacy.html:dt:use_vtd_interrupt_decoding">
<i>use_vtd_interrupt_decoding</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Use VT-d address decoding to obtain handles when remapping interrupts, rather than x58 decoding</dd>
</dl>
<h2 id="rm-class-x58-remap-unit0-legacy.html:provided-by">
<a href="#rm-class-x58-remap-unit0-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy.HRESET"><a href="#rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy.HRESET">x58-remap-unit0-legacy.HRESET</a></h2>
<h2 id="rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy.SRESET"><a href="#rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy.SRESET">x58-remap-unit0-legacy.SRESET</a></h2>
<h2 id="rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy.vtd"><a href="#rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy.vtd">x58-remap-unit0-legacy.vtd</a></h2></section><section class="page" id="rm-class-x58-remap-unit1-legacy.html"><h1 id="rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy"><a href="#rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy">x58-remap-unit1-legacy</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58-remap-unit1-legacy.html:description">
<a href="#rm-class-x58-remap-unit1-legacy.html:description">Description</a>
</h2>
The DMA/Interrupt remapping unit 1. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58-remap-unit1-legacy.html:interfaces-implemented">
<a href="#rm-class-x58-remap-unit1-legacy.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_upstream
<h2 id="rm-class-x58-remap-unit1-legacy.html:notifiers">
<a href="#rm-class-x58-remap-unit1-legacy.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58-remap-unit1-legacy.html:dt:cell-change"><a href="#rm-class-x58-remap-unit1-legacy.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58-remap-unit1-legacy.html:dt:object-delete"><a href="#rm-class-x58-remap-unit1-legacy.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58-remap-unit1-legacy.html:dt:queue-change"><a href="#rm-class-x58-remap-unit1-legacy.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58-remap-unit1-legacy.html:port-objects">
<a href="#rm-class-x58-remap-unit1-legacy.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58-remap-unit1-legacy.html:dt:bank-vtd"><a href="#rm-class-x58-remap-unit1-legacy.html:dt:bank-vtd">bank.vtd</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy.vtd">x58-remap-unit1-legacy.vtd</a>
</dd>
<dt id="rm-class-x58-remap-unit1-legacy.html:dt:port-hreset"><a href="#rm-class-x58-remap-unit1-legacy.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy.HRESET">x58-remap-unit1-legacy.HRESET</a>
</dd>
<dt id="rm-class-x58-remap-unit1-legacy.html:dt:port-sreset"><a href="#rm-class-x58-remap-unit1-legacy.html:dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy.SRESET">x58-remap-unit1-legacy.SRESET</a>
</dd>
</dl>
<h2 id="rm-class-x58-remap-unit1-legacy.html:commands-for-this-class">
<a href="#rm-class-x58-remap-unit1-legacy.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x58-remap-unit1-legacy.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x58-remap-unit1-legacy.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x58-remap-unit1-legacy.html:attributes">
<a href="#rm-class-x58-remap-unit1-legacy.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58-remap-unit1-legacy.html:dt:apic_bus"><a href="#rm-class-x58-remap-unit1-legacy.html:dt:apic_bus">
<i>apic_bus</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The APIC bus to handle the interrupt.
<p>
Required interfaces: <tt>apic_bus</tt>.</p></dd>
<dt id="rm-class-x58-remap-unit1-legacy.html:dt:memory_space"><a href="#rm-class-x58-remap-unit1-legacy.html:dt:memory_space">
<i>memory_space</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The memory space to read descriptors.
<p>
Required interfaces: <tt>memory_space</tt>.</p></dd>
<dt id="rm-class-x58-remap-unit1-legacy.html:dt:next_fault_idx"><a href="#rm-class-x58-remap-unit1-legacy.html:dt:next_fault_idx">
<i>next_fault_idx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Next fault recording register index.</dd>
<dt id="rm-class-x58-remap-unit1-legacy.html:dt:terminator"><a href="#rm-class-x58-remap-unit1-legacy.html:dt:terminator">
<i>terminator</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The object to handle memory transaction termination.
<p>
Required interfaces: <tt>memory_space</tt>.</p></dd>
<dt id="rm-class-x58-remap-unit1-legacy.html:dt:use_vtd_interrupt_decoding"><a href="#rm-class-x58-remap-unit1-legacy.html:dt:use_vtd_interrupt_decoding">
<i>use_vtd_interrupt_decoding</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Use VT-d address decoding to obtain handles when remapping interrupts, rather than x58 decoding</dd>
</dl>
<h2 id="rm-class-x58-remap-unit1-legacy.html:provided-by">
<a href="#rm-class-x58-remap-unit1-legacy.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy.HRESET"><a href="#rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy.HRESET">x58-remap-unit1-legacy.HRESET</a></h2>
<h2 id="rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy.SRESET"><a href="#rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy.SRESET">x58-remap-unit1-legacy.SRESET</a></h2>
<h2 id="rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy.vtd"><a href="#rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy.vtd">x58-remap-unit1-legacy.vtd</a></h2></section><section class="page" id="rm-class-x58_core_f0.html"><h1 id="rm-class-x58_core_f0.html:x58_core_f0"><a href="#rm-class-x58_core_f0.html:x58_core_f0">x58_core_f0</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_core_f0.html:description">
<a href="#rm-class-x58_core_f0.html:description">Description</a>
</h2>
Address Mapping, VTd, Ctrl/Status, Misc unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_core_f0.html:interfaces-implemented">
<a href="#rm-class-x58_core_f0.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58_core_f0.html:notifiers">
<a href="#rm-class-x58_core_f0.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_core_f0.html:dt:cell-change"><a href="#rm-class-x58_core_f0.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_core_f0.html:dt:object-delete"><a href="#rm-class-x58_core_f0.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_core_f0.html:dt:queue-change"><a href="#rm-class-x58_core_f0.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_core_f0.html:port-objects">
<a href="#rm-class-x58_core_f0.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_core_f0.html:dt:bank-pci_config"><a href="#rm-class-x58_core_f0.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-core-f0-legacy.html:x58-core-f0-legacy.pci_config">x58-core-f0-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58_core_f0.html:attributes">
<a href="#rm-class-x58_core_f0.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_core_f0.html:dt:config_registers"><a href="#rm-class-x58_core_f0.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_core_f0.html:dt:expansion_rom_size"><a href="#rm-class-x58_core_f0.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_core_f0.html:dt:pci_bus"><a href="#rm-class-x58_core_f0.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
<dt id="rm-class-x58_core_f0.html:dt:remap_unit0"><a href="#rm-class-x58_core_f0.html:dt:remap_unit0">
<i>remap_unit0</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>DMA/Interrupt remapping unit 0 to connect to.
<p>
Required interfaces: <tt>pci_upstream</tt>.</p></dd>
<dt id="rm-class-x58_core_f0.html:dt:remap_unit1"><a href="#rm-class-x58_core_f0.html:dt:remap_unit1">
<i>remap_unit1</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>DMA/Interrupt remapping unit 1 to connect to.
<p>
Required interfaces: <tt>pci_upstream</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_core_f0.html:provided-by">
<a href="#rm-class-x58_core_f0.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_core_f0.html:x58-core-f0-legacy.pci_config"><a href="#rm-class-x58_core_f0.html:x58-core-f0-legacy.pci_config">x58-core-f0-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_core_f1.html"><h1 id="rm-class-x58_core_f1.html:x58_core_f1"><a href="#rm-class-x58_core_f1.html:x58_core_f1">x58_core_f1</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_core_f1.html:description">
<a href="#rm-class-x58_core_f1.html:description">Description</a>
</h2>
Scratchpads and GPIO unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_core_f1.html:interfaces-implemented">
<a href="#rm-class-x58_core_f1.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58_core_f1.html:notifiers">
<a href="#rm-class-x58_core_f1.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_core_f1.html:dt:cell-change"><a href="#rm-class-x58_core_f1.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_core_f1.html:dt:object-delete"><a href="#rm-class-x58_core_f1.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_core_f1.html:dt:queue-change"><a href="#rm-class-x58_core_f1.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_core_f1.html:port-objects">
<a href="#rm-class-x58_core_f1.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_core_f1.html:dt:bank-pci_config"><a href="#rm-class-x58_core_f1.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-core-f1-legacy.html:x58-core-f1-legacy.pci_config">x58-core-f1-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58_core_f1.html:attributes">
<a href="#rm-class-x58_core_f1.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_core_f1.html:dt:config_registers"><a href="#rm-class-x58_core_f1.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_core_f1.html:dt:expansion_rom_size"><a href="#rm-class-x58_core_f1.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_core_f1.html:dt:pci_bus"><a href="#rm-class-x58_core_f1.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_core_f1.html:provided-by">
<a href="#rm-class-x58_core_f1.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_core_f1.html:x58-core-f1-legacy.pci_config"><a href="#rm-class-x58_core_f1.html:x58-core-f1-legacy.pci_config">x58-core-f1-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_core_f2.html"><h1 id="rm-class-x58_core_f2.html:x58_core_f2"><a href="#rm-class-x58_core_f2.html:x58_core_f2">x58_core_f2</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_core_f2.html:description">
<a href="#rm-class-x58_core_f2.html:description">Description</a>
</h2>
IOH control/status and RAS unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_core_f2.html:interfaces-implemented">
<a href="#rm-class-x58_core_f2.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58_core_f2.html:notifiers">
<a href="#rm-class-x58_core_f2.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_core_f2.html:dt:cell-change"><a href="#rm-class-x58_core_f2.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_core_f2.html:dt:object-delete"><a href="#rm-class-x58_core_f2.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_core_f2.html:dt:queue-change"><a href="#rm-class-x58_core_f2.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_core_f2.html:port-objects">
<a href="#rm-class-x58_core_f2.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_core_f2.html:dt:bank-pci_config"><a href="#rm-class-x58_core_f2.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-core-f2-legacy.html:x58-core-f2-legacy.pci_config">x58-core-f2-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58_core_f2.html:attributes">
<a href="#rm-class-x58_core_f2.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_core_f2.html:dt:config_registers"><a href="#rm-class-x58_core_f2.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_core_f2.html:dt:expansion_rom_size"><a href="#rm-class-x58_core_f2.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_core_f2.html:dt:pci_bus"><a href="#rm-class-x58_core_f2.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_core_f2.html:provided-by">
<a href="#rm-class-x58_core_f2.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_core_f2.html:x58-core-f2-legacy.pci_config"><a href="#rm-class-x58_core_f2.html:x58-core-f2-legacy.pci_config">x58-core-f2-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_core_f3.html"><h1 id="rm-class-x58_core_f3.html:x58_core_f3"><a href="#rm-class-x58_core_f3.html:x58_core_f3">x58_core_f3</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_core_f3.html:description">
<a href="#rm-class-x58_core_f3.html:description">Description</a>
</h2>
Throttling unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_core_f3.html:interfaces-implemented">
<a href="#rm-class-x58_core_f3.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58_core_f3.html:notifiers">
<a href="#rm-class-x58_core_f3.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_core_f3.html:dt:cell-change"><a href="#rm-class-x58_core_f3.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_core_f3.html:dt:object-delete"><a href="#rm-class-x58_core_f3.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_core_f3.html:dt:queue-change"><a href="#rm-class-x58_core_f3.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_core_f3.html:port-objects">
<a href="#rm-class-x58_core_f3.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_core_f3.html:dt:bank-pci_config"><a href="#rm-class-x58_core_f3.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-core-f3-legacy.html:x58-core-f3-legacy.pci_config">x58-core-f3-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58_core_f3.html:attributes">
<a href="#rm-class-x58_core_f3.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_core_f3.html:dt:config_registers"><a href="#rm-class-x58_core_f3.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_core_f3.html:dt:expansion_rom_size"><a href="#rm-class-x58_core_f3.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_core_f3.html:dt:pci_bus"><a href="#rm-class-x58_core_f3.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_core_f3.html:provided-by">
<a href="#rm-class-x58_core_f3.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_core_f3.html:x58-core-f3-legacy.pci_config"><a href="#rm-class-x58_core_f3.html:x58-core-f3-legacy.pci_config">x58-core-f3-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_dmi.html"><h1 id="rm-class-x58_dmi.html:x58_dmi"><a href="#rm-class-x58_dmi.html:x58_dmi">x58_dmi</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_dmi.html:description">
<a href="#rm-class-x58_dmi.html:description">Description</a>
</h2>
DMI unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_dmi.html:interfaces-implemented">
<a href="#rm-class-x58_dmi.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_bridge, pci_device, pci_express
<h2 id="rm-class-x58_dmi.html:notifiers">
<a href="#rm-class-x58_dmi.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_dmi.html:dt:cell-change"><a href="#rm-class-x58_dmi.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_dmi.html:dt:object-delete"><a href="#rm-class-x58_dmi.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_dmi.html:dt:queue-change"><a href="#rm-class-x58_dmi.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_dmi.html:port-objects">
<a href="#rm-class-x58_dmi.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_dmi.html:dt:bank-io_regs"><a href="#rm-class-x58_dmi.html:dt:bank-io_regs">bank.io_regs</a></dt>
<dd>
<a href="#rm-class-x58-dmi-legacy.html:x58-dmi-legacy.io_regs">x58-dmi-legacy.io_regs</a>
</dd>
<dt id="rm-class-x58_dmi.html:dt:bank-pci_config"><a href="#rm-class-x58_dmi.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-dmi-legacy.html:x58-dmi-legacy.pci_config">x58-dmi-legacy.pci_config</a>
</dd>
<dt id="rm-class-x58_dmi.html:dt:port-corerst"><a href="#rm-class-x58_dmi.html:dt:port-corerst">port.corerst</a></dt>
<dd>
<a href="#rm-class-x58-dmi-legacy.html:x58-dmi-legacy.corerst">x58-dmi-legacy.corerst</a>
</dd>
</dl>
<h2 id="rm-class-x58_dmi.html:attributes">
<a href="#rm-class-x58_dmi.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_dmi.html:dt:config_registers"><a href="#rm-class-x58_dmi.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_dmi.html:dt:expansion_rom_size"><a href="#rm-class-x58_dmi.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_dmi.html:dt:pci_bus"><a href="#rm-class-x58_dmi.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_dmi.html:provided-by">
<a href="#rm-class-x58_dmi.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_dmi.html:x58-dmi-legacy.corerst"><a href="#rm-class-x58_dmi.html:x58-dmi-legacy.corerst">x58-dmi-legacy.corerst</a></h2>
<h2 id="rm-class-x58_dmi.html:x58-dmi-legacy.io_regs"><a href="#rm-class-x58_dmi.html:x58-dmi-legacy.io_regs">x58-dmi-legacy.io_regs</a></h2>
<h2 id="rm-class-x58_dmi.html:x58-dmi-legacy.pci_config"><a href="#rm-class-x58_dmi.html:x58-dmi-legacy.pci_config">x58-dmi-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_ioxapic.html"><h1 id="rm-class-x58_ioxapic.html:x58_ioxapic"><a href="#rm-class-x58_ioxapic.html:x58_ioxapic">x58_ioxapic</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_ioxapic.html:description">
<a href="#rm-class-x58_ioxapic.html:description">Description</a>
</h2>
IOxAPIC unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_ioxapic.html:interfaces-implemented">
<a href="#rm-class-x58_ioxapic.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58_ioxapic.html:notifiers">
<a href="#rm-class-x58_ioxapic.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_ioxapic.html:dt:cell-change"><a href="#rm-class-x58_ioxapic.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_ioxapic.html:dt:object-delete"><a href="#rm-class-x58_ioxapic.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_ioxapic.html:dt:queue-change"><a href="#rm-class-x58_ioxapic.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_ioxapic.html:port-objects">
<a href="#rm-class-x58_ioxapic.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_ioxapic.html:dt:bank-pci_config"><a href="#rm-class-x58_ioxapic.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-ioxapic-legacy.html:x58-ioxapic-legacy.pci_config">x58-ioxapic-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58_ioxapic.html:attributes">
<a href="#rm-class-x58_ioxapic.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_ioxapic.html:dt:config_registers"><a href="#rm-class-x58_ioxapic.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_ioxapic.html:dt:expansion_rom_size"><a href="#rm-class-x58_ioxapic.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_ioxapic.html:dt:ioapic"><a href="#rm-class-x58_ioxapic.html:dt:ioapic">
<i>ioapic</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>IOAPIC object that implements the functionality.
<p>
Required interfaces: <tt>ioapic</tt>.</p></dd>
<dt id="rm-class-x58_ioxapic.html:dt:pci_bus"><a href="#rm-class-x58_ioxapic.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_ioxapic.html:provided-by">
<a href="#rm-class-x58_ioxapic.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_ioxapic.html:x58-ioxapic-legacy.pci_config"><a href="#rm-class-x58_ioxapic.html:x58-ioxapic-legacy.pci_config">x58-ioxapic-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_pcie_port.html"><h1 id="rm-class-x58_pcie_port.html:x58_pcie_port"><a href="#rm-class-x58_pcie_port.html:x58_pcie_port">x58_pcie_port</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_pcie_port.html:description">
<a href="#rm-class-x58_pcie_port.html:description">Description</a>
</h2>
PCI Express Root Port unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_pcie_port.html:interfaces-implemented">
<a href="#rm-class-x58_pcie_port.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, bridge, io_memory, pci_bridge, pci_device, pci_express, pci_upstream
<h2 id="rm-class-x58_pcie_port.html:notifiers">
<a href="#rm-class-x58_pcie_port.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_pcie_port.html:dt:cell-change"><a href="#rm-class-x58_pcie_port.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_pcie_port.html:dt:object-delete"><a href="#rm-class-x58_pcie_port.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_pcie_port.html:dt:queue-change"><a href="#rm-class-x58_pcie_port.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_pcie_port.html:port-objects">
<a href="#rm-class-x58_pcie_port.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_pcie_port.html:dt:bank-pci_config"><a href="#rm-class-x58_pcie_port.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-pcie-port-legacy.html:x58-pcie-port-legacy.pci_config">x58-pcie-port-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58_pcie_port.html:attributes">
<a href="#rm-class-x58_pcie_port.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_pcie_port.html:dt:config_registers"><a href="#rm-class-x58_pcie_port.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_pcie_port.html:dt:expansion_rom_size"><a href="#rm-class-x58_pcie_port.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_pcie_port.html:dt:mapping_setup"><a href="#rm-class-x58_pcie_port.html:dt:mapping_setup">
<i>mapping_setup</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{15}]</code>
<br>Attributes for the different bridge mappings: io-memory up/down, memory up/down, prefetchable memory down: (<i>io_down.priority</i>, <i>io_down.align_size</i>, <i>io_down.endian</i>, <i>mem_down.priority</i>, <i>mem_down.align_size</i>, <i>mem_down.endian</i>, <i>pref_down.priority</i>, <i>pref_down.align_size</i>, <i>pref_down.endian</i>, <i>io_up.priority</i>, <i>io_up.align_size</i>, <i>io_up.endian</i>, <i>mem_up.priority</i>, <i>mem_up.align_size</i>, <i>mem_up.endian</i>)</dd>
<dt id="rm-class-x58_pcie_port.html:dt:pci_bus"><a href="#rm-class-x58_pcie_port.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
<dt id="rm-class-x58_pcie_port.html:dt:secondary_bus"><a href="#rm-class-x58_pcie_port.html:dt:secondary_bus">
<i>secondary_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Secondary bus
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_downstream</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_pcie_port.html:provided-by">
<a href="#rm-class-x58_pcie_port.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_pcie_port.html:x58-pcie-port-legacy.pci_config"><a href="#rm-class-x58_pcie_port.html:x58-pcie-port-legacy.pci_config">x58-pcie-port-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_qpi_ncr_f0.html"><h1 id="rm-class-x58_qpi_ncr_f0.html:x58_qpi_ncr_f0"><a href="#rm-class-x58_qpi_ncr_f0.html:x58_qpi_ncr_f0">x58_qpi_ncr_f0</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_qpi_ncr_f0.html:description">
<a href="#rm-class-x58_qpi_ncr_f0.html:description">Description</a>
</h2>
QuckPath Interconnect Non-Core Registers in the Intel® Core™ i7 processor - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_qpi_ncr_f0.html:interfaces-implemented">
<a href="#rm-class-x58_qpi_ncr_f0.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58_qpi_ncr_f0.html:notifiers">
<a href="#rm-class-x58_qpi_ncr_f0.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_ncr_f0.html:dt:cell-change"><a href="#rm-class-x58_qpi_ncr_f0.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_qpi_ncr_f0.html:dt:object-delete"><a href="#rm-class-x58_qpi_ncr_f0.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_qpi_ncr_f0.html:dt:queue-change"><a href="#rm-class-x58_qpi_ncr_f0.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_qpi_ncr_f0.html:port-objects">
<a href="#rm-class-x58_qpi_ncr_f0.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_ncr_f0.html:dt:bank-pci_config"><a href="#rm-class-x58_qpi_ncr_f0.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-qpi-ncr-f0-legacy.html:x58-qpi-ncr-f0-legacy.pci_config">x58-qpi-ncr-f0-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58_qpi_ncr_f0.html:attributes">
<a href="#rm-class-x58_qpi_ncr_f0.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_ncr_f0.html:dt:config_registers"><a href="#rm-class-x58_qpi_ncr_f0.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_qpi_ncr_f0.html:dt:expansion_rom_size"><a href="#rm-class-x58_qpi_ncr_f0.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_qpi_ncr_f0.html:dt:pci_bus"><a href="#rm-class-x58_qpi_ncr_f0.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_qpi_ncr_f0.html:provided-by">
<a href="#rm-class-x58_qpi_ncr_f0.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_qpi_ncr_f0.html:x58-qpi-ncr-f0-legacy.pci_config"><a href="#rm-class-x58_qpi_ncr_f0.html:x58-qpi-ncr-f0-legacy.pci_config">x58-qpi-ncr-f0-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_qpi_port0_f0.html"><h1 id="rm-class-x58_qpi_port0_f0.html:x58_qpi_port0_f0"><a href="#rm-class-x58_qpi_port0_f0.html:x58_qpi_port0_f0">x58_qpi_port0_f0</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_qpi_port0_f0.html:description">
<a href="#rm-class-x58_qpi_port0_f0.html:description">Description</a>
</h2>
QuckPath Interconnect Port 0 Function 0 unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_qpi_port0_f0.html:interfaces-implemented">
<a href="#rm-class-x58_qpi_port0_f0.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58_qpi_port0_f0.html:notifiers">
<a href="#rm-class-x58_qpi_port0_f0.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_port0_f0.html:dt:cell-change"><a href="#rm-class-x58_qpi_port0_f0.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_qpi_port0_f0.html:dt:object-delete"><a href="#rm-class-x58_qpi_port0_f0.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_qpi_port0_f0.html:dt:queue-change"><a href="#rm-class-x58_qpi_port0_f0.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_qpi_port0_f0.html:port-objects">
<a href="#rm-class-x58_qpi_port0_f0.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_port0_f0.html:dt:bank-pci_config"><a href="#rm-class-x58_qpi_port0_f0.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-qpi-port0-f0-legacy.html:x58-qpi-port0-f0-legacy.pci_config">x58-qpi-port0-f0-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58_qpi_port0_f0.html:attributes">
<a href="#rm-class-x58_qpi_port0_f0.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_port0_f0.html:dt:config_registers"><a href="#rm-class-x58_qpi_port0_f0.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_qpi_port0_f0.html:dt:expansion_rom_size"><a href="#rm-class-x58_qpi_port0_f0.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_qpi_port0_f0.html:dt:pci_bus"><a href="#rm-class-x58_qpi_port0_f0.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_qpi_port0_f0.html:provided-by">
<a href="#rm-class-x58_qpi_port0_f0.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_qpi_port0_f0.html:x58-qpi-port0-f0-legacy.pci_config"><a href="#rm-class-x58_qpi_port0_f0.html:x58-qpi-port0-f0-legacy.pci_config">x58-qpi-port0-f0-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_qpi_port0_f1.html"><h1 id="rm-class-x58_qpi_port0_f1.html:x58_qpi_port0_f1"><a href="#rm-class-x58_qpi_port0_f1.html:x58_qpi_port0_f1">x58_qpi_port0_f1</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_qpi_port0_f1.html:description">
<a href="#rm-class-x58_qpi_port0_f1.html:description">Description</a>
</h2>
QuckPath Interconnect Port 0 Function 1 unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_qpi_port0_f1.html:interfaces-implemented">
<a href="#rm-class-x58_qpi_port0_f1.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58_qpi_port0_f1.html:notifiers">
<a href="#rm-class-x58_qpi_port0_f1.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_port0_f1.html:dt:cell-change"><a href="#rm-class-x58_qpi_port0_f1.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_qpi_port0_f1.html:dt:object-delete"><a href="#rm-class-x58_qpi_port0_f1.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_qpi_port0_f1.html:dt:queue-change"><a href="#rm-class-x58_qpi_port0_f1.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_qpi_port0_f1.html:port-objects">
<a href="#rm-class-x58_qpi_port0_f1.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_port0_f1.html:dt:bank-pci_config"><a href="#rm-class-x58_qpi_port0_f1.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-qpi-port0-f1-legacy.html:x58-qpi-port0-f1-legacy.pci_config">x58-qpi-port0-f1-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58_qpi_port0_f1.html:attributes">
<a href="#rm-class-x58_qpi_port0_f1.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_port0_f1.html:dt:config_registers"><a href="#rm-class-x58_qpi_port0_f1.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_qpi_port0_f1.html:dt:expansion_rom_size"><a href="#rm-class-x58_qpi_port0_f1.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_qpi_port0_f1.html:dt:pci_bus"><a href="#rm-class-x58_qpi_port0_f1.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_qpi_port0_f1.html:provided-by">
<a href="#rm-class-x58_qpi_port0_f1.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_qpi_port0_f1.html:x58-qpi-port0-f1-legacy.pci_config"><a href="#rm-class-x58_qpi_port0_f1.html:x58-qpi-port0-f1-legacy.pci_config">x58-qpi-port0-f1-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_qpi_port1_f0.html"><h1 id="rm-class-x58_qpi_port1_f0.html:x58_qpi_port1_f0"><a href="#rm-class-x58_qpi_port1_f0.html:x58_qpi_port1_f0">x58_qpi_port1_f0</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_qpi_port1_f0.html:description">
<a href="#rm-class-x58_qpi_port1_f0.html:description">Description</a>
</h2>
QuckPath Interconnect Port 1 Function 0 unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_qpi_port1_f0.html:interfaces-implemented">
<a href="#rm-class-x58_qpi_port1_f0.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58_qpi_port1_f0.html:notifiers">
<a href="#rm-class-x58_qpi_port1_f0.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_port1_f0.html:dt:cell-change"><a href="#rm-class-x58_qpi_port1_f0.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_qpi_port1_f0.html:dt:object-delete"><a href="#rm-class-x58_qpi_port1_f0.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_qpi_port1_f0.html:dt:queue-change"><a href="#rm-class-x58_qpi_port1_f0.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_qpi_port1_f0.html:port-objects">
<a href="#rm-class-x58_qpi_port1_f0.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_port1_f0.html:dt:bank-pci_config"><a href="#rm-class-x58_qpi_port1_f0.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-qpi-port1-f0-legacy.html:x58-qpi-port1-f0-legacy.pci_config">x58-qpi-port1-f0-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58_qpi_port1_f0.html:attributes">
<a href="#rm-class-x58_qpi_port1_f0.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_port1_f0.html:dt:config_registers"><a href="#rm-class-x58_qpi_port1_f0.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_qpi_port1_f0.html:dt:expansion_rom_size"><a href="#rm-class-x58_qpi_port1_f0.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_qpi_port1_f0.html:dt:pci_bus"><a href="#rm-class-x58_qpi_port1_f0.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_qpi_port1_f0.html:provided-by">
<a href="#rm-class-x58_qpi_port1_f0.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_qpi_port1_f0.html:x58-qpi-port1-f0-legacy.pci_config"><a href="#rm-class-x58_qpi_port1_f0.html:x58-qpi-port1-f0-legacy.pci_config">x58-qpi-port1-f0-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_qpi_port1_f1.html"><h1 id="rm-class-x58_qpi_port1_f1.html:x58_qpi_port1_f1"><a href="#rm-class-x58_qpi_port1_f1.html:x58_qpi_port1_f1">x58_qpi_port1_f1</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_qpi_port1_f1.html:description">
<a href="#rm-class-x58_qpi_port1_f1.html:description">Description</a>
</h2>
QuckPath Interconnect Port 1 Function 1 unit in the Intel® X58 Express Chipset. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_qpi_port1_f1.html:interfaces-implemented">
<a href="#rm-class-x58_qpi_port1_f1.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58_qpi_port1_f1.html:notifiers">
<a href="#rm-class-x58_qpi_port1_f1.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_port1_f1.html:dt:cell-change"><a href="#rm-class-x58_qpi_port1_f1.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_qpi_port1_f1.html:dt:object-delete"><a href="#rm-class-x58_qpi_port1_f1.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_qpi_port1_f1.html:dt:queue-change"><a href="#rm-class-x58_qpi_port1_f1.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_qpi_port1_f1.html:port-objects">
<a href="#rm-class-x58_qpi_port1_f1.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_port1_f1.html:dt:bank-pci_config"><a href="#rm-class-x58_qpi_port1_f1.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-qpi-port1-f1-legacy.html:x58-qpi-port1-f1-legacy.pci_config">x58-qpi-port1-f1-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58_qpi_port1_f1.html:attributes">
<a href="#rm-class-x58_qpi_port1_f1.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_port1_f1.html:dt:config_registers"><a href="#rm-class-x58_qpi_port1_f1.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_qpi_port1_f1.html:dt:expansion_rom_size"><a href="#rm-class-x58_qpi_port1_f1.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_qpi_port1_f1.html:dt:pci_bus"><a href="#rm-class-x58_qpi_port1_f1.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_qpi_port1_f1.html:provided-by">
<a href="#rm-class-x58_qpi_port1_f1.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_qpi_port1_f1.html:x58-qpi-port1-f1-legacy.pci_config"><a href="#rm-class-x58_qpi_port1_f1.html:x58-qpi-port1-f1-legacy.pci_config">x58-qpi-port1-f1-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_qpi_sad_f1.html"><h1 id="rm-class-x58_qpi_sad_f1.html:x58_qpi_sad_f1"><a href="#rm-class-x58_qpi_sad_f1.html:x58_qpi_sad_f1">x58_qpi_sad_f1</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_qpi_sad_f1.html:description">
<a href="#rm-class-x58_qpi_sad_f1.html:description">Description</a>
</h2>
QuickPath Interconnect System Address Decoder Registers in the Intel® Core™ i7 processor - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_qpi_sad_f1.html:interfaces-implemented">
<a href="#rm-class-x58_qpi_sad_f1.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_device
<h2 id="rm-class-x58_qpi_sad_f1.html:notifiers">
<a href="#rm-class-x58_qpi_sad_f1.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_sad_f1.html:dt:cell-change"><a href="#rm-class-x58_qpi_sad_f1.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_qpi_sad_f1.html:dt:object-delete"><a href="#rm-class-x58_qpi_sad_f1.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_qpi_sad_f1.html:dt:queue-change"><a href="#rm-class-x58_qpi_sad_f1.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_qpi_sad_f1.html:port-objects">
<a href="#rm-class-x58_qpi_sad_f1.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_sad_f1.html:dt:bank-mcfg"><a href="#rm-class-x58_qpi_sad_f1.html:dt:bank-mcfg">bank.mcfg</a></dt>
<dd>
<a href="#rm-class-x58-qpi-sad-f1-legacy.html:x58-qpi-sad-f1-legacy.mcfg">x58-qpi-sad-f1-legacy.mcfg</a>
</dd>
<dt id="rm-class-x58_qpi_sad_f1.html:dt:bank-pci_config"><a href="#rm-class-x58_qpi_sad_f1.html:dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="#rm-class-x58-qpi-sad-f1-legacy.html:x58-qpi-sad-f1-legacy.pci_config">x58-qpi-sad-f1-legacy.pci_config</a>
</dd>
</dl>
<h2 id="rm-class-x58_qpi_sad_f1.html:attributes">
<a href="#rm-class-x58_qpi_sad_f1.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_qpi_sad_f1.html:dt:config_registers"><a href="#rm-class-x58_qpi_sad_f1.html:dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="rm-class-x58_qpi_sad_f1.html:dt:expansion_rom_size"><a href="#rm-class-x58_qpi_sad_f1.html:dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="rm-class-x58_qpi_sad_f1.html:dt:pci_bus"><a href="#rm-class-x58_qpi_sad_f1.html:dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd>
<dt id="rm-class-x58_qpi_sad_f1.html:dt:socket_id"><a href="#rm-class-x58_qpi_sad_f1.html:dt:socket_id">
<i>socket_id</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>socket number</dd>
</dl>
<h2 id="rm-class-x58_qpi_sad_f1.html:provided-by">
<a href="#rm-class-x58_qpi_sad_f1.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_qpi_sad_f1.html:x58-qpi-sad-f1-legacy.mcfg"><a href="#rm-class-x58_qpi_sad_f1.html:x58-qpi-sad-f1-legacy.mcfg">x58-qpi-sad-f1-legacy.mcfg</a></h2>
<h2 id="rm-class-x58_qpi_sad_f1.html:x58-qpi-sad-f1-legacy.pci_config"><a href="#rm-class-x58_qpi_sad_f1.html:x58-qpi-sad-f1-legacy.pci_config">x58-qpi-sad-f1-legacy.pci_config</a></h2></section><section class="page" id="rm-class-x58_remap_dispatcher.html"><h1 id="rm-class-x58_remap_dispatcher.html:x58_remap_dispatcher"><a href="#rm-class-x58_remap_dispatcher.html:x58_remap_dispatcher">x58_remap_dispatcher</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_remap_dispatcher.html:description">
<a href="#rm-class-x58_remap_dispatcher.html:description">Description</a>
</h2>
Translate dispatcher unit. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_remap_dispatcher.html:interfaces-implemented">
<a href="#rm-class-x58_remap_dispatcher.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pci_upstream
<h2 id="rm-class-x58_remap_dispatcher.html:notifiers">
<a href="#rm-class-x58_remap_dispatcher.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_remap_dispatcher.html:dt:cell-change"><a href="#rm-class-x58_remap_dispatcher.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_remap_dispatcher.html:dt:object-delete"><a href="#rm-class-x58_remap_dispatcher.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_remap_dispatcher.html:dt:queue-change"><a href="#rm-class-x58_remap_dispatcher.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_remap_dispatcher.html:attributes">
<a href="#rm-class-x58_remap_dispatcher.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_remap_dispatcher.html:dt:default_remapping_unit"><a href="#rm-class-x58_remap_dispatcher.html:dt:default_remapping_unit">
<i>default_remapping_unit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The default dma remapping unit.
<p>
Required interfaces: <tt>pci_upstream</tt>.</p></dd>
<dt id="rm-class-x58_remap_dispatcher.html:dt:gfx_objs"><a href="#rm-class-x58_remap_dispatcher.html:dt:gfx_objs">
<i>gfx_objs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of configuration objects from which transactions will be remapped using the GFX remap unit.</dd>
<dt id="rm-class-x58_remap_dispatcher.html:dt:gfx_remapping_unit"><a href="#rm-class-x58_remap_dispatcher.html:dt:gfx_remapping_unit">
<i>gfx_remapping_unit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The dma remapping unit used for gfx.
<p>
Required interfaces: <tt>pci_upstream</tt>.</p></dd>
</dl>
<h2 id="rm-class-x58_remap_dispatcher.html:provided-by">
<a href="#rm-class-x58_remap_dispatcher.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section></section><section class="page" id="rm-class-x58_remap_unit0.html"><h1 id="rm-class-x58_remap_unit0.html:x58_remap_unit0"><a href="#rm-class-x58_remap_unit0.html:x58_remap_unit0">x58_remap_unit0</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_remap_unit0.html:description">
<a href="#rm-class-x58_remap_unit0.html:description">Description</a>
</h2>
The DMA/Interrupt remapping unit 0. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_remap_unit0.html:interfaces-implemented">
<a href="#rm-class-x58_remap_unit0.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_upstream
<h2 id="rm-class-x58_remap_unit0.html:notifiers">
<a href="#rm-class-x58_remap_unit0.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_remap_unit0.html:dt:cell-change"><a href="#rm-class-x58_remap_unit0.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_remap_unit0.html:dt:object-delete"><a href="#rm-class-x58_remap_unit0.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_remap_unit0.html:dt:queue-change"><a href="#rm-class-x58_remap_unit0.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_remap_unit0.html:port-objects">
<a href="#rm-class-x58_remap_unit0.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_remap_unit0.html:dt:bank-vtd"><a href="#rm-class-x58_remap_unit0.html:dt:bank-vtd">bank.vtd</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy.vtd">x58-remap-unit0-legacy.vtd</a>
</dd>
<dt id="rm-class-x58_remap_unit0.html:dt:port-hreset"><a href="#rm-class-x58_remap_unit0.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy.HRESET">x58-remap-unit0-legacy.HRESET</a>
</dd>
<dt id="rm-class-x58_remap_unit0.html:dt:port-sreset"><a href="#rm-class-x58_remap_unit0.html:dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy.SRESET">x58-remap-unit0-legacy.SRESET</a>
</dd>
</dl>
<h2 id="rm-class-x58_remap_unit0.html:attributes">
<a href="#rm-class-x58_remap_unit0.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_remap_unit0.html:dt:apic_bus"><a href="#rm-class-x58_remap_unit0.html:dt:apic_bus">
<i>apic_bus</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The APIC bus to handle the interrupt.
<p>
Required interfaces: <tt>apic_bus</tt>.</p></dd>
<dt id="rm-class-x58_remap_unit0.html:dt:memory_space"><a href="#rm-class-x58_remap_unit0.html:dt:memory_space">
<i>memory_space</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The memory space to read descriptors.
<p>
Required interfaces: <tt>memory_space</tt>.</p></dd>
<dt id="rm-class-x58_remap_unit0.html:dt:next_fault_idx"><a href="#rm-class-x58_remap_unit0.html:dt:next_fault_idx">
<i>next_fault_idx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Next fault recording register index.</dd>
<dt id="rm-class-x58_remap_unit0.html:dt:terminator"><a href="#rm-class-x58_remap_unit0.html:dt:terminator">
<i>terminator</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The object to handle memory transaction termination.
<p>
Required interfaces: <tt>memory_space</tt>.</p></dd>
<dt id="rm-class-x58_remap_unit0.html:dt:use_vtd_interrupt_decoding"><a href="#rm-class-x58_remap_unit0.html:dt:use_vtd_interrupt_decoding">
<i>use_vtd_interrupt_decoding</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Use VT-d address decoding to obtain handles when remapping interrupts, rather than x58 decoding</dd>
</dl>
<h2 id="rm-class-x58_remap_unit0.html:provided-by">
<a href="#rm-class-x58_remap_unit0.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_remap_unit0.html:x58-remap-unit0-legacy.HRESET"><a href="#rm-class-x58_remap_unit0.html:x58-remap-unit0-legacy.HRESET">x58-remap-unit0-legacy.HRESET</a></h2>
<h2 id="rm-class-x58_remap_unit0.html:x58-remap-unit0-legacy.SRESET"><a href="#rm-class-x58_remap_unit0.html:x58-remap-unit0-legacy.SRESET">x58-remap-unit0-legacy.SRESET</a></h2>
<h2 id="rm-class-x58_remap_unit0.html:x58-remap-unit0-legacy.vtd"><a href="#rm-class-x58_remap_unit0.html:x58-remap-unit0-legacy.vtd">x58-remap-unit0-legacy.vtd</a></h2></section><section class="page" id="rm-class-x58_remap_unit1.html"><h1 id="rm-class-x58_remap_unit1.html:x58_remap_unit1"><a href="#rm-class-x58_remap_unit1.html:x58_remap_unit1">x58_remap_unit1</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x58_remap_unit1.html:description">
<a href="#rm-class-x58_remap_unit1.html:description">Description</a>
</h2>
The DMA/Interrupt remapping unit 1. - legacy variant, using old PCIe libraries
<h2 id="rm-class-x58_remap_unit1.html:interfaces-implemented">
<a href="#rm-class-x58_remap_unit1.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, io_memory, pci_upstream
<h2 id="rm-class-x58_remap_unit1.html:notifiers">
<a href="#rm-class-x58_remap_unit1.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x58_remap_unit1.html:dt:cell-change"><a href="#rm-class-x58_remap_unit1.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x58_remap_unit1.html:dt:object-delete"><a href="#rm-class-x58_remap_unit1.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x58_remap_unit1.html:dt:queue-change"><a href="#rm-class-x58_remap_unit1.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x58_remap_unit1.html:port-objects">
<a href="#rm-class-x58_remap_unit1.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x58_remap_unit1.html:dt:bank-vtd"><a href="#rm-class-x58_remap_unit1.html:dt:bank-vtd">bank.vtd</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy.vtd">x58-remap-unit1-legacy.vtd</a>
</dd>
<dt id="rm-class-x58_remap_unit1.html:dt:port-hreset"><a href="#rm-class-x58_remap_unit1.html:dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy.HRESET">x58-remap-unit1-legacy.HRESET</a>
</dd>
<dt id="rm-class-x58_remap_unit1.html:dt:port-sreset"><a href="#rm-class-x58_remap_unit1.html:dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="#rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy.SRESET">x58-remap-unit1-legacy.SRESET</a>
</dd>
</dl>
<h2 id="rm-class-x58_remap_unit1.html:attributes">
<a href="#rm-class-x58_remap_unit1.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x58_remap_unit1.html:dt:apic_bus"><a href="#rm-class-x58_remap_unit1.html:dt:apic_bus">
<i>apic_bus</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The APIC bus to handle the interrupt.
<p>
Required interfaces: <tt>apic_bus</tt>.</p></dd>
<dt id="rm-class-x58_remap_unit1.html:dt:memory_space"><a href="#rm-class-x58_remap_unit1.html:dt:memory_space">
<i>memory_space</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The memory space to read descriptors.
<p>
Required interfaces: <tt>memory_space</tt>.</p></dd>
<dt id="rm-class-x58_remap_unit1.html:dt:next_fault_idx"><a href="#rm-class-x58_remap_unit1.html:dt:next_fault_idx">
<i>next_fault_idx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Next fault recording register index.</dd>
<dt id="rm-class-x58_remap_unit1.html:dt:terminator"><a href="#rm-class-x58_remap_unit1.html:dt:terminator">
<i>terminator</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]|n</code>
<br>The object to handle memory transaction termination.
<p>
Required interfaces: <tt>memory_space</tt>.</p></dd>
<dt id="rm-class-x58_remap_unit1.html:dt:use_vtd_interrupt_decoding"><a href="#rm-class-x58_remap_unit1.html:dt:use_vtd_interrupt_decoding">
<i>use_vtd_interrupt_decoding</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Use VT-d address decoding to obtain handles when remapping interrupts, rather than x58 decoding</dd>
</dl>
<h2 id="rm-class-x58_remap_unit1.html:provided-by">
<a href="#rm-class-x58_remap_unit1.html:provided-by">Provided By</a>
</h2>
<a href="#mod.X58-legacy.html">X58-legacy</a>
</section>
<h2 id="rm-class-x58_remap_unit1.html:x58-remap-unit1-legacy.HRESET"><a href="#rm-class-x58_remap_unit1.html:x58-remap-unit1-legacy.HRESET">x58-remap-unit1-legacy.HRESET</a></h2>
<h2 id="rm-class-x58_remap_unit1.html:x58-remap-unit1-legacy.SRESET"><a href="#rm-class-x58_remap_unit1.html:x58-remap-unit1-legacy.SRESET">x58-remap-unit1-legacy.SRESET</a></h2>
<h2 id="rm-class-x58_remap_unit1.html:x58-remap-unit1-legacy.vtd"><a href="#rm-class-x58_remap_unit1.html:x58-remap-unit1-legacy.vtd">x58-remap-unit1-legacy.vtd</a></h2></section><section class="page" id="rm-class-x86-core2.html"><h1 id="rm-class-x86-core2.html:x86-core2"><a href="#rm-class-x86-core2.html:x86-core2">x86-core2</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x86-core2.html:description">
<a href="#rm-class-x86-core2.html:description">Description</a>
</h2>
The <tt>x86-core2</tt> class implements an x86 processor.
<h2 id="rm-class-x86-core2.html:interfaces-implemented">
<a href="#rm-class-x86-core2.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, jit_control, instruction_fetch, step_info, stc, exec_trace, simulator_cache, context_handler, virtual_data_breakpoint, virtual_instruction_breakpoint, processor_info, processor_info_v2, execute, icode, execute_control, concurrency_mode, concurrency_group, cycle, freerun, step, event_delta, step_cycle_ratio, stall, frequency_listener, frequency, decoder, direct_memory_update, cpu_instrumentation_subscribe, cpu_instruction_query, cpu_cached_instruction, cpu_cached_instruction_once, cpu_cached_stream, internal_cached_instruction, cpu_memory_query, cpu_instruction_decoder, cpu_exception_query, callback_info, instrumentation_order, cpu_instrumentation_stream, step_event_instrumentation, pre_decoder, x86_instruction_query, x86_exception_query, x86_memory_query, x86_address_query, x86_instrumentation_subscribe, x86_instrumentation_subscribe_v2, vmx_instrumentation_subscribe, smm_instrumentation_subscribe, register_breakpoint, telemetry, processor_internal, describe_registers, exception, save_state, int_register, x86_smm_state, interrupt_ack, a20, x86, x86_msr, x86_reg_access, x86_exception, x86_memory_access, x86_memory_operation, x86_access_type, x86_vmp_control, x86_cpuid_query, x86_cstate, vmp_internal, vmp, class_disassembly, processor_cli, processor_gui, opcode_info
<h2 id="rm-class-x86-core2.html:notifiers">
<a href="#rm-class-x86-core2.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x86-core2.html:dt:cell-change"><a href="#rm-class-x86-core2.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x86-core2.html:dt:freerunning-mode-change"><a href="#rm-class-x86-core2.html:dt:freerunning-mode-change">freerunning-mode-change</a></dt>
<dd>Notifier that is triggered when freerunning mode is enabled or disabled. The new enabled/disabled state is available through the freerun interface.</dd>
<dt id="rm-class-x86-core2.html:dt:frequency-change"><a href="#rm-class-x86-core2.html:dt:frequency-change">frequency-change</a></dt>
<dd>Notifier that is triggered when frequency changes. New frequency can be read via the frequency interface of the object.</dd>
<dt id="rm-class-x86-core2.html:dt:object-delete"><a href="#rm-class-x86-core2.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x86-core2.html:dt:queue-change"><a href="#rm-class-x86-core2.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x86-core2.html:port-objects">
<a href="#rm-class-x86-core2.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x86-core2.html:dt:probes-uncore"><a href="#rm-class-x86-core2.html:dt:probes-uncore">probes.uncore</a></dt>
<dd>
<a href="#rm-class-x86-core2.html:x86-core2.uncore">x86-core2.uncore</a>
 – Uncore probe port</dd>
<dt id="rm-class-x86-core2.html:dt:vtime"><a href="#rm-class-x86-core2.html:dt:vtime">vtime</a></dt>
<dd>vtime – event handler</dd>
<dt id="rm-class-x86-core2.html:dt:vtime-cycles"><a href="#rm-class-x86-core2.html:dt:vtime-cycles">vtime.cycles</a></dt>
<dd>cycle-counter – cycle queue</dd>
<dt id="rm-class-x86-core2.html:dt:vtime-ps"><a href="#rm-class-x86-core2.html:dt:vtime-ps">vtime.ps</a></dt>
<dd>ps-clock – event queue (ps)</dd>
</dl>
<h2 id="rm-class-x86-core2.html:commands-for-this-class">
<a href="#rm-class-x86-core2.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86-core2.aprof-views.html">aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-core2.break-processor-reset.html">break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-core2.break-segreg.html">break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-core2.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-core2.memory-configuration.html">memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-core2.msrs.html">msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-core2.pregs-fpu.html">pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-core2.pregs-sse.html">pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-core2.print-acpi-tables.html">print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-core2.print-gdt.html">print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-core2.print-idt.html">print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-core2.print-mp-tables.html">print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-core2.print-tss.html">print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-core2.print-vmcs.html">print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-core2.print-vmx-cap.html">print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-core2.status.html">status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-core2.tablewalk.html">tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-core2.trace-segreg.html">trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-core2.unbreak-processor-reset.html">unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-core2.break-segreg.html">unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-core2.trace-segreg.html">untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-core2.wait-for-processor-reset.html">wait-for-processor-reset</a>
 – wait for a processor reset</li>
</ul>
<h2 id="rm-class-x86-core2.html:commands-for-interface-x86">
<a href="#rm-class-x86-core2.html:commands-for-interface-x86">Commands for interface x86</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86.break-vmread.html">break-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">break-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">trace-vmwrite</a>
 – trace VMCS updates</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">unbreak-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">unbreak-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">untrace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">untrace-vmwrite</a>
 – trace VMCS updates</li>
</ul>
<h2 id="rm-class-x86-core2.html:attributes">
<a href="#rm-class-x86-core2.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-core2.html:dt:auto_hyper_enabled"><a href="#rm-class-x86-core2.html:dt:auto_hyper_enabled">
<i>auto_hyper_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enables automatic detection of loops which can be hypersimulated.</dd>
<dt id="rm-class-x86-core2.html:dt:auto_hyper_loops"><a href="#rm-class-x86-core2.html:dt:auto_hyper_loops">
<i>auto_hyper_loops</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[iis]*]</code>
<br>{ffwd_steps, addr, precond} Information on automatically found hypersim loops.</dd>
<dt id="rm-class-x86-core2.html:dt:physical_memory"><a href="#rm-class-x86-core2.html:dt:physical_memory">
<i>physical_memory</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Physical memory space. Must implement memory-space, breakpoint and breakpoint_query_v2 interfaces.</dd>
<dt id="rm-class-x86-core2.html:dt:ma_prot"><a href="#rm-class-x86-core2.html:dt:ma_prot">
<i>ma_prot</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>MP protocol. One of {'msi', 'ww', 'wwp'}</dd>
<dt id="rm-class-x86-core2.html:dt:multicore_accelerator_enabled"><a href="#rm-class-x86-core2.html:dt:multicore_accelerator_enabled">
<i>multicore_accelerator_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Multicore Accelerator enabled for processor.</dd>
<dt id="rm-class-x86-core2.html:dt:mca_concurrency_mode"><a href="#rm-class-x86-core2.html:dt:mca_concurrency_mode">
<i>mca_concurrency_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Multicore Accelerator mode used by processor. One of Sim_Concurrency_Mode_Serialized (1), Sim_Concurrency_Mode_Serialized_Memory (2), or Sim_Concurrency_Mode_Full (4)</dd>
<dt id="rm-class-x86-core2.html:dt:min_cacheline_size"><a href="#rm-class-x86-core2.html:dt:min_cacheline_size">
<i>min_cacheline_size</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd>
<dt id="rm-class-x86-core2.html:dt:is_stalling"><a href="#rm-class-x86-core2.html:dt:is_stalling">
<i>is_stalling</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is currently stalling by request of a timing-model.</dd>
<dt id="rm-class-x86-core2.html:dt:stalling_info"><a href="#rm-class-x86-core2.html:dt:stalling_info">
<i>stalling_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iii]</code>
<br>If is_stalling is set, this contains information about the current memory operation.</dd>
<dt id="rm-class-x86-core2.html:dt:simulation_mode"><a href="#rm-class-x86-core2.html:dt:simulation_mode">
<i>simulation_mode</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The simulation mechanism used for the processor. One of the values of the simulation_mode_t enum.</dd>
<dt id="rm-class-x86-core2.html:dt:enabled_flag"><a href="#rm-class-x86-core2.html:dt:enabled_flag">
<i>enabled_flag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd>
<dt id="rm-class-x86-core2.html:dt:non_architecturally_disabled"><a href="#rm-class-x86-core2.html:dt:non_architecturally_disabled">
<i>non_architecturally_disabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If true, the processor is disabled by explicit user action and will not execute instructions until re-enabled by user. No architectural transitions, such as resets, will re-enable it on their own.</dd>
<dt id="rm-class-x86-core2.html:dt:outside_memory_whitelist"><a href="#rm-class-x86-core2.html:dt:outside_memory_whitelist">
<i>outside_memory_whitelist</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i|[ii]|[iii]*]</code>
<br>((<i>address</i>, <i>length</i>, <i>hits</i>)*).<br>
<br>
List of physical address ranges that do not map to anything. <i>length</i> is the length of each interval in bytes. An interval with both <i>address</i> and <i>length</i> being 0 denotes the entire address space. <i>hits</i> is the number of times that particular interval has been accessed, and can be omitted when set.<br>
<br>
 Accesses to physical addresses with no targets will trigger a specific hap whose default action is to break the simulation. However, if the address falls into one of the ranges specified in this whitelist, the hap will <em>not</em> be triggered (but still being counted). The behavior in this scenario is architecture dependent. It may or may not trigger an architecture specific exception, and the simulation may or may not be interrupted.<br>
<br>
 See also the <tt>Core_Address_Not_Mapped</tt> hap.</dd>
<dt id="rm-class-x86-core2.html:dt:ignore_page_failed_before"><a href="#rm-class-x86-core2.html:dt:ignore_page_failed_before">
<i>ignore_page_failed_before</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will keep trying to cache memory through direct memory even if it fails.</dd>
<dt id="rm-class-x86-core2.html:dt:current_context"><a href="#rm-class-x86-core2.html:dt:current_context">
<i>current_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context object</dd>
<dt id="rm-class-x86-core2.html:dt:processor_number"><a href="#rm-class-x86-core2.html:dt:processor_number">
<i>processor_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd>
<dt id="rm-class-x86-core2.html:dt:do_not_schedule"><a href="#rm-class-x86-core2.html:dt:do_not_schedule">
<i>do_not_schedule</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE to prevent this object from being scheduled by the cell.</dd>
<dt id="rm-class-x86-core2.html:dt:cell"><a href="#rm-class-x86-core2.html:dt:cell">
<i>cell</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The cell this object clock/cpu belongs to</dd>
<dt id="rm-class-x86-core2.html:dt:freerun_speed"><a href="#rm-class-x86-core2.html:dt:freerun_speed">
<i>freerun_speed</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Freerun speed. A value of 1.0 means realtime.</dd>
<dt id="rm-class-x86-core2.html:dt:freerun_min_ips"><a href="#rm-class-x86-core2.html:dt:freerun_min_ips">
<i>freerun_min_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Minimum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-core2.html:dt:freerun_max_ips"><a href="#rm-class-x86-core2.html:dt:freerun_max_ips">
<i>freerun_max_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Maximum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-core2.html:dt:freerun_enabled"><a href="#rm-class-x86-core2.html:dt:freerun_enabled">
<i>freerun_enabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Freerun mode enabled</dd>
<dt id="rm-class-x86-core2.html:dt:frequency"><a href="#rm-class-x86-core2.html:dt:frequency">
<i>frequency</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]|o|[os]</code>
<br>Processor clock frequency in Hz, as a rational number [numerator, denominator], or as a frequency provider implementing the <tt>frequency</tt>. The legacy <tt>simple_dispatcher</tt> is also supported.</dd>
<dt id="rm-class-x86-core2.html:dt:freq_mhz"><a href="#rm-class-x86-core2.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i|f</code>
<br>Processor clock frequency in MHz.</dd>
<dt id="rm-class-x86-core2.html:dt:step_queue"><a href="#rm-class-x86-core2.html:dt:step_queue">
<i>step_queue</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events.</dd>
<dt id="rm-class-x86-core2.html:dt:time_queue"><a href="#rm-class-x86-core2.html:dt:time_queue">
<i>time_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s|n,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events.</dd>
<dt id="rm-class-x86-core2.html:dt:event_desc"><a href="#rm-class-x86-core2.html:dt:event_desc">
<i>event_desc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br> ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd>
<dt id="rm-class-x86-core2.html:dt:steps"><a href="#rm-class-x86-core2.html:dt:steps">
<i>steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number steps executed since machine start.</dd>
<dt id="rm-class-x86-core2.html:dt:cycles"><a href="#rm-class-x86-core2.html:dt:cycles">
<i>cycles</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time measured in cycles from machine start.</dd>
<dt id="rm-class-x86-core2.html:dt:step_per_cycle_mode"><a href="#rm-class-x86-core2.html:dt:step_per_cycle_mode">
<i>step_per_cycle_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd>
<dt id="rm-class-x86-core2.html:dt:stall_time"><a href="#rm-class-x86-core2.html:dt:stall_time">
<i>stall_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of cycles the processor will stall</dd>
<dt id="rm-class-x86-core2.html:dt:telemetry_providers"><a href="#rm-class-x86-core2.html:dt:telemetry_providers">
<i>telemetry_providers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects that provides telemetry for this core</dd>
<dt id="rm-class-x86-core2.html:dt:shared_physical_memory"><a href="#rm-class-x86-core2.html:dt:shared_physical_memory">
<i>shared_physical_memory</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Points to the object representing the memory space shared between threads/cores. This is used to set up the monitoring to emulate MONITOR/MWAIT. If this is set to Nil, then MONITOR/MWAIT will time-out at the end of each time-quantum which is likely to result in non-optimal performance especially when the quantum is rather short.</dd>
<dt id="rm-class-x86-core2.html:dt:rax"><a href="#rm-class-x86-core2.html:dt:rax">
<i>rax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:rcx"><a href="#rm-class-x86-core2.html:dt:rcx">
<i>rcx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:rdx"><a href="#rm-class-x86-core2.html:dt:rdx">
<i>rdx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:rbx"><a href="#rm-class-x86-core2.html:dt:rbx">
<i>rbx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:rsp"><a href="#rm-class-x86-core2.html:dt:rsp">
<i>rsp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:rbp"><a href="#rm-class-x86-core2.html:dt:rbp">
<i>rbp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:rsi"><a href="#rm-class-x86-core2.html:dt:rsi">
<i>rsi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:rdi"><a href="#rm-class-x86-core2.html:dt:rdi">
<i>rdi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:r8"><a href="#rm-class-x86-core2.html:dt:r8">
<i>r8</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:r9"><a href="#rm-class-x86-core2.html:dt:r9">
<i>r9</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:r10"><a href="#rm-class-x86-core2.html:dt:r10">
<i>r10</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:r11"><a href="#rm-class-x86-core2.html:dt:r11">
<i>r11</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:r12"><a href="#rm-class-x86-core2.html:dt:r12">
<i>r12</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:r13"><a href="#rm-class-x86-core2.html:dt:r13">
<i>r13</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:r14"><a href="#rm-class-x86-core2.html:dt:r14">
<i>r14</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:r15"><a href="#rm-class-x86-core2.html:dt:r15">
<i>r15</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-core2.html:dt:rip"><a href="#rm-class-x86-core2.html:dt:rip">
<i>rip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Instruction pointer.</dd>
<dt id="rm-class-x86-core2.html:dt:activity_state"><a href="#rm-class-x86-core2.html:dt:activity_state">
<i>activity_state</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor activity state.</dd>
<dt id="rm-class-x86-core2.html:dt:cr0"><a href="#rm-class-x86-core2.html:dt:cr0">
<i>cr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 0.</dd>
<dt id="rm-class-x86-core2.html:dt:cr2"><a href="#rm-class-x86-core2.html:dt:cr2">
<i>cr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 2.</dd>
<dt id="rm-class-x86-core2.html:dt:cr4"><a href="#rm-class-x86-core2.html:dt:cr4">
<i>cr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 4.</dd>
<dt id="rm-class-x86-core2.html:dt:cr3"><a href="#rm-class-x86-core2.html:dt:cr3">
<i>cr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 3.</dd>
<dt id="rm-class-x86-core2.html:dt:xcr0"><a href="#rm-class-x86-core2.html:dt:xcr0">
<i>xcr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended control register 0 (XCR0).</dd>
<dt id="rm-class-x86-core2.html:dt:cs"><a href="#rm-class-x86-core2.html:dt:cs">
<i>cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-core2.html:dt:ds"><a href="#rm-class-x86-core2.html:dt:ds">
<i>ds</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-core2.html:dt:ss"><a href="#rm-class-x86-core2.html:dt:ss">
<i>ss</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>Segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>b</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-core2.html:dt:cpl"><a href="#rm-class-x86-core2.html:dt:cpl">
<i>cpl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Current privilege level.</dd>
<dt id="rm-class-x86-core2.html:dt:es"><a href="#rm-class-x86-core2.html:dt:es">
<i>es</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-core2.html:dt:fs"><a href="#rm-class-x86-core2.html:dt:fs">
<i>fs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-core2.html:dt:gs"><a href="#rm-class-x86-core2.html:dt:gs">
<i>gs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-core2.html:dt:dr0"><a href="#rm-class-x86-core2.html:dt:dr0">
<i>dr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 0.</dd>
<dt id="rm-class-x86-core2.html:dt:dr1"><a href="#rm-class-x86-core2.html:dt:dr1">
<i>dr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 1.</dd>
<dt id="rm-class-x86-core2.html:dt:dr2"><a href="#rm-class-x86-core2.html:dt:dr2">
<i>dr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 2.</dd>
<dt id="rm-class-x86-core2.html:dt:dr3"><a href="#rm-class-x86-core2.html:dt:dr3">
<i>dr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 3.</dd>
<dt id="rm-class-x86-core2.html:dt:dr6"><a href="#rm-class-x86-core2.html:dt:dr6">
<i>dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 6.</dd>
<dt id="rm-class-x86-core2.html:dt:dr7"><a href="#rm-class-x86-core2.html:dt:dr7">
<i>dr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 7.</dd>
<dt id="rm-class-x86-core2.html:dt:pending_debug_exception"><a href="#rm-class-x86-core2.html:dt:pending_debug_exception">
<i>pending_debug_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A debug exception is pending. Additional information about the exception is stored in pending_debug_exception_dr6.</dd>
<dt id="rm-class-x86-core2.html:dt:pending_debug_exception_dr6"><a href="#rm-class-x86-core2.html:dt:pending_debug_exception_dr6">
<i>pending_debug_exception_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Valid if pending_debug_exception is non-zero. Attribute has the same format as the DR6 register.</dd>
<dt id="rm-class-x86-core2.html:dt:pdpte"><a href="#rm-class-x86-core2.html:dt:pdpte">
<i>pdpte</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{4}]</code>
<br>PDPTE registers.</dd>
<dt id="rm-class-x86-core2.html:dt:idtr_base"><a href="#rm-class-x86-core2.html:dt:idtr_base">
<i>idtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table base.</dd>
<dt id="rm-class-x86-core2.html:dt:idtr_limit"><a href="#rm-class-x86-core2.html:dt:idtr_limit">
<i>idtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table limit.</dd>
<dt id="rm-class-x86-core2.html:dt:gdtr_base"><a href="#rm-class-x86-core2.html:dt:gdtr_base">
<i>gdtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table base.</dd>
<dt id="rm-class-x86-core2.html:dt:gdtr_limit"><a href="#rm-class-x86-core2.html:dt:gdtr_limit">
<i>gdtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table limit.</dd>
<dt id="rm-class-x86-core2.html:dt:tr"><a href="#rm-class-x86-core2.html:dt:tr">
<i>tr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-core2.html:dt:ldtr"><a href="#rm-class-x86-core2.html:dt:ldtr">
<i>ldtr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-core2.html:dt:eflags"><a href="#rm-class-x86-core2.html:dt:eflags">
<i>eflags</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Flag register.</dd>
<dt id="rm-class-x86-core2.html:dt:mxcsr"><a href="#rm-class-x86-core2.html:dt:mxcsr">
<i>mxcsr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>XMM control register.</dd>
<dt id="rm-class-x86-core2.html:dt:xmm"><a href="#rm-class-x86-core2.html:dt:xmm">
<i>xmm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>xmm_0_low</i>, <i>xmm_0_high</i>), ..., (<i>xmm_n_low</i>, <i>xmm_n_high</i>)). Each list represents one xmm register. The high quad word (bits 64-127) is in <i>xmmi_high</i> and the low quad word (bits 0-63) is in <i>xmmi_low</i>.</dd>
<dt id="rm-class-x86-core2.html:dt:ymmu"><a href="#rm-class-x86-core2.html:dt:ymmu">
<i>ymmu</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>ymmu0_low</i>, <i>ymm0_high</i>), ..., (<i>ymmu15_low</i>, <i>ymmu15_high</i>)). Each list represents the two upper quad words of an ymm register. register. The high quad word (bits 192-255) is in <i>ymmi_high</i> and the low quad word (bits 128-191) is in <i>ymmi_low</i>.</dd>
<dt id="rm-class-x86-core2.html:dt:fpu_regs"><a href="#rm-class-x86-core2.html:dt:fpu_regs">
<i>fpu_regs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i{11}]{8}]</code>
<br>((empty, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9){8}). X86 floating point registers. The 8 80-bits registers is stored as a list of 11 bytes. The first byte tells if the register is empty (1) or not (0). The other bytes contain the register value with the lowest (least significant) bits in b0 and the highest (most significant bits in b9.</dd>
<dt id="rm-class-x86-core2.html:dt:fpu_control"><a href="#rm-class-x86-core2.html:dt:fpu_control">
<i>fpu_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU control register.</dd>
<dt id="rm-class-x86-core2.html:dt:fpu_status"><a href="#rm-class-x86-core2.html:dt:fpu_status">
<i>fpu_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU status register.</dd>
<dt id="rm-class-x86-core2.html:dt:fpu_tag"><a href="#rm-class-x86-core2.html:dt:fpu_tag">
<i>fpu_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU tag word.</dd>
<dt id="rm-class-x86-core2.html:dt:fpu_last_instr_selector"><a href="#rm-class-x86-core2.html:dt:fpu_last_instr_selector">
<i>fpu_last_instr_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer selector.</dd>
<dt id="rm-class-x86-core2.html:dt:fpu_last_instr_pointer"><a href="#rm-class-x86-core2.html:dt:fpu_last_instr_pointer">
<i>fpu_last_instr_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer offset.</dd>
<dt id="rm-class-x86-core2.html:dt:fpu_last_opcode"><a href="#rm-class-x86-core2.html:dt:fpu_last_opcode">
<i>fpu_last_opcode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction opcode.</dd>
<dt id="rm-class-x86-core2.html:dt:fpu_last_operand_selector"><a href="#rm-class-x86-core2.html:dt:fpu_last_operand_selector">
<i>fpu_last_operand_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer selector.</dd>
<dt id="rm-class-x86-core2.html:dt:fpu_last_operand_pointer"><a href="#rm-class-x86-core2.html:dt:fpu_last_operand_pointer">
<i>fpu_last_operand_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer offset.</dd>
<dt id="rm-class-x86-core2.html:dt:temporary_interrupt_mask"><a href="#rm-class-x86-core2.html:dt:temporary_interrupt_mask">
<i>temporary_interrupt_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If non-zero, interrupts are temporarily disabled even though EFLAGS.IF may be set.</dd>
<dt id="rm-class-x86-core2.html:dt:block_init"><a href="#rm-class-x86-core2.html:dt:block_init">
<i>block_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-core2.html:dt:block_smi"><a href="#rm-class-x86-core2.html:dt:block_smi">
<i>block_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-core2.html:dt:block_nmi"><a href="#rm-class-x86-core2.html:dt:block_nmi">
<i>block_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-core2.html:dt:smm_base"><a href="#rm-class-x86-core2.html:dt:smm_base">
<i>smm_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMM base.</dd>
<dt id="rm-class-x86-core2.html:dt:in_smm"><a href="#rm-class-x86-core2.html:dt:in_smm">
<i>in_smm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set iff the processor is in system management mode.</dd>
<dt id="rm-class-x86-core2.html:dt:monitor_info"><a href="#rm-class-x86-core2.html:dt:monitor_info">
<i>monitor_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[bbi]</code>
<br>(armed, fired, address). Information about MONITOR. The MONITOR is armed if the first element in the list is true. The last element in the list contains the monitored physical address, and the second element indicates if the monitor has fired which means that the CPU should wake up.</dd>
<dt id="rm-class-x86-core2.html:dt:mwait_extensions"><a href="#rm-class-x86-core2.html:dt:mwait_extensions">
<i>mwait_extensions</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extensions passed to the MWAIT instruction through ECX.</dd>
<dt id="rm-class-x86-core2.html:dt:mwait_hints"><a href="#rm-class-x86-core2.html:dt:mwait_hints">
<i>mwait_hints</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Hints passed to the MWAIT instruction through EAX.</dd>
<dt id="rm-class-x86-core2.html:dt:ext"><a href="#rm-class-x86-core2.html:dt:ext">
<i>ext</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A bit indicating if the current exception is external.</dd>
<dt id="rm-class-x86-core2.html:dt:cr4_extension_mask"><a href="#rm-class-x86-core2.html:dt:cr4_extension_mask">
<i>cr4_extension_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Externally implemented cr4 bits.</dd>
<dt id="rm-class-x86-core2.html:dt:disabled_breakpoints_update_dr6"><a href="#rm-class-x86-core2.html:dt:disabled_breakpoints_update_dr6">
<i>disabled_breakpoints_update_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set to non-zero if you want debug breakpoints that are not enabled either through DR7.L nor DR7.G to still set the B bits in DR6.</dd>
<dt id="rm-class-x86-core2.html:dt:mxcsr_mask"><a href="#rm-class-x86-core2.html:dt:mxcsr_mask">
<i>mxcsr_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MXCSR mask (0 means 0xffbf).</dd>
<dt id="rm-class-x86-core2.html:dt:pending_init"><a href="#rm-class-x86-core2.html:dt:pending_init">
<i>pending_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending INIT</dd>
<dt id="rm-class-x86-core2.html:dt:pending_reset"><a href="#rm-class-x86-core2.html:dt:pending_reset">
<i>pending_reset</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending RESET</dd>
<dt id="rm-class-x86-core2.html:dt:pending_exception"><a href="#rm-class-x86-core2.html:dt:pending_exception">
<i>pending_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then an exception or interrupt is pending and will be delivered before the next instruction.</dd>
<dt id="rm-class-x86-core2.html:dt:pending_exception_error_code_valid"><a href="#rm-class-x86-core2.html:dt:pending_exception_error_code_valid">
<i>pending_exception_error_code_valid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the pending exception has an error code.</dd>
<dt id="rm-class-x86-core2.html:dt:pending_exception_set_rf"><a href="#rm-class-x86-core2.html:dt:pending_exception_set_rf">
<i>pending_exception_set_rf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the resume flag bit will be set in the pushed image of the flag register.</dd>
<dt id="rm-class-x86-core2.html:dt:pending_exception_error_code"><a href="#rm-class-x86-core2.html:dt:pending_exception_error_code">
<i>pending_exception_error_code</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Error code to be delivered on the next pending exception if pending_exception_error_code_valid is set.</dd>
<dt id="rm-class-x86-core2.html:dt:pending_exception_instruction_length"><a href="#rm-class-x86-core2.html:dt:pending_exception_instruction_length">
<i>pending_exception_instruction_length</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Length of pending trap instruction.</dd>
<dt id="rm-class-x86-core2.html:dt:pending_exception_vector"><a href="#rm-class-x86-core2.html:dt:pending_exception_vector">
<i>pending_exception_vector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Pending interrupt or exception vector. Only valid if pending_exception is set.</dd>
<dt id="rm-class-x86-core2.html:dt:pending_exception_type"><a href="#rm-class-x86-core2.html:dt:pending_exception_type">
<i>pending_exception_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Type of pending exception. </dd>
<dt id="rm-class-x86-core2.html:dt:waiting_interrupt"><a href="#rm-class-x86-core2.html:dt:waiting_interrupt">
<i>waiting_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If an interrupt is requested, but it cannot be immediately handled because interrupts are masked.</dd>
<dt id="rm-class-x86-core2.html:dt:waiting_device"><a href="#rm-class-x86-core2.html:dt:waiting_device">
<i>waiting_device</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The device that requested the waiting interrupt. Only valid when waiting_interrupt is non-zero.</dd>
<dt id="rm-class-x86-core2.html:dt:fpu_fopcode_compatibility_mode"><a href="#rm-class-x86-core2.html:dt:fpu_fopcode_compatibility_mode">
<i>fpu_fopcode_compatibility_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Fopcode compatibility sub-mode.</dd>
<dt id="rm-class-x86-core2.html:dt:a20mask"><a href="#rm-class-x86-core2.html:dt:a20mask">
<i>a20mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The a20mask.</dd>
<dt id="rm-class-x86-core2.html:dt:disable_block_merge"><a href="#rm-class-x86-core2.html:dt:disable_block_merge">
<i>disable_block_merge</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal.</dd>
<dt id="rm-class-x86-core2.html:dt:port_space"><a href="#rm-class-x86-core2.html:dt:port_space">
<i>port_space</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>I/O space of the cpu targeted by the IN, INS, OUT, and OUTS instructions. Must implement either the <tt>port</tt> interface (typically an instance of the <tt>port-space</tt> class), or the <tt>lookup</tt> interface (typically an instance of the <tt>memory-space</tt> class).</dd>
<dt id="rm-class-x86-core2.html:dt:apic"><a href="#rm-class-x86-core2.html:dt:apic">
<i>apic</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Local APIC this cpu is connected to.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_lahf64"><a href="#rm-class-x86-core2.html:dt:cpuid_lahf64">
<i>cpuid_lahf64</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>LAHF/SAHF support in 64-bit mode. Reported through CPUID function 80000001 in ECX bit 0.</dd>
<dt id="rm-class-x86-core2.html:dt:load_far_ptr_64"><a href="#rm-class-x86-core2.html:dt:load_far_ptr_64">
<i>load_far_ptr_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the load far pointer instructions are extended to 64-bit when executed with a 64-bit operand size. The default is FALSE, which treats 64-bit and 32-bit operand size the same.</dd>
<dt id="rm-class-x86-core2.html:dt:near_branches_64"><a href="#rm-class-x86-core2.html:dt:near_branches_64">
<i>near_branches_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Determines how near branches are handled in 64-bit mode. If the attribute is TRUE, then the operand size is fixed at 64-bits, while the default value of FALSE allows an override to 16 bits.</dd>
<dt id="rm-class-x86-core2.html:dt:one_step_per_string_instruction"><a href="#rm-class-x86-core2.html:dt:one_step_per_string_instruction">
<i>one_step_per_string_instruction</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, each un-interrupted run of a repeated string instruction (CMPS, LODS, MOVS, SCAS, STOS) will be counted as a single step as compared to each iteration being a step in the default model. Due to how instruction counting works in the hardware performance counters, this attribute must be set to TRUE for VMP to work. Setting this attribute to FALSE will disable VMP.</dd>
<dt id="rm-class-x86-core2.html:dt:null_clear_base_and_limit"><a href="#rm-class-x86-core2.html:dt:null_clear_base_and_limit">
<i>null_clear_base_and_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, a load of a NULL selector to a segment register will clear the base and limit values.</dd>
<dt id="rm-class-x86-core2.html:dt:mov_default32"><a href="#rm-class-x86-core2.html:dt:mov_default32">
<i>mov_default32</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, movs to or from control and debug registers will default to 32-bits in 64-bit mode. If FALSE (which is the default value), such moves will be fixed at 64-bits.</dd>
<dt id="rm-class-x86-core2.html:dt:skip_canonical_logical_check"><a href="#rm-class-x86-core2.html:dt:skip_canonical_logical_check">
<i>skip_canonical_logical_check</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, no canonical check is performed on the logical address during address translation. A canonical check is always performed on the linear address, regardless of the setting of this attribute. The default value is FALSE, performing canonical checks on both the logical and linear addresses.</dd>
<dt id="rm-class-x86-core2.html:dt:debug_len_10b_8_bytes"><a href="#rm-class-x86-core2.html:dt:debug_len_10b_8_bytes">
<i>debug_len_10b_8_bytes</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the 10b length encoding in DR7 is taken to mean 8 bytes. If it is false, then 10b means 8 bytes in long mode, but only one byte in legacy mode.</dd>
<dt id="rm-class-x86-core2.html:dt:seg_push_zero_pad"><a href="#rm-class-x86-core2.html:dt:seg_push_zero_pad">
<i>seg_push_zero_pad</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (which is the default), then segment register push instructions will pad the push with zero bytes up to the width of the push. If false, then that memory will be kept untouched.</dd>
<dt id="rm-class-x86-core2.html:dt:allow_tss_bios_workaround"><a href="#rm-class-x86-core2.html:dt:allow_tss_bios_workaround">
<i>allow_tss_bios_workaround</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, which is the default, then VMP is allowed to modify the initial CPU state slightly in order to work around a BIOS problem causing hard host crashes. The workaround consist of using a 32-bit TSS instead of a 16-bit TSS after CPU reset. If this attribute is set to FALSE, then VMP will be disabled whenever a 16-bit TSS is loaded.</dd>
<dt id="rm-class-x86-core2.html:dt:sp_mask_non64"><a href="#rm-class-x86-core2.html:dt:sp_mask_non64">
<i>sp_mask_non64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the stack pointer will be masked to 32-bits after the 16-byte alignment when an exception is taken from a mode other than 64-bit mode while operating in long mode.</dd>
<dt id="rm-class-x86-core2.html:dt:lar_ldt_lm_invalid"><a href="#rm-class-x86-core2.html:dt:lar_ldt_lm_invalid">
<i>lar_ldt_lm_invalid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the LDT segment type will not be considered valid for the LAR instruction while operating in long mode.</dd>
<dt id="rm-class-x86-core2.html:dt:far_call_jmp_64"><a href="#rm-class-x86-core2.html:dt:far_call_jmp_64">
<i>far_call_jmp_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, far call and jmp instructions will have a 64-bit offset when the operand size is 64-bits. If FALSE, then the offset will be 32-bits with both 32-bit and 64-bit operand size.</dd>
<dt id="rm-class-x86-core2.html:dt:pause_slow_cycles"><a href="#rm-class-x86-core2.html:dt:pause_slow_cycles">
<i>pause_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the PAUSE instruction. This additional stall is there to allow execution of spin-locks to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-core2.html:dt:rdtsc_slow_cycles"><a href="#rm-class-x86-core2.html:dt:rdtsc_slow_cycles">
<i>rdtsc_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the RDTSC and RDTSCP instructions. This additional stall is there to allow time expiration loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-core2.html:dt:port_io_slow_cycles"><a href="#rm-class-x86-core2.html:dt:port_io_slow_cycles">
<i>port_io_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for port-mapped I/O. This additional stall is there to allow I/O poll loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-core2.html:dt:inject_vmexit"><a href="#rm-class-x86-core2.html:dt:inject_vmexit">
<i>inject_vmexit</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>i</code>
<br>Force a VMEXIT from VMX mode.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_vmx"><a href="#rm-class-x86-core2.html:dt:cpuid_vmx">
<i>cpuid_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>VMX feature as reported through CPUID function 1 ECX bit 5.</dd>
<dt id="rm-class-x86-core2.html:dt:vmx_mode"><a href="#rm-class-x86-core2.html:dt:vmx_mode">
<i>vmx_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode. 0: Not in VMX operation. 1: In VMX root operation. 2: In VMX non-root operation.</dd>
<dt id="rm-class-x86-core2.html:dt:current_vmcs_ptr"><a href="#rm-class-x86-core2.html:dt:current_vmcs_ptr">
<i>current_vmcs_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode current VMCS pointer.</dd>
<dt id="rm-class-x86-core2.html:dt:vmxon_ptr"><a href="#rm-class-x86-core2.html:dt:vmxon_ptr">
<i>vmxon_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMXON pointer.</dd>
<dt id="rm-class-x86-core2.html:dt:vmx_pending_exit"><a href="#rm-class-x86-core2.html:dt:vmx_pending_exit">
<i>vmx_pending_exit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|i</code>
<br>Pending VMX exit reason. See appendix A of the VMX specification for encoding. Nil if no VMX exit is pending.</dd>
<dt id="rm-class-x86-core2.html:dt:vmcs_layout"><a href="#rm-class-x86-core2.html:dt:vmcs_layout">
<i>vmcs_layout</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[isiii]*]</code>
<br>Exports the implementation specific layout of the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing) area. This information can be used to display the current VMCS status, as well as to track changes in the VMCS. Sublist format (<i>index</i>, <i>name</i>, <i>size</i>, <i>offset</i>, <i>attr</i>). A field is stored as a <i>size</i> byte integer at <i>offset</i> in the VMCS.</dd>
<dt id="rm-class-x86-core2.html:dt:vmcs_content"><a href="#rm-class-x86-core2.html:dt:vmcs_content">
<i>vmcs_content</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>The register content of the currently loaded Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). Not valid if current_vmcs_ptr is not valid. Not all VMCS fields are necessarily present in this attribute since they are not kept in CPU registers. Remaining fields will be in the VMCS memory area.</dd>
<dt id="rm-class-x86-core2.html:dt:vmcs_launch_state"><a href="#rm-class-x86-core2.html:dt:vmcs_launch_state">
<i>vmcs_launch_state</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>VMCS launch state.</dd>
<dt id="rm-class-x86-core2.html:dt:block_virtual_nmi"><a href="#rm-class-x86-core2.html:dt:block_virtual_nmi">
<i>block_virtual_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Virtual NMIs blocking.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_sse3"><a href="#rm-class-x86-core2.html:dt:cpuid_sse3">
<i>cpuid_sse3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE3. Reported through CPUID function 1 ECX bit 0.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_monitor"><a href="#rm-class-x86-core2.html:dt:cpuid_monitor">
<i>cpuid_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for MONITOR. Reported through CPUID function 1 ECX bit 3.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_ssse3"><a href="#rm-class-x86-core2.html:dt:cpuid_ssse3">
<i>cpuid_ssse3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSSE3. Reported through CPUID function 1 ECX bit 9.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_sse4_1"><a href="#rm-class-x86-core2.html:dt:cpuid_sse4_1">
<i>cpuid_sse4_1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE4.1. Reported through CPUID function 1 ECX bit 19.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_vendor_id"><a href="#rm-class-x86-core2.html:dt:cpuid_vendor_id">
<i>cpuid_vendor_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Vendor ID string for CPUID.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_extended_family"><a href="#rm-class-x86-core2.html:dt:cpuid_extended_family">
<i>cpuid_extended_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended family for CPUID.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_extended_model"><a href="#rm-class-x86-core2.html:dt:cpuid_extended_model">
<i>cpuid_extended_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended model for CPUID.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_family"><a href="#rm-class-x86-core2.html:dt:cpuid_family">
<i>cpuid_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Family for CPUID.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_model"><a href="#rm-class-x86-core2.html:dt:cpuid_model">
<i>cpuid_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Model for CPUID.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_stepping"><a href="#rm-class-x86-core2.html:dt:cpuid_stepping">
<i>cpuid_stepping</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stepping for CPUID.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_brand_id"><a href="#rm-class-x86-core2.html:dt:cpuid_brand_id">
<i>cpuid_brand_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Brand ID for CPUID.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_clflush_size"><a href="#rm-class-x86-core2.html:dt:cpuid_clflush_size">
<i>cpuid_clflush_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Size of CLFLUSH as reported by CPUID.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_logical_processor_count"><a href="#rm-class-x86-core2.html:dt:cpuid_logical_processor_count">
<i>cpuid_logical_processor_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Count of logical processors for CPUID. Setting this to non-zero will enable the HTT feature bit (bit 28).</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_thread_level_apic_id_shift_count"><a href="#rm-class-x86-core2.html:dt:cpuid_thread_level_apic_id_shift_count">
<i>cpuid_thread_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the thread level in CPUID. If left at the default value of 0, a count just large enough to represent the threads in the core will be used.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_core_level_apic_id_shift_count"><a href="#rm-class-x86-core2.html:dt:cpuid_core_level_apic_id_shift_count">
<i>cpuid_core_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the core level in CPUID. The shift count at the thread level will be added to calculate the second 0xB sub-leaf shift count. If left at the default value of 0, a count just large enough to represent the cores in the package.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_physical_apic_id"><a href="#rm-class-x86-core2.html:dt:cpuid_physical_apic_id">
<i>cpuid_physical_apic_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Physical local APIC ID for CPUID.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_2_eax"><a href="#rm-class-x86-core2.html:dt:cpuid_2_eax">
<i>cpuid_2_eax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EAX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_2_ebx"><a href="#rm-class-x86-core2.html:dt:cpuid_2_ebx">
<i>cpuid_2_ebx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EBX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_2_ecx"><a href="#rm-class-x86-core2.html:dt:cpuid_2_ecx">
<i>cpuid_2_ecx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in ECX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_2_edx"><a href="#rm-class-x86-core2.html:dt:cpuid_2_edx">
<i>cpuid_2_edx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EDX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_processor_name"><a href="#rm-class-x86-core2.html:dt:cpuid_processor_name">
<i>cpuid_processor_name</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Processor name for CPUID.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_l2_cache_size_kb"><a href="#rm-class-x86-core2.html:dt:cpuid_l2_cache_size_kb">
<i>cpuid_l2_cache_size_kb</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_l2_cache_assoc"><a href="#rm-class-x86-core2.html:dt:cpuid_l2_cache_assoc">
<i>cpuid_l2_cache_assoc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_l2_cache_lines_per_tag"><a href="#rm-class-x86-core2.html:dt:cpuid_l2_cache_lines_per_tag">
<i>cpuid_l2_cache_lines_per_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_l2_cache_line_size"><a href="#rm-class-x86-core2.html:dt:cpuid_l2_cache_line_size">
<i>cpuid_l2_cache_line_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_monitor_min_size"><a href="#rm-class-x86-core2.html:dt:cpuid_monitor_min_size">
<i>cpuid_monitor_min_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Smallest monitor granularity. This is the size used in the monitor implementation.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_monitor_max_size"><a href="#rm-class-x86-core2.html:dt:cpuid_monitor_max_size">
<i>cpuid_monitor_max_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Largest monitor granularity. This is reported through CPUID, but not used in the implementation.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_mwait_int_break_support"><a href="#rm-class-x86-core2.html:dt:cpuid_mwait_int_break_support">
<i>cpuid_mwait_int_break_support</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Support for MWAIT break on interrupts even if disabled.</dd>
<dt id="rm-class-x86-core2.html:dt:smi_count"><a href="#rm-class-x86-core2.html:dt:smi_count">
<i>smi_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Counts the number of occurrences of the SMM.</dd>
<dt id="rm-class-x86-core2.html:dt:smm_handler"><a href="#rm-class-x86-core2.html:dt:smm_handler">
<i>smm_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o|[os]</code>
<br>Object implementing the x86_smm interface.</dd>
<dt id="rm-class-x86-core2.html:dt:last_io"><a href="#rm-class-x86-core2.html:dt:last_io">
<i>last_io</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iiii]</code>
<br>Information about last IO instruction (pc, lin_addr, iinfo, step_count).</dd>
<dt id="rm-class-x86-core2.html:dt:a20_inhibited"><a href="#rm-class-x86-core2.html:dt:a20_inhibited">
<i>a20_inhibited</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>A20 will be always lowered if this flag is set.</dd>
<dt id="rm-class-x86-core2.html:dt:latch_init"><a href="#rm-class-x86-core2.html:dt:latch_init">
<i>latch_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT is currently latched.</dd>
<dt id="rm-class-x86-core2.html:dt:latch_smi"><a href="#rm-class-x86-core2.html:dt:latch_smi">
<i>latch_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI is currently latched.</dd>
<dt id="rm-class-x86-core2.html:dt:latch_nmi"><a href="#rm-class-x86-core2.html:dt:latch_nmi">
<i>latch_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI is currently latched.</dd>
<dt id="rm-class-x86-core2.html:dt:use_halt_steps"><a href="#rm-class-x86-core2.html:dt:use_halt_steps">
<i>use_halt_steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Advance the step counter as well as the cycle counter when the CPU is idle. Defaults to FALSE.</dd>
<dt id="rm-class-x86-core2.html:dt:package_group"><a href="#rm-class-x86-core2.html:dt:package_group">
<i>package_group</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The first Simics processor contained in the same multicore package. Used for shared MSR:s. Needs to point to a processor of the same class.</dd>
<dt id="rm-class-x86-core2.html:dt:access_type_name"><a href="#rm-class-x86-core2.html:dt:access_type_name">
<i>access_type_name</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br>Get string describing the specified access type (x86_access_type_t).</dd>
<dt id="rm-class-x86-core2.html:dt:ferr_target"><a href="#rm-class-x86-core2.html:dt:ferr_target">
<i>ferr_target</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Object to which the FERR pin (used for external x87 exception emulation) is connected.</dd>
<dt id="rm-class-x86-core2.html:dt:ferr_status"><a href="#rm-class-x86-core2.html:dt:ferr_status">
<i>ferr_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ferr output pin.</dd>
<dt id="rm-class-x86-core2.html:dt:ignne_status"><a href="#rm-class-x86-core2.html:dt:ignne_status">
<i>ignne_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ignne input pin.</dd>
<dt id="rm-class-x86-core2.html:dt:cstate_listeners"><a href="#rm-class-x86-core2.html:dt:cstate_listeners">
<i>cstate_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on C-state change. Must implement the x86_cstate_notification interface.</dd>
<dt id="rm-class-x86-core2.html:dt:cstate"><a href="#rm-class-x86-core2.html:dt:cstate">
<i>cstate</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]</code>
<br>C-state</dd>
<dt id="rm-class-x86-core2.html:dt:smm_listeners"><a href="#rm-class-x86-core2.html:dt:smm_listeners">
<i>smm_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on transitions in or out of system management mode (SMM). Must implement the x86_smm_notification interface.</dd>
<dt id="rm-class-x86-core2.html:dt:tlb"><a href="#rm-class-x86-core2.html:dt:tlb">
<i>tlb</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Object handling the TLBs for this CPU.</dd>
<dt id="rm-class-x86-core2.html:dt:exception_error_code"><a href="#rm-class-x86-core2.html:dt:exception_error_code">
<i>exception_error_code</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Error code for the current exception. Only valid when read from the <tt>Core_Exception</tt> hap. This attribute is undefined for exceptions that do not have an error code.</dd>
<dt id="rm-class-x86-core2.html:dt:exception_description"><a href="#rm-class-x86-core2.html:dt:exception_description">
<i>exception_description</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Description of current exception. Only valid when read from the <tt>Core_Exception</tt> hap. The value can be <tt>Nil</tt> in which case the exception number, source, and optional error code can be used to gain an understanding of why the exception triggered.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_compatible_config"><a href="#rm-class-x86-core2.html:dt:vm_compatible_config">
<i>vm_compatible_config</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>This attribute should be set to TRUE if the machine configuration is VMP compatible.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_block_cnt"><a href="#rm-class-x86-core2.html:dt:vm_block_cnt">
<i>vm_block_cnt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Execution with VMP will be prevented if this attribute is non-zero. This attribute should normally be modified using the x86_vmp_control interface.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_break_step"><a href="#rm-class-x86-core2.html:dt:vm_break_step">
<i>vm_break_step</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If set to non-zero, the VM-monitor will silently break execution as soon as possible after the specified step without impacting the normal execution flow.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_stepi_dbg"><a href="#rm-class-x86-core2.html:dt:vm_stepi_dbg">
<i>vm_stepi_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If set, VMP kernel module will use Monitor Trap Flag to single-step (for debugging purposes).</dd>
<dt id="rm-class-x86-core2.html:dt:vm_debug_trace"><a href="#rm-class-x86-core2.html:dt:vm_debug_trace">
<i>vm_debug_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, the VMP kernel module will collect VMX traces. If 2, logging will occur to the console or to a file.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_step_threshold"><a href="#rm-class-x86-core2.html:dt:vm_step_threshold">
<i>vm_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Threshold below which the monitor is not used.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_autohyper_step_threshold"><a href="#rm-class-x86-core2.html:dt:vm_autohyper_step_threshold">
<i>vm_autohyper_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Do not enter VMP if fewer steps has been executed since last time autohyper triggered (since the execution is likely handled by autohyper again). Default 30 steps.</dd>
<dt id="rm-class-x86-core2.html:dt:system"><a href="#rm-class-x86-core2.html:dt:system">
<i>system</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>System object.</dd>
<dt id="rm-class-x86-core2.html:dt:cpuid_list"><a href="#rm-class-x86-core2.html:dt:cpuid_list">
<i>cpuid_list</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects implementing the x86_cpuid interface. These objects are called in the order of registration after the magic instruction handler but before internal CPUID implementation</dd>
<dt id="rm-class-x86-core2.html:dt:pending_start_up"><a href="#rm-class-x86-core2.html:dt:pending_start_up">
<i>pending_start_up</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, a startup IPI is pending.</dd>
<dt id="rm-class-x86-core2.html:dt:pending_start_up_address"><a href="#rm-class-x86-core2.html:dt:pending_start_up_address">
<i>pending_start_up_address</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The address to start on if there is a pending startup IPI.</dd>
<dt id="rm-class-x86-core2.html:dt:msr_aperf"><a href="#rm-class-x86-core2.html:dt:msr_aperf">
<i>msr_aperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the APERF MSR.</dd>
<dt id="rm-class-x86-core2.html:dt:msr_mperf"><a href="#rm-class-x86-core2.html:dt:msr_mperf">
<i>msr_mperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the MPERF MSR.</dd>
<dt id="rm-class-x86-core2.html:dt:tsc_invariant_freq"><a href="#rm-class-x86-core2.html:dt:tsc_invariant_freq">
<i>tsc_invariant_freq</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Rate at which TSC (if TSC invariant feature supported) and IA32_MPERF MSR are incremented in cycles/second.</dd>
<dt id="rm-class-x86-core2.html:dt:break_on_triple_fault"><a href="#rm-class-x86-core2.html:dt:break_on_triple_fault">
<i>break_on_triple_fault</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will stop execution if there is a triple fault. Set to FALSE to not stop on triple fault.</dd>
<dt id="rm-class-x86-core2.html:dt:cache_flush_handler"><a href="#rm-class-x86-core2.html:dt:cache_flush_handler">
<i>cache_flush_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Object implementing the x86_cache_flush interface.</dd>
<dt id="rm-class-x86-core2.html:dt:ucode_signature"><a href="#rm-class-x86-core2.html:dt:ucode_signature">
<i>ucode_signature</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Can be either: None - no microcode update has happened since #RESET or an integer - microcode signature after the update.</dd>
<dt id="rm-class-x86-core2.html:dt:enable_effective_memory_type_calculation"><a href="#rm-class-x86-core2.html:dt:enable_effective_memory_type_calculation">
<i>enable_effective_memory_type_calculation</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the effective memory type field of memory transactions will always be calculated for all non-inquiry accesses. If FALSE, the effective memory type field may be left as X86_None.</dd>
<dt id="rm-class-x86-core2.html:dt:cstar"><a href="#rm-class-x86-core2.html:dt:cstar">
<i>cstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-core2.html:dt:ia32_aperf"><a href="#rm-class-x86-core2.html:dt:ia32_aperf">
<i>ia32_aperf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Actual Performance Frequency Clock Count</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_bios_sign_id"><a href="#rm-class-x86-core2.html:dt:ia32_bios_sign_id">
<i>ia32_bios_sign_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Signature ID</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_clock_modulation"><a href="#rm-class-x86-core2.html:dt:ia32_clock_modulation">
<i>ia32_clock_modulation</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Clock Modulation</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_cr_pat"><a href="#rm-class-x86-core2.html:dt:ia32_cr_pat">
<i>ia32_cr_pat</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA32_CR_PAT</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_debugctl"><a href="#rm-class-x86-core2.html:dt:ia32_debugctl">
<i>ia32_debugctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug Control</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_ds_area"><a href="#rm-class-x86-core2.html:dt:ia32_ds_area">
<i>ia32_ds_area</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>DS Save Area</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_ebl_cr_poweron"><a href="#rm-class-x86-core2.html:dt:ia32_ebl_cr_poweron">
<i>ia32_ebl_cr_poweron</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor Hard Power-On Configuration</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_efer"><a href="#rm-class-x86-core2.html:dt:ia32_efer">
<i>ia32_efer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended Feature Enables</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_feature_control"><a href="#rm-class-x86-core2.html:dt:ia32_feature_control">
<i>ia32_feature_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control Features in Intel64 processor</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_fixed_ctr0"><a href="#rm-class-x86-core2.html:dt:ia32_fixed_ctr0">
<i>ia32_fixed_ctr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 0</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_fixed_ctr1"><a href="#rm-class-x86-core2.html:dt:ia32_fixed_ctr1">
<i>ia32_fixed_ctr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 1</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_fixed_ctr2"><a href="#rm-class-x86-core2.html:dt:ia32_fixed_ctr2">
<i>ia32_fixed_ctr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 2</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_fixed_ctr_ctrl"><a href="#rm-class-x86-core2.html:dt:ia32_fixed_ctr_ctrl">
<i>ia32_fixed_ctr_ctrl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function-Counter Control Register</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_fmask"><a href="#rm-class-x86-core2.html:dt:ia32_fmask">
<i>ia32_fmask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Flag Mask</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_fs_base"><a href="#rm-class-x86-core2.html:dt:ia32_fs_base">
<i>ia32_fs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of FS</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_gs_base"><a href="#rm-class-x86-core2.html:dt:ia32_gs_base">
<i>ia32_gs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of GS</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_kernel_gs_base"><a href="#rm-class-x86-core2.html:dt:ia32_kernel_gs_base">
<i>ia32_kernel_gs_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Swap Target of BASE Address of GS</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_lstar"><a href="#rm-class-x86-core2.html:dt:ia32_lstar">
<i>ia32_lstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA-32e Mode System Call Target Address</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc0_addr"><a href="#rm-class-x86-core2.html:dt:ia32_mc0_addr">
<i>ia32_mc0_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_ADDR</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc0_ctl"><a href="#rm-class-x86-core2.html:dt:ia32_mc0_ctl">
<i>ia32_mc0_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_CTL</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc0_status"><a href="#rm-class-x86-core2.html:dt:ia32_mc0_status">
<i>ia32_mc0_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_STATUS</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc1_addr"><a href="#rm-class-x86-core2.html:dt:ia32_mc1_addr">
<i>ia32_mc1_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_ADDR</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc1_ctl"><a href="#rm-class-x86-core2.html:dt:ia32_mc1_ctl">
<i>ia32_mc1_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_CTL</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc1_status"><a href="#rm-class-x86-core2.html:dt:ia32_mc1_status">
<i>ia32_mc1_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_STATUS</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc2_addr"><a href="#rm-class-x86-core2.html:dt:ia32_mc2_addr">
<i>ia32_mc2_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_ADDR</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc2_ctl"><a href="#rm-class-x86-core2.html:dt:ia32_mc2_ctl">
<i>ia32_mc2_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_CTL</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc2_status"><a href="#rm-class-x86-core2.html:dt:ia32_mc2_status">
<i>ia32_mc2_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_STATUS</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc3_addr"><a href="#rm-class-x86-core2.html:dt:ia32_mc3_addr">
<i>ia32_mc3_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_ADDR</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc3_ctl"><a href="#rm-class-x86-core2.html:dt:ia32_mc3_ctl">
<i>ia32_mc3_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_CTL</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc3_status"><a href="#rm-class-x86-core2.html:dt:ia32_mc3_status">
<i>ia32_mc3_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_STATUS</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc4_addr"><a href="#rm-class-x86-core2.html:dt:ia32_mc4_addr">
<i>ia32_mc4_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_ADDR</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc4_ctl"><a href="#rm-class-x86-core2.html:dt:ia32_mc4_ctl">
<i>ia32_mc4_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_CTL</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mc4_status"><a href="#rm-class-x86-core2.html:dt:ia32_mc4_status">
<i>ia32_mc4_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_STATUS</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mcg_cap"><a href="#rm-class-x86-core2.html:dt:ia32_mcg_cap">
<i>ia32_mcg_cap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Machine Check Capability</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mcg_status"><a href="#rm-class-x86-core2.html:dt:ia32_mcg_status">
<i>ia32_mcg_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Machine Check Status</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_misc_enable"><a href="#rm-class-x86-core2.html:dt:ia32_misc_enable">
<i>ia32_misc_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Enable Misc. Processor Features</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_monitor_filter_size"><a href="#rm-class-x86-core2.html:dt:ia32_monitor_filter_size">
<i>ia32_monitor_filter_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Monitor/Mwait Address Range Determination</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mperf"><a href="#rm-class-x86-core2.html:dt:ia32_mperf">
<i>ia32_mperf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Maximum Performance Frequency Clock Count</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_def_type"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_def_type">
<i>ia32_mtrr_def_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Default Memory Types</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_fix_16k_80000"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_fix_16k_80000">
<i>ia32_mtrr_fix_16k_80000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix16K_80000</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_fix_16k_a0000"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_fix_16k_a0000">
<i>ia32_mtrr_fix_16k_a0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix16K_A0000</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_c0000"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_c0000">
<i>ia32_mtrr_fix_4k_c0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_C0000</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_c8000"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_c8000">
<i>ia32_mtrr_fix_4k_c8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_C8000</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_d0000"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_d0000">
<i>ia32_mtrr_fix_4k_d0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_D0000</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_d8000"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_d8000">
<i>ia32_mtrr_fix_4k_d8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_D8000</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_e0000"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_e0000">
<i>ia32_mtrr_fix_4k_e0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_E0000</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_e8000"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_e8000">
<i>ia32_mtrr_fix_4k_e8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_E8000</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_f0000"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_f0000">
<i>ia32_mtrr_fix_4k_f0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_F0000</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_f8000"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_fix_4k_f8000">
<i>ia32_mtrr_fix_4k_f8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_F8000</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_fix_64k_00000"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_fix_64k_00000">
<i>ia32_mtrr_fix_64k_00000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix64K_00000</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physbase0"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physbase0">
<i>ia32_mtrr_physbase0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase0</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physbase1"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physbase1">
<i>ia32_mtrr_physbase1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase1</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physbase2"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physbase2">
<i>ia32_mtrr_physbase2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase2</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physbase3"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physbase3">
<i>ia32_mtrr_physbase3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase3</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physbase4"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physbase4">
<i>ia32_mtrr_physbase4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase4</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physbase5"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physbase5">
<i>ia32_mtrr_physbase5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase5</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physbase6"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physbase6">
<i>ia32_mtrr_physbase6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase6</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physbase7"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physbase7">
<i>ia32_mtrr_physbase7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase7</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physmask0"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physmask0">
<i>ia32_mtrr_physmask0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask0</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physmask1"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physmask1">
<i>ia32_mtrr_physmask1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask1</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physmask2"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physmask2">
<i>ia32_mtrr_physmask2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask2</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physmask3"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physmask3">
<i>ia32_mtrr_physmask3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask3</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physmask4"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physmask4">
<i>ia32_mtrr_physmask4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask4</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physmask5"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physmask5">
<i>ia32_mtrr_physmask5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask5</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physmask6"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physmask6">
<i>ia32_mtrr_physmask6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask6</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrr_physmask7"><a href="#rm-class-x86-core2.html:dt:ia32_mtrr_physmask7">
<i>ia32_mtrr_physmask7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask7</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_mtrrcap"><a href="#rm-class-x86-core2.html:dt:ia32_mtrrcap">
<i>ia32_mtrrcap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRR Capability</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_p5_mc_addr"><a href="#rm-class-x86-core2.html:dt:ia32_p5_mc_addr">
<i>ia32_p5_mc_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-core2.html:dt:ia32_p5_mc_type"><a href="#rm-class-x86-core2.html:dt:ia32_p5_mc_type">
<i>ia32_p5_mc_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-core2.html:dt:ia32_pebs_enable"><a href="#rm-class-x86-core2.html:dt:ia32_pebs_enable">
<i>ia32_pebs_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>PEBS Control</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_perf_capabilities"><a href="#rm-class-x86-core2.html:dt:ia32_perf_capabilities">
<i>ia32_perf_capabilities</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-core2.html:dt:ia32_perf_ctl"><a href="#rm-class-x86-core2.html:dt:ia32_perf_ctl">
<i>ia32_perf_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-core2.html:dt:ia32_perf_global_ctrl"><a href="#rm-class-x86-core2.html:dt:ia32_perf_global_ctrl">
<i>ia32_perf_global_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Performance Counter Control</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_perf_global_status"><a href="#rm-class-x86-core2.html:dt:ia32_perf_global_status">
<i>ia32_perf_global_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Performance Counter Status</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_perf_status"><a href="#rm-class-x86-core2.html:dt:ia32_perf_status">
<i>ia32_perf_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-core2.html:dt:ia32_perfevtsel0"><a href="#rm-class-x86-core2.html:dt:ia32_perfevtsel0">
<i>ia32_perfevtsel0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance Event Select Register 0</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_perfevtsel1"><a href="#rm-class-x86-core2.html:dt:ia32_perfevtsel1">
<i>ia32_perfevtsel1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance Event Select Register 1</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_platform_id"><a href="#rm-class-x86-core2.html:dt:ia32_platform_id">
<i>ia32_platform_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Platform ID</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_pmc0"><a href="#rm-class-x86-core2.html:dt:ia32_pmc0">
<i>ia32_pmc0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_pmc1"><a href="#rm-class-x86-core2.html:dt:ia32_pmc1">
<i>ia32_pmc1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_star"><a href="#rm-class-x86-core2.html:dt:ia32_star">
<i>ia32_star</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Target Address</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_sysenter_cs"><a href="#rm-class-x86-core2.html:dt:ia32_sysenter_cs">
<i>ia32_sysenter_cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_CS_MSR</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_sysenter_eip"><a href="#rm-class-x86-core2.html:dt:ia32_sysenter_eip">
<i>ia32_sysenter_eip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_EIP_MSR</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_sysenter_esp"><a href="#rm-class-x86-core2.html:dt:ia32_sysenter_esp">
<i>ia32_sysenter_esp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_ESP_MSR</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_therm_interrupt"><a href="#rm-class-x86-core2.html:dt:ia32_therm_interrupt">
<i>ia32_therm_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Interrupt Control</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_therm_status"><a href="#rm-class-x86-core2.html:dt:ia32_therm_status">
<i>ia32_therm_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor Status</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_time_stamp_counter"><a href="#rm-class-x86-core2.html:dt:ia32_time_stamp_counter">
<i>ia32_time_stamp_counter</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time-Stamp Counter</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_116"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_116">
<i>ia32_unknown_116</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x116</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_118"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_118">
<i>ia32_unknown_118</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x118</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_11b"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_11b">
<i>ia32_unknown_11b</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x11b</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_11c"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_11c">
<i>ia32_unknown_11c</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x11c</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_14a"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_14a">
<i>ia32_unknown_14a</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x14a</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_14b"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_14b">
<i>ia32_unknown_14b</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x14b</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_14c"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_14c">
<i>ia32_unknown_14c</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x14c</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_14e"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_14e">
<i>ia32_unknown_14e</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x14e</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_14f"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_14f">
<i>ia32_unknown_14f</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x14f</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_151"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_151">
<i>ia32_unknown_151</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x151</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_15f"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_15f">
<i>ia32_unknown_15f</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x15f</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_193"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_193">
<i>ia32_unknown_193</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x193</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_194"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_194">
<i>ia32_unknown_194</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x194</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_19e"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_19e">
<i>ia32_unknown_19e</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x19e</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_19f"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_19f">
<i>ia32_unknown_19f</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x19f</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_1a1"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_1a1">
<i>ia32_unknown_1a1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1a1</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_1a2"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_1a2">
<i>ia32_unknown_1a2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1a2</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_1aa"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_1aa">
<i>ia32_unknown_1aa</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1aa</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_1bf"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_1bf">
<i>ia32_unknown_1bf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1bf</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_1d3"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_1d3">
<i>ia32_unknown_1d3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1d3</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_1db"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_1db">
<i>ia32_unknown_1db</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1db</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_1dc"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_1dc">
<i>ia32_unknown_1dc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1dc</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_1e0"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_1e0">
<i>ia32_unknown_1e0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1e0</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_1f8"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_1f8">
<i>ia32_unknown_1f8</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1f8</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_1f9"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_1f9">
<i>ia32_unknown_1f9</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1f9</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_1fa"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_1fa">
<i>ia32_unknown_1fa</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1fa</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_21"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_21">
<i>ia32_unknown_21</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x21</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_2f"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_2f">
<i>ia32_unknown_2f</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2f</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_32"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_32">
<i>ia32_unknown_32</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x32</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_33"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_33">
<i>ia32_unknown_33</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x33</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_3f"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_3f">
<i>ia32_unknown_3f</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3f</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_478"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_478">
<i>ia32_unknown_478</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x478</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4a"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4a">
<i>ia32_unknown_4a</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4a</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4b"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4b">
<i>ia32_unknown_4b</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4b</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4c"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4c">
<i>ia32_unknown_4c</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4c</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4d"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4d">
<i>ia32_unknown_4d</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4d</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4e"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4e">
<i>ia32_unknown_4e</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4e</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4f"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4f">
<i>ia32_unknown_4f</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4f</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4f8"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4f8">
<i>ia32_unknown_4f8</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4f8</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4f9"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4f9">
<i>ia32_unknown_4f9</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4f9</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4fa"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4fa">
<i>ia32_unknown_4fa</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4fa</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4fb"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4fb">
<i>ia32_unknown_4fb</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4fb</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4fc"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4fc">
<i>ia32_unknown_4fc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4fc</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4fd"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4fd">
<i>ia32_unknown_4fd</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4fd</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4fe"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4fe">
<i>ia32_unknown_4fe</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4fe</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_4ff"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_4ff">
<i>ia32_unknown_4ff</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4ff</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_590"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_590">
<i>ia32_unknown_590</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x590</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_591"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_591">
<i>ia32_unknown_591</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x591</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_5a0"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_5a0">
<i>ia32_unknown_5a0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x5a0</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_5a1"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_5a1">
<i>ia32_unknown_5a1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x5a1</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_6c"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_6c">
<i>ia32_unknown_6c</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x6c</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_6d"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_6d">
<i>ia32_unknown_6d</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x6d</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_6e"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_6e">
<i>ia32_unknown_6e</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x6e</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_6f"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_6f">
<i>ia32_unknown_6f</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x6f</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_9b"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_9b">
<i>ia32_unknown_9b</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x9b</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_a8"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_a8">
<i>ia32_unknown_a8</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xa8</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_a9"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_a9">
<i>ia32_unknown_a9</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xa9</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_aa"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_aa">
<i>ia32_unknown_aa</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xaa</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_ab"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_ab">
<i>ia32_unknown_ab</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xab</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_ac"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_ac">
<i>ia32_unknown_ac</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xac</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_ad"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_ad">
<i>ia32_unknown_ad</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xad</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_c7"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_c7">
<i>ia32_unknown_c7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xc7</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_ce"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_ce">
<i>ia32_unknown_ce</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xce</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_e0"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_e0">
<i>ia32_unknown_e0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe0</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_e1"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_e1">
<i>ia32_unknown_e1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe1</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_e2"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_e2">
<i>ia32_unknown_e2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe2</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_e3"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_e3">
<i>ia32_unknown_e3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe3</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_e4"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_e4">
<i>ia32_unknown_e4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe4</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_e5"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_e5">
<i>ia32_unknown_e5</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe5</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_unknown_ee"><a href="#rm-class-x86-core2.html:dt:ia32_unknown_ee">
<i>ia32_unknown_ee</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xee</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_vmx_basic"><a href="#rm-class-x86-core2.html:dt:ia32_vmx_basic">
<i>ia32_vmx_basic</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Basic VMX Capabilities</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_vmx_cr0_fixed0"><a href="#rm-class-x86-core2.html:dt:ia32_vmx_cr0_fixed0">
<i>ia32_vmx_cr0_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 0</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_vmx_cr0_fixed1"><a href="#rm-class-x86-core2.html:dt:ia32_vmx_cr0_fixed1">
<i>ia32_vmx_cr0_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 1</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_vmx_cr4_fixed0"><a href="#rm-class-x86-core2.html:dt:ia32_vmx_cr4_fixed0">
<i>ia32_vmx_cr4_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 0</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_vmx_cr4_fixed1"><a href="#rm-class-x86-core2.html:dt:ia32_vmx_cr4_fixed1">
<i>ia32_vmx_cr4_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 1</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_vmx_entry_ctls"><a href="#rm-class-x86-core2.html:dt:ia32_vmx_entry_ctls">
<i>ia32_vmx_entry_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-entry Controls</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_vmx_exit_ctls"><a href="#rm-class-x86-core2.html:dt:ia32_vmx_exit_ctls">
<i>ia32_vmx_exit_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-exit Controls</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_vmx_misc_ctls"><a href="#rm-class-x86-core2.html:dt:ia32_vmx_misc_ctls">
<i>ia32_vmx_misc_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Miscellaneous VMX Capabilities</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_vmx_pinbased_ctls"><a href="#rm-class-x86-core2.html:dt:ia32_vmx_pinbased_ctls">
<i>ia32_vmx_pinbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Pin-based VM-execution Controls</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_vmx_procbased_ctls"><a href="#rm-class-x86-core2.html:dt:ia32_vmx_procbased_ctls">
<i>ia32_vmx_procbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Primary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-core2.html:dt:ia32_vmx_vmcs_enum"><a href="#rm-class-x86-core2.html:dt:ia32_vmx_vmcs_enum">
<i>ia32_vmx_vmcs_enum</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VMCS Field Enumeration</dd>
<dt id="rm-class-x86-core2.html:dt:msr_bbl_cr_ctl3"><a href="#rm-class-x86-core2.html:dt:msr_bbl_cr_ctl3">
<i>msr_bbl_cr_ctl3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl0"><a href="#rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl0">
<i>msr_emon_l3_ctr_ctl0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>GBUSQ Event Control/Counter Register</dd>
<dt id="rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl1"><a href="#rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl1">
<i>msr_emon_l3_ctr_ctl1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>GBUSQ Event Control/Counter Register</dd>
<dt id="rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl2"><a href="#rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl2">
<i>msr_emon_l3_ctr_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>GSNPQ Event Control/Counter Register</dd>
<dt id="rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl3"><a href="#rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl3">
<i>msr_emon_l3_ctr_ctl3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>GSNPQ Event Control/Counter Register</dd>
<dt id="rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl4"><a href="#rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl4">
<i>msr_emon_l3_ctr_ctl4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FSB Event Control/Counter Register</dd>
<dt id="rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl5"><a href="#rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl5">
<i>msr_emon_l3_ctr_ctl5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FSB Event Control/Counter Register</dd>
<dt id="rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl6"><a href="#rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl6">
<i>msr_emon_l3_ctr_ctl6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FSB Event Control/Counter Register</dd>
<dt id="rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl7"><a href="#rm-class-x86-core2.html:dt:msr_emon_l3_ctr_ctl7">
<i>msr_emon_l3_ctr_ctl7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FSB Event Control/Counter Register</dd>
<dt id="rm-class-x86-core2.html:dt:msr_emon_l3_gl_ctl"><a href="#rm-class-x86-core2.html:dt:msr_emon_l3_gl_ctl">
<i>msr_emon_l3_gl_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>L3/FSB Common Control Register</dd>
<dt id="rm-class-x86-core2.html:dt:msr_fsb_freq"><a href="#rm-class-x86-core2.html:dt:msr_fsb_freq">
<i>msr_fsb_freq</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Scaleable Bus Speed</dd>
<dt id="rm-class-x86-core2.html:dt:msr_lastbranch_0_from_ip"><a href="#rm-class-x86-core2.html:dt:msr_lastbranch_0_from_ip">
<i>msr_lastbranch_0_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0 From IP</dd>
<dt id="rm-class-x86-core2.html:dt:msr_lastbranch_0_to_ip"><a href="#rm-class-x86-core2.html:dt:msr_lastbranch_0_to_ip">
<i>msr_lastbranch_0_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0 To IP</dd>
<dt id="rm-class-x86-core2.html:dt:msr_lastbranch_1_from_ip"><a href="#rm-class-x86-core2.html:dt:msr_lastbranch_1_from_ip">
<i>msr_lastbranch_1_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1 From IP</dd>
<dt id="rm-class-x86-core2.html:dt:msr_lastbranch_1_to_ip"><a href="#rm-class-x86-core2.html:dt:msr_lastbranch_1_to_ip">
<i>msr_lastbranch_1_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1 To IP</dd>
<dt id="rm-class-x86-core2.html:dt:msr_lastbranch_2_from_ip"><a href="#rm-class-x86-core2.html:dt:msr_lastbranch_2_from_ip">
<i>msr_lastbranch_2_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2 From IP</dd>
<dt id="rm-class-x86-core2.html:dt:msr_lastbranch_2_to_ip"><a href="#rm-class-x86-core2.html:dt:msr_lastbranch_2_to_ip">
<i>msr_lastbranch_2_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2 To IP</dd>
<dt id="rm-class-x86-core2.html:dt:msr_lastbranch_3_from_ip"><a href="#rm-class-x86-core2.html:dt:msr_lastbranch_3_from_ip">
<i>msr_lastbranch_3_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3 From IP</dd>
<dt id="rm-class-x86-core2.html:dt:msr_lastbranch_3_to_ip"><a href="#rm-class-x86-core2.html:dt:msr_lastbranch_3_to_ip">
<i>msr_lastbranch_3_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3 To IP</dd>
<dt id="rm-class-x86-core2.html:dt:msr_lastbranch_tos"><a href="#rm-class-x86-core2.html:dt:msr_lastbranch_tos">
<i>msr_lastbranch_tos</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record Stack TOS</dd>
<dt id="rm-class-x86-core2.html:dt:msr_ler_from_lip"><a href="#rm-class-x86-core2.html:dt:msr_ler_from_lip">
<i>msr_ler_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record From Linear IP</dd>
<dt id="rm-class-x86-core2.html:dt:msr_ler_to_lip"><a href="#rm-class-x86-core2.html:dt:msr_ler_to_lip">
<i>msr_ler_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record To Linear IP</dd>
<dt id="rm-class-x86-core2.html:dt:msr_mc5_ctl"><a href="#rm-class-x86-core2.html:dt:msr_mc5_ctl">
<i>msr_mc5_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-core2.html:dt:msr_mc5_status"><a href="#rm-class-x86-core2.html:dt:msr_mc5_status">
<i>msr_mc5_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-core2.html:dt:msr_therm2_ctl"><a href="#rm-class-x86-core2.html:dt:msr_therm2_ctl">
<i>msr_therm2_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-core2.html:dt:current_virtual_context"><a href="#rm-class-x86-core2.html:dt:current_virtual_context">
<i>current_virtual_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context relating to addresses before segmentation.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_pspace_sharable"><a href="#rm-class-x86-core2.html:dt:vm_pspace_sharable">
<i>vm_pspace_sharable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space may be shared with the other CPU cores.</dd>
<dt id="rm-class-x86-core2.html:dt:init_vm_monitor"><a href="#rm-class-x86-core2.html:dt:init_vm_monitor">
<i>init_vm_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Setting this attribute to true enables the use of virtual machine monitor acceleration. The attribute will flag it as an illegal value if the virtual machine monitor kernel module could not be found, or if there was an error opening a connection to it (the attribute reads back as false in those cases). Acceleration will not be used unless the use_vm_monitor attribute is also set to true.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_monitor_statistics"><a href="#rm-class-x86-core2.html:dt:vm_monitor_statistics">
<i>vm_monitor_statistics</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i*][i*][i*]]</code>
<br>Internal, used for performance evaluation.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_assert_object"><a href="#rm-class-x86-core2.html:dt:vm_assert_object">
<i>vm_assert_object</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>VMP-mode state-assertion object.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_disable_reason"><a href="#rm-class-x86-core2.html:dt:vm_disable_reason">
<i>vm_disable_reason</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Reason for using turbo instead of VM acceleration.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_trace_file"><a href="#rm-class-x86-core2.html:dt:vm_trace_file">
<i>vm_trace_file</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>File for storing VM-monitor traces; Used for debugging VMP.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_dump_trace"><a href="#rm-class-x86-core2.html:dt:vm_dump_trace">
<i>vm_dump_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>b</code>
<br>Dump VM-monitor trace information (only collected if vm_debug_trace is set).</dd>
<dt id="rm-class-x86-core2.html:dt:vm_dump_vmcs"><a href="#rm-class-x86-core2.html:dt:vm_dump_vmcs">
<i>vm_dump_vmcs</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>s</code>
<br>Dump host VMCS.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_sched_affinity"><a href="#rm-class-x86-core2.html:dt:vm_sched_affinity">
<i>vm_sched_affinity</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[b+]</code>
<br>Wire process to a subset of available hardware threads.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_core2_bug"><a href="#rm-class-x86-core2.html:dt:vm_core2_bug">
<i>vm_core2_bug</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Set if the host cpu might be affected by a hardware bug.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_host_has_vmx"><a href="#rm-class-x86-core2.html:dt:vm_host_has_vmx">
<i>vm_host_has_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>If TRUE, host cpus support the virtual machine extensions (VMX).</dd>
<dt id="rm-class-x86-core2.html:dt:vm_cpu_migration_dbg"><a href="#rm-class-x86-core2.html:dt:vm_cpu_migration_dbg">
<i>vm_cpu_migration_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Internal. Used to test state migration between host cpus.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_info"><a href="#rm-class-x86-core2.html:dt:vm_info">
<i>vm_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Internal. Information about VMXMON.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_use_pspace_sharing"><a href="#rm-class-x86-core2.html:dt:vm_use_pspace_sharing">
<i>vm_use_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space sharing should be used when possible.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_using_pspace_sharing"><a href="#rm-class-x86-core2.html:dt:vm_using_pspace_sharing">
<i>vm_using_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Returns TRUE if physical address space sharing is in use.</dd>
<dt id="rm-class-x86-core2.html:dt:vm_backoff_enabled"><a href="#rm-class-x86-core2.html:dt:vm_backoff_enabled">
<i>vm_backoff_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>VMP backoff mechanism enable.</dd>
<dt id="rm-class-x86-core2.html:dt:aprof_views"><a href="#rm-class-x86-core2.html:dt:aprof_views">
<i>aprof_views</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o,i]*]</code>
<br>((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</p></dd>
</dl>
<h2 id="rm-class-x86-core2.html:class-attributes">
<a href="#rm-class-x86-core2.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-core2.html:dt:architecture"><a href="#rm-class-x86-core2.html:dt:architecture">
<i>architecture</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s</code>
<br>Implemented architecture (x86-64)</dd>
<dt id="rm-class-x86-core2.html:dt:physical_bits"><a href="#rm-class-x86-core2.html:dt:physical_bits">
<i>physical_bits</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Number of physical address bits.</dd>
</dl>
<h2 id="rm-class-x86-core2.html:provided-by">
<a href="#rm-class-x86-core2.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section>
<h2 id="rm-class-x86-core2.html:x86-core2.uncore"><a href="#rm-class-x86-core2.html:x86-core2.uncore">x86-core2.uncore</a></h2></section><section class="page" id="rm-class-x86-intel64.html"><h1 id="rm-class-x86-intel64.html:x86-intel64"><a href="#rm-class-x86-intel64.html:x86-intel64">x86-intel64</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x86-intel64.html:description">
<a href="#rm-class-x86-intel64.html:description">Description</a>
</h2>
The <tt>x86-intel64</tt> class implements an x86 processor.
<h2 id="rm-class-x86-intel64.html:interfaces-implemented">
<a href="#rm-class-x86-intel64.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, jit_control, instruction_fetch, step_info, stc, exec_trace, simulator_cache, context_handler, virtual_data_breakpoint, virtual_instruction_breakpoint, processor_info, processor_info_v2, execute, icode, execute_control, concurrency_mode, concurrency_group, cycle, freerun, step, event_delta, step_cycle_ratio, stall, frequency_listener, frequency, decoder, direct_memory_update, cpu_instrumentation_subscribe, cpu_instruction_query, cpu_cached_instruction, cpu_cached_instruction_once, cpu_cached_stream, internal_cached_instruction, cpu_memory_query, cpu_instruction_decoder, cpu_exception_query, callback_info, instrumentation_order, cpu_instrumentation_stream, step_event_instrumentation, pre_decoder, x86_instruction_query, x86_exception_query, x86_memory_query, x86_address_query, x86_instrumentation_subscribe, x86_instrumentation_subscribe_v2, vmx_instrumentation_subscribe, smm_instrumentation_subscribe, register_breakpoint, telemetry, processor_internal, describe_registers, exception, save_state, int_register, x86_smm_state, interrupt_ack, a20, x86, x86_msr, x86_reg_access, x86_exception, x86_memory_access, x86_memory_operation, x86_access_type, x86_vmp_control, x86_cpuid_query, x86_cstate, vmp_internal, vmp, class_disassembly, processor_cli, processor_gui, opcode_info
<h2 id="rm-class-x86-intel64.html:notifiers">
<a href="#rm-class-x86-intel64.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x86-intel64.html:dt:cell-change"><a href="#rm-class-x86-intel64.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x86-intel64.html:dt:freerunning-mode-change"><a href="#rm-class-x86-intel64.html:dt:freerunning-mode-change">freerunning-mode-change</a></dt>
<dd>Notifier that is triggered when freerunning mode is enabled or disabled. The new enabled/disabled state is available through the freerun interface.</dd>
<dt id="rm-class-x86-intel64.html:dt:frequency-change"><a href="#rm-class-x86-intel64.html:dt:frequency-change">frequency-change</a></dt>
<dd>Notifier that is triggered when frequency changes. New frequency can be read via the frequency interface of the object.</dd>
<dt id="rm-class-x86-intel64.html:dt:object-delete"><a href="#rm-class-x86-intel64.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x86-intel64.html:dt:queue-change"><a href="#rm-class-x86-intel64.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x86-intel64.html:port-objects">
<a href="#rm-class-x86-intel64.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x86-intel64.html:dt:probes-uncore"><a href="#rm-class-x86-intel64.html:dt:probes-uncore">probes.uncore</a></dt>
<dd>
<a href="#rm-class-x86-intel64.html:x86-intel64.uncore">x86-intel64.uncore</a>
 – Uncore probe port</dd>
<dt id="rm-class-x86-intel64.html:dt:vtime"><a href="#rm-class-x86-intel64.html:dt:vtime">vtime</a></dt>
<dd>vtime – event handler</dd>
<dt id="rm-class-x86-intel64.html:dt:vtime-cycles"><a href="#rm-class-x86-intel64.html:dt:vtime-cycles">vtime.cycles</a></dt>
<dd>cycle-counter – cycle queue</dd>
<dt id="rm-class-x86-intel64.html:dt:vtime-ps"><a href="#rm-class-x86-intel64.html:dt:vtime-ps">vtime.ps</a></dt>
<dd>ps-clock – event queue (ps)</dd>
</dl>
<h2 id="rm-class-x86-intel64.html:commands-for-this-class">
<a href="#rm-class-x86-intel64.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86-intel64.aprof-views.html">aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-intel64.break-processor-reset.html">break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-intel64.break-segreg.html">break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-intel64.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-intel64.memory-configuration.html">memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-intel64.msrs.html">msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-intel64.pregs-fpu.html">pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-intel64.pregs-sse.html">pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-intel64.print-acpi-tables.html">print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-intel64.print-gdt.html">print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-intel64.print-idt.html">print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-intel64.print-mp-tables.html">print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-intel64.print-tss.html">print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-intel64.print-vmcs.html">print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-intel64.print-vmx-cap.html">print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-intel64.status.html">status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-intel64.tablewalk.html">tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-intel64.trace-segreg.html">trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-intel64.unbreak-processor-reset.html">unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-intel64.break-segreg.html">unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-intel64.trace-segreg.html">untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-intel64.wait-for-processor-reset.html">wait-for-processor-reset</a>
 – wait for a processor reset</li>
</ul>
<h2 id="rm-class-x86-intel64.html:commands-for-interface-x86">
<a href="#rm-class-x86-intel64.html:commands-for-interface-x86">Commands for interface x86</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86.break-vmread.html">break-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">break-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">trace-vmwrite</a>
 – trace VMCS updates</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">unbreak-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">unbreak-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">untrace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">untrace-vmwrite</a>
 – trace VMCS updates</li>
</ul>
<h2 id="rm-class-x86-intel64.html:attributes">
<a href="#rm-class-x86-intel64.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-intel64.html:dt:auto_hyper_enabled"><a href="#rm-class-x86-intel64.html:dt:auto_hyper_enabled">
<i>auto_hyper_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enables automatic detection of loops which can be hypersimulated.</dd>
<dt id="rm-class-x86-intel64.html:dt:auto_hyper_loops"><a href="#rm-class-x86-intel64.html:dt:auto_hyper_loops">
<i>auto_hyper_loops</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[iis]*]</code>
<br>{ffwd_steps, addr, precond} Information on automatically found hypersim loops.</dd>
<dt id="rm-class-x86-intel64.html:dt:physical_memory"><a href="#rm-class-x86-intel64.html:dt:physical_memory">
<i>physical_memory</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Physical memory space. Must implement memory-space, breakpoint and breakpoint_query_v2 interfaces.</dd>
<dt id="rm-class-x86-intel64.html:dt:ma_prot"><a href="#rm-class-x86-intel64.html:dt:ma_prot">
<i>ma_prot</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>MP protocol. One of {'msi', 'ww', 'wwp'}</dd>
<dt id="rm-class-x86-intel64.html:dt:multicore_accelerator_enabled"><a href="#rm-class-x86-intel64.html:dt:multicore_accelerator_enabled">
<i>multicore_accelerator_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Multicore Accelerator enabled for processor.</dd>
<dt id="rm-class-x86-intel64.html:dt:mca_concurrency_mode"><a href="#rm-class-x86-intel64.html:dt:mca_concurrency_mode">
<i>mca_concurrency_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Multicore Accelerator mode used by processor. One of Sim_Concurrency_Mode_Serialized (1), Sim_Concurrency_Mode_Serialized_Memory (2), or Sim_Concurrency_Mode_Full (4)</dd>
<dt id="rm-class-x86-intel64.html:dt:min_cacheline_size"><a href="#rm-class-x86-intel64.html:dt:min_cacheline_size">
<i>min_cacheline_size</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd>
<dt id="rm-class-x86-intel64.html:dt:is_stalling"><a href="#rm-class-x86-intel64.html:dt:is_stalling">
<i>is_stalling</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is currently stalling by request of a timing-model.</dd>
<dt id="rm-class-x86-intel64.html:dt:stalling_info"><a href="#rm-class-x86-intel64.html:dt:stalling_info">
<i>stalling_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iii]</code>
<br>If is_stalling is set, this contains information about the current memory operation.</dd>
<dt id="rm-class-x86-intel64.html:dt:simulation_mode"><a href="#rm-class-x86-intel64.html:dt:simulation_mode">
<i>simulation_mode</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The simulation mechanism used for the processor. One of the values of the simulation_mode_t enum.</dd>
<dt id="rm-class-x86-intel64.html:dt:enabled_flag"><a href="#rm-class-x86-intel64.html:dt:enabled_flag">
<i>enabled_flag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd>
<dt id="rm-class-x86-intel64.html:dt:non_architecturally_disabled"><a href="#rm-class-x86-intel64.html:dt:non_architecturally_disabled">
<i>non_architecturally_disabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If true, the processor is disabled by explicit user action and will not execute instructions until re-enabled by user. No architectural transitions, such as resets, will re-enable it on their own.</dd>
<dt id="rm-class-x86-intel64.html:dt:outside_memory_whitelist"><a href="#rm-class-x86-intel64.html:dt:outside_memory_whitelist">
<i>outside_memory_whitelist</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i|[ii]|[iii]*]</code>
<br>((<i>address</i>, <i>length</i>, <i>hits</i>)*).<br>
<br>
List of physical address ranges that do not map to anything. <i>length</i> is the length of each interval in bytes. An interval with both <i>address</i> and <i>length</i> being 0 denotes the entire address space. <i>hits</i> is the number of times that particular interval has been accessed, and can be omitted when set.<br>
<br>
 Accesses to physical addresses with no targets will trigger a specific hap whose default action is to break the simulation. However, if the address falls into one of the ranges specified in this whitelist, the hap will <em>not</em> be triggered (but still being counted). The behavior in this scenario is architecture dependent. It may or may not trigger an architecture specific exception, and the simulation may or may not be interrupted.<br>
<br>
 See also the <tt>Core_Address_Not_Mapped</tt> hap.</dd>
<dt id="rm-class-x86-intel64.html:dt:ignore_page_failed_before"><a href="#rm-class-x86-intel64.html:dt:ignore_page_failed_before">
<i>ignore_page_failed_before</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will keep trying to cache memory through direct memory even if it fails.</dd>
<dt id="rm-class-x86-intel64.html:dt:current_context"><a href="#rm-class-x86-intel64.html:dt:current_context">
<i>current_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context object</dd>
<dt id="rm-class-x86-intel64.html:dt:processor_number"><a href="#rm-class-x86-intel64.html:dt:processor_number">
<i>processor_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd>
<dt id="rm-class-x86-intel64.html:dt:do_not_schedule"><a href="#rm-class-x86-intel64.html:dt:do_not_schedule">
<i>do_not_schedule</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE to prevent this object from being scheduled by the cell.</dd>
<dt id="rm-class-x86-intel64.html:dt:cell"><a href="#rm-class-x86-intel64.html:dt:cell">
<i>cell</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The cell this object clock/cpu belongs to</dd>
<dt id="rm-class-x86-intel64.html:dt:freerun_speed"><a href="#rm-class-x86-intel64.html:dt:freerun_speed">
<i>freerun_speed</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Freerun speed. A value of 1.0 means realtime.</dd>
<dt id="rm-class-x86-intel64.html:dt:freerun_min_ips"><a href="#rm-class-x86-intel64.html:dt:freerun_min_ips">
<i>freerun_min_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Minimum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-intel64.html:dt:freerun_max_ips"><a href="#rm-class-x86-intel64.html:dt:freerun_max_ips">
<i>freerun_max_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Maximum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-intel64.html:dt:freerun_enabled"><a href="#rm-class-x86-intel64.html:dt:freerun_enabled">
<i>freerun_enabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Freerun mode enabled</dd>
<dt id="rm-class-x86-intel64.html:dt:frequency"><a href="#rm-class-x86-intel64.html:dt:frequency">
<i>frequency</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]|o|[os]</code>
<br>Processor clock frequency in Hz, as a rational number [numerator, denominator], or as a frequency provider implementing the <tt>frequency</tt>. The legacy <tt>simple_dispatcher</tt> is also supported.</dd>
<dt id="rm-class-x86-intel64.html:dt:freq_mhz"><a href="#rm-class-x86-intel64.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i|f</code>
<br>Processor clock frequency in MHz.</dd>
<dt id="rm-class-x86-intel64.html:dt:step_queue"><a href="#rm-class-x86-intel64.html:dt:step_queue">
<i>step_queue</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events.</dd>
<dt id="rm-class-x86-intel64.html:dt:time_queue"><a href="#rm-class-x86-intel64.html:dt:time_queue">
<i>time_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s|n,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events.</dd>
<dt id="rm-class-x86-intel64.html:dt:event_desc"><a href="#rm-class-x86-intel64.html:dt:event_desc">
<i>event_desc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br> ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd>
<dt id="rm-class-x86-intel64.html:dt:steps"><a href="#rm-class-x86-intel64.html:dt:steps">
<i>steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number steps executed since machine start.</dd>
<dt id="rm-class-x86-intel64.html:dt:cycles"><a href="#rm-class-x86-intel64.html:dt:cycles">
<i>cycles</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time measured in cycles from machine start.</dd>
<dt id="rm-class-x86-intel64.html:dt:step_per_cycle_mode"><a href="#rm-class-x86-intel64.html:dt:step_per_cycle_mode">
<i>step_per_cycle_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd>
<dt id="rm-class-x86-intel64.html:dt:stall_time"><a href="#rm-class-x86-intel64.html:dt:stall_time">
<i>stall_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of cycles the processor will stall</dd>
<dt id="rm-class-x86-intel64.html:dt:telemetry_providers"><a href="#rm-class-x86-intel64.html:dt:telemetry_providers">
<i>telemetry_providers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects that provides telemetry for this core</dd>
<dt id="rm-class-x86-intel64.html:dt:shared_physical_memory"><a href="#rm-class-x86-intel64.html:dt:shared_physical_memory">
<i>shared_physical_memory</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Points to the object representing the memory space shared between threads/cores. This is used to set up the monitoring to emulate MONITOR/MWAIT. If this is set to Nil, then MONITOR/MWAIT will time-out at the end of each time-quantum which is likely to result in non-optimal performance especially when the quantum is rather short.</dd>
<dt id="rm-class-x86-intel64.html:dt:rax"><a href="#rm-class-x86-intel64.html:dt:rax">
<i>rax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:rcx"><a href="#rm-class-x86-intel64.html:dt:rcx">
<i>rcx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:rdx"><a href="#rm-class-x86-intel64.html:dt:rdx">
<i>rdx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:rbx"><a href="#rm-class-x86-intel64.html:dt:rbx">
<i>rbx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:rsp"><a href="#rm-class-x86-intel64.html:dt:rsp">
<i>rsp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:rbp"><a href="#rm-class-x86-intel64.html:dt:rbp">
<i>rbp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:rsi"><a href="#rm-class-x86-intel64.html:dt:rsi">
<i>rsi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:rdi"><a href="#rm-class-x86-intel64.html:dt:rdi">
<i>rdi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:r8"><a href="#rm-class-x86-intel64.html:dt:r8">
<i>r8</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:r9"><a href="#rm-class-x86-intel64.html:dt:r9">
<i>r9</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:r10"><a href="#rm-class-x86-intel64.html:dt:r10">
<i>r10</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:r11"><a href="#rm-class-x86-intel64.html:dt:r11">
<i>r11</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:r12"><a href="#rm-class-x86-intel64.html:dt:r12">
<i>r12</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:r13"><a href="#rm-class-x86-intel64.html:dt:r13">
<i>r13</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:r14"><a href="#rm-class-x86-intel64.html:dt:r14">
<i>r14</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:r15"><a href="#rm-class-x86-intel64.html:dt:r15">
<i>r15</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-intel64.html:dt:rip"><a href="#rm-class-x86-intel64.html:dt:rip">
<i>rip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Instruction pointer.</dd>
<dt id="rm-class-x86-intel64.html:dt:activity_state"><a href="#rm-class-x86-intel64.html:dt:activity_state">
<i>activity_state</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor activity state.</dd>
<dt id="rm-class-x86-intel64.html:dt:cr0"><a href="#rm-class-x86-intel64.html:dt:cr0">
<i>cr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 0.</dd>
<dt id="rm-class-x86-intel64.html:dt:cr2"><a href="#rm-class-x86-intel64.html:dt:cr2">
<i>cr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 2.</dd>
<dt id="rm-class-x86-intel64.html:dt:cr4"><a href="#rm-class-x86-intel64.html:dt:cr4">
<i>cr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 4.</dd>
<dt id="rm-class-x86-intel64.html:dt:cr3"><a href="#rm-class-x86-intel64.html:dt:cr3">
<i>cr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 3.</dd>
<dt id="rm-class-x86-intel64.html:dt:xcr0"><a href="#rm-class-x86-intel64.html:dt:xcr0">
<i>xcr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended control register 0 (XCR0).</dd>
<dt id="rm-class-x86-intel64.html:dt:cs"><a href="#rm-class-x86-intel64.html:dt:cs">
<i>cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-intel64.html:dt:ds"><a href="#rm-class-x86-intel64.html:dt:ds">
<i>ds</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-intel64.html:dt:ss"><a href="#rm-class-x86-intel64.html:dt:ss">
<i>ss</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>Segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>b</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpl"><a href="#rm-class-x86-intel64.html:dt:cpl">
<i>cpl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Current privilege level.</dd>
<dt id="rm-class-x86-intel64.html:dt:es"><a href="#rm-class-x86-intel64.html:dt:es">
<i>es</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-intel64.html:dt:fs"><a href="#rm-class-x86-intel64.html:dt:fs">
<i>fs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-intel64.html:dt:gs"><a href="#rm-class-x86-intel64.html:dt:gs">
<i>gs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-intel64.html:dt:dr0"><a href="#rm-class-x86-intel64.html:dt:dr0">
<i>dr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 0.</dd>
<dt id="rm-class-x86-intel64.html:dt:dr1"><a href="#rm-class-x86-intel64.html:dt:dr1">
<i>dr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 1.</dd>
<dt id="rm-class-x86-intel64.html:dt:dr2"><a href="#rm-class-x86-intel64.html:dt:dr2">
<i>dr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 2.</dd>
<dt id="rm-class-x86-intel64.html:dt:dr3"><a href="#rm-class-x86-intel64.html:dt:dr3">
<i>dr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 3.</dd>
<dt id="rm-class-x86-intel64.html:dt:dr6"><a href="#rm-class-x86-intel64.html:dt:dr6">
<i>dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 6.</dd>
<dt id="rm-class-x86-intel64.html:dt:dr7"><a href="#rm-class-x86-intel64.html:dt:dr7">
<i>dr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 7.</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_debug_exception"><a href="#rm-class-x86-intel64.html:dt:pending_debug_exception">
<i>pending_debug_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A debug exception is pending. Additional information about the exception is stored in pending_debug_exception_dr6.</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_debug_exception_dr6"><a href="#rm-class-x86-intel64.html:dt:pending_debug_exception_dr6">
<i>pending_debug_exception_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Valid if pending_debug_exception is non-zero. Attribute has the same format as the DR6 register.</dd>
<dt id="rm-class-x86-intel64.html:dt:pdpte"><a href="#rm-class-x86-intel64.html:dt:pdpte">
<i>pdpte</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{4}]</code>
<br>PDPTE registers.</dd>
<dt id="rm-class-x86-intel64.html:dt:idtr_base"><a href="#rm-class-x86-intel64.html:dt:idtr_base">
<i>idtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table base.</dd>
<dt id="rm-class-x86-intel64.html:dt:idtr_limit"><a href="#rm-class-x86-intel64.html:dt:idtr_limit">
<i>idtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table limit.</dd>
<dt id="rm-class-x86-intel64.html:dt:gdtr_base"><a href="#rm-class-x86-intel64.html:dt:gdtr_base">
<i>gdtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table base.</dd>
<dt id="rm-class-x86-intel64.html:dt:gdtr_limit"><a href="#rm-class-x86-intel64.html:dt:gdtr_limit">
<i>gdtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table limit.</dd>
<dt id="rm-class-x86-intel64.html:dt:tr"><a href="#rm-class-x86-intel64.html:dt:tr">
<i>tr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-intel64.html:dt:ldtr"><a href="#rm-class-x86-intel64.html:dt:ldtr">
<i>ldtr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-intel64.html:dt:eflags"><a href="#rm-class-x86-intel64.html:dt:eflags">
<i>eflags</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Flag register.</dd>
<dt id="rm-class-x86-intel64.html:dt:mxcsr"><a href="#rm-class-x86-intel64.html:dt:mxcsr">
<i>mxcsr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>XMM control register.</dd>
<dt id="rm-class-x86-intel64.html:dt:xmm"><a href="#rm-class-x86-intel64.html:dt:xmm">
<i>xmm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>xmm_0_low</i>, <i>xmm_0_high</i>), ..., (<i>xmm_n_low</i>, <i>xmm_n_high</i>)). Each list represents one xmm register. The high quad word (bits 64-127) is in <i>xmmi_high</i> and the low quad word (bits 0-63) is in <i>xmmi_low</i>.</dd>
<dt id="rm-class-x86-intel64.html:dt:ymmu"><a href="#rm-class-x86-intel64.html:dt:ymmu">
<i>ymmu</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>ymmu0_low</i>, <i>ymm0_high</i>), ..., (<i>ymmu15_low</i>, <i>ymmu15_high</i>)). Each list represents the two upper quad words of an ymm register. register. The high quad word (bits 192-255) is in <i>ymmi_high</i> and the low quad word (bits 128-191) is in <i>ymmi_low</i>.</dd>
<dt id="rm-class-x86-intel64.html:dt:fpu_regs"><a href="#rm-class-x86-intel64.html:dt:fpu_regs">
<i>fpu_regs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i{11}]{8}]</code>
<br>((empty, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9){8}). X86 floating point registers. The 8 80-bits registers is stored as a list of 11 bytes. The first byte tells if the register is empty (1) or not (0). The other bytes contain the register value with the lowest (least significant) bits in b0 and the highest (most significant bits in b9.</dd>
<dt id="rm-class-x86-intel64.html:dt:fpu_control"><a href="#rm-class-x86-intel64.html:dt:fpu_control">
<i>fpu_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU control register.</dd>
<dt id="rm-class-x86-intel64.html:dt:fpu_status"><a href="#rm-class-x86-intel64.html:dt:fpu_status">
<i>fpu_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU status register.</dd>
<dt id="rm-class-x86-intel64.html:dt:fpu_tag"><a href="#rm-class-x86-intel64.html:dt:fpu_tag">
<i>fpu_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU tag word.</dd>
<dt id="rm-class-x86-intel64.html:dt:fpu_last_instr_selector"><a href="#rm-class-x86-intel64.html:dt:fpu_last_instr_selector">
<i>fpu_last_instr_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer selector.</dd>
<dt id="rm-class-x86-intel64.html:dt:fpu_last_instr_pointer"><a href="#rm-class-x86-intel64.html:dt:fpu_last_instr_pointer">
<i>fpu_last_instr_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer offset.</dd>
<dt id="rm-class-x86-intel64.html:dt:fpu_last_opcode"><a href="#rm-class-x86-intel64.html:dt:fpu_last_opcode">
<i>fpu_last_opcode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction opcode.</dd>
<dt id="rm-class-x86-intel64.html:dt:fpu_last_operand_selector"><a href="#rm-class-x86-intel64.html:dt:fpu_last_operand_selector">
<i>fpu_last_operand_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer selector.</dd>
<dt id="rm-class-x86-intel64.html:dt:fpu_last_operand_pointer"><a href="#rm-class-x86-intel64.html:dt:fpu_last_operand_pointer">
<i>fpu_last_operand_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer offset.</dd>
<dt id="rm-class-x86-intel64.html:dt:temporary_interrupt_mask"><a href="#rm-class-x86-intel64.html:dt:temporary_interrupt_mask">
<i>temporary_interrupt_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If non-zero, interrupts are temporarily disabled even though EFLAGS.IF may be set.</dd>
<dt id="rm-class-x86-intel64.html:dt:block_init"><a href="#rm-class-x86-intel64.html:dt:block_init">
<i>block_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-intel64.html:dt:block_smi"><a href="#rm-class-x86-intel64.html:dt:block_smi">
<i>block_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-intel64.html:dt:block_nmi"><a href="#rm-class-x86-intel64.html:dt:block_nmi">
<i>block_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-intel64.html:dt:smm_base"><a href="#rm-class-x86-intel64.html:dt:smm_base">
<i>smm_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMM base.</dd>
<dt id="rm-class-x86-intel64.html:dt:in_smm"><a href="#rm-class-x86-intel64.html:dt:in_smm">
<i>in_smm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set iff the processor is in system management mode.</dd>
<dt id="rm-class-x86-intel64.html:dt:monitor_info"><a href="#rm-class-x86-intel64.html:dt:monitor_info">
<i>monitor_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[bbi]</code>
<br>(armed, fired, address). Information about MONITOR. The MONITOR is armed if the first element in the list is true. The last element in the list contains the monitored physical address, and the second element indicates if the monitor has fired which means that the CPU should wake up.</dd>
<dt id="rm-class-x86-intel64.html:dt:mwait_extensions"><a href="#rm-class-x86-intel64.html:dt:mwait_extensions">
<i>mwait_extensions</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extensions passed to the MWAIT instruction through ECX.</dd>
<dt id="rm-class-x86-intel64.html:dt:mwait_hints"><a href="#rm-class-x86-intel64.html:dt:mwait_hints">
<i>mwait_hints</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Hints passed to the MWAIT instruction through EAX.</dd>
<dt id="rm-class-x86-intel64.html:dt:ext"><a href="#rm-class-x86-intel64.html:dt:ext">
<i>ext</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A bit indicating if the current exception is external.</dd>
<dt id="rm-class-x86-intel64.html:dt:cr4_extension_mask"><a href="#rm-class-x86-intel64.html:dt:cr4_extension_mask">
<i>cr4_extension_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Externally implemented cr4 bits.</dd>
<dt id="rm-class-x86-intel64.html:dt:disabled_breakpoints_update_dr6"><a href="#rm-class-x86-intel64.html:dt:disabled_breakpoints_update_dr6">
<i>disabled_breakpoints_update_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set to non-zero if you want debug breakpoints that are not enabled either through DR7.L nor DR7.G to still set the B bits in DR6.</dd>
<dt id="rm-class-x86-intel64.html:dt:mxcsr_mask"><a href="#rm-class-x86-intel64.html:dt:mxcsr_mask">
<i>mxcsr_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MXCSR mask (0 means 0xffbf).</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_init"><a href="#rm-class-x86-intel64.html:dt:pending_init">
<i>pending_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending INIT</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_reset"><a href="#rm-class-x86-intel64.html:dt:pending_reset">
<i>pending_reset</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending RESET</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_exception"><a href="#rm-class-x86-intel64.html:dt:pending_exception">
<i>pending_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then an exception or interrupt is pending and will be delivered before the next instruction.</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_exception_error_code_valid"><a href="#rm-class-x86-intel64.html:dt:pending_exception_error_code_valid">
<i>pending_exception_error_code_valid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the pending exception has an error code.</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_exception_set_rf"><a href="#rm-class-x86-intel64.html:dt:pending_exception_set_rf">
<i>pending_exception_set_rf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the resume flag bit will be set in the pushed image of the flag register.</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_exception_error_code"><a href="#rm-class-x86-intel64.html:dt:pending_exception_error_code">
<i>pending_exception_error_code</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Error code to be delivered on the next pending exception if pending_exception_error_code_valid is set.</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_exception_instruction_length"><a href="#rm-class-x86-intel64.html:dt:pending_exception_instruction_length">
<i>pending_exception_instruction_length</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Length of pending trap instruction.</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_exception_vector"><a href="#rm-class-x86-intel64.html:dt:pending_exception_vector">
<i>pending_exception_vector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Pending interrupt or exception vector. Only valid if pending_exception is set.</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_exception_type"><a href="#rm-class-x86-intel64.html:dt:pending_exception_type">
<i>pending_exception_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Type of pending exception. </dd>
<dt id="rm-class-x86-intel64.html:dt:waiting_interrupt"><a href="#rm-class-x86-intel64.html:dt:waiting_interrupt">
<i>waiting_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If an interrupt is requested, but it cannot be immediately handled because interrupts are masked.</dd>
<dt id="rm-class-x86-intel64.html:dt:waiting_device"><a href="#rm-class-x86-intel64.html:dt:waiting_device">
<i>waiting_device</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The device that requested the waiting interrupt. Only valid when waiting_interrupt is non-zero.</dd>
<dt id="rm-class-x86-intel64.html:dt:fpu_fopcode_compatibility_mode"><a href="#rm-class-x86-intel64.html:dt:fpu_fopcode_compatibility_mode">
<i>fpu_fopcode_compatibility_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Fopcode compatibility sub-mode.</dd>
<dt id="rm-class-x86-intel64.html:dt:a20mask"><a href="#rm-class-x86-intel64.html:dt:a20mask">
<i>a20mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The a20mask.</dd>
<dt id="rm-class-x86-intel64.html:dt:disable_block_merge"><a href="#rm-class-x86-intel64.html:dt:disable_block_merge">
<i>disable_block_merge</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal.</dd>
<dt id="rm-class-x86-intel64.html:dt:port_space"><a href="#rm-class-x86-intel64.html:dt:port_space">
<i>port_space</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>I/O space of the cpu targeted by the IN, INS, OUT, and OUTS instructions. Must implement either the <tt>port</tt> interface (typically an instance of the <tt>port-space</tt> class), or the <tt>lookup</tt> interface (typically an instance of the <tt>memory-space</tt> class).</dd>
<dt id="rm-class-x86-intel64.html:dt:apic"><a href="#rm-class-x86-intel64.html:dt:apic">
<i>apic</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Local APIC this cpu is connected to.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_lahf64"><a href="#rm-class-x86-intel64.html:dt:cpuid_lahf64">
<i>cpuid_lahf64</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>LAHF/SAHF support in 64-bit mode. Reported through CPUID function 80000001 in ECX bit 0.</dd>
<dt id="rm-class-x86-intel64.html:dt:load_far_ptr_64"><a href="#rm-class-x86-intel64.html:dt:load_far_ptr_64">
<i>load_far_ptr_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the load far pointer instructions are extended to 64-bit when executed with a 64-bit operand size. The default is FALSE, which treats 64-bit and 32-bit operand size the same.</dd>
<dt id="rm-class-x86-intel64.html:dt:near_branches_64"><a href="#rm-class-x86-intel64.html:dt:near_branches_64">
<i>near_branches_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Determines how near branches are handled in 64-bit mode. If the attribute is TRUE, then the operand size is fixed at 64-bits, while the default value of FALSE allows an override to 16 bits.</dd>
<dt id="rm-class-x86-intel64.html:dt:one_step_per_string_instruction"><a href="#rm-class-x86-intel64.html:dt:one_step_per_string_instruction">
<i>one_step_per_string_instruction</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, each un-interrupted run of a repeated string instruction (CMPS, LODS, MOVS, SCAS, STOS) will be counted as a single step as compared to each iteration being a step in the default model. Due to how instruction counting works in the hardware performance counters, this attribute must be set to TRUE for VMP to work. Setting this attribute to FALSE will disable VMP.</dd>
<dt id="rm-class-x86-intel64.html:dt:null_clear_base_and_limit"><a href="#rm-class-x86-intel64.html:dt:null_clear_base_and_limit">
<i>null_clear_base_and_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, a load of a NULL selector to a segment register will clear the base and limit values.</dd>
<dt id="rm-class-x86-intel64.html:dt:mov_default32"><a href="#rm-class-x86-intel64.html:dt:mov_default32">
<i>mov_default32</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, movs to or from control and debug registers will default to 32-bits in 64-bit mode. If FALSE (which is the default value), such moves will be fixed at 64-bits.</dd>
<dt id="rm-class-x86-intel64.html:dt:skip_canonical_logical_check"><a href="#rm-class-x86-intel64.html:dt:skip_canonical_logical_check">
<i>skip_canonical_logical_check</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, no canonical check is performed on the logical address during address translation. A canonical check is always performed on the linear address, regardless of the setting of this attribute. The default value is FALSE, performing canonical checks on both the logical and linear addresses.</dd>
<dt id="rm-class-x86-intel64.html:dt:debug_len_10b_8_bytes"><a href="#rm-class-x86-intel64.html:dt:debug_len_10b_8_bytes">
<i>debug_len_10b_8_bytes</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the 10b length encoding in DR7 is taken to mean 8 bytes. If it is false, then 10b means 8 bytes in long mode, but only one byte in legacy mode.</dd>
<dt id="rm-class-x86-intel64.html:dt:seg_push_zero_pad"><a href="#rm-class-x86-intel64.html:dt:seg_push_zero_pad">
<i>seg_push_zero_pad</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (which is the default), then segment register push instructions will pad the push with zero bytes up to the width of the push. If false, then that memory will be kept untouched.</dd>
<dt id="rm-class-x86-intel64.html:dt:allow_tss_bios_workaround"><a href="#rm-class-x86-intel64.html:dt:allow_tss_bios_workaround">
<i>allow_tss_bios_workaround</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, which is the default, then VMP is allowed to modify the initial CPU state slightly in order to work around a BIOS problem causing hard host crashes. The workaround consist of using a 32-bit TSS instead of a 16-bit TSS after CPU reset. If this attribute is set to FALSE, then VMP will be disabled whenever a 16-bit TSS is loaded.</dd>
<dt id="rm-class-x86-intel64.html:dt:sp_mask_non64"><a href="#rm-class-x86-intel64.html:dt:sp_mask_non64">
<i>sp_mask_non64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the stack pointer will be masked to 32-bits after the 16-byte alignment when an exception is taken from a mode other than 64-bit mode while operating in long mode.</dd>
<dt id="rm-class-x86-intel64.html:dt:lar_ldt_lm_invalid"><a href="#rm-class-x86-intel64.html:dt:lar_ldt_lm_invalid">
<i>lar_ldt_lm_invalid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the LDT segment type will not be considered valid for the LAR instruction while operating in long mode.</dd>
<dt id="rm-class-x86-intel64.html:dt:far_call_jmp_64"><a href="#rm-class-x86-intel64.html:dt:far_call_jmp_64">
<i>far_call_jmp_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, far call and jmp instructions will have a 64-bit offset when the operand size is 64-bits. If FALSE, then the offset will be 32-bits with both 32-bit and 64-bit operand size.</dd>
<dt id="rm-class-x86-intel64.html:dt:pause_slow_cycles"><a href="#rm-class-x86-intel64.html:dt:pause_slow_cycles">
<i>pause_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the PAUSE instruction. This additional stall is there to allow execution of spin-locks to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-intel64.html:dt:rdtsc_slow_cycles"><a href="#rm-class-x86-intel64.html:dt:rdtsc_slow_cycles">
<i>rdtsc_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the RDTSC and RDTSCP instructions. This additional stall is there to allow time expiration loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-intel64.html:dt:port_io_slow_cycles"><a href="#rm-class-x86-intel64.html:dt:port_io_slow_cycles">
<i>port_io_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for port-mapped I/O. This additional stall is there to allow I/O poll loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-intel64.html:dt:inject_vmexit"><a href="#rm-class-x86-intel64.html:dt:inject_vmexit">
<i>inject_vmexit</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>i</code>
<br>Force a VMEXIT from VMX mode.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_vmx"><a href="#rm-class-x86-intel64.html:dt:cpuid_vmx">
<i>cpuid_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>VMX feature as reported through CPUID function 1 ECX bit 5.</dd>
<dt id="rm-class-x86-intel64.html:dt:vmx_mode"><a href="#rm-class-x86-intel64.html:dt:vmx_mode">
<i>vmx_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode. 0: Not in VMX operation. 1: In VMX root operation. 2: In VMX non-root operation.</dd>
<dt id="rm-class-x86-intel64.html:dt:current_vmcs_ptr"><a href="#rm-class-x86-intel64.html:dt:current_vmcs_ptr">
<i>current_vmcs_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode current VMCS pointer.</dd>
<dt id="rm-class-x86-intel64.html:dt:vmxon_ptr"><a href="#rm-class-x86-intel64.html:dt:vmxon_ptr">
<i>vmxon_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMXON pointer.</dd>
<dt id="rm-class-x86-intel64.html:dt:vmx_pending_exit"><a href="#rm-class-x86-intel64.html:dt:vmx_pending_exit">
<i>vmx_pending_exit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|i</code>
<br>Pending VMX exit reason. See appendix A of the VMX specification for encoding. Nil if no VMX exit is pending.</dd>
<dt id="rm-class-x86-intel64.html:dt:vmcs_layout"><a href="#rm-class-x86-intel64.html:dt:vmcs_layout">
<i>vmcs_layout</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[isiii]*]</code>
<br>Exports the implementation specific layout of the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing) area. This information can be used to display the current VMCS status, as well as to track changes in the VMCS. Sublist format (<i>index</i>, <i>name</i>, <i>size</i>, <i>offset</i>, <i>attr</i>). A field is stored as a <i>size</i> byte integer at <i>offset</i> in the VMCS.</dd>
<dt id="rm-class-x86-intel64.html:dt:vmcs_content"><a href="#rm-class-x86-intel64.html:dt:vmcs_content">
<i>vmcs_content</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>The register content of the currently loaded Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). Not valid if current_vmcs_ptr is not valid. Not all VMCS fields are necessarily present in this attribute since they are not kept in CPU registers. Remaining fields will be in the VMCS memory area.</dd>
<dt id="rm-class-x86-intel64.html:dt:vmcs_launch_state"><a href="#rm-class-x86-intel64.html:dt:vmcs_launch_state">
<i>vmcs_launch_state</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>VMCS launch state.</dd>
<dt id="rm-class-x86-intel64.html:dt:block_virtual_nmi"><a href="#rm-class-x86-intel64.html:dt:block_virtual_nmi">
<i>block_virtual_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Virtual NMIs blocking.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_sse3"><a href="#rm-class-x86-intel64.html:dt:cpuid_sse3">
<i>cpuid_sse3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE3. Reported through CPUID function 1 ECX bit 0.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_monitor"><a href="#rm-class-x86-intel64.html:dt:cpuid_monitor">
<i>cpuid_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for MONITOR. Reported through CPUID function 1 ECX bit 3.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_movbe"><a href="#rm-class-x86-intel64.html:dt:cpuid_movbe">
<i>cpuid_movbe</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for MOVBE. Reported through CPUID function 1 ECX bit 22.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_ssse3"><a href="#rm-class-x86-intel64.html:dt:cpuid_ssse3">
<i>cpuid_ssse3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSSE3. Reported through CPUID function 1 ECX bit 9.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_sse4_1"><a href="#rm-class-x86-intel64.html:dt:cpuid_sse4_1">
<i>cpuid_sse4_1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE4.1. Reported through CPUID function 1 ECX bit 19.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_sse4_2"><a href="#rm-class-x86-intel64.html:dt:cpuid_sse4_2">
<i>cpuid_sse4_2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE4.2. Reported through CPUID function 1 ECX bit 20.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_vendor_id"><a href="#rm-class-x86-intel64.html:dt:cpuid_vendor_id">
<i>cpuid_vendor_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Vendor ID string for CPUID.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_extended_family"><a href="#rm-class-x86-intel64.html:dt:cpuid_extended_family">
<i>cpuid_extended_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended family for CPUID.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_extended_model"><a href="#rm-class-x86-intel64.html:dt:cpuid_extended_model">
<i>cpuid_extended_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended model for CPUID.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_family"><a href="#rm-class-x86-intel64.html:dt:cpuid_family">
<i>cpuid_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Family for CPUID.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_model"><a href="#rm-class-x86-intel64.html:dt:cpuid_model">
<i>cpuid_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Model for CPUID.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_stepping"><a href="#rm-class-x86-intel64.html:dt:cpuid_stepping">
<i>cpuid_stepping</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stepping for CPUID.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_brand_id"><a href="#rm-class-x86-intel64.html:dt:cpuid_brand_id">
<i>cpuid_brand_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Brand ID for CPUID.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_clflush_size"><a href="#rm-class-x86-intel64.html:dt:cpuid_clflush_size">
<i>cpuid_clflush_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Size of CLFLUSH as reported by CPUID.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_logical_processor_count"><a href="#rm-class-x86-intel64.html:dt:cpuid_logical_processor_count">
<i>cpuid_logical_processor_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Count of logical processors for CPUID. Setting this to non-zero will enable the HTT feature bit (bit 28).</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_thread_level_apic_id_shift_count"><a href="#rm-class-x86-intel64.html:dt:cpuid_thread_level_apic_id_shift_count">
<i>cpuid_thread_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the thread level in CPUID. If left at the default value of 0, a count just large enough to represent the threads in the core will be used.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_core_level_apic_id_shift_count"><a href="#rm-class-x86-intel64.html:dt:cpuid_core_level_apic_id_shift_count">
<i>cpuid_core_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the core level in CPUID. The shift count at the thread level will be added to calculate the second 0xB sub-leaf shift count. If left at the default value of 0, a count just large enough to represent the cores in the package.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_physical_apic_id"><a href="#rm-class-x86-intel64.html:dt:cpuid_physical_apic_id">
<i>cpuid_physical_apic_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Physical local APIC ID for CPUID.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_2_eax"><a href="#rm-class-x86-intel64.html:dt:cpuid_2_eax">
<i>cpuid_2_eax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EAX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_2_ebx"><a href="#rm-class-x86-intel64.html:dt:cpuid_2_ebx">
<i>cpuid_2_ebx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EBX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_2_ecx"><a href="#rm-class-x86-intel64.html:dt:cpuid_2_ecx">
<i>cpuid_2_ecx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in ECX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_2_edx"><a href="#rm-class-x86-intel64.html:dt:cpuid_2_edx">
<i>cpuid_2_edx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EDX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_processor_name"><a href="#rm-class-x86-intel64.html:dt:cpuid_processor_name">
<i>cpuid_processor_name</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Processor name for CPUID.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_l2_cache_size_kb"><a href="#rm-class-x86-intel64.html:dt:cpuid_l2_cache_size_kb">
<i>cpuid_l2_cache_size_kb</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_l2_cache_assoc"><a href="#rm-class-x86-intel64.html:dt:cpuid_l2_cache_assoc">
<i>cpuid_l2_cache_assoc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_l2_cache_lines_per_tag"><a href="#rm-class-x86-intel64.html:dt:cpuid_l2_cache_lines_per_tag">
<i>cpuid_l2_cache_lines_per_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_l2_cache_line_size"><a href="#rm-class-x86-intel64.html:dt:cpuid_l2_cache_line_size">
<i>cpuid_l2_cache_line_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_monitor_min_size"><a href="#rm-class-x86-intel64.html:dt:cpuid_monitor_min_size">
<i>cpuid_monitor_min_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Smallest monitor granularity. This is the size used in the monitor implementation.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_monitor_max_size"><a href="#rm-class-x86-intel64.html:dt:cpuid_monitor_max_size">
<i>cpuid_monitor_max_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Largest monitor granularity. This is reported through CPUID, but not used in the implementation.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_mwait_int_break_support"><a href="#rm-class-x86-intel64.html:dt:cpuid_mwait_int_break_support">
<i>cpuid_mwait_int_break_support</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Support for MWAIT break on interrupts even if disabled.</dd>
<dt id="rm-class-x86-intel64.html:dt:smi_count"><a href="#rm-class-x86-intel64.html:dt:smi_count">
<i>smi_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Counts the number of occurrences of the SMM.</dd>
<dt id="rm-class-x86-intel64.html:dt:smm_handler"><a href="#rm-class-x86-intel64.html:dt:smm_handler">
<i>smm_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o|[os]</code>
<br>Object implementing the x86_smm interface.</dd>
<dt id="rm-class-x86-intel64.html:dt:last_io"><a href="#rm-class-x86-intel64.html:dt:last_io">
<i>last_io</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iiii]</code>
<br>Information about last IO instruction (pc, lin_addr, iinfo, step_count).</dd>
<dt id="rm-class-x86-intel64.html:dt:a20_inhibited"><a href="#rm-class-x86-intel64.html:dt:a20_inhibited">
<i>a20_inhibited</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>A20 will be always lowered if this flag is set.</dd>
<dt id="rm-class-x86-intel64.html:dt:latch_init"><a href="#rm-class-x86-intel64.html:dt:latch_init">
<i>latch_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT is currently latched.</dd>
<dt id="rm-class-x86-intel64.html:dt:latch_smi"><a href="#rm-class-x86-intel64.html:dt:latch_smi">
<i>latch_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI is currently latched.</dd>
<dt id="rm-class-x86-intel64.html:dt:latch_nmi"><a href="#rm-class-x86-intel64.html:dt:latch_nmi">
<i>latch_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI is currently latched.</dd>
<dt id="rm-class-x86-intel64.html:dt:use_halt_steps"><a href="#rm-class-x86-intel64.html:dt:use_halt_steps">
<i>use_halt_steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Advance the step counter as well as the cycle counter when the CPU is idle. Defaults to FALSE.</dd>
<dt id="rm-class-x86-intel64.html:dt:threads"><a href="#rm-class-x86-intel64.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o{1}]|[o{2}]|[o{3}]|[o{4}]|n</code>
<br>List of Simics processors representing threads in the physical processor core. Needs to point to objects of the same class as for the object where the attribute is being set.</dd>
<dt id="rm-class-x86-intel64.html:dt:package_group"><a href="#rm-class-x86-intel64.html:dt:package_group">
<i>package_group</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The first Simics processor contained in the same multicore package. Used for shared MSR:s. Needs to point to a processor of the same class.</dd>
<dt id="rm-class-x86-intel64.html:dt:access_type_name"><a href="#rm-class-x86-intel64.html:dt:access_type_name">
<i>access_type_name</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br>Get string describing the specified access type (x86_access_type_t).</dd>
<dt id="rm-class-x86-intel64.html:dt:ferr_target"><a href="#rm-class-x86-intel64.html:dt:ferr_target">
<i>ferr_target</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Object to which the FERR pin (used for external x87 exception emulation) is connected.</dd>
<dt id="rm-class-x86-intel64.html:dt:ferr_status"><a href="#rm-class-x86-intel64.html:dt:ferr_status">
<i>ferr_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ferr output pin.</dd>
<dt id="rm-class-x86-intel64.html:dt:ignne_status"><a href="#rm-class-x86-intel64.html:dt:ignne_status">
<i>ignne_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ignne input pin.</dd>
<dt id="rm-class-x86-intel64.html:dt:cstate_listeners"><a href="#rm-class-x86-intel64.html:dt:cstate_listeners">
<i>cstate_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on C-state change. Must implement the x86_cstate_notification interface.</dd>
<dt id="rm-class-x86-intel64.html:dt:cstate"><a href="#rm-class-x86-intel64.html:dt:cstate">
<i>cstate</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]</code>
<br>C-state</dd>
<dt id="rm-class-x86-intel64.html:dt:smm_listeners"><a href="#rm-class-x86-intel64.html:dt:smm_listeners">
<i>smm_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on transitions in or out of system management mode (SMM). Must implement the x86_smm_notification interface.</dd>
<dt id="rm-class-x86-intel64.html:dt:tlb"><a href="#rm-class-x86-intel64.html:dt:tlb">
<i>tlb</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Object handling the TLBs for this CPU.</dd>
<dt id="rm-class-x86-intel64.html:dt:exception_error_code"><a href="#rm-class-x86-intel64.html:dt:exception_error_code">
<i>exception_error_code</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Error code for the current exception. Only valid when read from the <tt>Core_Exception</tt> hap. This attribute is undefined for exceptions that do not have an error code.</dd>
<dt id="rm-class-x86-intel64.html:dt:exception_description"><a href="#rm-class-x86-intel64.html:dt:exception_description">
<i>exception_description</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Description of current exception. Only valid when read from the <tt>Core_Exception</tt> hap. The value can be <tt>Nil</tt> in which case the exception number, source, and optional error code can be used to gain an understanding of why the exception triggered.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_compatible_config"><a href="#rm-class-x86-intel64.html:dt:vm_compatible_config">
<i>vm_compatible_config</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>This attribute should be set to TRUE if the machine configuration is VMP compatible.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_block_cnt"><a href="#rm-class-x86-intel64.html:dt:vm_block_cnt">
<i>vm_block_cnt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Execution with VMP will be prevented if this attribute is non-zero. This attribute should normally be modified using the x86_vmp_control interface.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_break_step"><a href="#rm-class-x86-intel64.html:dt:vm_break_step">
<i>vm_break_step</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If set to non-zero, the VM-monitor will silently break execution as soon as possible after the specified step without impacting the normal execution flow.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_stepi_dbg"><a href="#rm-class-x86-intel64.html:dt:vm_stepi_dbg">
<i>vm_stepi_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If set, VMP kernel module will use Monitor Trap Flag to single-step (for debugging purposes).</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_debug_trace"><a href="#rm-class-x86-intel64.html:dt:vm_debug_trace">
<i>vm_debug_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, the VMP kernel module will collect VMX traces. If 2, logging will occur to the console or to a file.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_step_threshold"><a href="#rm-class-x86-intel64.html:dt:vm_step_threshold">
<i>vm_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Threshold below which the monitor is not used.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_autohyper_step_threshold"><a href="#rm-class-x86-intel64.html:dt:vm_autohyper_step_threshold">
<i>vm_autohyper_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Do not enter VMP if fewer steps has been executed since last time autohyper triggered (since the execution is likely handled by autohyper again). Default 30 steps.</dd>
<dt id="rm-class-x86-intel64.html:dt:system"><a href="#rm-class-x86-intel64.html:dt:system">
<i>system</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>System object.</dd>
<dt id="rm-class-x86-intel64.html:dt:cpuid_list"><a href="#rm-class-x86-intel64.html:dt:cpuid_list">
<i>cpuid_list</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects implementing the x86_cpuid interface. These objects are called in the order of registration after the magic instruction handler but before internal CPUID implementation</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_start_up"><a href="#rm-class-x86-intel64.html:dt:pending_start_up">
<i>pending_start_up</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, a startup IPI is pending.</dd>
<dt id="rm-class-x86-intel64.html:dt:pending_start_up_address"><a href="#rm-class-x86-intel64.html:dt:pending_start_up_address">
<i>pending_start_up_address</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The address to start on if there is a pending startup IPI.</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_aperf"><a href="#rm-class-x86-intel64.html:dt:msr_aperf">
<i>msr_aperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the APERF MSR.</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mperf"><a href="#rm-class-x86-intel64.html:dt:msr_mperf">
<i>msr_mperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the MPERF MSR.</dd>
<dt id="rm-class-x86-intel64.html:dt:tsc_invariant_freq"><a href="#rm-class-x86-intel64.html:dt:tsc_invariant_freq">
<i>tsc_invariant_freq</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Rate at which TSC (if TSC invariant feature supported) and IA32_MPERF MSR are incremented in cycles/second.</dd>
<dt id="rm-class-x86-intel64.html:dt:break_on_triple_fault"><a href="#rm-class-x86-intel64.html:dt:break_on_triple_fault">
<i>break_on_triple_fault</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will stop execution if there is a triple fault. Set to FALSE to not stop on triple fault.</dd>
<dt id="rm-class-x86-intel64.html:dt:cache_flush_handler"><a href="#rm-class-x86-intel64.html:dt:cache_flush_handler">
<i>cache_flush_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Object implementing the x86_cache_flush interface.</dd>
<dt id="rm-class-x86-intel64.html:dt:ucode_signature"><a href="#rm-class-x86-intel64.html:dt:ucode_signature">
<i>ucode_signature</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Can be either: None - no microcode update has happened since #RESET or an integer - microcode signature after the update.</dd>
<dt id="rm-class-x86-intel64.html:dt:enable_effective_memory_type_calculation"><a href="#rm-class-x86-intel64.html:dt:enable_effective_memory_type_calculation">
<i>enable_effective_memory_type_calculation</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the effective memory type field of memory transactions will always be calculated for all non-inquiry accesses. If FALSE, the effective memory type field may be left as X86_None.</dd>
<dt id="rm-class-x86-intel64.html:dt:cstar"><a href="#rm-class-x86-intel64.html:dt:cstar">
<i>cstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_aperf"><a href="#rm-class-x86-intel64.html:dt:ia32_aperf">
<i>ia32_aperf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Actual Performance Frequency Clock Count</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_bios_sign_id"><a href="#rm-class-x86-intel64.html:dt:ia32_bios_sign_id">
<i>ia32_bios_sign_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Signature ID</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_bios_updt_trig"><a href="#rm-class-x86-intel64.html:dt:ia32_bios_updt_trig">
<i>ia32_bios_updt_trig</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Trigger Register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_clock_modulation"><a href="#rm-class-x86-intel64.html:dt:ia32_clock_modulation">
<i>ia32_clock_modulation</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Clock Modulation</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_cr_pat"><a href="#rm-class-x86-intel64.html:dt:ia32_cr_pat">
<i>ia32_cr_pat</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA32_CR_PAT</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_debugctl"><a href="#rm-class-x86-intel64.html:dt:ia32_debugctl">
<i>ia32_debugctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug Control</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ds_area"><a href="#rm-class-x86-intel64.html:dt:ia32_ds_area">
<i>ia32_ds_area</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>DS Save Area</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_efer"><a href="#rm-class-x86-intel64.html:dt:ia32_efer">
<i>ia32_efer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended Feature Enables</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_cur_count"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_cur_count">
<i>ia32_ext_xapic_cur_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Current Count register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_div_conf"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_div_conf">
<i>ia32_ext_xapic_div_conf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Divide Configuration register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_eoi"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_eoi">
<i>ia32_ext_xapic_eoi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC EOI register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_esr"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_esr">
<i>ia32_ext_xapic_esr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Error Status register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_icr"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_icr">
<i>ia32_ext_xapic_icr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Command register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_init_count"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_init_count">
<i>ia32_ext_xapic_init_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Initial Count register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr0"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr0">
<i>ia32_ext_xapic_irr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [31:0]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr1"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr1">
<i>ia32_ext_xapic_irr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [63:32]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr2"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr2">
<i>ia32_ext_xapic_irr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [95:64]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr3"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr3">
<i>ia32_ext_xapic_irr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [127:96]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr4"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr4">
<i>ia32_ext_xapic_irr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [159:128]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr5"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr5">
<i>ia32_ext_xapic_irr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [191:160]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr6"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr6">
<i>ia32_ext_xapic_irr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [223:192]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr7"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_irr7">
<i>ia32_ext_xapic_irr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [255:224]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr0"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr0">
<i>ia32_ext_xapic_isr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [31:0]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr1"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr1">
<i>ia32_ext_xapic_isr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [63:32]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr2"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr2">
<i>ia32_ext_xapic_isr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [95:64]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr3"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr3">
<i>ia32_ext_xapic_isr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [127:96]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr4"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr4">
<i>ia32_ext_xapic_isr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [159:128]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr5"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr5">
<i>ia32_ext_xapic_isr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [191:160]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr6"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr6">
<i>ia32_ext_xapic_isr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [223:192]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr7"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_isr7">
<i>ia32_ext_xapic_isr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [255:224]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_ldr"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_ldr">
<i>ia32_ext_xapic_ldr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Logical Destination register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_cmci"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_cmci">
<i>ia32_ext_xapic_lvt_cmci</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Corrected Machine Check Interrupt register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_error"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_error">
<i>ia32_ext_xapic_lvt_error</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Error register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_lint0"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_lint0">
<i>ia32_ext_xapic_lvt_lint0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT LINT0 register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_lint1"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_lint1">
<i>ia32_ext_xapic_lvt_lint1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT LINT1 register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_pmi"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_pmi">
<i>ia32_ext_xapic_lvt_pmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Performance Monitor register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_thermal"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_thermal">
<i>ia32_ext_xapic_lvt_thermal</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Thermal Sensor Interrupt register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_timer"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_lvt_timer">
<i>ia32_ext_xapic_lvt_timer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Timer Interrupt register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_ppr"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_ppr">
<i>ia32_ext_xapic_ppr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Processor Priority register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_self_ipi"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_self_ipi">
<i>ia32_ext_xapic_self_ipi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Self IPI register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_sivr"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_sivr">
<i>ia32_ext_xapic_sivr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Spurious Interrupt Vector register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr0"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr0">
<i>ia32_ext_xapic_tmr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [31:0]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr1"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr1">
<i>ia32_ext_xapic_tmr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [63:32]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr2"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr2">
<i>ia32_ext_xapic_tmr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [95:64]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr3"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr3">
<i>ia32_ext_xapic_tmr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [127:96]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr4"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr4">
<i>ia32_ext_xapic_tmr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [159:128]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr5"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr5">
<i>ia32_ext_xapic_tmr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [191:160]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr6"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr6">
<i>ia32_ext_xapic_tmr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [223:192]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr7"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_tmr7">
<i>ia32_ext_xapic_tmr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [255:224]</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_tpr"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_tpr">
<i>ia32_ext_xapic_tpr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Task Priority register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapic_version"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapic_version">
<i>ia32_ext_xapic_version</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Version register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_ext_xapicid"><a href="#rm-class-x86-intel64.html:dt:ia32_ext_xapicid">
<i>ia32_ext_xapicid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC ID register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_feature_control"><a href="#rm-class-x86-intel64.html:dt:ia32_feature_control">
<i>ia32_feature_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control Features in Intel64 processor</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_fixed_ctr0"><a href="#rm-class-x86-intel64.html:dt:ia32_fixed_ctr0">
<i>ia32_fixed_ctr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 0</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_fixed_ctr1"><a href="#rm-class-x86-intel64.html:dt:ia32_fixed_ctr1">
<i>ia32_fixed_ctr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 1</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_fixed_ctr2"><a href="#rm-class-x86-intel64.html:dt:ia32_fixed_ctr2">
<i>ia32_fixed_ctr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 2</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_fixed_ctr_ctrl"><a href="#rm-class-x86-intel64.html:dt:ia32_fixed_ctr_ctrl">
<i>ia32_fixed_ctr_ctrl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function-Counter Control Register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_fmask"><a href="#rm-class-x86-intel64.html:dt:ia32_fmask">
<i>ia32_fmask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Flag Mask</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_fs_base"><a href="#rm-class-x86-intel64.html:dt:ia32_fs_base">
<i>ia32_fs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of FS</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_gs_base"><a href="#rm-class-x86-intel64.html:dt:ia32_gs_base">
<i>ia32_gs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of GS</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_kernel_gs_base"><a href="#rm-class-x86-intel64.html:dt:ia32_kernel_gs_base">
<i>ia32_kernel_gs_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Swap Target of BASE Address of GS</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_lstar"><a href="#rm-class-x86-intel64.html:dt:ia32_lstar">
<i>ia32_lstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA-32e Mode System Call Target Address</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc0_addr"><a href="#rm-class-x86-intel64.html:dt:ia32_mc0_addr">
<i>ia32_mc0_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_ADDR</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc0_ctl"><a href="#rm-class-x86-intel64.html:dt:ia32_mc0_ctl">
<i>ia32_mc0_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_CTL</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc0_ctl2"><a href="#rm-class-x86-intel64.html:dt:ia32_mc0_ctl2">
<i>ia32_mc0_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc0_status"><a href="#rm-class-x86-intel64.html:dt:ia32_mc0_status">
<i>ia32_mc0_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_STATUS</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc1_addr"><a href="#rm-class-x86-intel64.html:dt:ia32_mc1_addr">
<i>ia32_mc1_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_ADDR</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc1_ctl"><a href="#rm-class-x86-intel64.html:dt:ia32_mc1_ctl">
<i>ia32_mc1_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_CTL</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc1_ctl2"><a href="#rm-class-x86-intel64.html:dt:ia32_mc1_ctl2">
<i>ia32_mc1_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc1_status"><a href="#rm-class-x86-intel64.html:dt:ia32_mc1_status">
<i>ia32_mc1_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_STATUS</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc2_addr"><a href="#rm-class-x86-intel64.html:dt:ia32_mc2_addr">
<i>ia32_mc2_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_ADDR</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc2_ctl"><a href="#rm-class-x86-intel64.html:dt:ia32_mc2_ctl">
<i>ia32_mc2_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_CTL</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc2_ctl2"><a href="#rm-class-x86-intel64.html:dt:ia32_mc2_ctl2">
<i>ia32_mc2_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc2_status"><a href="#rm-class-x86-intel64.html:dt:ia32_mc2_status">
<i>ia32_mc2_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_STATUS</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc3_ctl2"><a href="#rm-class-x86-intel64.html:dt:ia32_mc3_ctl2">
<i>ia32_mc3_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc4_ctl2"><a href="#rm-class-x86-intel64.html:dt:ia32_mc4_ctl2">
<i>ia32_mc4_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc5_ctl2"><a href="#rm-class-x86-intel64.html:dt:ia32_mc5_ctl2">
<i>ia32_mc5_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc6_ctl2"><a href="#rm-class-x86-intel64.html:dt:ia32_mc6_ctl2">
<i>ia32_mc6_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc7_ctl2"><a href="#rm-class-x86-intel64.html:dt:ia32_mc7_ctl2">
<i>ia32_mc7_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc7_status"><a href="#rm-class-x86-intel64.html:dt:ia32_mc7_status">
<i>ia32_mc7_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc8_ctl2"><a href="#rm-class-x86-intel64.html:dt:ia32_mc8_ctl2">
<i>ia32_mc8_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mc8_status"><a href="#rm-class-x86-intel64.html:dt:ia32_mc8_status">
<i>ia32_mc8_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mcg_cap"><a href="#rm-class-x86-intel64.html:dt:ia32_mcg_cap">
<i>ia32_mcg_cap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Machine Check Capability</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mcg_status"><a href="#rm-class-x86-intel64.html:dt:ia32_mcg_status">
<i>ia32_mcg_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Machine Check Status</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_misc_enable"><a href="#rm-class-x86-intel64.html:dt:ia32_misc_enable">
<i>ia32_misc_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Enable Misc. Processor Features</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_monitor_filter_size"><a href="#rm-class-x86-intel64.html:dt:ia32_monitor_filter_size">
<i>ia32_monitor_filter_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Monitor/Mwait Address Range Determination</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mperf"><a href="#rm-class-x86-intel64.html:dt:ia32_mperf">
<i>ia32_mperf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Maximum Performance Frequency Clock Count</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_def_type"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_def_type">
<i>ia32_mtrr_def_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Default Memory Types</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_fix_16k_80000"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_fix_16k_80000">
<i>ia32_mtrr_fix_16k_80000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix16K_80000</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_fix_16k_a0000"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_fix_16k_a0000">
<i>ia32_mtrr_fix_16k_a0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix16K_A0000</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_c0000"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_c0000">
<i>ia32_mtrr_fix_4k_c0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_C0000</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_c8000"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_c8000">
<i>ia32_mtrr_fix_4k_c8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_C8000</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_d0000"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_d0000">
<i>ia32_mtrr_fix_4k_d0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_D0000</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_d8000"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_d8000">
<i>ia32_mtrr_fix_4k_d8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_D8000</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_e0000"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_e0000">
<i>ia32_mtrr_fix_4k_e0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_E0000</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_e8000"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_e8000">
<i>ia32_mtrr_fix_4k_e8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_E8000</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_f0000"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_f0000">
<i>ia32_mtrr_fix_4k_f0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_F0000</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_f8000"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_fix_4k_f8000">
<i>ia32_mtrr_fix_4k_f8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_F8000</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_fix_64k_00000"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_fix_64k_00000">
<i>ia32_mtrr_fix_64k_00000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix64K_00000</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physbase0"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physbase0">
<i>ia32_mtrr_physbase0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase0</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physbase1"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physbase1">
<i>ia32_mtrr_physbase1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase1</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physbase2"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physbase2">
<i>ia32_mtrr_physbase2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase2</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physbase3"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physbase3">
<i>ia32_mtrr_physbase3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase3</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physbase4"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physbase4">
<i>ia32_mtrr_physbase4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase4</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physbase5"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physbase5">
<i>ia32_mtrr_physbase5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase5</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physbase6"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physbase6">
<i>ia32_mtrr_physbase6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase6</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physbase7"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physbase7">
<i>ia32_mtrr_physbase7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase7</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physmask0"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physmask0">
<i>ia32_mtrr_physmask0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask0</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physmask1"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physmask1">
<i>ia32_mtrr_physmask1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask1</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physmask2"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physmask2">
<i>ia32_mtrr_physmask2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask2</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physmask3"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physmask3">
<i>ia32_mtrr_physmask3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask3</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physmask4"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physmask4">
<i>ia32_mtrr_physmask4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask4</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physmask5"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physmask5">
<i>ia32_mtrr_physmask5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask5</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physmask6"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physmask6">
<i>ia32_mtrr_physmask6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask6</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrr_physmask7"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrr_physmask7">
<i>ia32_mtrr_physmask7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask7</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_mtrrcap"><a href="#rm-class-x86-intel64.html:dt:ia32_mtrrcap">
<i>ia32_mtrrcap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRR Capability</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_p5_mc_addr"><a href="#rm-class-x86-intel64.html:dt:ia32_p5_mc_addr">
<i>ia32_p5_mc_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_p5_mc_type"><a href="#rm-class-x86-intel64.html:dt:ia32_p5_mc_type">
<i>ia32_p5_mc_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_pebs_enable"><a href="#rm-class-x86-intel64.html:dt:ia32_pebs_enable">
<i>ia32_pebs_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>PEBS Control</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_perf_capabilities"><a href="#rm-class-x86-intel64.html:dt:ia32_perf_capabilities">
<i>ia32_perf_capabilities</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_perf_ctl"><a href="#rm-class-x86-intel64.html:dt:ia32_perf_ctl">
<i>ia32_perf_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_perf_global_ctrl"><a href="#rm-class-x86-intel64.html:dt:ia32_perf_global_ctrl">
<i>ia32_perf_global_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Performance Counter Control</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_perf_global_status"><a href="#rm-class-x86-intel64.html:dt:ia32_perf_global_status">
<i>ia32_perf_global_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Performance Counter Status</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_perf_status"><a href="#rm-class-x86-intel64.html:dt:ia32_perf_status">
<i>ia32_perf_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_perfevtsel0"><a href="#rm-class-x86-intel64.html:dt:ia32_perfevtsel0">
<i>ia32_perfevtsel0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance Event Select Register 0</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_perfevtsel1"><a href="#rm-class-x86-intel64.html:dt:ia32_perfevtsel1">
<i>ia32_perfevtsel1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance Event Select Register 1</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_perfevtsel2"><a href="#rm-class-x86-intel64.html:dt:ia32_perfevtsel2">
<i>ia32_perfevtsel2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_perfevtsel3"><a href="#rm-class-x86-intel64.html:dt:ia32_perfevtsel3">
<i>ia32_perfevtsel3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_platform_id"><a href="#rm-class-x86-intel64.html:dt:ia32_platform_id">
<i>ia32_platform_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Platform ID</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_pmc0"><a href="#rm-class-x86-intel64.html:dt:ia32_pmc0">
<i>ia32_pmc0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_pmc1"><a href="#rm-class-x86-intel64.html:dt:ia32_pmc1">
<i>ia32_pmc1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_pmc2"><a href="#rm-class-x86-intel64.html:dt:ia32_pmc2">
<i>ia32_pmc2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_pmc3"><a href="#rm-class-x86-intel64.html:dt:ia32_pmc3">
<i>ia32_pmc3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_reserved_194"><a href="#rm-class-x86-intel64.html:dt:ia32_reserved_194">
<i>ia32_reserved_194</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reserved MSR at 0x194</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_smm_mca_cap"><a href="#rm-class-x86-intel64.html:dt:ia32_smm_mca_cap">
<i>ia32_smm_mca_cap</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>EFI_MSR_SMM_MCA_CAP</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_smrr_physbase"><a href="#rm-class-x86-intel64.html:dt:ia32_smrr_physbase">
<i>ia32_smrr_physbase</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_smrr_physmask"><a href="#rm-class-x86-intel64.html:dt:ia32_smrr_physmask">
<i>ia32_smrr_physmask</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_star"><a href="#rm-class-x86-intel64.html:dt:ia32_star">
<i>ia32_star</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Target Address</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_sysenter_cs"><a href="#rm-class-x86-intel64.html:dt:ia32_sysenter_cs">
<i>ia32_sysenter_cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_CS_MSR</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_sysenter_eip"><a href="#rm-class-x86-intel64.html:dt:ia32_sysenter_eip">
<i>ia32_sysenter_eip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_EIP_MSR</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_sysenter_esp"><a href="#rm-class-x86-intel64.html:dt:ia32_sysenter_esp">
<i>ia32_sysenter_esp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_ESP_MSR</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_therm_interrupt"><a href="#rm-class-x86-intel64.html:dt:ia32_therm_interrupt">
<i>ia32_therm_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Interrupt Control</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_therm_status"><a href="#rm-class-x86-intel64.html:dt:ia32_therm_status">
<i>ia32_therm_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor Status</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_time_stamp_counter"><a href="#rm-class-x86-intel64.html:dt:ia32_time_stamp_counter">
<i>ia32_time_stamp_counter</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time-Stamp Counter</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_tsc_aux"><a href="#rm-class-x86-intel64.html:dt:ia32_tsc_aux">
<i>ia32_tsc_aux</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>AUXILIARY TSC Signature</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_130"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_130">
<i>ia32_unknown_130</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x130</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_131"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_131">
<i>ia32_unknown_131</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x131</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_178"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_178">
<i>ia32_unknown_178</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x178</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_19d"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_19d">
<i>ia32_unknown_19d</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x19d</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_1a4"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_1a4">
<i>ia32_unknown_1a4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1a4</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_1a7"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_1a7">
<i>ia32_unknown_1a7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1a7</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_1aa"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_1aa">
<i>ia32_unknown_1aa</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1aa</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_1ac"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_1ac">
<i>ia32_unknown_1ac</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1ac</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_1c6"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_1c6">
<i>ia32_unknown_1c6</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1c6</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_1db"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_1db">
<i>ia32_unknown_1db</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1db</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_1dc"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_1dc">
<i>ia32_unknown_1dc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1dc</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_1f0"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_1f0">
<i>ia32_unknown_1f0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1f0</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_1f1"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_1f1">
<i>ia32_unknown_1f1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1f1</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_1fc"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_1fc">
<i>ia32_unknown_1fc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1fc</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_2a"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_2a">
<i>ia32_unknown_2a</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2a</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_2d"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_2d">
<i>ia32_unknown_2d</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2d</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_2e"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_2e">
<i>ia32_unknown_2e</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2e</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_2e0"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_2e0">
<i>ia32_unknown_2e0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2e0</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_300"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_300">
<i>ia32_unknown_300</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x300</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_33"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_33">
<i>ia32_unknown_33</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x33</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_35"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_35">
<i>ia32_unknown_35</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x35</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_398"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_398">
<i>ia32_unknown_398</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x398</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_399"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_399">
<i>ia32_unknown_399</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x399</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_39a"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_39a">
<i>ia32_unknown_39a</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x39a</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_3d0"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_3d0">
<i>ia32_unknown_3d0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d0</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_3d1"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_3d1">
<i>ia32_unknown_3d1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d1</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_3d8"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_3d8">
<i>ia32_unknown_3d8</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d8</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_3d9"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_3d9">
<i>ia32_unknown_3d9</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d9</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_3fe"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_3fe">
<i>ia32_unknown_3fe</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3fe</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_4b"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_4b">
<i>ia32_unknown_4b</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4b</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_9b"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_9b">
<i>ia32_unknown_9b</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x9b</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_e2"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_e2">
<i>ia32_unknown_e2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe2</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_unknown_e4"><a href="#rm-class-x86-intel64.html:dt:ia32_unknown_e4">
<i>ia32_unknown_e4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe4</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_basic"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_basic">
<i>ia32_vmx_basic</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Basic VMX Capabilities</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_cr0_fixed0"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_cr0_fixed0">
<i>ia32_vmx_cr0_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 0</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_cr0_fixed1"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_cr0_fixed1">
<i>ia32_vmx_cr0_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 1</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_cr4_fixed0"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_cr4_fixed0">
<i>ia32_vmx_cr4_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 0</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_cr4_fixed1"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_cr4_fixed1">
<i>ia32_vmx_cr4_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 1</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_entry_ctls"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_entry_ctls">
<i>ia32_vmx_entry_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-entry Controls</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_ept_vpid_cap"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_ept_vpid_cap">
<i>ia32_vmx_ept_vpid_cap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of EPT and VPID</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_exit_ctls"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_exit_ctls">
<i>ia32_vmx_exit_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-exit Controls</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_misc"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_misc">
<i>ia32_vmx_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Miscellaneous VMX Capabilities</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_pinbased_ctls"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_pinbased_ctls">
<i>ia32_vmx_pinbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Pin-based VM-execution Controls</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_procbased_ctls"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_procbased_ctls">
<i>ia32_vmx_procbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Primary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_procbased_ctls2"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_procbased_ctls2">
<i>ia32_vmx_procbased_ctls2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Secondary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_true_entry_ctls"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_true_entry_ctls">
<i>ia32_vmx_true_entry_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-entry Controls</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_true_exit_ctls"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_true_exit_ctls">
<i>ia32_vmx_true_exit_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-exit Controls</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_true_pinbased_ctls"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_true_pinbased_ctls">
<i>ia32_vmx_true_pinbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Pin-based VM-execution Controls</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_true_procbased_ctls"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_true_procbased_ctls">
<i>ia32_vmx_true_procbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Primary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-intel64.html:dt:ia32_vmx_vmcs_enum"><a href="#rm-class-x86-intel64.html:dt:ia32_vmx_vmcs_enum">
<i>ia32_vmx_vmcs_enum</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VMCS Field Enumeration</dd>
<dt id="rm-class-x86-intel64.html:dt:mc0_misc"><a href="#rm-class-x86-intel64.html:dt:mc0_misc">
<i>mc0_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:mc1_misc"><a href="#rm-class-x86-intel64.html:dt:mc1_misc">
<i>mc1_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_core_c3_residency"><a href="#rm-class-x86-intel64.html:dt:msr_core_c3_residency">
<i>msr_core_c3_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_core_c6_residency"><a href="#rm-class-x86-intel64.html:dt:msr_core_c6_residency">
<i>msr_core_c6_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_gq_snoop_mesf"><a href="#rm-class-x86-intel64.html:dt:msr_gq_snoop_mesf">
<i>msr_gq_snoop_mesf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_0_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_0_from_ip">
<i>msr_lastbranch_0_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_0_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_0_to_ip">
<i>msr_lastbranch_0_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_10_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_10_from_ip">
<i>msr_lastbranch_10_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_10_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_10_to_ip">
<i>msr_lastbranch_10_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_11_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_11_from_ip">
<i>msr_lastbranch_11_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_11_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_11_to_ip">
<i>msr_lastbranch_11_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_12_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_12_from_ip">
<i>msr_lastbranch_12_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_12_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_12_to_ip">
<i>msr_lastbranch_12_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_13_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_13_from_ip">
<i>msr_lastbranch_13_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_13_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_13_to_ip">
<i>msr_lastbranch_13_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_14_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_14_from_ip">
<i>msr_lastbranch_14_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_14_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_14_to_ip">
<i>msr_lastbranch_14_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_15_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_15_from_ip">
<i>msr_lastbranch_15_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_15_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_15_to_ip">
<i>msr_lastbranch_15_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_1_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_1_from_ip">
<i>msr_lastbranch_1_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_1_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_1_to_ip">
<i>msr_lastbranch_1_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_2_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_2_from_ip">
<i>msr_lastbranch_2_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_2_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_2_to_ip">
<i>msr_lastbranch_2_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_3_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_3_from_ip">
<i>msr_lastbranch_3_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_3_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_3_to_ip">
<i>msr_lastbranch_3_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_4_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_4_from_ip">
<i>msr_lastbranch_4_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_4_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_4_to_ip">
<i>msr_lastbranch_4_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_5_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_5_from_ip">
<i>msr_lastbranch_5_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_5_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_5_to_ip">
<i>msr_lastbranch_5_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_6_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_6_from_ip">
<i>msr_lastbranch_6_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_6_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_6_to_ip">
<i>msr_lastbranch_6_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_7_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_7_from_ip">
<i>msr_lastbranch_7_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_7_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_7_to_ip">
<i>msr_lastbranch_7_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_8_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_8_from_ip">
<i>msr_lastbranch_8_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_8_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_8_to_ip">
<i>msr_lastbranch_8_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_9_from_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_9_from_ip">
<i>msr_lastbranch_9_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9 From IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_9_to_ip"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_9_to_ip">
<i>msr_lastbranch_9_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9 To IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lastbranch_tos"><a href="#rm-class-x86-intel64.html:dt:msr_lastbranch_tos">
<i>msr_lastbranch_tos</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record Stack TOS</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_lbr_select"><a href="#rm-class-x86-intel64.html:dt:msr_lbr_select">
<i>msr_lbr_select</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record Filtering Select Register</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_ler_from_lip"><a href="#rm-class-x86-intel64.html:dt:msr_ler_from_lip">
<i>msr_ler_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record From Linear IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_ler_to_lip"><a href="#rm-class-x86-intel64.html:dt:msr_ler_to_lip">
<i>msr_ler_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record To Linear IP</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc3_addr"><a href="#rm-class-x86-intel64.html:dt:msr_mc3_addr">
<i>msr_mc3_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_ADDR</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc3_ctl"><a href="#rm-class-x86-intel64.html:dt:msr_mc3_ctl">
<i>msr_mc3_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_CTL</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc3_status"><a href="#rm-class-x86-intel64.html:dt:msr_mc3_status">
<i>msr_mc3_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_STATUS</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc4_ctl"><a href="#rm-class-x86-intel64.html:dt:msr_mc4_ctl">
<i>msr_mc4_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_CTL</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc4_status"><a href="#rm-class-x86-intel64.html:dt:msr_mc4_status">
<i>msr_mc4_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_STATUS</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc5_addr"><a href="#rm-class-x86-intel64.html:dt:msr_mc5_addr">
<i>msr_mc5_addr</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc5_ctl"><a href="#rm-class-x86-intel64.html:dt:msr_mc5_ctl">
<i>msr_mc5_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc5_misc"><a href="#rm-class-x86-intel64.html:dt:msr_mc5_misc">
<i>msr_mc5_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc5_status"><a href="#rm-class-x86-intel64.html:dt:msr_mc5_status">
<i>msr_mc5_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc6_addr"><a href="#rm-class-x86-intel64.html:dt:msr_mc6_addr">
<i>msr_mc6_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc6_ctl"><a href="#rm-class-x86-intel64.html:dt:msr_mc6_ctl">
<i>msr_mc6_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc6_misc"><a href="#rm-class-x86-intel64.html:dt:msr_mc6_misc">
<i>msr_mc6_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc6_status"><a href="#rm-class-x86-intel64.html:dt:msr_mc6_status">
<i>msr_mc6_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc7_ctl"><a href="#rm-class-x86-intel64.html:dt:msr_mc7_ctl">
<i>msr_mc7_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc8_addr"><a href="#rm-class-x86-intel64.html:dt:msr_mc8_addr">
<i>msr_mc8_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc8_ctl"><a href="#rm-class-x86-intel64.html:dt:msr_mc8_ctl">
<i>msr_mc8_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_mc8_misc"><a href="#rm-class-x86-intel64.html:dt:msr_mc8_misc">
<i>msr_mc8_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_offcore_rspo"><a href="#rm-class-x86-intel64.html:dt:msr_offcore_rspo">
<i>msr_offcore_rspo</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Offcore Response Event Select Register</dd>
<dt id="rm-class-x86-intel64.html:dt:msr_pebs_ld_latm"><a href="#rm-class-x86-intel64.html:dt:msr_pebs_ld_latm">
<i>msr_pebs_ld_latm</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_pkg_c3_residency"><a href="#rm-class-x86-intel64.html:dt:msr_pkg_c3_residency">
<i>msr_pkg_c3_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_pkg_c6_residency"><a href="#rm-class-x86-intel64.html:dt:msr_pkg_c6_residency">
<i>msr_pkg_c6_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_pkg_c7_residency"><a href="#rm-class-x86-intel64.html:dt:msr_pkg_c7_residency">
<i>msr_pkg_c7_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_platform_info"><a href="#rm-class-x86-intel64.html:dt:msr_platform_info">
<i>msr_platform_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_temperature_target"><a href="#rm-class-x86-intel64.html:dt:msr_temperature_target">
<i>msr_temperature_target</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_turbo_ratio_limit"><a href="#rm-class-x86-intel64.html:dt:msr_turbo_ratio_limit">
<i>msr_turbo_ratio_limit</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_addr_opcode_match"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_addr_opcode_match">
<i>msr_uncore_addr_opcode_match</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_fixed_ctr0"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_fixed_ctr0">
<i>msr_uncore_fixed_ctr0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_fixed_ctr_ctrl"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_fixed_ctr_ctrl">
<i>msr_uncore_fixed_ctr_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_perf_global_ctrl"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_perf_global_ctrl">
<i>msr_uncore_perf_global_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_perf_global_ovf_ctrl"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_perf_global_ovf_ctrl">
<i>msr_uncore_perf_global_ovf_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_perf_global_status"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_perf_global_status">
<i>msr_uncore_perf_global_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel0"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel0">
<i>msr_uncore_perfevtsel0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel1"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel1">
<i>msr_uncore_perfevtsel1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel2"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel2">
<i>msr_uncore_perfevtsel2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel3"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel3">
<i>msr_uncore_perfevtsel3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel4"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel4">
<i>msr_uncore_perfevtsel4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel5"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel5">
<i>msr_uncore_perfevtsel5</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel6"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel6">
<i>msr_uncore_perfevtsel6</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel7"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_perfevtsel7">
<i>msr_uncore_perfevtsel7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_pmc0"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_pmc0">
<i>msr_uncore_pmc0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_pmc1"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_pmc1">
<i>msr_uncore_pmc1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_pmc2"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_pmc2">
<i>msr_uncore_pmc2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_pmc3"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_pmc3">
<i>msr_uncore_pmc3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_pmc4"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_pmc4">
<i>msr_uncore_pmc4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_pmc5"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_pmc5">
<i>msr_uncore_pmc5</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_pmc6"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_pmc6">
<i>msr_uncore_pmc6</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:msr_uncore_pmc7"><a href="#rm-class-x86-intel64.html:dt:msr_uncore_pmc7">
<i>msr_uncore_pmc7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-intel64.html:dt:current_virtual_context"><a href="#rm-class-x86-intel64.html:dt:current_virtual_context">
<i>current_virtual_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context relating to addresses before segmentation.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_pspace_sharable"><a href="#rm-class-x86-intel64.html:dt:vm_pspace_sharable">
<i>vm_pspace_sharable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space may be shared with the other CPU cores.</dd>
<dt id="rm-class-x86-intel64.html:dt:init_vm_monitor"><a href="#rm-class-x86-intel64.html:dt:init_vm_monitor">
<i>init_vm_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Setting this attribute to true enables the use of virtual machine monitor acceleration. The attribute will flag it as an illegal value if the virtual machine monitor kernel module could not be found, or if there was an error opening a connection to it (the attribute reads back as false in those cases). Acceleration will not be used unless the use_vm_monitor attribute is also set to true.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_monitor_statistics"><a href="#rm-class-x86-intel64.html:dt:vm_monitor_statistics">
<i>vm_monitor_statistics</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i*][i*][i*]]</code>
<br>Internal, used for performance evaluation.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_assert_object"><a href="#rm-class-x86-intel64.html:dt:vm_assert_object">
<i>vm_assert_object</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>VMP-mode state-assertion object.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_disable_reason"><a href="#rm-class-x86-intel64.html:dt:vm_disable_reason">
<i>vm_disable_reason</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Reason for using turbo instead of VM acceleration.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_trace_file"><a href="#rm-class-x86-intel64.html:dt:vm_trace_file">
<i>vm_trace_file</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>File for storing VM-monitor traces; Used for debugging VMP.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_dump_trace"><a href="#rm-class-x86-intel64.html:dt:vm_dump_trace">
<i>vm_dump_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>b</code>
<br>Dump VM-monitor trace information (only collected if vm_debug_trace is set).</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_dump_vmcs"><a href="#rm-class-x86-intel64.html:dt:vm_dump_vmcs">
<i>vm_dump_vmcs</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>s</code>
<br>Dump host VMCS.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_sched_affinity"><a href="#rm-class-x86-intel64.html:dt:vm_sched_affinity">
<i>vm_sched_affinity</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[b+]</code>
<br>Wire process to a subset of available hardware threads.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_core2_bug"><a href="#rm-class-x86-intel64.html:dt:vm_core2_bug">
<i>vm_core2_bug</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Set if the host cpu might be affected by a hardware bug.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_host_has_vmx"><a href="#rm-class-x86-intel64.html:dt:vm_host_has_vmx">
<i>vm_host_has_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>If TRUE, host cpus support the virtual machine extensions (VMX).</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_cpu_migration_dbg"><a href="#rm-class-x86-intel64.html:dt:vm_cpu_migration_dbg">
<i>vm_cpu_migration_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Internal. Used to test state migration between host cpus.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_info"><a href="#rm-class-x86-intel64.html:dt:vm_info">
<i>vm_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Internal. Information about VMXMON.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_use_pspace_sharing"><a href="#rm-class-x86-intel64.html:dt:vm_use_pspace_sharing">
<i>vm_use_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space sharing should be used when possible.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_using_pspace_sharing"><a href="#rm-class-x86-intel64.html:dt:vm_using_pspace_sharing">
<i>vm_using_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Returns TRUE if physical address space sharing is in use.</dd>
<dt id="rm-class-x86-intel64.html:dt:vm_backoff_enabled"><a href="#rm-class-x86-intel64.html:dt:vm_backoff_enabled">
<i>vm_backoff_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>VMP backoff mechanism enable.</dd>
<dt id="rm-class-x86-intel64.html:dt:aprof_views"><a href="#rm-class-x86-intel64.html:dt:aprof_views">
<i>aprof_views</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o,i]*]</code>
<br>((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</p></dd>
</dl>
<h2 id="rm-class-x86-intel64.html:class-attributes">
<a href="#rm-class-x86-intel64.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-intel64.html:dt:architecture"><a href="#rm-class-x86-intel64.html:dt:architecture">
<i>architecture</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s</code>
<br>Implemented architecture (x86-64)</dd>
<dt id="rm-class-x86-intel64.html:dt:physical_bits"><a href="#rm-class-x86-intel64.html:dt:physical_bits">
<i>physical_bits</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Number of physical address bits.</dd>
</dl>
<h2 id="rm-class-x86-intel64.html:provided-by">
<a href="#rm-class-x86-intel64.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section>
<h2 id="rm-class-x86-intel64.html:x86-intel64.uncore"><a href="#rm-class-x86-intel64.html:x86-intel64.uncore">x86-intel64.uncore</a></h2></section><section class="page" id="rm-class-x86-nehalem.html"><h1 id="rm-class-x86-nehalem.html:x86-nehalem"><a href="#rm-class-x86-nehalem.html:x86-nehalem">x86-nehalem</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x86-nehalem.html:description">
<a href="#rm-class-x86-nehalem.html:description">Description</a>
</h2>
The <tt>x86-nehalem</tt> class implements an x86 processor.
<h2 id="rm-class-x86-nehalem.html:interfaces-implemented">
<a href="#rm-class-x86-nehalem.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, jit_control, instruction_fetch, step_info, stc, exec_trace, simulator_cache, context_handler, virtual_data_breakpoint, virtual_instruction_breakpoint, processor_info, processor_info_v2, execute, icode, execute_control, concurrency_mode, concurrency_group, cycle, freerun, step, event_delta, step_cycle_ratio, stall, frequency_listener, frequency, decoder, direct_memory_update, cpu_instrumentation_subscribe, cpu_instruction_query, cpu_cached_instruction, cpu_cached_instruction_once, cpu_cached_stream, internal_cached_instruction, cpu_memory_query, cpu_instruction_decoder, cpu_exception_query, callback_info, instrumentation_order, cpu_instrumentation_stream, step_event_instrumentation, pre_decoder, x86_instruction_query, x86_exception_query, x86_memory_query, x86_address_query, x86_instrumentation_subscribe, x86_instrumentation_subscribe_v2, vmx_instrumentation_subscribe, smm_instrumentation_subscribe, register_breakpoint, telemetry, processor_internal, describe_registers, exception, save_state, int_register, x86_smm_state, interrupt_ack, a20, x86, x86_msr, x86_reg_access, x86_exception, x86_memory_access, x86_memory_operation, x86_access_type, x86_vmp_control, x86_cpuid_query, x86_cstate, vmp_internal, vmp, class_disassembly, processor_cli, processor_gui, opcode_info
<h2 id="rm-class-x86-nehalem.html:notifiers">
<a href="#rm-class-x86-nehalem.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x86-nehalem.html:dt:cell-change"><a href="#rm-class-x86-nehalem.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x86-nehalem.html:dt:freerunning-mode-change"><a href="#rm-class-x86-nehalem.html:dt:freerunning-mode-change">freerunning-mode-change</a></dt>
<dd>Notifier that is triggered when freerunning mode is enabled or disabled. The new enabled/disabled state is available through the freerun interface.</dd>
<dt id="rm-class-x86-nehalem.html:dt:frequency-change"><a href="#rm-class-x86-nehalem.html:dt:frequency-change">frequency-change</a></dt>
<dd>Notifier that is triggered when frequency changes. New frequency can be read via the frequency interface of the object.</dd>
<dt id="rm-class-x86-nehalem.html:dt:object-delete"><a href="#rm-class-x86-nehalem.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x86-nehalem.html:dt:queue-change"><a href="#rm-class-x86-nehalem.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x86-nehalem.html:port-objects">
<a href="#rm-class-x86-nehalem.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x86-nehalem.html:dt:probes-uncore"><a href="#rm-class-x86-nehalem.html:dt:probes-uncore">probes.uncore</a></dt>
<dd>
<a href="#rm-class-x86-nehalem.html:x86-nehalem.uncore">x86-nehalem.uncore</a>
 – Uncore probe port</dd>
<dt id="rm-class-x86-nehalem.html:dt:vtime"><a href="#rm-class-x86-nehalem.html:dt:vtime">vtime</a></dt>
<dd>vtime – event handler</dd>
<dt id="rm-class-x86-nehalem.html:dt:vtime-cycles"><a href="#rm-class-x86-nehalem.html:dt:vtime-cycles">vtime.cycles</a></dt>
<dd>cycle-counter – cycle queue</dd>
<dt id="rm-class-x86-nehalem.html:dt:vtime-ps"><a href="#rm-class-x86-nehalem.html:dt:vtime-ps">vtime.ps</a></dt>
<dd>ps-clock – event queue (ps)</dd>
</dl>
<h2 id="rm-class-x86-nehalem.html:commands-for-this-class">
<a href="#rm-class-x86-nehalem.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86-nehalem.aprof-views.html">aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-nehalem.break-processor-reset.html">break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem.break-segreg.html">break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-nehalem.memory-configuration.html">memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-nehalem.msrs.html">msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-nehalem.pregs-fpu.html">pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-nehalem.pregs-sse.html">pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-acpi-tables.html">print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-gdt.html">print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-idt.html">print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-mp-tables.html">print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-tss.html">print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-vmcs.html">print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-nehalem.print-vmx-cap.html">print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-nehalem.status.html">status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-nehalem.tablewalk.html">tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-nehalem.trace-segreg.html">trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem.unbreak-processor-reset.html">unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem.break-segreg.html">unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem.trace-segreg.html">untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem.wait-for-processor-reset.html">wait-for-processor-reset</a>
 – wait for a processor reset</li>
</ul>
<h2 id="rm-class-x86-nehalem.html:commands-for-interface-x86">
<a href="#rm-class-x86-nehalem.html:commands-for-interface-x86">Commands for interface x86</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86.break-vmread.html">break-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">break-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">trace-vmwrite</a>
 – trace VMCS updates</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">unbreak-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">unbreak-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">untrace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">untrace-vmwrite</a>
 – trace VMCS updates</li>
</ul>
<h2 id="rm-class-x86-nehalem.html:attributes">
<a href="#rm-class-x86-nehalem.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-nehalem.html:dt:auto_hyper_enabled"><a href="#rm-class-x86-nehalem.html:dt:auto_hyper_enabled">
<i>auto_hyper_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enables automatic detection of loops which can be hypersimulated.</dd>
<dt id="rm-class-x86-nehalem.html:dt:auto_hyper_loops"><a href="#rm-class-x86-nehalem.html:dt:auto_hyper_loops">
<i>auto_hyper_loops</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[iis]*]</code>
<br>{ffwd_steps, addr, precond} Information on automatically found hypersim loops.</dd>
<dt id="rm-class-x86-nehalem.html:dt:physical_memory"><a href="#rm-class-x86-nehalem.html:dt:physical_memory">
<i>physical_memory</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Physical memory space. Must implement memory-space, breakpoint and breakpoint_query_v2 interfaces.</dd>
<dt id="rm-class-x86-nehalem.html:dt:ma_prot"><a href="#rm-class-x86-nehalem.html:dt:ma_prot">
<i>ma_prot</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>MP protocol. One of {'msi', 'ww', 'wwp'}</dd>
<dt id="rm-class-x86-nehalem.html:dt:multicore_accelerator_enabled"><a href="#rm-class-x86-nehalem.html:dt:multicore_accelerator_enabled">
<i>multicore_accelerator_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Multicore Accelerator enabled for processor.</dd>
<dt id="rm-class-x86-nehalem.html:dt:mca_concurrency_mode"><a href="#rm-class-x86-nehalem.html:dt:mca_concurrency_mode">
<i>mca_concurrency_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Multicore Accelerator mode used by processor. One of Sim_Concurrency_Mode_Serialized (1), Sim_Concurrency_Mode_Serialized_Memory (2), or Sim_Concurrency_Mode_Full (4)</dd>
<dt id="rm-class-x86-nehalem.html:dt:min_cacheline_size"><a href="#rm-class-x86-nehalem.html:dt:min_cacheline_size">
<i>min_cacheline_size</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd>
<dt id="rm-class-x86-nehalem.html:dt:is_stalling"><a href="#rm-class-x86-nehalem.html:dt:is_stalling">
<i>is_stalling</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is currently stalling by request of a timing-model.</dd>
<dt id="rm-class-x86-nehalem.html:dt:stalling_info"><a href="#rm-class-x86-nehalem.html:dt:stalling_info">
<i>stalling_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iii]</code>
<br>If is_stalling is set, this contains information about the current memory operation.</dd>
<dt id="rm-class-x86-nehalem.html:dt:simulation_mode"><a href="#rm-class-x86-nehalem.html:dt:simulation_mode">
<i>simulation_mode</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The simulation mechanism used for the processor. One of the values of the simulation_mode_t enum.</dd>
<dt id="rm-class-x86-nehalem.html:dt:enabled_flag"><a href="#rm-class-x86-nehalem.html:dt:enabled_flag">
<i>enabled_flag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd>
<dt id="rm-class-x86-nehalem.html:dt:non_architecturally_disabled"><a href="#rm-class-x86-nehalem.html:dt:non_architecturally_disabled">
<i>non_architecturally_disabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If true, the processor is disabled by explicit user action and will not execute instructions until re-enabled by user. No architectural transitions, such as resets, will re-enable it on their own.</dd>
<dt id="rm-class-x86-nehalem.html:dt:outside_memory_whitelist"><a href="#rm-class-x86-nehalem.html:dt:outside_memory_whitelist">
<i>outside_memory_whitelist</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i|[ii]|[iii]*]</code>
<br>((<i>address</i>, <i>length</i>, <i>hits</i>)*).<br>
<br>
List of physical address ranges that do not map to anything. <i>length</i> is the length of each interval in bytes. An interval with both <i>address</i> and <i>length</i> being 0 denotes the entire address space. <i>hits</i> is the number of times that particular interval has been accessed, and can be omitted when set.<br>
<br>
 Accesses to physical addresses with no targets will trigger a specific hap whose default action is to break the simulation. However, if the address falls into one of the ranges specified in this whitelist, the hap will <em>not</em> be triggered (but still being counted). The behavior in this scenario is architecture dependent. It may or may not trigger an architecture specific exception, and the simulation may or may not be interrupted.<br>
<br>
 See also the <tt>Core_Address_Not_Mapped</tt> hap.</dd>
<dt id="rm-class-x86-nehalem.html:dt:ignore_page_failed_before"><a href="#rm-class-x86-nehalem.html:dt:ignore_page_failed_before">
<i>ignore_page_failed_before</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will keep trying to cache memory through direct memory even if it fails.</dd>
<dt id="rm-class-x86-nehalem.html:dt:current_context"><a href="#rm-class-x86-nehalem.html:dt:current_context">
<i>current_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context object</dd>
<dt id="rm-class-x86-nehalem.html:dt:processor_number"><a href="#rm-class-x86-nehalem.html:dt:processor_number">
<i>processor_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd>
<dt id="rm-class-x86-nehalem.html:dt:do_not_schedule"><a href="#rm-class-x86-nehalem.html:dt:do_not_schedule">
<i>do_not_schedule</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE to prevent this object from being scheduled by the cell.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cell"><a href="#rm-class-x86-nehalem.html:dt:cell">
<i>cell</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The cell this object clock/cpu belongs to</dd>
<dt id="rm-class-x86-nehalem.html:dt:freerun_speed"><a href="#rm-class-x86-nehalem.html:dt:freerun_speed">
<i>freerun_speed</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Freerun speed. A value of 1.0 means realtime.</dd>
<dt id="rm-class-x86-nehalem.html:dt:freerun_min_ips"><a href="#rm-class-x86-nehalem.html:dt:freerun_min_ips">
<i>freerun_min_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Minimum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-nehalem.html:dt:freerun_max_ips"><a href="#rm-class-x86-nehalem.html:dt:freerun_max_ips">
<i>freerun_max_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Maximum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-nehalem.html:dt:freerun_enabled"><a href="#rm-class-x86-nehalem.html:dt:freerun_enabled">
<i>freerun_enabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Freerun mode enabled</dd>
<dt id="rm-class-x86-nehalem.html:dt:frequency"><a href="#rm-class-x86-nehalem.html:dt:frequency">
<i>frequency</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]|o|[os]</code>
<br>Processor clock frequency in Hz, as a rational number [numerator, denominator], or as a frequency provider implementing the <tt>frequency</tt>. The legacy <tt>simple_dispatcher</tt> is also supported.</dd>
<dt id="rm-class-x86-nehalem.html:dt:freq_mhz"><a href="#rm-class-x86-nehalem.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i|f</code>
<br>Processor clock frequency in MHz.</dd>
<dt id="rm-class-x86-nehalem.html:dt:step_queue"><a href="#rm-class-x86-nehalem.html:dt:step_queue">
<i>step_queue</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events.</dd>
<dt id="rm-class-x86-nehalem.html:dt:time_queue"><a href="#rm-class-x86-nehalem.html:dt:time_queue">
<i>time_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s|n,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events.</dd>
<dt id="rm-class-x86-nehalem.html:dt:event_desc"><a href="#rm-class-x86-nehalem.html:dt:event_desc">
<i>event_desc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br> ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd>
<dt id="rm-class-x86-nehalem.html:dt:steps"><a href="#rm-class-x86-nehalem.html:dt:steps">
<i>steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number steps executed since machine start.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cycles"><a href="#rm-class-x86-nehalem.html:dt:cycles">
<i>cycles</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time measured in cycles from machine start.</dd>
<dt id="rm-class-x86-nehalem.html:dt:step_per_cycle_mode"><a href="#rm-class-x86-nehalem.html:dt:step_per_cycle_mode">
<i>step_per_cycle_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd>
<dt id="rm-class-x86-nehalem.html:dt:stall_time"><a href="#rm-class-x86-nehalem.html:dt:stall_time">
<i>stall_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of cycles the processor will stall</dd>
<dt id="rm-class-x86-nehalem.html:dt:telemetry_providers"><a href="#rm-class-x86-nehalem.html:dt:telemetry_providers">
<i>telemetry_providers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects that provides telemetry for this core</dd>
<dt id="rm-class-x86-nehalem.html:dt:shared_physical_memory"><a href="#rm-class-x86-nehalem.html:dt:shared_physical_memory">
<i>shared_physical_memory</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Points to the object representing the memory space shared between threads/cores. This is used to set up the monitoring to emulate MONITOR/MWAIT. If this is set to Nil, then MONITOR/MWAIT will time-out at the end of each time-quantum which is likely to result in non-optimal performance especially when the quantum is rather short.</dd>
<dt id="rm-class-x86-nehalem.html:dt:rax"><a href="#rm-class-x86-nehalem.html:dt:rax">
<i>rax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:rcx"><a href="#rm-class-x86-nehalem.html:dt:rcx">
<i>rcx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:rdx"><a href="#rm-class-x86-nehalem.html:dt:rdx">
<i>rdx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:rbx"><a href="#rm-class-x86-nehalem.html:dt:rbx">
<i>rbx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:rsp"><a href="#rm-class-x86-nehalem.html:dt:rsp">
<i>rsp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:rbp"><a href="#rm-class-x86-nehalem.html:dt:rbp">
<i>rbp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:rsi"><a href="#rm-class-x86-nehalem.html:dt:rsi">
<i>rsi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:rdi"><a href="#rm-class-x86-nehalem.html:dt:rdi">
<i>rdi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:r8"><a href="#rm-class-x86-nehalem.html:dt:r8">
<i>r8</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:r9"><a href="#rm-class-x86-nehalem.html:dt:r9">
<i>r9</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:r10"><a href="#rm-class-x86-nehalem.html:dt:r10">
<i>r10</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:r11"><a href="#rm-class-x86-nehalem.html:dt:r11">
<i>r11</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:r12"><a href="#rm-class-x86-nehalem.html:dt:r12">
<i>r12</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:r13"><a href="#rm-class-x86-nehalem.html:dt:r13">
<i>r13</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:r14"><a href="#rm-class-x86-nehalem.html:dt:r14">
<i>r14</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:r15"><a href="#rm-class-x86-nehalem.html:dt:r15">
<i>r15</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:rip"><a href="#rm-class-x86-nehalem.html:dt:rip">
<i>rip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Instruction pointer.</dd>
<dt id="rm-class-x86-nehalem.html:dt:activity_state"><a href="#rm-class-x86-nehalem.html:dt:activity_state">
<i>activity_state</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor activity state.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cr0"><a href="#rm-class-x86-nehalem.html:dt:cr0">
<i>cr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 0.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cr2"><a href="#rm-class-x86-nehalem.html:dt:cr2">
<i>cr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 2.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cr4"><a href="#rm-class-x86-nehalem.html:dt:cr4">
<i>cr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 4.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cr3"><a href="#rm-class-x86-nehalem.html:dt:cr3">
<i>cr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 3.</dd>
<dt id="rm-class-x86-nehalem.html:dt:xcr0"><a href="#rm-class-x86-nehalem.html:dt:xcr0">
<i>xcr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended control register 0 (XCR0).</dd>
<dt id="rm-class-x86-nehalem.html:dt:cs"><a href="#rm-class-x86-nehalem.html:dt:cs">
<i>cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem.html:dt:ds"><a href="#rm-class-x86-nehalem.html:dt:ds">
<i>ds</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem.html:dt:ss"><a href="#rm-class-x86-nehalem.html:dt:ss">
<i>ss</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>Segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>b</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpl"><a href="#rm-class-x86-nehalem.html:dt:cpl">
<i>cpl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Current privilege level.</dd>
<dt id="rm-class-x86-nehalem.html:dt:es"><a href="#rm-class-x86-nehalem.html:dt:es">
<i>es</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem.html:dt:fs"><a href="#rm-class-x86-nehalem.html:dt:fs">
<i>fs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem.html:dt:gs"><a href="#rm-class-x86-nehalem.html:dt:gs">
<i>gs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem.html:dt:dr0"><a href="#rm-class-x86-nehalem.html:dt:dr0">
<i>dr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 0.</dd>
<dt id="rm-class-x86-nehalem.html:dt:dr1"><a href="#rm-class-x86-nehalem.html:dt:dr1">
<i>dr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 1.</dd>
<dt id="rm-class-x86-nehalem.html:dt:dr2"><a href="#rm-class-x86-nehalem.html:dt:dr2">
<i>dr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 2.</dd>
<dt id="rm-class-x86-nehalem.html:dt:dr3"><a href="#rm-class-x86-nehalem.html:dt:dr3">
<i>dr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 3.</dd>
<dt id="rm-class-x86-nehalem.html:dt:dr6"><a href="#rm-class-x86-nehalem.html:dt:dr6">
<i>dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 6.</dd>
<dt id="rm-class-x86-nehalem.html:dt:dr7"><a href="#rm-class-x86-nehalem.html:dt:dr7">
<i>dr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 7.</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_debug_exception"><a href="#rm-class-x86-nehalem.html:dt:pending_debug_exception">
<i>pending_debug_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A debug exception is pending. Additional information about the exception is stored in pending_debug_exception_dr6.</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_debug_exception_dr6"><a href="#rm-class-x86-nehalem.html:dt:pending_debug_exception_dr6">
<i>pending_debug_exception_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Valid if pending_debug_exception is non-zero. Attribute has the same format as the DR6 register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:pdpte"><a href="#rm-class-x86-nehalem.html:dt:pdpte">
<i>pdpte</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{4}]</code>
<br>PDPTE registers.</dd>
<dt id="rm-class-x86-nehalem.html:dt:idtr_base"><a href="#rm-class-x86-nehalem.html:dt:idtr_base">
<i>idtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table base.</dd>
<dt id="rm-class-x86-nehalem.html:dt:idtr_limit"><a href="#rm-class-x86-nehalem.html:dt:idtr_limit">
<i>idtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table limit.</dd>
<dt id="rm-class-x86-nehalem.html:dt:gdtr_base"><a href="#rm-class-x86-nehalem.html:dt:gdtr_base">
<i>gdtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table base.</dd>
<dt id="rm-class-x86-nehalem.html:dt:gdtr_limit"><a href="#rm-class-x86-nehalem.html:dt:gdtr_limit">
<i>gdtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table limit.</dd>
<dt id="rm-class-x86-nehalem.html:dt:tr"><a href="#rm-class-x86-nehalem.html:dt:tr">
<i>tr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem.html:dt:ldtr"><a href="#rm-class-x86-nehalem.html:dt:ldtr">
<i>ldtr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem.html:dt:eflags"><a href="#rm-class-x86-nehalem.html:dt:eflags">
<i>eflags</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Flag register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:mxcsr"><a href="#rm-class-x86-nehalem.html:dt:mxcsr">
<i>mxcsr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>XMM control register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:xmm"><a href="#rm-class-x86-nehalem.html:dt:xmm">
<i>xmm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>xmm_0_low</i>, <i>xmm_0_high</i>), ..., (<i>xmm_n_low</i>, <i>xmm_n_high</i>)). Each list represents one xmm register. The high quad word (bits 64-127) is in <i>xmmi_high</i> and the low quad word (bits 0-63) is in <i>xmmi_low</i>.</dd>
<dt id="rm-class-x86-nehalem.html:dt:ymmu"><a href="#rm-class-x86-nehalem.html:dt:ymmu">
<i>ymmu</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>ymmu0_low</i>, <i>ymm0_high</i>), ..., (<i>ymmu15_low</i>, <i>ymmu15_high</i>)). Each list represents the two upper quad words of an ymm register. register. The high quad word (bits 192-255) is in <i>ymmi_high</i> and the low quad word (bits 128-191) is in <i>ymmi_low</i>.</dd>
<dt id="rm-class-x86-nehalem.html:dt:fpu_regs"><a href="#rm-class-x86-nehalem.html:dt:fpu_regs">
<i>fpu_regs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i{11}]{8}]</code>
<br>((empty, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9){8}). X86 floating point registers. The 8 80-bits registers is stored as a list of 11 bytes. The first byte tells if the register is empty (1) or not (0). The other bytes contain the register value with the lowest (least significant) bits in b0 and the highest (most significant bits in b9.</dd>
<dt id="rm-class-x86-nehalem.html:dt:fpu_control"><a href="#rm-class-x86-nehalem.html:dt:fpu_control">
<i>fpu_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU control register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:fpu_status"><a href="#rm-class-x86-nehalem.html:dt:fpu_status">
<i>fpu_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU status register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:fpu_tag"><a href="#rm-class-x86-nehalem.html:dt:fpu_tag">
<i>fpu_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU tag word.</dd>
<dt id="rm-class-x86-nehalem.html:dt:fpu_last_instr_selector"><a href="#rm-class-x86-nehalem.html:dt:fpu_last_instr_selector">
<i>fpu_last_instr_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer selector.</dd>
<dt id="rm-class-x86-nehalem.html:dt:fpu_last_instr_pointer"><a href="#rm-class-x86-nehalem.html:dt:fpu_last_instr_pointer">
<i>fpu_last_instr_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer offset.</dd>
<dt id="rm-class-x86-nehalem.html:dt:fpu_last_opcode"><a href="#rm-class-x86-nehalem.html:dt:fpu_last_opcode">
<i>fpu_last_opcode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction opcode.</dd>
<dt id="rm-class-x86-nehalem.html:dt:fpu_last_operand_selector"><a href="#rm-class-x86-nehalem.html:dt:fpu_last_operand_selector">
<i>fpu_last_operand_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer selector.</dd>
<dt id="rm-class-x86-nehalem.html:dt:fpu_last_operand_pointer"><a href="#rm-class-x86-nehalem.html:dt:fpu_last_operand_pointer">
<i>fpu_last_operand_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer offset.</dd>
<dt id="rm-class-x86-nehalem.html:dt:temporary_interrupt_mask"><a href="#rm-class-x86-nehalem.html:dt:temporary_interrupt_mask">
<i>temporary_interrupt_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If non-zero, interrupts are temporarily disabled even though EFLAGS.IF may be set.</dd>
<dt id="rm-class-x86-nehalem.html:dt:block_init"><a href="#rm-class-x86-nehalem.html:dt:block_init">
<i>block_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-nehalem.html:dt:block_smi"><a href="#rm-class-x86-nehalem.html:dt:block_smi">
<i>block_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-nehalem.html:dt:block_nmi"><a href="#rm-class-x86-nehalem.html:dt:block_nmi">
<i>block_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-nehalem.html:dt:smm_base"><a href="#rm-class-x86-nehalem.html:dt:smm_base">
<i>smm_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMM base.</dd>
<dt id="rm-class-x86-nehalem.html:dt:in_smm"><a href="#rm-class-x86-nehalem.html:dt:in_smm">
<i>in_smm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set iff the processor is in system management mode.</dd>
<dt id="rm-class-x86-nehalem.html:dt:monitor_info"><a href="#rm-class-x86-nehalem.html:dt:monitor_info">
<i>monitor_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[bbi]</code>
<br>(armed, fired, address). Information about MONITOR. The MONITOR is armed if the first element in the list is true. The last element in the list contains the monitored physical address, and the second element indicates if the monitor has fired which means that the CPU should wake up.</dd>
<dt id="rm-class-x86-nehalem.html:dt:mwait_extensions"><a href="#rm-class-x86-nehalem.html:dt:mwait_extensions">
<i>mwait_extensions</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extensions passed to the MWAIT instruction through ECX.</dd>
<dt id="rm-class-x86-nehalem.html:dt:mwait_hints"><a href="#rm-class-x86-nehalem.html:dt:mwait_hints">
<i>mwait_hints</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Hints passed to the MWAIT instruction through EAX.</dd>
<dt id="rm-class-x86-nehalem.html:dt:ext"><a href="#rm-class-x86-nehalem.html:dt:ext">
<i>ext</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A bit indicating if the current exception is external.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cr4_extension_mask"><a href="#rm-class-x86-nehalem.html:dt:cr4_extension_mask">
<i>cr4_extension_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Externally implemented cr4 bits.</dd>
<dt id="rm-class-x86-nehalem.html:dt:disabled_breakpoints_update_dr6"><a href="#rm-class-x86-nehalem.html:dt:disabled_breakpoints_update_dr6">
<i>disabled_breakpoints_update_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set to non-zero if you want debug breakpoints that are not enabled either through DR7.L nor DR7.G to still set the B bits in DR6.</dd>
<dt id="rm-class-x86-nehalem.html:dt:mxcsr_mask"><a href="#rm-class-x86-nehalem.html:dt:mxcsr_mask">
<i>mxcsr_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MXCSR mask (0 means 0xffbf).</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_init"><a href="#rm-class-x86-nehalem.html:dt:pending_init">
<i>pending_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending INIT</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_reset"><a href="#rm-class-x86-nehalem.html:dt:pending_reset">
<i>pending_reset</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending RESET</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_exception"><a href="#rm-class-x86-nehalem.html:dt:pending_exception">
<i>pending_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then an exception or interrupt is pending and will be delivered before the next instruction.</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_exception_error_code_valid"><a href="#rm-class-x86-nehalem.html:dt:pending_exception_error_code_valid">
<i>pending_exception_error_code_valid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the pending exception has an error code.</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_exception_set_rf"><a href="#rm-class-x86-nehalem.html:dt:pending_exception_set_rf">
<i>pending_exception_set_rf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the resume flag bit will be set in the pushed image of the flag register.</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_exception_error_code"><a href="#rm-class-x86-nehalem.html:dt:pending_exception_error_code">
<i>pending_exception_error_code</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Error code to be delivered on the next pending exception if pending_exception_error_code_valid is set.</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_exception_instruction_length"><a href="#rm-class-x86-nehalem.html:dt:pending_exception_instruction_length">
<i>pending_exception_instruction_length</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Length of pending trap instruction.</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_exception_vector"><a href="#rm-class-x86-nehalem.html:dt:pending_exception_vector">
<i>pending_exception_vector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Pending interrupt or exception vector. Only valid if pending_exception is set.</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_exception_type"><a href="#rm-class-x86-nehalem.html:dt:pending_exception_type">
<i>pending_exception_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Type of pending exception. </dd>
<dt id="rm-class-x86-nehalem.html:dt:waiting_interrupt"><a href="#rm-class-x86-nehalem.html:dt:waiting_interrupt">
<i>waiting_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If an interrupt is requested, but it cannot be immediately handled because interrupts are masked.</dd>
<dt id="rm-class-x86-nehalem.html:dt:waiting_device"><a href="#rm-class-x86-nehalem.html:dt:waiting_device">
<i>waiting_device</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The device that requested the waiting interrupt. Only valid when waiting_interrupt is non-zero.</dd>
<dt id="rm-class-x86-nehalem.html:dt:fpu_fopcode_compatibility_mode"><a href="#rm-class-x86-nehalem.html:dt:fpu_fopcode_compatibility_mode">
<i>fpu_fopcode_compatibility_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Fopcode compatibility sub-mode.</dd>
<dt id="rm-class-x86-nehalem.html:dt:a20mask"><a href="#rm-class-x86-nehalem.html:dt:a20mask">
<i>a20mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The a20mask.</dd>
<dt id="rm-class-x86-nehalem.html:dt:disable_block_merge"><a href="#rm-class-x86-nehalem.html:dt:disable_block_merge">
<i>disable_block_merge</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal.</dd>
<dt id="rm-class-x86-nehalem.html:dt:port_space"><a href="#rm-class-x86-nehalem.html:dt:port_space">
<i>port_space</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>I/O space of the cpu targeted by the IN, INS, OUT, and OUTS instructions. Must implement either the <tt>port</tt> interface (typically an instance of the <tt>port-space</tt> class), or the <tt>lookup</tt> interface (typically an instance of the <tt>memory-space</tt> class).</dd>
<dt id="rm-class-x86-nehalem.html:dt:apic"><a href="#rm-class-x86-nehalem.html:dt:apic">
<i>apic</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Local APIC this cpu is connected to.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_lahf64"><a href="#rm-class-x86-nehalem.html:dt:cpuid_lahf64">
<i>cpuid_lahf64</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>LAHF/SAHF support in 64-bit mode. Reported through CPUID function 80000001 in ECX bit 0.</dd>
<dt id="rm-class-x86-nehalem.html:dt:load_far_ptr_64"><a href="#rm-class-x86-nehalem.html:dt:load_far_ptr_64">
<i>load_far_ptr_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the load far pointer instructions are extended to 64-bit when executed with a 64-bit operand size. The default is FALSE, which treats 64-bit and 32-bit operand size the same.</dd>
<dt id="rm-class-x86-nehalem.html:dt:near_branches_64"><a href="#rm-class-x86-nehalem.html:dt:near_branches_64">
<i>near_branches_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Determines how near branches are handled in 64-bit mode. If the attribute is TRUE, then the operand size is fixed at 64-bits, while the default value of FALSE allows an override to 16 bits.</dd>
<dt id="rm-class-x86-nehalem.html:dt:one_step_per_string_instruction"><a href="#rm-class-x86-nehalem.html:dt:one_step_per_string_instruction">
<i>one_step_per_string_instruction</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, each un-interrupted run of a repeated string instruction (CMPS, LODS, MOVS, SCAS, STOS) will be counted as a single step as compared to each iteration being a step in the default model. Due to how instruction counting works in the hardware performance counters, this attribute must be set to TRUE for VMP to work. Setting this attribute to FALSE will disable VMP.</dd>
<dt id="rm-class-x86-nehalem.html:dt:null_clear_base_and_limit"><a href="#rm-class-x86-nehalem.html:dt:null_clear_base_and_limit">
<i>null_clear_base_and_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, a load of a NULL selector to a segment register will clear the base and limit values.</dd>
<dt id="rm-class-x86-nehalem.html:dt:mov_default32"><a href="#rm-class-x86-nehalem.html:dt:mov_default32">
<i>mov_default32</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, movs to or from control and debug registers will default to 32-bits in 64-bit mode. If FALSE (which is the default value), such moves will be fixed at 64-bits.</dd>
<dt id="rm-class-x86-nehalem.html:dt:skip_canonical_logical_check"><a href="#rm-class-x86-nehalem.html:dt:skip_canonical_logical_check">
<i>skip_canonical_logical_check</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, no canonical check is performed on the logical address during address translation. A canonical check is always performed on the linear address, regardless of the setting of this attribute. The default value is FALSE, performing canonical checks on both the logical and linear addresses.</dd>
<dt id="rm-class-x86-nehalem.html:dt:debug_len_10b_8_bytes"><a href="#rm-class-x86-nehalem.html:dt:debug_len_10b_8_bytes">
<i>debug_len_10b_8_bytes</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the 10b length encoding in DR7 is taken to mean 8 bytes. If it is false, then 10b means 8 bytes in long mode, but only one byte in legacy mode.</dd>
<dt id="rm-class-x86-nehalem.html:dt:seg_push_zero_pad"><a href="#rm-class-x86-nehalem.html:dt:seg_push_zero_pad">
<i>seg_push_zero_pad</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (which is the default), then segment register push instructions will pad the push with zero bytes up to the width of the push. If false, then that memory will be kept untouched.</dd>
<dt id="rm-class-x86-nehalem.html:dt:allow_tss_bios_workaround"><a href="#rm-class-x86-nehalem.html:dt:allow_tss_bios_workaround">
<i>allow_tss_bios_workaround</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, which is the default, then VMP is allowed to modify the initial CPU state slightly in order to work around a BIOS problem causing hard host crashes. The workaround consist of using a 32-bit TSS instead of a 16-bit TSS after CPU reset. If this attribute is set to FALSE, then VMP will be disabled whenever a 16-bit TSS is loaded.</dd>
<dt id="rm-class-x86-nehalem.html:dt:sp_mask_non64"><a href="#rm-class-x86-nehalem.html:dt:sp_mask_non64">
<i>sp_mask_non64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the stack pointer will be masked to 32-bits after the 16-byte alignment when an exception is taken from a mode other than 64-bit mode while operating in long mode.</dd>
<dt id="rm-class-x86-nehalem.html:dt:lar_ldt_lm_invalid"><a href="#rm-class-x86-nehalem.html:dt:lar_ldt_lm_invalid">
<i>lar_ldt_lm_invalid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the LDT segment type will not be considered valid for the LAR instruction while operating in long mode.</dd>
<dt id="rm-class-x86-nehalem.html:dt:far_call_jmp_64"><a href="#rm-class-x86-nehalem.html:dt:far_call_jmp_64">
<i>far_call_jmp_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, far call and jmp instructions will have a 64-bit offset when the operand size is 64-bits. If FALSE, then the offset will be 32-bits with both 32-bit and 64-bit operand size.</dd>
<dt id="rm-class-x86-nehalem.html:dt:pause_slow_cycles"><a href="#rm-class-x86-nehalem.html:dt:pause_slow_cycles">
<i>pause_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the PAUSE instruction. This additional stall is there to allow execution of spin-locks to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-nehalem.html:dt:rdtsc_slow_cycles"><a href="#rm-class-x86-nehalem.html:dt:rdtsc_slow_cycles">
<i>rdtsc_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the RDTSC and RDTSCP instructions. This additional stall is there to allow time expiration loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-nehalem.html:dt:port_io_slow_cycles"><a href="#rm-class-x86-nehalem.html:dt:port_io_slow_cycles">
<i>port_io_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for port-mapped I/O. This additional stall is there to allow I/O poll loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-nehalem.html:dt:inject_vmexit"><a href="#rm-class-x86-nehalem.html:dt:inject_vmexit">
<i>inject_vmexit</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>i</code>
<br>Force a VMEXIT from VMX mode.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_vmx"><a href="#rm-class-x86-nehalem.html:dt:cpuid_vmx">
<i>cpuid_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>VMX feature as reported through CPUID function 1 ECX bit 5.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vmx_mode"><a href="#rm-class-x86-nehalem.html:dt:vmx_mode">
<i>vmx_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode. 0: Not in VMX operation. 1: In VMX root operation. 2: In VMX non-root operation.</dd>
<dt id="rm-class-x86-nehalem.html:dt:current_vmcs_ptr"><a href="#rm-class-x86-nehalem.html:dt:current_vmcs_ptr">
<i>current_vmcs_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode current VMCS pointer.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vmxon_ptr"><a href="#rm-class-x86-nehalem.html:dt:vmxon_ptr">
<i>vmxon_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMXON pointer.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vmx_pending_exit"><a href="#rm-class-x86-nehalem.html:dt:vmx_pending_exit">
<i>vmx_pending_exit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|i</code>
<br>Pending VMX exit reason. See appendix A of the VMX specification for encoding. Nil if no VMX exit is pending.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vmcs_layout"><a href="#rm-class-x86-nehalem.html:dt:vmcs_layout">
<i>vmcs_layout</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[isiii]*]</code>
<br>Exports the implementation specific layout of the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing) area. This information can be used to display the current VMCS status, as well as to track changes in the VMCS. Sublist format (<i>index</i>, <i>name</i>, <i>size</i>, <i>offset</i>, <i>attr</i>). A field is stored as a <i>size</i> byte integer at <i>offset</i> in the VMCS.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vmcs_content"><a href="#rm-class-x86-nehalem.html:dt:vmcs_content">
<i>vmcs_content</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>The register content of the currently loaded Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). Not valid if current_vmcs_ptr is not valid. Not all VMCS fields are necessarily present in this attribute since they are not kept in CPU registers. Remaining fields will be in the VMCS memory area.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vmcs_launch_state"><a href="#rm-class-x86-nehalem.html:dt:vmcs_launch_state">
<i>vmcs_launch_state</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>VMCS launch state.</dd>
<dt id="rm-class-x86-nehalem.html:dt:block_virtual_nmi"><a href="#rm-class-x86-nehalem.html:dt:block_virtual_nmi">
<i>block_virtual_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Virtual NMIs blocking.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_sse3"><a href="#rm-class-x86-nehalem.html:dt:cpuid_sse3">
<i>cpuid_sse3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE3. Reported through CPUID function 1 ECX bit 0.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_monitor"><a href="#rm-class-x86-nehalem.html:dt:cpuid_monitor">
<i>cpuid_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for MONITOR. Reported through CPUID function 1 ECX bit 3.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_ssse3"><a href="#rm-class-x86-nehalem.html:dt:cpuid_ssse3">
<i>cpuid_ssse3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSSE3. Reported through CPUID function 1 ECX bit 9.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_sse4_1"><a href="#rm-class-x86-nehalem.html:dt:cpuid_sse4_1">
<i>cpuid_sse4_1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE4.1. Reported through CPUID function 1 ECX bit 19.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_sse4_2"><a href="#rm-class-x86-nehalem.html:dt:cpuid_sse4_2">
<i>cpuid_sse4_2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE4.2. Reported through CPUID function 1 ECX bit 20.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_vendor_id"><a href="#rm-class-x86-nehalem.html:dt:cpuid_vendor_id">
<i>cpuid_vendor_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Vendor ID string for CPUID.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_extended_family"><a href="#rm-class-x86-nehalem.html:dt:cpuid_extended_family">
<i>cpuid_extended_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended family for CPUID.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_extended_model"><a href="#rm-class-x86-nehalem.html:dt:cpuid_extended_model">
<i>cpuid_extended_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended model for CPUID.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_family"><a href="#rm-class-x86-nehalem.html:dt:cpuid_family">
<i>cpuid_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Family for CPUID.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_model"><a href="#rm-class-x86-nehalem.html:dt:cpuid_model">
<i>cpuid_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Model for CPUID.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_stepping"><a href="#rm-class-x86-nehalem.html:dt:cpuid_stepping">
<i>cpuid_stepping</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stepping for CPUID.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_brand_id"><a href="#rm-class-x86-nehalem.html:dt:cpuid_brand_id">
<i>cpuid_brand_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Brand ID for CPUID.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_clflush_size"><a href="#rm-class-x86-nehalem.html:dt:cpuid_clflush_size">
<i>cpuid_clflush_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Size of CLFLUSH as reported by CPUID.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_logical_processor_count"><a href="#rm-class-x86-nehalem.html:dt:cpuid_logical_processor_count">
<i>cpuid_logical_processor_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Count of logical processors for CPUID. Setting this to non-zero will enable the HTT feature bit (bit 28).</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_thread_level_apic_id_shift_count"><a href="#rm-class-x86-nehalem.html:dt:cpuid_thread_level_apic_id_shift_count">
<i>cpuid_thread_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the thread level in CPUID. If left at the default value of 0, a count just large enough to represent the threads in the core will be used.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_core_level_apic_id_shift_count"><a href="#rm-class-x86-nehalem.html:dt:cpuid_core_level_apic_id_shift_count">
<i>cpuid_core_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the core level in CPUID. The shift count at the thread level will be added to calculate the second 0xB sub-leaf shift count. If left at the default value of 0, a count just large enough to represent the cores in the package.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_physical_apic_id"><a href="#rm-class-x86-nehalem.html:dt:cpuid_physical_apic_id">
<i>cpuid_physical_apic_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Physical local APIC ID for CPUID.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_2_eax"><a href="#rm-class-x86-nehalem.html:dt:cpuid_2_eax">
<i>cpuid_2_eax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EAX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_2_ebx"><a href="#rm-class-x86-nehalem.html:dt:cpuid_2_ebx">
<i>cpuid_2_ebx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EBX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_2_ecx"><a href="#rm-class-x86-nehalem.html:dt:cpuid_2_ecx">
<i>cpuid_2_ecx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in ECX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_2_edx"><a href="#rm-class-x86-nehalem.html:dt:cpuid_2_edx">
<i>cpuid_2_edx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EDX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_processor_name"><a href="#rm-class-x86-nehalem.html:dt:cpuid_processor_name">
<i>cpuid_processor_name</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Processor name for CPUID.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_l2_cache_size_kb"><a href="#rm-class-x86-nehalem.html:dt:cpuid_l2_cache_size_kb">
<i>cpuid_l2_cache_size_kb</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_l2_cache_assoc"><a href="#rm-class-x86-nehalem.html:dt:cpuid_l2_cache_assoc">
<i>cpuid_l2_cache_assoc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_l2_cache_lines_per_tag"><a href="#rm-class-x86-nehalem.html:dt:cpuid_l2_cache_lines_per_tag">
<i>cpuid_l2_cache_lines_per_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_l2_cache_line_size"><a href="#rm-class-x86-nehalem.html:dt:cpuid_l2_cache_line_size">
<i>cpuid_l2_cache_line_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_monitor_min_size"><a href="#rm-class-x86-nehalem.html:dt:cpuid_monitor_min_size">
<i>cpuid_monitor_min_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Smallest monitor granularity. This is the size used in the monitor implementation.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_monitor_max_size"><a href="#rm-class-x86-nehalem.html:dt:cpuid_monitor_max_size">
<i>cpuid_monitor_max_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Largest monitor granularity. This is reported through CPUID, but not used in the implementation.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_mwait_int_break_support"><a href="#rm-class-x86-nehalem.html:dt:cpuid_mwait_int_break_support">
<i>cpuid_mwait_int_break_support</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Support for MWAIT break on interrupts even if disabled.</dd>
<dt id="rm-class-x86-nehalem.html:dt:smi_count"><a href="#rm-class-x86-nehalem.html:dt:smi_count">
<i>smi_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Counts the number of occurrences of the SMM.</dd>
<dt id="rm-class-x86-nehalem.html:dt:smm_handler"><a href="#rm-class-x86-nehalem.html:dt:smm_handler">
<i>smm_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o|[os]</code>
<br>Object implementing the x86_smm interface.</dd>
<dt id="rm-class-x86-nehalem.html:dt:last_io"><a href="#rm-class-x86-nehalem.html:dt:last_io">
<i>last_io</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iiii]</code>
<br>Information about last IO instruction (pc, lin_addr, iinfo, step_count).</dd>
<dt id="rm-class-x86-nehalem.html:dt:a20_inhibited"><a href="#rm-class-x86-nehalem.html:dt:a20_inhibited">
<i>a20_inhibited</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>A20 will be always lowered if this flag is set.</dd>
<dt id="rm-class-x86-nehalem.html:dt:latch_init"><a href="#rm-class-x86-nehalem.html:dt:latch_init">
<i>latch_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT is currently latched.</dd>
<dt id="rm-class-x86-nehalem.html:dt:latch_smi"><a href="#rm-class-x86-nehalem.html:dt:latch_smi">
<i>latch_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI is currently latched.</dd>
<dt id="rm-class-x86-nehalem.html:dt:latch_nmi"><a href="#rm-class-x86-nehalem.html:dt:latch_nmi">
<i>latch_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI is currently latched.</dd>
<dt id="rm-class-x86-nehalem.html:dt:use_halt_steps"><a href="#rm-class-x86-nehalem.html:dt:use_halt_steps">
<i>use_halt_steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Advance the step counter as well as the cycle counter when the CPU is idle. Defaults to FALSE.</dd>
<dt id="rm-class-x86-nehalem.html:dt:threads"><a href="#rm-class-x86-nehalem.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o{1}]|[o{2}]|[o{3}]|[o{4}]|n</code>
<br>List of Simics processors representing threads in the physical processor core. Needs to point to objects of the same class as for the object where the attribute is being set.</dd>
<dt id="rm-class-x86-nehalem.html:dt:package_group"><a href="#rm-class-x86-nehalem.html:dt:package_group">
<i>package_group</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The first Simics processor contained in the same multicore package. Used for shared MSR:s. Needs to point to a processor of the same class.</dd>
<dt id="rm-class-x86-nehalem.html:dt:access_type_name"><a href="#rm-class-x86-nehalem.html:dt:access_type_name">
<i>access_type_name</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br>Get string describing the specified access type (x86_access_type_t).</dd>
<dt id="rm-class-x86-nehalem.html:dt:ferr_target"><a href="#rm-class-x86-nehalem.html:dt:ferr_target">
<i>ferr_target</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Object to which the FERR pin (used for external x87 exception emulation) is connected.</dd>
<dt id="rm-class-x86-nehalem.html:dt:ferr_status"><a href="#rm-class-x86-nehalem.html:dt:ferr_status">
<i>ferr_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ferr output pin.</dd>
<dt id="rm-class-x86-nehalem.html:dt:ignne_status"><a href="#rm-class-x86-nehalem.html:dt:ignne_status">
<i>ignne_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ignne input pin.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cstate_listeners"><a href="#rm-class-x86-nehalem.html:dt:cstate_listeners">
<i>cstate_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on C-state change. Must implement the x86_cstate_notification interface.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cstate"><a href="#rm-class-x86-nehalem.html:dt:cstate">
<i>cstate</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]</code>
<br>C-state</dd>
<dt id="rm-class-x86-nehalem.html:dt:smm_listeners"><a href="#rm-class-x86-nehalem.html:dt:smm_listeners">
<i>smm_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on transitions in or out of system management mode (SMM). Must implement the x86_smm_notification interface.</dd>
<dt id="rm-class-x86-nehalem.html:dt:tlb"><a href="#rm-class-x86-nehalem.html:dt:tlb">
<i>tlb</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Object handling the TLBs for this CPU.</dd>
<dt id="rm-class-x86-nehalem.html:dt:exception_error_code"><a href="#rm-class-x86-nehalem.html:dt:exception_error_code">
<i>exception_error_code</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Error code for the current exception. Only valid when read from the <tt>Core_Exception</tt> hap. This attribute is undefined for exceptions that do not have an error code.</dd>
<dt id="rm-class-x86-nehalem.html:dt:exception_description"><a href="#rm-class-x86-nehalem.html:dt:exception_description">
<i>exception_description</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Description of current exception. Only valid when read from the <tt>Core_Exception</tt> hap. The value can be <tt>Nil</tt> in which case the exception number, source, and optional error code can be used to gain an understanding of why the exception triggered.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_compatible_config"><a href="#rm-class-x86-nehalem.html:dt:vm_compatible_config">
<i>vm_compatible_config</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>This attribute should be set to TRUE if the machine configuration is VMP compatible.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_block_cnt"><a href="#rm-class-x86-nehalem.html:dt:vm_block_cnt">
<i>vm_block_cnt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Execution with VMP will be prevented if this attribute is non-zero. This attribute should normally be modified using the x86_vmp_control interface.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_break_step"><a href="#rm-class-x86-nehalem.html:dt:vm_break_step">
<i>vm_break_step</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If set to non-zero, the VM-monitor will silently break execution as soon as possible after the specified step without impacting the normal execution flow.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_stepi_dbg"><a href="#rm-class-x86-nehalem.html:dt:vm_stepi_dbg">
<i>vm_stepi_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If set, VMP kernel module will use Monitor Trap Flag to single-step (for debugging purposes).</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_debug_trace"><a href="#rm-class-x86-nehalem.html:dt:vm_debug_trace">
<i>vm_debug_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, the VMP kernel module will collect VMX traces. If 2, logging will occur to the console or to a file.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_step_threshold"><a href="#rm-class-x86-nehalem.html:dt:vm_step_threshold">
<i>vm_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Threshold below which the monitor is not used.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_autohyper_step_threshold"><a href="#rm-class-x86-nehalem.html:dt:vm_autohyper_step_threshold">
<i>vm_autohyper_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Do not enter VMP if fewer steps has been executed since last time autohyper triggered (since the execution is likely handled by autohyper again). Default 30 steps.</dd>
<dt id="rm-class-x86-nehalem.html:dt:system"><a href="#rm-class-x86-nehalem.html:dt:system">
<i>system</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>System object.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cpuid_list"><a href="#rm-class-x86-nehalem.html:dt:cpuid_list">
<i>cpuid_list</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects implementing the x86_cpuid interface. These objects are called in the order of registration after the magic instruction handler but before internal CPUID implementation</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_start_up"><a href="#rm-class-x86-nehalem.html:dt:pending_start_up">
<i>pending_start_up</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, a startup IPI is pending.</dd>
<dt id="rm-class-x86-nehalem.html:dt:pending_start_up_address"><a href="#rm-class-x86-nehalem.html:dt:pending_start_up_address">
<i>pending_start_up_address</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The address to start on if there is a pending startup IPI.</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_aperf"><a href="#rm-class-x86-nehalem.html:dt:msr_aperf">
<i>msr_aperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the APERF MSR.</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mperf"><a href="#rm-class-x86-nehalem.html:dt:msr_mperf">
<i>msr_mperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the MPERF MSR.</dd>
<dt id="rm-class-x86-nehalem.html:dt:tsc_invariant_freq"><a href="#rm-class-x86-nehalem.html:dt:tsc_invariant_freq">
<i>tsc_invariant_freq</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Rate at which TSC (if TSC invariant feature supported) and IA32_MPERF MSR are incremented in cycles/second.</dd>
<dt id="rm-class-x86-nehalem.html:dt:break_on_triple_fault"><a href="#rm-class-x86-nehalem.html:dt:break_on_triple_fault">
<i>break_on_triple_fault</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will stop execution if there is a triple fault. Set to FALSE to not stop on triple fault.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cache_flush_handler"><a href="#rm-class-x86-nehalem.html:dt:cache_flush_handler">
<i>cache_flush_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Object implementing the x86_cache_flush interface.</dd>
<dt id="rm-class-x86-nehalem.html:dt:ucode_signature"><a href="#rm-class-x86-nehalem.html:dt:ucode_signature">
<i>ucode_signature</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Can be either: None - no microcode update has happened since #RESET or an integer - microcode signature after the update.</dd>
<dt id="rm-class-x86-nehalem.html:dt:enable_effective_memory_type_calculation"><a href="#rm-class-x86-nehalem.html:dt:enable_effective_memory_type_calculation">
<i>enable_effective_memory_type_calculation</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the effective memory type field of memory transactions will always be calculated for all non-inquiry accesses. If FALSE, the effective memory type field may be left as X86_None.</dd>
<dt id="rm-class-x86-nehalem.html:dt:cstar"><a href="#rm-class-x86-nehalem.html:dt:cstar">
<i>cstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_aperf"><a href="#rm-class-x86-nehalem.html:dt:ia32_aperf">
<i>ia32_aperf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Actual Performance Frequency Clock Count</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_bios_sign_id"><a href="#rm-class-x86-nehalem.html:dt:ia32_bios_sign_id">
<i>ia32_bios_sign_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Signature ID</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_bios_updt_trig"><a href="#rm-class-x86-nehalem.html:dt:ia32_bios_updt_trig">
<i>ia32_bios_updt_trig</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Trigger Register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_clock_modulation"><a href="#rm-class-x86-nehalem.html:dt:ia32_clock_modulation">
<i>ia32_clock_modulation</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Clock Modulation</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_cr_pat"><a href="#rm-class-x86-nehalem.html:dt:ia32_cr_pat">
<i>ia32_cr_pat</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA32_CR_PAT</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_debugctl"><a href="#rm-class-x86-nehalem.html:dt:ia32_debugctl">
<i>ia32_debugctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug Control</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ds_area"><a href="#rm-class-x86-nehalem.html:dt:ia32_ds_area">
<i>ia32_ds_area</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>DS Save Area</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_efer"><a href="#rm-class-x86-nehalem.html:dt:ia32_efer">
<i>ia32_efer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended Feature Enables</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_cur_count"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_cur_count">
<i>ia32_ext_xapic_cur_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Current Count register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_div_conf"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_div_conf">
<i>ia32_ext_xapic_div_conf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Divide Configuration register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_eoi"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_eoi">
<i>ia32_ext_xapic_eoi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC EOI register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_esr"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_esr">
<i>ia32_ext_xapic_esr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Error Status register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_icr"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_icr">
<i>ia32_ext_xapic_icr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Command register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_init_count"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_init_count">
<i>ia32_ext_xapic_init_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Initial Count register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr0"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr0">
<i>ia32_ext_xapic_irr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [31:0]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr1"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr1">
<i>ia32_ext_xapic_irr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [63:32]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr2"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr2">
<i>ia32_ext_xapic_irr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [95:64]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr3"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr3">
<i>ia32_ext_xapic_irr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [127:96]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr4"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr4">
<i>ia32_ext_xapic_irr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [159:128]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr5"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr5">
<i>ia32_ext_xapic_irr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [191:160]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr6"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr6">
<i>ia32_ext_xapic_irr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [223:192]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr7"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_irr7">
<i>ia32_ext_xapic_irr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [255:224]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr0"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr0">
<i>ia32_ext_xapic_isr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [31:0]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr1"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr1">
<i>ia32_ext_xapic_isr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [63:32]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr2"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr2">
<i>ia32_ext_xapic_isr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [95:64]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr3"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr3">
<i>ia32_ext_xapic_isr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [127:96]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr4"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr4">
<i>ia32_ext_xapic_isr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [159:128]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr5"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr5">
<i>ia32_ext_xapic_isr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [191:160]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr6"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr6">
<i>ia32_ext_xapic_isr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [223:192]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr7"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_isr7">
<i>ia32_ext_xapic_isr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [255:224]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_ldr"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_ldr">
<i>ia32_ext_xapic_ldr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Logical Destination register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_cmci"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_cmci">
<i>ia32_ext_xapic_lvt_cmci</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Corrected Machine Check Interrupt register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_error"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_error">
<i>ia32_ext_xapic_lvt_error</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Error register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_lint0"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_lint0">
<i>ia32_ext_xapic_lvt_lint0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT LINT0 register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_lint1"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_lint1">
<i>ia32_ext_xapic_lvt_lint1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT LINT1 register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_pmi"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_pmi">
<i>ia32_ext_xapic_lvt_pmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Performance Monitor register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_thermal"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_thermal">
<i>ia32_ext_xapic_lvt_thermal</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Thermal Sensor Interrupt register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_timer"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_lvt_timer">
<i>ia32_ext_xapic_lvt_timer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Timer Interrupt register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_ppr"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_ppr">
<i>ia32_ext_xapic_ppr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Processor Priority register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_self_ipi"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_self_ipi">
<i>ia32_ext_xapic_self_ipi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Self IPI register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_sivr"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_sivr">
<i>ia32_ext_xapic_sivr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Spurious Interrupt Vector register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr0"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr0">
<i>ia32_ext_xapic_tmr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [31:0]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr1"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr1">
<i>ia32_ext_xapic_tmr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [63:32]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr2"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr2">
<i>ia32_ext_xapic_tmr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [95:64]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr3"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr3">
<i>ia32_ext_xapic_tmr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [127:96]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr4"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr4">
<i>ia32_ext_xapic_tmr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [159:128]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr5"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr5">
<i>ia32_ext_xapic_tmr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [191:160]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr6"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr6">
<i>ia32_ext_xapic_tmr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [223:192]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr7"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tmr7">
<i>ia32_ext_xapic_tmr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [255:224]</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tpr"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_tpr">
<i>ia32_ext_xapic_tpr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Task Priority register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapic_version"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapic_version">
<i>ia32_ext_xapic_version</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Version register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_ext_xapicid"><a href="#rm-class-x86-nehalem.html:dt:ia32_ext_xapicid">
<i>ia32_ext_xapicid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC ID register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_feature_control"><a href="#rm-class-x86-nehalem.html:dt:ia32_feature_control">
<i>ia32_feature_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control Features in Intel64 processor</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_fixed_ctr0"><a href="#rm-class-x86-nehalem.html:dt:ia32_fixed_ctr0">
<i>ia32_fixed_ctr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 0</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_fixed_ctr1"><a href="#rm-class-x86-nehalem.html:dt:ia32_fixed_ctr1">
<i>ia32_fixed_ctr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 1</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_fixed_ctr2"><a href="#rm-class-x86-nehalem.html:dt:ia32_fixed_ctr2">
<i>ia32_fixed_ctr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 2</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_fixed_ctr_ctrl"><a href="#rm-class-x86-nehalem.html:dt:ia32_fixed_ctr_ctrl">
<i>ia32_fixed_ctr_ctrl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function-Counter Control Register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_fmask"><a href="#rm-class-x86-nehalem.html:dt:ia32_fmask">
<i>ia32_fmask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Flag Mask</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_fs_base"><a href="#rm-class-x86-nehalem.html:dt:ia32_fs_base">
<i>ia32_fs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of FS</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_gs_base"><a href="#rm-class-x86-nehalem.html:dt:ia32_gs_base">
<i>ia32_gs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of GS</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_kernel_gs_base"><a href="#rm-class-x86-nehalem.html:dt:ia32_kernel_gs_base">
<i>ia32_kernel_gs_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Swap Target of BASE Address of GS</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_lstar"><a href="#rm-class-x86-nehalem.html:dt:ia32_lstar">
<i>ia32_lstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA-32e Mode System Call Target Address</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc0_addr"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc0_addr">
<i>ia32_mc0_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_ADDR</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc0_ctl"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc0_ctl">
<i>ia32_mc0_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_CTL</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc0_ctl2"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc0_ctl2">
<i>ia32_mc0_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc0_status"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc0_status">
<i>ia32_mc0_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_STATUS</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc1_addr"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc1_addr">
<i>ia32_mc1_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_ADDR</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc1_ctl"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc1_ctl">
<i>ia32_mc1_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_CTL</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc1_ctl2"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc1_ctl2">
<i>ia32_mc1_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc1_status"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc1_status">
<i>ia32_mc1_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_STATUS</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc2_addr"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc2_addr">
<i>ia32_mc2_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_ADDR</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc2_ctl"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc2_ctl">
<i>ia32_mc2_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_CTL</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc2_ctl2"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc2_ctl2">
<i>ia32_mc2_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc2_status"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc2_status">
<i>ia32_mc2_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_STATUS</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc3_ctl2"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc3_ctl2">
<i>ia32_mc3_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc4_ctl2"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc4_ctl2">
<i>ia32_mc4_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc5_ctl2"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc5_ctl2">
<i>ia32_mc5_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc6_ctl2"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc6_ctl2">
<i>ia32_mc6_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc7_ctl2"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc7_ctl2">
<i>ia32_mc7_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc7_status"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc7_status">
<i>ia32_mc7_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc8_ctl2"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc8_ctl2">
<i>ia32_mc8_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mc8_status"><a href="#rm-class-x86-nehalem.html:dt:ia32_mc8_status">
<i>ia32_mc8_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mcg_cap"><a href="#rm-class-x86-nehalem.html:dt:ia32_mcg_cap">
<i>ia32_mcg_cap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Machine Check Capability</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mcg_status"><a href="#rm-class-x86-nehalem.html:dt:ia32_mcg_status">
<i>ia32_mcg_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Machine Check Status</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_misc_enable"><a href="#rm-class-x86-nehalem.html:dt:ia32_misc_enable">
<i>ia32_misc_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Enable Misc. Processor Features</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_monitor_filter_size"><a href="#rm-class-x86-nehalem.html:dt:ia32_monitor_filter_size">
<i>ia32_monitor_filter_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Monitor/Mwait Address Range Determination</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mperf"><a href="#rm-class-x86-nehalem.html:dt:ia32_mperf">
<i>ia32_mperf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Maximum Performance Frequency Clock Count</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_def_type"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_def_type">
<i>ia32_mtrr_def_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Default Memory Types</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_16k_80000"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_16k_80000">
<i>ia32_mtrr_fix_16k_80000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix16K_80000</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_16k_a0000"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_16k_a0000">
<i>ia32_mtrr_fix_16k_a0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix16K_A0000</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_c0000"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_c0000">
<i>ia32_mtrr_fix_4k_c0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_C0000</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_c8000"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_c8000">
<i>ia32_mtrr_fix_4k_c8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_C8000</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_d0000"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_d0000">
<i>ia32_mtrr_fix_4k_d0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_D0000</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_d8000"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_d8000">
<i>ia32_mtrr_fix_4k_d8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_D8000</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_e0000"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_e0000">
<i>ia32_mtrr_fix_4k_e0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_E0000</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_e8000"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_e8000">
<i>ia32_mtrr_fix_4k_e8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_E8000</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_f0000"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_f0000">
<i>ia32_mtrr_fix_4k_f0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_F0000</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_f8000"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_4k_f8000">
<i>ia32_mtrr_fix_4k_f8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_F8000</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_64k_00000"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_fix_64k_00000">
<i>ia32_mtrr_fix_64k_00000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix64K_00000</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase0"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase0">
<i>ia32_mtrr_physbase0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase0</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase1"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase1">
<i>ia32_mtrr_physbase1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase1</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase2"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase2">
<i>ia32_mtrr_physbase2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase2</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase3"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase3">
<i>ia32_mtrr_physbase3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase3</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase4"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase4">
<i>ia32_mtrr_physbase4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase4</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase5"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase5">
<i>ia32_mtrr_physbase5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase5</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase6"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase6">
<i>ia32_mtrr_physbase6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase6</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase7"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physbase7">
<i>ia32_mtrr_physbase7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase7</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask0"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask0">
<i>ia32_mtrr_physmask0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask0</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask1"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask1">
<i>ia32_mtrr_physmask1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask1</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask2"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask2">
<i>ia32_mtrr_physmask2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask2</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask3"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask3">
<i>ia32_mtrr_physmask3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask3</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask4"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask4">
<i>ia32_mtrr_physmask4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask4</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask5"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask5">
<i>ia32_mtrr_physmask5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask5</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask6"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask6">
<i>ia32_mtrr_physmask6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask6</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask7"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrr_physmask7">
<i>ia32_mtrr_physmask7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask7</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_mtrrcap"><a href="#rm-class-x86-nehalem.html:dt:ia32_mtrrcap">
<i>ia32_mtrrcap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRR Capability</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_p5_mc_addr"><a href="#rm-class-x86-nehalem.html:dt:ia32_p5_mc_addr">
<i>ia32_p5_mc_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_p5_mc_type"><a href="#rm-class-x86-nehalem.html:dt:ia32_p5_mc_type">
<i>ia32_p5_mc_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_pebs_enable"><a href="#rm-class-x86-nehalem.html:dt:ia32_pebs_enable">
<i>ia32_pebs_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>PEBS Control</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_perf_capabilities"><a href="#rm-class-x86-nehalem.html:dt:ia32_perf_capabilities">
<i>ia32_perf_capabilities</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_perf_ctl"><a href="#rm-class-x86-nehalem.html:dt:ia32_perf_ctl">
<i>ia32_perf_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_perf_global_ctrl"><a href="#rm-class-x86-nehalem.html:dt:ia32_perf_global_ctrl">
<i>ia32_perf_global_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Performance Counter Control</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_perf_global_status"><a href="#rm-class-x86-nehalem.html:dt:ia32_perf_global_status">
<i>ia32_perf_global_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Performance Counter Status</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_perf_status"><a href="#rm-class-x86-nehalem.html:dt:ia32_perf_status">
<i>ia32_perf_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_perfevtsel0"><a href="#rm-class-x86-nehalem.html:dt:ia32_perfevtsel0">
<i>ia32_perfevtsel0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance Event Select Register 0</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_perfevtsel1"><a href="#rm-class-x86-nehalem.html:dt:ia32_perfevtsel1">
<i>ia32_perfevtsel1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance Event Select Register 1</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_perfevtsel2"><a href="#rm-class-x86-nehalem.html:dt:ia32_perfevtsel2">
<i>ia32_perfevtsel2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_perfevtsel3"><a href="#rm-class-x86-nehalem.html:dt:ia32_perfevtsel3">
<i>ia32_perfevtsel3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_platform_id"><a href="#rm-class-x86-nehalem.html:dt:ia32_platform_id">
<i>ia32_platform_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Platform ID</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_pmc0"><a href="#rm-class-x86-nehalem.html:dt:ia32_pmc0">
<i>ia32_pmc0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_pmc1"><a href="#rm-class-x86-nehalem.html:dt:ia32_pmc1">
<i>ia32_pmc1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_pmc2"><a href="#rm-class-x86-nehalem.html:dt:ia32_pmc2">
<i>ia32_pmc2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_pmc3"><a href="#rm-class-x86-nehalem.html:dt:ia32_pmc3">
<i>ia32_pmc3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_reserved_194"><a href="#rm-class-x86-nehalem.html:dt:ia32_reserved_194">
<i>ia32_reserved_194</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reserved MSR at 0x194</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_smm_mca_cap"><a href="#rm-class-x86-nehalem.html:dt:ia32_smm_mca_cap">
<i>ia32_smm_mca_cap</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>EFI_MSR_SMM_MCA_CAP</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_smrr_physbase"><a href="#rm-class-x86-nehalem.html:dt:ia32_smrr_physbase">
<i>ia32_smrr_physbase</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_smrr_physmask"><a href="#rm-class-x86-nehalem.html:dt:ia32_smrr_physmask">
<i>ia32_smrr_physmask</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_star"><a href="#rm-class-x86-nehalem.html:dt:ia32_star">
<i>ia32_star</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Target Address</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_sysenter_cs"><a href="#rm-class-x86-nehalem.html:dt:ia32_sysenter_cs">
<i>ia32_sysenter_cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_CS_MSR</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_sysenter_eip"><a href="#rm-class-x86-nehalem.html:dt:ia32_sysenter_eip">
<i>ia32_sysenter_eip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_EIP_MSR</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_sysenter_esp"><a href="#rm-class-x86-nehalem.html:dt:ia32_sysenter_esp">
<i>ia32_sysenter_esp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_ESP_MSR</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_therm_interrupt"><a href="#rm-class-x86-nehalem.html:dt:ia32_therm_interrupt">
<i>ia32_therm_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Interrupt Control</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_therm_status"><a href="#rm-class-x86-nehalem.html:dt:ia32_therm_status">
<i>ia32_therm_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor Status</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_time_stamp_counter"><a href="#rm-class-x86-nehalem.html:dt:ia32_time_stamp_counter">
<i>ia32_time_stamp_counter</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time-Stamp Counter</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_tsc_aux"><a href="#rm-class-x86-nehalem.html:dt:ia32_tsc_aux">
<i>ia32_tsc_aux</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>AUXILIARY TSC Signature</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_130"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_130">
<i>ia32_unknown_130</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x130</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_131"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_131">
<i>ia32_unknown_131</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x131</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_178"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_178">
<i>ia32_unknown_178</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x178</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_19d"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_19d">
<i>ia32_unknown_19d</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x19d</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_1a4"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_1a4">
<i>ia32_unknown_1a4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1a4</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_1a7"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_1a7">
<i>ia32_unknown_1a7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1a7</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_1aa"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_1aa">
<i>ia32_unknown_1aa</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1aa</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_1ac"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_1ac">
<i>ia32_unknown_1ac</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1ac</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_1c6"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_1c6">
<i>ia32_unknown_1c6</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1c6</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_1db"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_1db">
<i>ia32_unknown_1db</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1db</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_1dc"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_1dc">
<i>ia32_unknown_1dc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1dc</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_1f0"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_1f0">
<i>ia32_unknown_1f0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1f0</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_1f1"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_1f1">
<i>ia32_unknown_1f1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1f1</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_1fc"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_1fc">
<i>ia32_unknown_1fc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1fc</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_2a"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_2a">
<i>ia32_unknown_2a</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2a</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_2d"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_2d">
<i>ia32_unknown_2d</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2d</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_2e"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_2e">
<i>ia32_unknown_2e</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2e</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_2e0"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_2e0">
<i>ia32_unknown_2e0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2e0</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_300"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_300">
<i>ia32_unknown_300</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x300</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_33"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_33">
<i>ia32_unknown_33</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x33</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_35"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_35">
<i>ia32_unknown_35</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x35</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_398"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_398">
<i>ia32_unknown_398</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x398</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_399"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_399">
<i>ia32_unknown_399</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x399</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_39a"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_39a">
<i>ia32_unknown_39a</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x39a</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_3d0"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_3d0">
<i>ia32_unknown_3d0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d0</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_3d1"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_3d1">
<i>ia32_unknown_3d1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d1</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_3d8"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_3d8">
<i>ia32_unknown_3d8</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d8</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_3d9"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_3d9">
<i>ia32_unknown_3d9</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d9</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_3fe"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_3fe">
<i>ia32_unknown_3fe</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3fe</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_4b"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_4b">
<i>ia32_unknown_4b</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4b</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_9b"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_9b">
<i>ia32_unknown_9b</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x9b</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_e2"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_e2">
<i>ia32_unknown_e2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe2</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_unknown_e4"><a href="#rm-class-x86-nehalem.html:dt:ia32_unknown_e4">
<i>ia32_unknown_e4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe4</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_basic"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_basic">
<i>ia32_vmx_basic</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Basic VMX Capabilities</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_cr0_fixed0"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_cr0_fixed0">
<i>ia32_vmx_cr0_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 0</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_cr0_fixed1"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_cr0_fixed1">
<i>ia32_vmx_cr0_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 1</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_cr4_fixed0"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_cr4_fixed0">
<i>ia32_vmx_cr4_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 0</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_cr4_fixed1"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_cr4_fixed1">
<i>ia32_vmx_cr4_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 1</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_entry_ctls"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_entry_ctls">
<i>ia32_vmx_entry_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-entry Controls</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_ept_vpid_cap"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_ept_vpid_cap">
<i>ia32_vmx_ept_vpid_cap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of EPT and VPID</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_exit_ctls"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_exit_ctls">
<i>ia32_vmx_exit_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-exit Controls</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_misc"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_misc">
<i>ia32_vmx_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Miscellaneous VMX Capabilities</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_pinbased_ctls"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_pinbased_ctls">
<i>ia32_vmx_pinbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Pin-based VM-execution Controls</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_procbased_ctls"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_procbased_ctls">
<i>ia32_vmx_procbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Primary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_procbased_ctls2"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_procbased_ctls2">
<i>ia32_vmx_procbased_ctls2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Secondary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_true_entry_ctls"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_true_entry_ctls">
<i>ia32_vmx_true_entry_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-entry Controls</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_true_exit_ctls"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_true_exit_ctls">
<i>ia32_vmx_true_exit_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-exit Controls</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_true_pinbased_ctls"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_true_pinbased_ctls">
<i>ia32_vmx_true_pinbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Pin-based VM-execution Controls</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_true_procbased_ctls"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_true_procbased_ctls">
<i>ia32_vmx_true_procbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Primary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-nehalem.html:dt:ia32_vmx_vmcs_enum"><a href="#rm-class-x86-nehalem.html:dt:ia32_vmx_vmcs_enum">
<i>ia32_vmx_vmcs_enum</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VMCS Field Enumeration</dd>
<dt id="rm-class-x86-nehalem.html:dt:mc0_misc"><a href="#rm-class-x86-nehalem.html:dt:mc0_misc">
<i>mc0_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:mc1_misc"><a href="#rm-class-x86-nehalem.html:dt:mc1_misc">
<i>mc1_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_core_c3_residency"><a href="#rm-class-x86-nehalem.html:dt:msr_core_c3_residency">
<i>msr_core_c3_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_core_c6_residency"><a href="#rm-class-x86-nehalem.html:dt:msr_core_c6_residency">
<i>msr_core_c6_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_gq_snoop_mesf"><a href="#rm-class-x86-nehalem.html:dt:msr_gq_snoop_mesf">
<i>msr_gq_snoop_mesf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_0_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_0_from_ip">
<i>msr_lastbranch_0_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_0_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_0_to_ip">
<i>msr_lastbranch_0_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_10_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_10_from_ip">
<i>msr_lastbranch_10_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_10_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_10_to_ip">
<i>msr_lastbranch_10_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_11_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_11_from_ip">
<i>msr_lastbranch_11_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_11_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_11_to_ip">
<i>msr_lastbranch_11_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_12_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_12_from_ip">
<i>msr_lastbranch_12_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_12_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_12_to_ip">
<i>msr_lastbranch_12_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_13_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_13_from_ip">
<i>msr_lastbranch_13_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_13_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_13_to_ip">
<i>msr_lastbranch_13_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_14_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_14_from_ip">
<i>msr_lastbranch_14_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_14_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_14_to_ip">
<i>msr_lastbranch_14_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_15_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_15_from_ip">
<i>msr_lastbranch_15_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_15_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_15_to_ip">
<i>msr_lastbranch_15_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_1_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_1_from_ip">
<i>msr_lastbranch_1_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_1_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_1_to_ip">
<i>msr_lastbranch_1_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_2_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_2_from_ip">
<i>msr_lastbranch_2_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_2_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_2_to_ip">
<i>msr_lastbranch_2_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_3_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_3_from_ip">
<i>msr_lastbranch_3_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_3_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_3_to_ip">
<i>msr_lastbranch_3_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_4_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_4_from_ip">
<i>msr_lastbranch_4_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_4_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_4_to_ip">
<i>msr_lastbranch_4_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_5_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_5_from_ip">
<i>msr_lastbranch_5_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_5_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_5_to_ip">
<i>msr_lastbranch_5_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_6_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_6_from_ip">
<i>msr_lastbranch_6_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_6_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_6_to_ip">
<i>msr_lastbranch_6_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_7_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_7_from_ip">
<i>msr_lastbranch_7_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_7_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_7_to_ip">
<i>msr_lastbranch_7_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_8_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_8_from_ip">
<i>msr_lastbranch_8_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_8_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_8_to_ip">
<i>msr_lastbranch_8_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_9_from_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_9_from_ip">
<i>msr_lastbranch_9_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9 From IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_9_to_ip"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_9_to_ip">
<i>msr_lastbranch_9_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9 To IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lastbranch_tos"><a href="#rm-class-x86-nehalem.html:dt:msr_lastbranch_tos">
<i>msr_lastbranch_tos</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record Stack TOS</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_lbr_select"><a href="#rm-class-x86-nehalem.html:dt:msr_lbr_select">
<i>msr_lbr_select</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record Filtering Select Register</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_ler_from_lip"><a href="#rm-class-x86-nehalem.html:dt:msr_ler_from_lip">
<i>msr_ler_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record From Linear IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_ler_to_lip"><a href="#rm-class-x86-nehalem.html:dt:msr_ler_to_lip">
<i>msr_ler_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record To Linear IP</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc3_addr"><a href="#rm-class-x86-nehalem.html:dt:msr_mc3_addr">
<i>msr_mc3_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_ADDR</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc3_ctl"><a href="#rm-class-x86-nehalem.html:dt:msr_mc3_ctl">
<i>msr_mc3_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_CTL</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc3_status"><a href="#rm-class-x86-nehalem.html:dt:msr_mc3_status">
<i>msr_mc3_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_STATUS</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc4_ctl"><a href="#rm-class-x86-nehalem.html:dt:msr_mc4_ctl">
<i>msr_mc4_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_CTL</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc4_status"><a href="#rm-class-x86-nehalem.html:dt:msr_mc4_status">
<i>msr_mc4_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_STATUS</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc5_addr"><a href="#rm-class-x86-nehalem.html:dt:msr_mc5_addr">
<i>msr_mc5_addr</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc5_ctl"><a href="#rm-class-x86-nehalem.html:dt:msr_mc5_ctl">
<i>msr_mc5_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc5_misc"><a href="#rm-class-x86-nehalem.html:dt:msr_mc5_misc">
<i>msr_mc5_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc5_status"><a href="#rm-class-x86-nehalem.html:dt:msr_mc5_status">
<i>msr_mc5_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc6_addr"><a href="#rm-class-x86-nehalem.html:dt:msr_mc6_addr">
<i>msr_mc6_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc6_ctl"><a href="#rm-class-x86-nehalem.html:dt:msr_mc6_ctl">
<i>msr_mc6_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc6_misc"><a href="#rm-class-x86-nehalem.html:dt:msr_mc6_misc">
<i>msr_mc6_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc6_status"><a href="#rm-class-x86-nehalem.html:dt:msr_mc6_status">
<i>msr_mc6_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc7_ctl"><a href="#rm-class-x86-nehalem.html:dt:msr_mc7_ctl">
<i>msr_mc7_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc8_addr"><a href="#rm-class-x86-nehalem.html:dt:msr_mc8_addr">
<i>msr_mc8_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc8_ctl"><a href="#rm-class-x86-nehalem.html:dt:msr_mc8_ctl">
<i>msr_mc8_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_mc8_misc"><a href="#rm-class-x86-nehalem.html:dt:msr_mc8_misc">
<i>msr_mc8_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_offcore_rspo"><a href="#rm-class-x86-nehalem.html:dt:msr_offcore_rspo">
<i>msr_offcore_rspo</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Offcore Response Event Select Register</dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_pebs_ld_latm"><a href="#rm-class-x86-nehalem.html:dt:msr_pebs_ld_latm">
<i>msr_pebs_ld_latm</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_pkg_c3_residency"><a href="#rm-class-x86-nehalem.html:dt:msr_pkg_c3_residency">
<i>msr_pkg_c3_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_pkg_c6_residency"><a href="#rm-class-x86-nehalem.html:dt:msr_pkg_c6_residency">
<i>msr_pkg_c6_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_pkg_c7_residency"><a href="#rm-class-x86-nehalem.html:dt:msr_pkg_c7_residency">
<i>msr_pkg_c7_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_platform_info"><a href="#rm-class-x86-nehalem.html:dt:msr_platform_info">
<i>msr_platform_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_temperature_target"><a href="#rm-class-x86-nehalem.html:dt:msr_temperature_target">
<i>msr_temperature_target</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_turbo_ratio_limit"><a href="#rm-class-x86-nehalem.html:dt:msr_turbo_ratio_limit">
<i>msr_turbo_ratio_limit</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_addr_opcode_match"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_addr_opcode_match">
<i>msr_uncore_addr_opcode_match</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_fixed_ctr0"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_fixed_ctr0">
<i>msr_uncore_fixed_ctr0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_fixed_ctr_ctrl"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_fixed_ctr_ctrl">
<i>msr_uncore_fixed_ctr_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_perf_global_ctrl"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_perf_global_ctrl">
<i>msr_uncore_perf_global_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_perf_global_ovf_ctrl"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_perf_global_ovf_ctrl">
<i>msr_uncore_perf_global_ovf_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_perf_global_status"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_perf_global_status">
<i>msr_uncore_perf_global_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel0"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel0">
<i>msr_uncore_perfevtsel0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel1"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel1">
<i>msr_uncore_perfevtsel1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel2"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel2">
<i>msr_uncore_perfevtsel2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel3"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel3">
<i>msr_uncore_perfevtsel3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel4"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel4">
<i>msr_uncore_perfevtsel4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel5"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel5">
<i>msr_uncore_perfevtsel5</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel6"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel6">
<i>msr_uncore_perfevtsel6</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel7"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_perfevtsel7">
<i>msr_uncore_perfevtsel7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_pmc0"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_pmc0">
<i>msr_uncore_pmc0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_pmc1"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_pmc1">
<i>msr_uncore_pmc1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_pmc2"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_pmc2">
<i>msr_uncore_pmc2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_pmc3"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_pmc3">
<i>msr_uncore_pmc3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_pmc4"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_pmc4">
<i>msr_uncore_pmc4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_pmc5"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_pmc5">
<i>msr_uncore_pmc5</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_pmc6"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_pmc6">
<i>msr_uncore_pmc6</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:msr_uncore_pmc7"><a href="#rm-class-x86-nehalem.html:dt:msr_uncore_pmc7">
<i>msr_uncore_pmc7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem.html:dt:current_virtual_context"><a href="#rm-class-x86-nehalem.html:dt:current_virtual_context">
<i>current_virtual_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context relating to addresses before segmentation.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_pspace_sharable"><a href="#rm-class-x86-nehalem.html:dt:vm_pspace_sharable">
<i>vm_pspace_sharable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space may be shared with the other CPU cores.</dd>
<dt id="rm-class-x86-nehalem.html:dt:init_vm_monitor"><a href="#rm-class-x86-nehalem.html:dt:init_vm_monitor">
<i>init_vm_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Setting this attribute to true enables the use of virtual machine monitor acceleration. The attribute will flag it as an illegal value if the virtual machine monitor kernel module could not be found, or if there was an error opening a connection to it (the attribute reads back as false in those cases). Acceleration will not be used unless the use_vm_monitor attribute is also set to true.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_monitor_statistics"><a href="#rm-class-x86-nehalem.html:dt:vm_monitor_statistics">
<i>vm_monitor_statistics</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i*][i*][i*]]</code>
<br>Internal, used for performance evaluation.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_assert_object"><a href="#rm-class-x86-nehalem.html:dt:vm_assert_object">
<i>vm_assert_object</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>VMP-mode state-assertion object.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_disable_reason"><a href="#rm-class-x86-nehalem.html:dt:vm_disable_reason">
<i>vm_disable_reason</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Reason for using turbo instead of VM acceleration.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_trace_file"><a href="#rm-class-x86-nehalem.html:dt:vm_trace_file">
<i>vm_trace_file</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>File for storing VM-monitor traces; Used for debugging VMP.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_dump_trace"><a href="#rm-class-x86-nehalem.html:dt:vm_dump_trace">
<i>vm_dump_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>b</code>
<br>Dump VM-monitor trace information (only collected if vm_debug_trace is set).</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_dump_vmcs"><a href="#rm-class-x86-nehalem.html:dt:vm_dump_vmcs">
<i>vm_dump_vmcs</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>s</code>
<br>Dump host VMCS.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_sched_affinity"><a href="#rm-class-x86-nehalem.html:dt:vm_sched_affinity">
<i>vm_sched_affinity</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[b+]</code>
<br>Wire process to a subset of available hardware threads.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_core2_bug"><a href="#rm-class-x86-nehalem.html:dt:vm_core2_bug">
<i>vm_core2_bug</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Set if the host cpu might be affected by a hardware bug.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_host_has_vmx"><a href="#rm-class-x86-nehalem.html:dt:vm_host_has_vmx">
<i>vm_host_has_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>If TRUE, host cpus support the virtual machine extensions (VMX).</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_cpu_migration_dbg"><a href="#rm-class-x86-nehalem.html:dt:vm_cpu_migration_dbg">
<i>vm_cpu_migration_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Internal. Used to test state migration between host cpus.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_info"><a href="#rm-class-x86-nehalem.html:dt:vm_info">
<i>vm_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Internal. Information about VMXMON.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_use_pspace_sharing"><a href="#rm-class-x86-nehalem.html:dt:vm_use_pspace_sharing">
<i>vm_use_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space sharing should be used when possible.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_using_pspace_sharing"><a href="#rm-class-x86-nehalem.html:dt:vm_using_pspace_sharing">
<i>vm_using_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Returns TRUE if physical address space sharing is in use.</dd>
<dt id="rm-class-x86-nehalem.html:dt:vm_backoff_enabled"><a href="#rm-class-x86-nehalem.html:dt:vm_backoff_enabled">
<i>vm_backoff_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>VMP backoff mechanism enable.</dd>
<dt id="rm-class-x86-nehalem.html:dt:aprof_views"><a href="#rm-class-x86-nehalem.html:dt:aprof_views">
<i>aprof_views</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o,i]*]</code>
<br>((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</p></dd>
</dl>
<h2 id="rm-class-x86-nehalem.html:class-attributes">
<a href="#rm-class-x86-nehalem.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-nehalem.html:dt:architecture"><a href="#rm-class-x86-nehalem.html:dt:architecture">
<i>architecture</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s</code>
<br>Implemented architecture (x86-64)</dd>
<dt id="rm-class-x86-nehalem.html:dt:physical_bits"><a href="#rm-class-x86-nehalem.html:dt:physical_bits">
<i>physical_bits</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Number of physical address bits.</dd>
</dl>
<h2 id="rm-class-x86-nehalem.html:provided-by">
<a href="#rm-class-x86-nehalem.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section>
<h2 id="rm-class-x86-nehalem.html:x86-nehalem.uncore"><a href="#rm-class-x86-nehalem.html:x86-nehalem.uncore">x86-nehalem.uncore</a></h2></section><section class="page" id="rm-class-x86-nehalem-xeon.html"><h1 id="rm-class-x86-nehalem-xeon.html:x86-nehalem-xeon"><a href="#rm-class-x86-nehalem-xeon.html:x86-nehalem-xeon">x86-nehalem-xeon</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x86-nehalem-xeon.html:description">
<a href="#rm-class-x86-nehalem-xeon.html:description">Description</a>
</h2>
The <tt>x86-nehalem-xeon</tt> class implements an x86 processor.
<h2 id="rm-class-x86-nehalem-xeon.html:interfaces-implemented">
<a href="#rm-class-x86-nehalem-xeon.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, jit_control, instruction_fetch, step_info, stc, exec_trace, simulator_cache, context_handler, virtual_data_breakpoint, virtual_instruction_breakpoint, processor_info, processor_info_v2, execute, icode, execute_control, concurrency_mode, concurrency_group, cycle, freerun, step, event_delta, step_cycle_ratio, stall, frequency_listener, frequency, decoder, direct_memory_update, cpu_instrumentation_subscribe, cpu_instruction_query, cpu_cached_instruction, cpu_cached_instruction_once, cpu_cached_stream, internal_cached_instruction, cpu_memory_query, cpu_instruction_decoder, cpu_exception_query, callback_info, instrumentation_order, cpu_instrumentation_stream, step_event_instrumentation, pre_decoder, x86_instruction_query, x86_exception_query, x86_memory_query, x86_address_query, x86_instrumentation_subscribe, x86_instrumentation_subscribe_v2, vmx_instrumentation_subscribe, smm_instrumentation_subscribe, register_breakpoint, telemetry, processor_internal, describe_registers, exception, save_state, int_register, x86_smm_state, interrupt_ack, a20, x86, x86_msr, x86_reg_access, x86_exception, x86_memory_access, x86_memory_operation, x86_access_type, x86_vmp_control, x86_cpuid_query, x86_cstate, vmp_internal, vmp, class_disassembly, processor_cli, processor_gui, opcode_info
<h2 id="rm-class-x86-nehalem-xeon.html:notifiers">
<a href="#rm-class-x86-nehalem-xeon.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cell-change"><a href="#rm-class-x86-nehalem-xeon.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:freerunning-mode-change"><a href="#rm-class-x86-nehalem-xeon.html:dt:freerunning-mode-change">freerunning-mode-change</a></dt>
<dd>Notifier that is triggered when freerunning mode is enabled or disabled. The new enabled/disabled state is available through the freerun interface.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:frequency-change"><a href="#rm-class-x86-nehalem-xeon.html:dt:frequency-change">frequency-change</a></dt>
<dd>Notifier that is triggered when frequency changes. New frequency can be read via the frequency interface of the object.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:object-delete"><a href="#rm-class-x86-nehalem-xeon.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:queue-change"><a href="#rm-class-x86-nehalem-xeon.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x86-nehalem-xeon.html:port-objects">
<a href="#rm-class-x86-nehalem-xeon.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x86-nehalem-xeon.html:dt:probes-uncore"><a href="#rm-class-x86-nehalem-xeon.html:dt:probes-uncore">probes.uncore</a></dt>
<dd>
<a href="#rm-class-x86-nehalem-xeon.html:x86-nehalem-xeon.uncore">x86-nehalem-xeon.uncore</a>
 – Uncore probe port</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vtime"><a href="#rm-class-x86-nehalem-xeon.html:dt:vtime">vtime</a></dt>
<dd>vtime – event handler</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vtime-cycles"><a href="#rm-class-x86-nehalem-xeon.html:dt:vtime-cycles">vtime.cycles</a></dt>
<dd>cycle-counter – cycle queue</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vtime-ps"><a href="#rm-class-x86-nehalem-xeon.html:dt:vtime-ps">vtime.ps</a></dt>
<dd>ps-clock – event queue (ps)</dd>
</dl>
<h2 id="rm-class-x86-nehalem-xeon.html:commands-for-this-class">
<a href="#rm-class-x86-nehalem-xeon.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.aprof-views.html">aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.break-processor-reset.html">break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.break-segreg.html">break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.memory-configuration.html">memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.msrs.html">msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.pregs-fpu.html">pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.pregs-sse.html">pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-acpi-tables.html">print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-gdt.html">print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-idt.html">print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-mp-tables.html">print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-tss.html">print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-vmcs.html">print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.print-vmx-cap.html">print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.status.html">status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.tablewalk.html">tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.trace-segreg.html">trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.unbreak-processor-reset.html">unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.break-segreg.html">unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.trace-segreg.html">untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-nehalem-xeon.wait-for-processor-reset.html">wait-for-processor-reset</a>
 – wait for a processor reset</li>
</ul>
<h2 id="rm-class-x86-nehalem-xeon.html:commands-for-interface-x86">
<a href="#rm-class-x86-nehalem-xeon.html:commands-for-interface-x86">Commands for interface x86</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86.break-vmread.html">break-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">break-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">trace-vmwrite</a>
 – trace VMCS updates</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">unbreak-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">unbreak-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">untrace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">untrace-vmwrite</a>
 – trace VMCS updates</li>
</ul>
<h2 id="rm-class-x86-nehalem-xeon.html:attributes">
<a href="#rm-class-x86-nehalem-xeon.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-nehalem-xeon.html:dt:auto_hyper_enabled"><a href="#rm-class-x86-nehalem-xeon.html:dt:auto_hyper_enabled">
<i>auto_hyper_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enables automatic detection of loops which can be hypersimulated.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:auto_hyper_loops"><a href="#rm-class-x86-nehalem-xeon.html:dt:auto_hyper_loops">
<i>auto_hyper_loops</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[iis]*]</code>
<br>{ffwd_steps, addr, precond} Information on automatically found hypersim loops.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:physical_memory"><a href="#rm-class-x86-nehalem-xeon.html:dt:physical_memory">
<i>physical_memory</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Physical memory space. Must implement memory-space, breakpoint and breakpoint_query_v2 interfaces.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ma_prot"><a href="#rm-class-x86-nehalem-xeon.html:dt:ma_prot">
<i>ma_prot</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>MP protocol. One of {'msi', 'ww', 'wwp'}</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:multicore_accelerator_enabled"><a href="#rm-class-x86-nehalem-xeon.html:dt:multicore_accelerator_enabled">
<i>multicore_accelerator_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Multicore Accelerator enabled for processor.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:mca_concurrency_mode"><a href="#rm-class-x86-nehalem-xeon.html:dt:mca_concurrency_mode">
<i>mca_concurrency_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Multicore Accelerator mode used by processor. One of Sim_Concurrency_Mode_Serialized (1), Sim_Concurrency_Mode_Serialized_Memory (2), or Sim_Concurrency_Mode_Full (4)</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:min_cacheline_size"><a href="#rm-class-x86-nehalem-xeon.html:dt:min_cacheline_size">
<i>min_cacheline_size</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:is_stalling"><a href="#rm-class-x86-nehalem-xeon.html:dt:is_stalling">
<i>is_stalling</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is currently stalling by request of a timing-model.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:stalling_info"><a href="#rm-class-x86-nehalem-xeon.html:dt:stalling_info">
<i>stalling_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iii]</code>
<br>If is_stalling is set, this contains information about the current memory operation.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:simulation_mode"><a href="#rm-class-x86-nehalem-xeon.html:dt:simulation_mode">
<i>simulation_mode</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The simulation mechanism used for the processor. One of the values of the simulation_mode_t enum.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:enabled_flag"><a href="#rm-class-x86-nehalem-xeon.html:dt:enabled_flag">
<i>enabled_flag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:non_architecturally_disabled"><a href="#rm-class-x86-nehalem-xeon.html:dt:non_architecturally_disabled">
<i>non_architecturally_disabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If true, the processor is disabled by explicit user action and will not execute instructions until re-enabled by user. No architectural transitions, such as resets, will re-enable it on their own.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:outside_memory_whitelist"><a href="#rm-class-x86-nehalem-xeon.html:dt:outside_memory_whitelist">
<i>outside_memory_whitelist</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i|[ii]|[iii]*]</code>
<br>((<i>address</i>, <i>length</i>, <i>hits</i>)*).<br>
<br>
List of physical address ranges that do not map to anything. <i>length</i> is the length of each interval in bytes. An interval with both <i>address</i> and <i>length</i> being 0 denotes the entire address space. <i>hits</i> is the number of times that particular interval has been accessed, and can be omitted when set.<br>
<br>
 Accesses to physical addresses with no targets will trigger a specific hap whose default action is to break the simulation. However, if the address falls into one of the ranges specified in this whitelist, the hap will <em>not</em> be triggered (but still being counted). The behavior in this scenario is architecture dependent. It may or may not trigger an architecture specific exception, and the simulation may or may not be interrupted.<br>
<br>
 See also the <tt>Core_Address_Not_Mapped</tt> hap.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ignore_page_failed_before"><a href="#rm-class-x86-nehalem-xeon.html:dt:ignore_page_failed_before">
<i>ignore_page_failed_before</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will keep trying to cache memory through direct memory even if it fails.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:current_context"><a href="#rm-class-x86-nehalem-xeon.html:dt:current_context">
<i>current_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context object</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:processor_number"><a href="#rm-class-x86-nehalem-xeon.html:dt:processor_number">
<i>processor_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:do_not_schedule"><a href="#rm-class-x86-nehalem-xeon.html:dt:do_not_schedule">
<i>do_not_schedule</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE to prevent this object from being scheduled by the cell.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cell"><a href="#rm-class-x86-nehalem-xeon.html:dt:cell">
<i>cell</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The cell this object clock/cpu belongs to</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:freerun_speed"><a href="#rm-class-x86-nehalem-xeon.html:dt:freerun_speed">
<i>freerun_speed</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Freerun speed. A value of 1.0 means realtime.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:freerun_min_ips"><a href="#rm-class-x86-nehalem-xeon.html:dt:freerun_min_ips">
<i>freerun_min_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Minimum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:freerun_max_ips"><a href="#rm-class-x86-nehalem-xeon.html:dt:freerun_max_ips">
<i>freerun_max_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Maximum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:freerun_enabled"><a href="#rm-class-x86-nehalem-xeon.html:dt:freerun_enabled">
<i>freerun_enabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Freerun mode enabled</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:frequency"><a href="#rm-class-x86-nehalem-xeon.html:dt:frequency">
<i>frequency</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]|o|[os]</code>
<br>Processor clock frequency in Hz, as a rational number [numerator, denominator], or as a frequency provider implementing the <tt>frequency</tt>. The legacy <tt>simple_dispatcher</tt> is also supported.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:freq_mhz"><a href="#rm-class-x86-nehalem-xeon.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i|f</code>
<br>Processor clock frequency in MHz.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:step_queue"><a href="#rm-class-x86-nehalem-xeon.html:dt:step_queue">
<i>step_queue</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:time_queue"><a href="#rm-class-x86-nehalem-xeon.html:dt:time_queue">
<i>time_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s|n,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:event_desc"><a href="#rm-class-x86-nehalem-xeon.html:dt:event_desc">
<i>event_desc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br> ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:steps"><a href="#rm-class-x86-nehalem-xeon.html:dt:steps">
<i>steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number steps executed since machine start.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cycles"><a href="#rm-class-x86-nehalem-xeon.html:dt:cycles">
<i>cycles</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time measured in cycles from machine start.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:step_per_cycle_mode"><a href="#rm-class-x86-nehalem-xeon.html:dt:step_per_cycle_mode">
<i>step_per_cycle_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:stall_time"><a href="#rm-class-x86-nehalem-xeon.html:dt:stall_time">
<i>stall_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of cycles the processor will stall</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:telemetry_providers"><a href="#rm-class-x86-nehalem-xeon.html:dt:telemetry_providers">
<i>telemetry_providers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects that provides telemetry for this core</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:shared_physical_memory"><a href="#rm-class-x86-nehalem-xeon.html:dt:shared_physical_memory">
<i>shared_physical_memory</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Points to the object representing the memory space shared between threads/cores. This is used to set up the monitoring to emulate MONITOR/MWAIT. If this is set to Nil, then MONITOR/MWAIT will time-out at the end of each time-quantum which is likely to result in non-optimal performance especially when the quantum is rather short.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:rax"><a href="#rm-class-x86-nehalem-xeon.html:dt:rax">
<i>rax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:rcx"><a href="#rm-class-x86-nehalem-xeon.html:dt:rcx">
<i>rcx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:rdx"><a href="#rm-class-x86-nehalem-xeon.html:dt:rdx">
<i>rdx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:rbx"><a href="#rm-class-x86-nehalem-xeon.html:dt:rbx">
<i>rbx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:rsp"><a href="#rm-class-x86-nehalem-xeon.html:dt:rsp">
<i>rsp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:rbp"><a href="#rm-class-x86-nehalem-xeon.html:dt:rbp">
<i>rbp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:rsi"><a href="#rm-class-x86-nehalem-xeon.html:dt:rsi">
<i>rsi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:rdi"><a href="#rm-class-x86-nehalem-xeon.html:dt:rdi">
<i>rdi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:r8"><a href="#rm-class-x86-nehalem-xeon.html:dt:r8">
<i>r8</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:r9"><a href="#rm-class-x86-nehalem-xeon.html:dt:r9">
<i>r9</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:r10"><a href="#rm-class-x86-nehalem-xeon.html:dt:r10">
<i>r10</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:r11"><a href="#rm-class-x86-nehalem-xeon.html:dt:r11">
<i>r11</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:r12"><a href="#rm-class-x86-nehalem-xeon.html:dt:r12">
<i>r12</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:r13"><a href="#rm-class-x86-nehalem-xeon.html:dt:r13">
<i>r13</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:r14"><a href="#rm-class-x86-nehalem-xeon.html:dt:r14">
<i>r14</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:r15"><a href="#rm-class-x86-nehalem-xeon.html:dt:r15">
<i>r15</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:rip"><a href="#rm-class-x86-nehalem-xeon.html:dt:rip">
<i>rip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Instruction pointer.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:activity_state"><a href="#rm-class-x86-nehalem-xeon.html:dt:activity_state">
<i>activity_state</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor activity state.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cr0"><a href="#rm-class-x86-nehalem-xeon.html:dt:cr0">
<i>cr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 0.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cr2"><a href="#rm-class-x86-nehalem-xeon.html:dt:cr2">
<i>cr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 2.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cr4"><a href="#rm-class-x86-nehalem-xeon.html:dt:cr4">
<i>cr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 4.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cr3"><a href="#rm-class-x86-nehalem-xeon.html:dt:cr3">
<i>cr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 3.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:xcr0"><a href="#rm-class-x86-nehalem-xeon.html:dt:xcr0">
<i>xcr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended control register 0 (XCR0).</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cs"><a href="#rm-class-x86-nehalem-xeon.html:dt:cs">
<i>cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ds"><a href="#rm-class-x86-nehalem-xeon.html:dt:ds">
<i>ds</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ss"><a href="#rm-class-x86-nehalem-xeon.html:dt:ss">
<i>ss</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>Segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>b</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpl"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpl">
<i>cpl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Current privilege level.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:es"><a href="#rm-class-x86-nehalem-xeon.html:dt:es">
<i>es</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:fs"><a href="#rm-class-x86-nehalem-xeon.html:dt:fs">
<i>fs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:gs"><a href="#rm-class-x86-nehalem-xeon.html:dt:gs">
<i>gs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:dr0"><a href="#rm-class-x86-nehalem-xeon.html:dt:dr0">
<i>dr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 0.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:dr1"><a href="#rm-class-x86-nehalem-xeon.html:dt:dr1">
<i>dr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 1.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:dr2"><a href="#rm-class-x86-nehalem-xeon.html:dt:dr2">
<i>dr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 2.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:dr3"><a href="#rm-class-x86-nehalem-xeon.html:dt:dr3">
<i>dr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 3.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:dr6"><a href="#rm-class-x86-nehalem-xeon.html:dt:dr6">
<i>dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 6.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:dr7"><a href="#rm-class-x86-nehalem-xeon.html:dt:dr7">
<i>dr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 7.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_debug_exception"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_debug_exception">
<i>pending_debug_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A debug exception is pending. Additional information about the exception is stored in pending_debug_exception_dr6.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_debug_exception_dr6"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_debug_exception_dr6">
<i>pending_debug_exception_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Valid if pending_debug_exception is non-zero. Attribute has the same format as the DR6 register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pdpte"><a href="#rm-class-x86-nehalem-xeon.html:dt:pdpte">
<i>pdpte</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{4}]</code>
<br>PDPTE registers.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:idtr_base"><a href="#rm-class-x86-nehalem-xeon.html:dt:idtr_base">
<i>idtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table base.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:idtr_limit"><a href="#rm-class-x86-nehalem-xeon.html:dt:idtr_limit">
<i>idtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table limit.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:gdtr_base"><a href="#rm-class-x86-nehalem-xeon.html:dt:gdtr_base">
<i>gdtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table base.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:gdtr_limit"><a href="#rm-class-x86-nehalem-xeon.html:dt:gdtr_limit">
<i>gdtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table limit.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:tr"><a href="#rm-class-x86-nehalem-xeon.html:dt:tr">
<i>tr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ldtr"><a href="#rm-class-x86-nehalem-xeon.html:dt:ldtr">
<i>ldtr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:eflags"><a href="#rm-class-x86-nehalem-xeon.html:dt:eflags">
<i>eflags</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Flag register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:mxcsr"><a href="#rm-class-x86-nehalem-xeon.html:dt:mxcsr">
<i>mxcsr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>XMM control register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:xmm"><a href="#rm-class-x86-nehalem-xeon.html:dt:xmm">
<i>xmm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>xmm_0_low</i>, <i>xmm_0_high</i>), ..., (<i>xmm_n_low</i>, <i>xmm_n_high</i>)). Each list represents one xmm register. The high quad word (bits 64-127) is in <i>xmmi_high</i> and the low quad word (bits 0-63) is in <i>xmmi_low</i>.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ymmu"><a href="#rm-class-x86-nehalem-xeon.html:dt:ymmu">
<i>ymmu</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>ymmu0_low</i>, <i>ymm0_high</i>), ..., (<i>ymmu15_low</i>, <i>ymmu15_high</i>)). Each list represents the two upper quad words of an ymm register. register. The high quad word (bits 192-255) is in <i>ymmi_high</i> and the low quad word (bits 128-191) is in <i>ymmi_low</i>.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:fpu_regs"><a href="#rm-class-x86-nehalem-xeon.html:dt:fpu_regs">
<i>fpu_regs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i{11}]{8}]</code>
<br>((empty, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9){8}). X86 floating point registers. The 8 80-bits registers is stored as a list of 11 bytes. The first byte tells if the register is empty (1) or not (0). The other bytes contain the register value with the lowest (least significant) bits in b0 and the highest (most significant bits in b9.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:fpu_control"><a href="#rm-class-x86-nehalem-xeon.html:dt:fpu_control">
<i>fpu_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU control register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:fpu_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:fpu_status">
<i>fpu_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU status register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:fpu_tag"><a href="#rm-class-x86-nehalem-xeon.html:dt:fpu_tag">
<i>fpu_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU tag word.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:fpu_last_instr_selector"><a href="#rm-class-x86-nehalem-xeon.html:dt:fpu_last_instr_selector">
<i>fpu_last_instr_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer selector.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:fpu_last_instr_pointer"><a href="#rm-class-x86-nehalem-xeon.html:dt:fpu_last_instr_pointer">
<i>fpu_last_instr_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer offset.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:fpu_last_opcode"><a href="#rm-class-x86-nehalem-xeon.html:dt:fpu_last_opcode">
<i>fpu_last_opcode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction opcode.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:fpu_last_operand_selector"><a href="#rm-class-x86-nehalem-xeon.html:dt:fpu_last_operand_selector">
<i>fpu_last_operand_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer selector.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:fpu_last_operand_pointer"><a href="#rm-class-x86-nehalem-xeon.html:dt:fpu_last_operand_pointer">
<i>fpu_last_operand_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer offset.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:temporary_interrupt_mask"><a href="#rm-class-x86-nehalem-xeon.html:dt:temporary_interrupt_mask">
<i>temporary_interrupt_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If non-zero, interrupts are temporarily disabled even though EFLAGS.IF may be set.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:block_init"><a href="#rm-class-x86-nehalem-xeon.html:dt:block_init">
<i>block_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:block_smi"><a href="#rm-class-x86-nehalem-xeon.html:dt:block_smi">
<i>block_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:block_nmi"><a href="#rm-class-x86-nehalem-xeon.html:dt:block_nmi">
<i>block_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:smm_base"><a href="#rm-class-x86-nehalem-xeon.html:dt:smm_base">
<i>smm_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMM base.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:in_smm"><a href="#rm-class-x86-nehalem-xeon.html:dt:in_smm">
<i>in_smm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set iff the processor is in system management mode.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:monitor_info"><a href="#rm-class-x86-nehalem-xeon.html:dt:monitor_info">
<i>monitor_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[bbi]</code>
<br>(armed, fired, address). Information about MONITOR. The MONITOR is armed if the first element in the list is true. The last element in the list contains the monitored physical address, and the second element indicates if the monitor has fired which means that the CPU should wake up.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:mwait_extensions"><a href="#rm-class-x86-nehalem-xeon.html:dt:mwait_extensions">
<i>mwait_extensions</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extensions passed to the MWAIT instruction through ECX.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:mwait_hints"><a href="#rm-class-x86-nehalem-xeon.html:dt:mwait_hints">
<i>mwait_hints</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Hints passed to the MWAIT instruction through EAX.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ext"><a href="#rm-class-x86-nehalem-xeon.html:dt:ext">
<i>ext</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A bit indicating if the current exception is external.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cr4_extension_mask"><a href="#rm-class-x86-nehalem-xeon.html:dt:cr4_extension_mask">
<i>cr4_extension_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Externally implemented cr4 bits.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:disabled_breakpoints_update_dr6"><a href="#rm-class-x86-nehalem-xeon.html:dt:disabled_breakpoints_update_dr6">
<i>disabled_breakpoints_update_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set to non-zero if you want debug breakpoints that are not enabled either through DR7.L nor DR7.G to still set the B bits in DR6.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:mxcsr_mask"><a href="#rm-class-x86-nehalem-xeon.html:dt:mxcsr_mask">
<i>mxcsr_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MXCSR mask (0 means 0xffbf).</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_init"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_init">
<i>pending_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending INIT</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_reset"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_reset">
<i>pending_reset</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending RESET</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_exception"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_exception">
<i>pending_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then an exception or interrupt is pending and will be delivered before the next instruction.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_exception_error_code_valid"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_exception_error_code_valid">
<i>pending_exception_error_code_valid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the pending exception has an error code.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_exception_set_rf"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_exception_set_rf">
<i>pending_exception_set_rf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the resume flag bit will be set in the pushed image of the flag register.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_exception_error_code"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_exception_error_code">
<i>pending_exception_error_code</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Error code to be delivered on the next pending exception if pending_exception_error_code_valid is set.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_exception_instruction_length"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_exception_instruction_length">
<i>pending_exception_instruction_length</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Length of pending trap instruction.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_exception_vector"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_exception_vector">
<i>pending_exception_vector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Pending interrupt or exception vector. Only valid if pending_exception is set.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_exception_type"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_exception_type">
<i>pending_exception_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Type of pending exception. </dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:waiting_interrupt"><a href="#rm-class-x86-nehalem-xeon.html:dt:waiting_interrupt">
<i>waiting_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If an interrupt is requested, but it cannot be immediately handled because interrupts are masked.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:waiting_device"><a href="#rm-class-x86-nehalem-xeon.html:dt:waiting_device">
<i>waiting_device</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The device that requested the waiting interrupt. Only valid when waiting_interrupt is non-zero.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:fpu_fopcode_compatibility_mode"><a href="#rm-class-x86-nehalem-xeon.html:dt:fpu_fopcode_compatibility_mode">
<i>fpu_fopcode_compatibility_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Fopcode compatibility sub-mode.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:a20mask"><a href="#rm-class-x86-nehalem-xeon.html:dt:a20mask">
<i>a20mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The a20mask.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:disable_block_merge"><a href="#rm-class-x86-nehalem-xeon.html:dt:disable_block_merge">
<i>disable_block_merge</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:port_space"><a href="#rm-class-x86-nehalem-xeon.html:dt:port_space">
<i>port_space</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>I/O space of the cpu targeted by the IN, INS, OUT, and OUTS instructions. Must implement either the <tt>port</tt> interface (typically an instance of the <tt>port-space</tt> class), or the <tt>lookup</tt> interface (typically an instance of the <tt>memory-space</tt> class).</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:apic"><a href="#rm-class-x86-nehalem-xeon.html:dt:apic">
<i>apic</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Local APIC this cpu is connected to.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_lahf64"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_lahf64">
<i>cpuid_lahf64</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>LAHF/SAHF support in 64-bit mode. Reported through CPUID function 80000001 in ECX bit 0.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:load_far_ptr_64"><a href="#rm-class-x86-nehalem-xeon.html:dt:load_far_ptr_64">
<i>load_far_ptr_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the load far pointer instructions are extended to 64-bit when executed with a 64-bit operand size. The default is FALSE, which treats 64-bit and 32-bit operand size the same.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:near_branches_64"><a href="#rm-class-x86-nehalem-xeon.html:dt:near_branches_64">
<i>near_branches_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Determines how near branches are handled in 64-bit mode. If the attribute is TRUE, then the operand size is fixed at 64-bits, while the default value of FALSE allows an override to 16 bits.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:one_step_per_string_instruction"><a href="#rm-class-x86-nehalem-xeon.html:dt:one_step_per_string_instruction">
<i>one_step_per_string_instruction</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, each un-interrupted run of a repeated string instruction (CMPS, LODS, MOVS, SCAS, STOS) will be counted as a single step as compared to each iteration being a step in the default model. Due to how instruction counting works in the hardware performance counters, this attribute must be set to TRUE for VMP to work. Setting this attribute to FALSE will disable VMP.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:null_clear_base_and_limit"><a href="#rm-class-x86-nehalem-xeon.html:dt:null_clear_base_and_limit">
<i>null_clear_base_and_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, a load of a NULL selector to a segment register will clear the base and limit values.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:mov_default32"><a href="#rm-class-x86-nehalem-xeon.html:dt:mov_default32">
<i>mov_default32</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, movs to or from control and debug registers will default to 32-bits in 64-bit mode. If FALSE (which is the default value), such moves will be fixed at 64-bits.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:skip_canonical_logical_check"><a href="#rm-class-x86-nehalem-xeon.html:dt:skip_canonical_logical_check">
<i>skip_canonical_logical_check</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, no canonical check is performed on the logical address during address translation. A canonical check is always performed on the linear address, regardless of the setting of this attribute. The default value is FALSE, performing canonical checks on both the logical and linear addresses.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:debug_len_10b_8_bytes"><a href="#rm-class-x86-nehalem-xeon.html:dt:debug_len_10b_8_bytes">
<i>debug_len_10b_8_bytes</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the 10b length encoding in DR7 is taken to mean 8 bytes. If it is false, then 10b means 8 bytes in long mode, but only one byte in legacy mode.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:seg_push_zero_pad"><a href="#rm-class-x86-nehalem-xeon.html:dt:seg_push_zero_pad">
<i>seg_push_zero_pad</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (which is the default), then segment register push instructions will pad the push with zero bytes up to the width of the push. If false, then that memory will be kept untouched.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:allow_tss_bios_workaround"><a href="#rm-class-x86-nehalem-xeon.html:dt:allow_tss_bios_workaround">
<i>allow_tss_bios_workaround</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, which is the default, then VMP is allowed to modify the initial CPU state slightly in order to work around a BIOS problem causing hard host crashes. The workaround consist of using a 32-bit TSS instead of a 16-bit TSS after CPU reset. If this attribute is set to FALSE, then VMP will be disabled whenever a 16-bit TSS is loaded.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:sp_mask_non64"><a href="#rm-class-x86-nehalem-xeon.html:dt:sp_mask_non64">
<i>sp_mask_non64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the stack pointer will be masked to 32-bits after the 16-byte alignment when an exception is taken from a mode other than 64-bit mode while operating in long mode.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:lar_ldt_lm_invalid"><a href="#rm-class-x86-nehalem-xeon.html:dt:lar_ldt_lm_invalid">
<i>lar_ldt_lm_invalid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the LDT segment type will not be considered valid for the LAR instruction while operating in long mode.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:far_call_jmp_64"><a href="#rm-class-x86-nehalem-xeon.html:dt:far_call_jmp_64">
<i>far_call_jmp_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, far call and jmp instructions will have a 64-bit offset when the operand size is 64-bits. If FALSE, then the offset will be 32-bits with both 32-bit and 64-bit operand size.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pause_slow_cycles"><a href="#rm-class-x86-nehalem-xeon.html:dt:pause_slow_cycles">
<i>pause_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the PAUSE instruction. This additional stall is there to allow execution of spin-locks to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:rdtsc_slow_cycles"><a href="#rm-class-x86-nehalem-xeon.html:dt:rdtsc_slow_cycles">
<i>rdtsc_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the RDTSC and RDTSCP instructions. This additional stall is there to allow time expiration loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:port_io_slow_cycles"><a href="#rm-class-x86-nehalem-xeon.html:dt:port_io_slow_cycles">
<i>port_io_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for port-mapped I/O. This additional stall is there to allow I/O poll loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:inject_vmexit"><a href="#rm-class-x86-nehalem-xeon.html:dt:inject_vmexit">
<i>inject_vmexit</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>i</code>
<br>Force a VMEXIT from VMX mode.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_vmx"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_vmx">
<i>cpuid_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>VMX feature as reported through CPUID function 1 ECX bit 5.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vmx_mode"><a href="#rm-class-x86-nehalem-xeon.html:dt:vmx_mode">
<i>vmx_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode. 0: Not in VMX operation. 1: In VMX root operation. 2: In VMX non-root operation.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:current_vmcs_ptr"><a href="#rm-class-x86-nehalem-xeon.html:dt:current_vmcs_ptr">
<i>current_vmcs_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode current VMCS pointer.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vmxon_ptr"><a href="#rm-class-x86-nehalem-xeon.html:dt:vmxon_ptr">
<i>vmxon_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMXON pointer.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vmx_pending_exit"><a href="#rm-class-x86-nehalem-xeon.html:dt:vmx_pending_exit">
<i>vmx_pending_exit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|i</code>
<br>Pending VMX exit reason. See appendix A of the VMX specification for encoding. Nil if no VMX exit is pending.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vmcs_layout"><a href="#rm-class-x86-nehalem-xeon.html:dt:vmcs_layout">
<i>vmcs_layout</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[isiii]*]</code>
<br>Exports the implementation specific layout of the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing) area. This information can be used to display the current VMCS status, as well as to track changes in the VMCS. Sublist format (<i>index</i>, <i>name</i>, <i>size</i>, <i>offset</i>, <i>attr</i>). A field is stored as a <i>size</i> byte integer at <i>offset</i> in the VMCS.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vmcs_content"><a href="#rm-class-x86-nehalem-xeon.html:dt:vmcs_content">
<i>vmcs_content</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>The register content of the currently loaded Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). Not valid if current_vmcs_ptr is not valid. Not all VMCS fields are necessarily present in this attribute since they are not kept in CPU registers. Remaining fields will be in the VMCS memory area.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vmcs_launch_state"><a href="#rm-class-x86-nehalem-xeon.html:dt:vmcs_launch_state">
<i>vmcs_launch_state</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>VMCS launch state.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:block_virtual_nmi"><a href="#rm-class-x86-nehalem-xeon.html:dt:block_virtual_nmi">
<i>block_virtual_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Virtual NMIs blocking.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_sse3"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_sse3">
<i>cpuid_sse3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE3. Reported through CPUID function 1 ECX bit 0.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_monitor"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_monitor">
<i>cpuid_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for MONITOR. Reported through CPUID function 1 ECX bit 3.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_ssse3"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_ssse3">
<i>cpuid_ssse3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSSE3. Reported through CPUID function 1 ECX bit 9.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_sse4_1"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_sse4_1">
<i>cpuid_sse4_1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE4.1. Reported through CPUID function 1 ECX bit 19.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_sse4_2"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_sse4_2">
<i>cpuid_sse4_2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE4.2. Reported through CPUID function 1 ECX bit 20.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_vendor_id"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_vendor_id">
<i>cpuid_vendor_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Vendor ID string for CPUID.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_extended_family"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_extended_family">
<i>cpuid_extended_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended family for CPUID.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_extended_model"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_extended_model">
<i>cpuid_extended_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended model for CPUID.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_family"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_family">
<i>cpuid_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Family for CPUID.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_model"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_model">
<i>cpuid_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Model for CPUID.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_stepping"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_stepping">
<i>cpuid_stepping</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stepping for CPUID.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_brand_id"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_brand_id">
<i>cpuid_brand_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Brand ID for CPUID.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_clflush_size"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_clflush_size">
<i>cpuid_clflush_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Size of CLFLUSH as reported by CPUID.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_logical_processor_count"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_logical_processor_count">
<i>cpuid_logical_processor_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Count of logical processors for CPUID. Setting this to non-zero will enable the HTT feature bit (bit 28).</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_thread_level_apic_id_shift_count"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_thread_level_apic_id_shift_count">
<i>cpuid_thread_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the thread level in CPUID. If left at the default value of 0, a count just large enough to represent the threads in the core will be used.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_core_level_apic_id_shift_count"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_core_level_apic_id_shift_count">
<i>cpuid_core_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the core level in CPUID. The shift count at the thread level will be added to calculate the second 0xB sub-leaf shift count. If left at the default value of 0, a count just large enough to represent the cores in the package.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_physical_apic_id"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_physical_apic_id">
<i>cpuid_physical_apic_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Physical local APIC ID for CPUID.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_2_eax"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_2_eax">
<i>cpuid_2_eax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EAX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_2_ebx"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_2_ebx">
<i>cpuid_2_ebx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EBX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_2_ecx"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_2_ecx">
<i>cpuid_2_ecx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in ECX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_2_edx"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_2_edx">
<i>cpuid_2_edx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EDX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_processor_name"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_processor_name">
<i>cpuid_processor_name</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Processor name for CPUID.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_l2_cache_size_kb"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_l2_cache_size_kb">
<i>cpuid_l2_cache_size_kb</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_l2_cache_assoc"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_l2_cache_assoc">
<i>cpuid_l2_cache_assoc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_l2_cache_lines_per_tag"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_l2_cache_lines_per_tag">
<i>cpuid_l2_cache_lines_per_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_l2_cache_line_size"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_l2_cache_line_size">
<i>cpuid_l2_cache_line_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_monitor_min_size"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_monitor_min_size">
<i>cpuid_monitor_min_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Smallest monitor granularity. This is the size used in the monitor implementation.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_monitor_max_size"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_monitor_max_size">
<i>cpuid_monitor_max_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Largest monitor granularity. This is reported through CPUID, but not used in the implementation.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_mwait_int_break_support"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_mwait_int_break_support">
<i>cpuid_mwait_int_break_support</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Support for MWAIT break on interrupts even if disabled.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:smi_count"><a href="#rm-class-x86-nehalem-xeon.html:dt:smi_count">
<i>smi_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Counts the number of occurrences of the SMM.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:smm_handler"><a href="#rm-class-x86-nehalem-xeon.html:dt:smm_handler">
<i>smm_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o|[os]</code>
<br>Object implementing the x86_smm interface.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:last_io"><a href="#rm-class-x86-nehalem-xeon.html:dt:last_io">
<i>last_io</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iiii]</code>
<br>Information about last IO instruction (pc, lin_addr, iinfo, step_count).</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:a20_inhibited"><a href="#rm-class-x86-nehalem-xeon.html:dt:a20_inhibited">
<i>a20_inhibited</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>A20 will be always lowered if this flag is set.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:latch_init"><a href="#rm-class-x86-nehalem-xeon.html:dt:latch_init">
<i>latch_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT is currently latched.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:latch_smi"><a href="#rm-class-x86-nehalem-xeon.html:dt:latch_smi">
<i>latch_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI is currently latched.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:latch_nmi"><a href="#rm-class-x86-nehalem-xeon.html:dt:latch_nmi">
<i>latch_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI is currently latched.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:use_halt_steps"><a href="#rm-class-x86-nehalem-xeon.html:dt:use_halt_steps">
<i>use_halt_steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Advance the step counter as well as the cycle counter when the CPU is idle. Defaults to FALSE.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:threads"><a href="#rm-class-x86-nehalem-xeon.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o{1}]|[o{2}]|[o{3}]|[o{4}]|n</code>
<br>List of Simics processors representing threads in the physical processor core. Needs to point to objects of the same class as for the object where the attribute is being set.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:package_group"><a href="#rm-class-x86-nehalem-xeon.html:dt:package_group">
<i>package_group</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The first Simics processor contained in the same multicore package. Used for shared MSR:s. Needs to point to a processor of the same class.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:access_type_name"><a href="#rm-class-x86-nehalem-xeon.html:dt:access_type_name">
<i>access_type_name</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br>Get string describing the specified access type (x86_access_type_t).</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ferr_target"><a href="#rm-class-x86-nehalem-xeon.html:dt:ferr_target">
<i>ferr_target</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Object to which the FERR pin (used for external x87 exception emulation) is connected.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ferr_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:ferr_status">
<i>ferr_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ferr output pin.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ignne_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:ignne_status">
<i>ignne_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ignne input pin.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cstate_listeners"><a href="#rm-class-x86-nehalem-xeon.html:dt:cstate_listeners">
<i>cstate_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on C-state change. Must implement the x86_cstate_notification interface.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cstate"><a href="#rm-class-x86-nehalem-xeon.html:dt:cstate">
<i>cstate</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]</code>
<br>C-state</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:smm_listeners"><a href="#rm-class-x86-nehalem-xeon.html:dt:smm_listeners">
<i>smm_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on transitions in or out of system management mode (SMM). Must implement the x86_smm_notification interface.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:tlb"><a href="#rm-class-x86-nehalem-xeon.html:dt:tlb">
<i>tlb</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Object handling the TLBs for this CPU.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:exception_error_code"><a href="#rm-class-x86-nehalem-xeon.html:dt:exception_error_code">
<i>exception_error_code</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Error code for the current exception. Only valid when read from the <tt>Core_Exception</tt> hap. This attribute is undefined for exceptions that do not have an error code.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:exception_description"><a href="#rm-class-x86-nehalem-xeon.html:dt:exception_description">
<i>exception_description</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Description of current exception. Only valid when read from the <tt>Core_Exception</tt> hap. The value can be <tt>Nil</tt> in which case the exception number, source, and optional error code can be used to gain an understanding of why the exception triggered.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_compatible_config"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_compatible_config">
<i>vm_compatible_config</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>This attribute should be set to TRUE if the machine configuration is VMP compatible.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_block_cnt"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_block_cnt">
<i>vm_block_cnt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Execution with VMP will be prevented if this attribute is non-zero. This attribute should normally be modified using the x86_vmp_control interface.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_break_step"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_break_step">
<i>vm_break_step</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If set to non-zero, the VM-monitor will silently break execution as soon as possible after the specified step without impacting the normal execution flow.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_stepi_dbg"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_stepi_dbg">
<i>vm_stepi_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If set, VMP kernel module will use Monitor Trap Flag to single-step (for debugging purposes).</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_debug_trace"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_debug_trace">
<i>vm_debug_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, the VMP kernel module will collect VMX traces. If 2, logging will occur to the console or to a file.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_step_threshold"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_step_threshold">
<i>vm_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Threshold below which the monitor is not used.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_autohyper_step_threshold"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_autohyper_step_threshold">
<i>vm_autohyper_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Do not enter VMP if fewer steps has been executed since last time autohyper triggered (since the execution is likely handled by autohyper again). Default 30 steps.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:system"><a href="#rm-class-x86-nehalem-xeon.html:dt:system">
<i>system</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>System object.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cpuid_list"><a href="#rm-class-x86-nehalem-xeon.html:dt:cpuid_list">
<i>cpuid_list</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects implementing the x86_cpuid interface. These objects are called in the order of registration after the magic instruction handler but before internal CPUID implementation</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_start_up"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_start_up">
<i>pending_start_up</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, a startup IPI is pending.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:pending_start_up_address"><a href="#rm-class-x86-nehalem-xeon.html:dt:pending_start_up_address">
<i>pending_start_up_address</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The address to start on if there is a pending startup IPI.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_aperf"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_aperf">
<i>msr_aperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the APERF MSR.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mperf"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mperf">
<i>msr_mperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the MPERF MSR.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:tsc_invariant_freq"><a href="#rm-class-x86-nehalem-xeon.html:dt:tsc_invariant_freq">
<i>tsc_invariant_freq</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Rate at which TSC (if TSC invariant feature supported) and IA32_MPERF MSR are incremented in cycles/second.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:break_on_triple_fault"><a href="#rm-class-x86-nehalem-xeon.html:dt:break_on_triple_fault">
<i>break_on_triple_fault</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will stop execution if there is a triple fault. Set to FALSE to not stop on triple fault.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cache_flush_handler"><a href="#rm-class-x86-nehalem-xeon.html:dt:cache_flush_handler">
<i>cache_flush_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Object implementing the x86_cache_flush interface.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ucode_signature"><a href="#rm-class-x86-nehalem-xeon.html:dt:ucode_signature">
<i>ucode_signature</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Can be either: None - no microcode update has happened since #RESET or an integer - microcode signature after the update.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:enable_effective_memory_type_calculation"><a href="#rm-class-x86-nehalem-xeon.html:dt:enable_effective_memory_type_calculation">
<i>enable_effective_memory_type_calculation</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the effective memory type field of memory transactions will always be calculated for all non-inquiry accesses. If FALSE, the effective memory type field may be left as X86_None.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:cstar"><a href="#rm-class-x86-nehalem-xeon.html:dt:cstar">
<i>cstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_aperf"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_aperf">
<i>ia32_aperf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Actual Performance Frequency Clock Count</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_bios_sign_id"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_bios_sign_id">
<i>ia32_bios_sign_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Signature ID</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_bios_updt_trig"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_bios_updt_trig">
<i>ia32_bios_updt_trig</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Trigger Register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_clock_modulation"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_clock_modulation">
<i>ia32_clock_modulation</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Clock Modulation</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_cr_pat"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_cr_pat">
<i>ia32_cr_pat</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA32_CR_PAT</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_debugctl"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_debugctl">
<i>ia32_debugctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug Control</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ds_area"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ds_area">
<i>ia32_ds_area</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>DS Save Area</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_efer"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_efer">
<i>ia32_efer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended Feature Enables</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_cur_count"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_cur_count">
<i>ia32_ext_xapic_cur_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Current Count register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_div_conf"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_div_conf">
<i>ia32_ext_xapic_div_conf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Divide Configuration register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_eoi"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_eoi">
<i>ia32_ext_xapic_eoi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC EOI register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_esr"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_esr">
<i>ia32_ext_xapic_esr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Error Status register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_icr"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_icr">
<i>ia32_ext_xapic_icr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Command register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_init_count"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_init_count">
<i>ia32_ext_xapic_init_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Initial Count register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr0">
<i>ia32_ext_xapic_irr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [31:0]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr1">
<i>ia32_ext_xapic_irr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [63:32]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr2">
<i>ia32_ext_xapic_irr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [95:64]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr3"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr3">
<i>ia32_ext_xapic_irr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [127:96]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr4"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr4">
<i>ia32_ext_xapic_irr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [159:128]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr5"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr5">
<i>ia32_ext_xapic_irr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [191:160]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr6"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr6">
<i>ia32_ext_xapic_irr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [223:192]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr7"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_irr7">
<i>ia32_ext_xapic_irr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [255:224]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr0">
<i>ia32_ext_xapic_isr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [31:0]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr1">
<i>ia32_ext_xapic_isr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [63:32]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr2">
<i>ia32_ext_xapic_isr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [95:64]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr3"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr3">
<i>ia32_ext_xapic_isr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [127:96]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr4"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr4">
<i>ia32_ext_xapic_isr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [159:128]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr5"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr5">
<i>ia32_ext_xapic_isr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [191:160]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr6"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr6">
<i>ia32_ext_xapic_isr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [223:192]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr7"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_isr7">
<i>ia32_ext_xapic_isr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [255:224]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_ldr"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_ldr">
<i>ia32_ext_xapic_ldr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Logical Destination register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_cmci"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_cmci">
<i>ia32_ext_xapic_lvt_cmci</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Corrected Machine Check Interrupt register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_error"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_error">
<i>ia32_ext_xapic_lvt_error</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Error register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_lint0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_lint0">
<i>ia32_ext_xapic_lvt_lint0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT LINT0 register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_lint1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_lint1">
<i>ia32_ext_xapic_lvt_lint1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT LINT1 register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_pmi"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_pmi">
<i>ia32_ext_xapic_lvt_pmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Performance Monitor register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_thermal"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_thermal">
<i>ia32_ext_xapic_lvt_thermal</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Thermal Sensor Interrupt register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_timer"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_lvt_timer">
<i>ia32_ext_xapic_lvt_timer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Timer Interrupt register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_ppr"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_ppr">
<i>ia32_ext_xapic_ppr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Processor Priority register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_self_ipi"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_self_ipi">
<i>ia32_ext_xapic_self_ipi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Self IPI register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_sivr"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_sivr">
<i>ia32_ext_xapic_sivr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Spurious Interrupt Vector register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr0">
<i>ia32_ext_xapic_tmr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [31:0]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr1">
<i>ia32_ext_xapic_tmr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [63:32]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr2">
<i>ia32_ext_xapic_tmr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [95:64]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr3"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr3">
<i>ia32_ext_xapic_tmr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [127:96]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr4"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr4">
<i>ia32_ext_xapic_tmr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [159:128]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr5"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr5">
<i>ia32_ext_xapic_tmr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [191:160]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr6"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr6">
<i>ia32_ext_xapic_tmr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [223:192]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr7"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tmr7">
<i>ia32_ext_xapic_tmr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [255:224]</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tpr"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_tpr">
<i>ia32_ext_xapic_tpr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Task Priority register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_version"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapic_version">
<i>ia32_ext_xapic_version</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Version register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapicid"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_ext_xapicid">
<i>ia32_ext_xapicid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC ID register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_feature_control"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_feature_control">
<i>ia32_feature_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control Features in Intel64 processor</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_fixed_ctr0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_fixed_ctr0">
<i>ia32_fixed_ctr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 0</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_fixed_ctr1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_fixed_ctr1">
<i>ia32_fixed_ctr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 1</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_fixed_ctr2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_fixed_ctr2">
<i>ia32_fixed_ctr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 2</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_fixed_ctr_ctrl"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_fixed_ctr_ctrl">
<i>ia32_fixed_ctr_ctrl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function-Counter Control Register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_fmask"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_fmask">
<i>ia32_fmask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Flag Mask</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_fs_base"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_fs_base">
<i>ia32_fs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of FS</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_gs_base"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_gs_base">
<i>ia32_gs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of GS</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_kernel_gs_base"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_kernel_gs_base">
<i>ia32_kernel_gs_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Swap Target of BASE Address of GS</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_lstar"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_lstar">
<i>ia32_lstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA-32e Mode System Call Target Address</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc0_addr"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc0_addr">
<i>ia32_mc0_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_ADDR</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc0_ctl"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc0_ctl">
<i>ia32_mc0_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_CTL</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc0_ctl2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc0_ctl2">
<i>ia32_mc0_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc0_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc0_status">
<i>ia32_mc0_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_STATUS</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc1_addr"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc1_addr">
<i>ia32_mc1_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_ADDR</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc1_ctl"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc1_ctl">
<i>ia32_mc1_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_CTL</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc1_ctl2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc1_ctl2">
<i>ia32_mc1_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc1_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc1_status">
<i>ia32_mc1_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_STATUS</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc2_addr"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc2_addr">
<i>ia32_mc2_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_ADDR</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc2_ctl"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc2_ctl">
<i>ia32_mc2_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_CTL</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc2_ctl2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc2_ctl2">
<i>ia32_mc2_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc2_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc2_status">
<i>ia32_mc2_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_STATUS</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc3_ctl2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc3_ctl2">
<i>ia32_mc3_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc4_ctl2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc4_ctl2">
<i>ia32_mc4_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc5_ctl2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc5_ctl2">
<i>ia32_mc5_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc6_ctl2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc6_ctl2">
<i>ia32_mc6_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc7_ctl2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc7_ctl2">
<i>ia32_mc7_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc7_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc7_status">
<i>ia32_mc7_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc8_ctl2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc8_ctl2">
<i>ia32_mc8_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mc8_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mc8_status">
<i>ia32_mc8_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mcg_cap"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mcg_cap">
<i>ia32_mcg_cap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Machine Check Capability</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mcg_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mcg_status">
<i>ia32_mcg_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Machine Check Status</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_misc_enable"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_misc_enable">
<i>ia32_misc_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Enable Misc. Processor Features</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_monitor_filter_size"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_monitor_filter_size">
<i>ia32_monitor_filter_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Monitor/Mwait Address Range Determination</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mperf"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mperf">
<i>ia32_mperf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Maximum Performance Frequency Clock Count</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_def_type"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_def_type">
<i>ia32_mtrr_def_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Default Memory Types</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_16k_80000"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_16k_80000">
<i>ia32_mtrr_fix_16k_80000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix16K_80000</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_16k_a0000"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_16k_a0000">
<i>ia32_mtrr_fix_16k_a0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix16K_A0000</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_c0000"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_c0000">
<i>ia32_mtrr_fix_4k_c0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_C0000</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_c8000"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_c8000">
<i>ia32_mtrr_fix_4k_c8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_C8000</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_d0000"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_d0000">
<i>ia32_mtrr_fix_4k_d0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_D0000</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_d8000"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_d8000">
<i>ia32_mtrr_fix_4k_d8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_D8000</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_e0000"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_e0000">
<i>ia32_mtrr_fix_4k_e0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_E0000</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_e8000"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_e8000">
<i>ia32_mtrr_fix_4k_e8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_E8000</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_f0000"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_f0000">
<i>ia32_mtrr_fix_4k_f0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_F0000</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_f8000"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_4k_f8000">
<i>ia32_mtrr_fix_4k_f8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_F8000</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_64k_00000"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_fix_64k_00000">
<i>ia32_mtrr_fix_64k_00000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix64K_00000</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase0">
<i>ia32_mtrr_physbase0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase0</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase1">
<i>ia32_mtrr_physbase1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase1</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase2">
<i>ia32_mtrr_physbase2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase2</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase3"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase3">
<i>ia32_mtrr_physbase3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase3</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase4"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase4">
<i>ia32_mtrr_physbase4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase4</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase5"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase5">
<i>ia32_mtrr_physbase5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase5</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase6"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase6">
<i>ia32_mtrr_physbase6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase6</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase7"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physbase7">
<i>ia32_mtrr_physbase7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase7</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask0">
<i>ia32_mtrr_physmask0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask0</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask1">
<i>ia32_mtrr_physmask1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask1</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask2">
<i>ia32_mtrr_physmask2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask2</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask3"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask3">
<i>ia32_mtrr_physmask3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask3</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask4"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask4">
<i>ia32_mtrr_physmask4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask4</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask5"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask5">
<i>ia32_mtrr_physmask5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask5</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask6"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask6">
<i>ia32_mtrr_physmask6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask6</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask7"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrr_physmask7">
<i>ia32_mtrr_physmask7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask7</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_mtrrcap"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_mtrrcap">
<i>ia32_mtrrcap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRR Capability</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_p5_mc_addr"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_p5_mc_addr">
<i>ia32_p5_mc_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_p5_mc_type"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_p5_mc_type">
<i>ia32_p5_mc_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_pebs_enable"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_pebs_enable">
<i>ia32_pebs_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>PEBS Control</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_perf_capabilities"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_perf_capabilities">
<i>ia32_perf_capabilities</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_perf_ctl"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_perf_ctl">
<i>ia32_perf_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_perf_global_ctrl"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_perf_global_ctrl">
<i>ia32_perf_global_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Performance Counter Control</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_perf_global_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_perf_global_status">
<i>ia32_perf_global_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Performance Counter Status</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_perf_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_perf_status">
<i>ia32_perf_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_perfevtsel0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_perfevtsel0">
<i>ia32_perfevtsel0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance Event Select Register 0</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_perfevtsel1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_perfevtsel1">
<i>ia32_perfevtsel1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance Event Select Register 1</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_perfevtsel2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_perfevtsel2">
<i>ia32_perfevtsel2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_perfevtsel3"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_perfevtsel3">
<i>ia32_perfevtsel3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_platform_id"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_platform_id">
<i>ia32_platform_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Platform ID</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_pmc0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_pmc0">
<i>ia32_pmc0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_pmc1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_pmc1">
<i>ia32_pmc1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_pmc2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_pmc2">
<i>ia32_pmc2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_pmc3"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_pmc3">
<i>ia32_pmc3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_reserved_194"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_reserved_194">
<i>ia32_reserved_194</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reserved MSR at 0x194</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_smm_mca_cap"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_smm_mca_cap">
<i>ia32_smm_mca_cap</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>EFI_MSR_SMM_MCA_CAP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_smrr_physbase"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_smrr_physbase">
<i>ia32_smrr_physbase</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_smrr_physmask"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_smrr_physmask">
<i>ia32_smrr_physmask</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_star"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_star">
<i>ia32_star</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Target Address</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_sysenter_cs"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_sysenter_cs">
<i>ia32_sysenter_cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_CS_MSR</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_sysenter_eip"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_sysenter_eip">
<i>ia32_sysenter_eip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_EIP_MSR</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_sysenter_esp"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_sysenter_esp">
<i>ia32_sysenter_esp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_ESP_MSR</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_therm_interrupt"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_therm_interrupt">
<i>ia32_therm_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Interrupt Control</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_therm_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_therm_status">
<i>ia32_therm_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor Status</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_time_stamp_counter"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_time_stamp_counter">
<i>ia32_time_stamp_counter</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time-Stamp Counter</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_tsc_aux"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_tsc_aux">
<i>ia32_tsc_aux</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>AUXILIARY TSC Signature</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_130"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_130">
<i>ia32_unknown_130</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x130</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_131"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_131">
<i>ia32_unknown_131</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x131</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_178"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_178">
<i>ia32_unknown_178</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x178</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_19d"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_19d">
<i>ia32_unknown_19d</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x19d</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1a4"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1a4">
<i>ia32_unknown_1a4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1a4</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1a7"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1a7">
<i>ia32_unknown_1a7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1a7</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1aa"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1aa">
<i>ia32_unknown_1aa</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1aa</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1ac"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1ac">
<i>ia32_unknown_1ac</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1ac</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1c6"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1c6">
<i>ia32_unknown_1c6</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1c6</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1db"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1db">
<i>ia32_unknown_1db</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1db</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1dc"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1dc">
<i>ia32_unknown_1dc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1dc</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1f0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1f0">
<i>ia32_unknown_1f0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1f0</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1f1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1f1">
<i>ia32_unknown_1f1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1f1</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1fc"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_1fc">
<i>ia32_unknown_1fc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1fc</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_2a"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_2a">
<i>ia32_unknown_2a</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2a</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_2d"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_2d">
<i>ia32_unknown_2d</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2d</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_2e"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_2e">
<i>ia32_unknown_2e</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2e</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_2e0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_2e0">
<i>ia32_unknown_2e0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2e0</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_300"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_300">
<i>ia32_unknown_300</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x300</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_33"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_33">
<i>ia32_unknown_33</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x33</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_35"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_35">
<i>ia32_unknown_35</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x35</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_398"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_398">
<i>ia32_unknown_398</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x398</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_399"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_399">
<i>ia32_unknown_399</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x399</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_39a"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_39a">
<i>ia32_unknown_39a</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x39a</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_3d0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_3d0">
<i>ia32_unknown_3d0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d0</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_3d1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_3d1">
<i>ia32_unknown_3d1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d1</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_3d8"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_3d8">
<i>ia32_unknown_3d8</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d8</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_3d9"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_3d9">
<i>ia32_unknown_3d9</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d9</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_3fe"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_3fe">
<i>ia32_unknown_3fe</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3fe</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_4b"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_4b">
<i>ia32_unknown_4b</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4b</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_9b"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_9b">
<i>ia32_unknown_9b</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x9b</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_e2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_e2">
<i>ia32_unknown_e2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe2</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_e4"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_unknown_e4">
<i>ia32_unknown_e4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe4</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_basic"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_basic">
<i>ia32_vmx_basic</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Basic VMX Capabilities</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_cr0_fixed0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_cr0_fixed0">
<i>ia32_vmx_cr0_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 0</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_cr0_fixed1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_cr0_fixed1">
<i>ia32_vmx_cr0_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 1</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_cr4_fixed0"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_cr4_fixed0">
<i>ia32_vmx_cr4_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 0</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_cr4_fixed1"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_cr4_fixed1">
<i>ia32_vmx_cr4_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 1</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_entry_ctls"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_entry_ctls">
<i>ia32_vmx_entry_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-entry Controls</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_ept_vpid_cap"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_ept_vpid_cap">
<i>ia32_vmx_ept_vpid_cap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of EPT and VPID</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_exit_ctls"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_exit_ctls">
<i>ia32_vmx_exit_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-exit Controls</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_misc"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_misc">
<i>ia32_vmx_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Miscellaneous VMX Capabilities</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_pinbased_ctls"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_pinbased_ctls">
<i>ia32_vmx_pinbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Pin-based VM-execution Controls</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_procbased_ctls"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_procbased_ctls">
<i>ia32_vmx_procbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Primary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_procbased_ctls2"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_procbased_ctls2">
<i>ia32_vmx_procbased_ctls2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Secondary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_true_entry_ctls"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_true_entry_ctls">
<i>ia32_vmx_true_entry_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-entry Controls</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_true_exit_ctls"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_true_exit_ctls">
<i>ia32_vmx_true_exit_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-exit Controls</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_true_pinbased_ctls"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_true_pinbased_ctls">
<i>ia32_vmx_true_pinbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Pin-based VM-execution Controls</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_true_procbased_ctls"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_true_procbased_ctls">
<i>ia32_vmx_true_procbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Primary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_vmcs_enum"><a href="#rm-class-x86-nehalem-xeon.html:dt:ia32_vmx_vmcs_enum">
<i>ia32_vmx_vmcs_enum</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VMCS Field Enumeration</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:mc0_misc"><a href="#rm-class-x86-nehalem-xeon.html:dt:mc0_misc">
<i>mc0_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:mc1_misc"><a href="#rm-class-x86-nehalem-xeon.html:dt:mc1_misc">
<i>mc1_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_core_c3_residency"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_core_c3_residency">
<i>msr_core_c3_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_core_c6_residency"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_core_c6_residency">
<i>msr_core_c6_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_gq_snoop_mesf"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_gq_snoop_mesf">
<i>msr_gq_snoop_mesf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_0_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_0_from_ip">
<i>msr_lastbranch_0_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_0_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_0_to_ip">
<i>msr_lastbranch_0_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_10_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_10_from_ip">
<i>msr_lastbranch_10_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_10_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_10_to_ip">
<i>msr_lastbranch_10_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_11_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_11_from_ip">
<i>msr_lastbranch_11_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_11_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_11_to_ip">
<i>msr_lastbranch_11_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_12_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_12_from_ip">
<i>msr_lastbranch_12_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_12_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_12_to_ip">
<i>msr_lastbranch_12_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_13_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_13_from_ip">
<i>msr_lastbranch_13_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_13_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_13_to_ip">
<i>msr_lastbranch_13_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_14_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_14_from_ip">
<i>msr_lastbranch_14_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_14_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_14_to_ip">
<i>msr_lastbranch_14_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_15_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_15_from_ip">
<i>msr_lastbranch_15_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_15_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_15_to_ip">
<i>msr_lastbranch_15_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_1_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_1_from_ip">
<i>msr_lastbranch_1_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_1_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_1_to_ip">
<i>msr_lastbranch_1_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_2_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_2_from_ip">
<i>msr_lastbranch_2_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_2_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_2_to_ip">
<i>msr_lastbranch_2_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_3_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_3_from_ip">
<i>msr_lastbranch_3_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_3_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_3_to_ip">
<i>msr_lastbranch_3_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_4_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_4_from_ip">
<i>msr_lastbranch_4_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_4_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_4_to_ip">
<i>msr_lastbranch_4_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_5_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_5_from_ip">
<i>msr_lastbranch_5_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_5_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_5_to_ip">
<i>msr_lastbranch_5_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_6_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_6_from_ip">
<i>msr_lastbranch_6_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_6_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_6_to_ip">
<i>msr_lastbranch_6_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_7_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_7_from_ip">
<i>msr_lastbranch_7_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_7_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_7_to_ip">
<i>msr_lastbranch_7_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_8_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_8_from_ip">
<i>msr_lastbranch_8_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_8_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_8_to_ip">
<i>msr_lastbranch_8_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_9_from_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_9_from_ip">
<i>msr_lastbranch_9_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9 From IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_9_to_ip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_9_to_ip">
<i>msr_lastbranch_9_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9 To IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_tos"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lastbranch_tos">
<i>msr_lastbranch_tos</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record Stack TOS</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_lbr_select"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_lbr_select">
<i>msr_lbr_select</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record Filtering Select Register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_ler_from_lip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_ler_from_lip">
<i>msr_ler_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record From Linear IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_ler_to_lip"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_ler_to_lip">
<i>msr_ler_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record To Linear IP</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc3_addr"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc3_addr">
<i>msr_mc3_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_ADDR</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc3_ctl"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc3_ctl">
<i>msr_mc3_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_CTL</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc3_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc3_status">
<i>msr_mc3_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_STATUS</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc4_ctl"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc4_ctl">
<i>msr_mc4_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_CTL</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc4_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc4_status">
<i>msr_mc4_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_STATUS</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc5_addr"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc5_addr">
<i>msr_mc5_addr</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc5_ctl"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc5_ctl">
<i>msr_mc5_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc5_misc"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc5_misc">
<i>msr_mc5_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc5_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc5_status">
<i>msr_mc5_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc6_addr"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc6_addr">
<i>msr_mc6_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc6_ctl"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc6_ctl">
<i>msr_mc6_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc6_misc"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc6_misc">
<i>msr_mc6_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc6_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc6_status">
<i>msr_mc6_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc7_ctl"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc7_ctl">
<i>msr_mc7_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc8_addr"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc8_addr">
<i>msr_mc8_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc8_ctl"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc8_ctl">
<i>msr_mc8_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_mc8_misc"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_mc8_misc">
<i>msr_mc8_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_offcore_rspo"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_offcore_rspo">
<i>msr_offcore_rspo</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Offcore Response Event Select Register</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_pebs_ld_latm"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_pebs_ld_latm">
<i>msr_pebs_ld_latm</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_pkg_c3_residency"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_pkg_c3_residency">
<i>msr_pkg_c3_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_pkg_c6_residency"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_pkg_c6_residency">
<i>msr_pkg_c6_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_pkg_c7_residency"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_pkg_c7_residency">
<i>msr_pkg_c7_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_platform_info"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_platform_info">
<i>msr_platform_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_temperature_target"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_temperature_target">
<i>msr_temperature_target</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_turbo_ratio_limit"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_turbo_ratio_limit">
<i>msr_turbo_ratio_limit</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_addr_opcode_match"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_addr_opcode_match">
<i>msr_uncore_addr_opcode_match</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_fixed_ctr0"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_fixed_ctr0">
<i>msr_uncore_fixed_ctr0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_fixed_ctr_ctrl"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_fixed_ctr_ctrl">
<i>msr_uncore_fixed_ctr_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perf_global_ctrl"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perf_global_ctrl">
<i>msr_uncore_perf_global_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perf_global_ovf_ctrl"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perf_global_ovf_ctrl">
<i>msr_uncore_perf_global_ovf_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perf_global_status"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perf_global_status">
<i>msr_uncore_perf_global_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel0"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel0">
<i>msr_uncore_perfevtsel0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel1"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel1">
<i>msr_uncore_perfevtsel1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel2"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel2">
<i>msr_uncore_perfevtsel2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel3"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel3">
<i>msr_uncore_perfevtsel3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel4"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel4">
<i>msr_uncore_perfevtsel4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel5"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel5">
<i>msr_uncore_perfevtsel5</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel6"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel6">
<i>msr_uncore_perfevtsel6</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel7"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_perfevtsel7">
<i>msr_uncore_perfevtsel7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc0"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc0">
<i>msr_uncore_pmc0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc1"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc1">
<i>msr_uncore_pmc1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc2"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc2">
<i>msr_uncore_pmc2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc3"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc3">
<i>msr_uncore_pmc3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc4"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc4">
<i>msr_uncore_pmc4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc5"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc5">
<i>msr_uncore_pmc5</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc6"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc6">
<i>msr_uncore_pmc6</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc7"><a href="#rm-class-x86-nehalem-xeon.html:dt:msr_uncore_pmc7">
<i>msr_uncore_pmc7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:current_virtual_context"><a href="#rm-class-x86-nehalem-xeon.html:dt:current_virtual_context">
<i>current_virtual_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context relating to addresses before segmentation.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_pspace_sharable"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_pspace_sharable">
<i>vm_pspace_sharable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space may be shared with the other CPU cores.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:init_vm_monitor"><a href="#rm-class-x86-nehalem-xeon.html:dt:init_vm_monitor">
<i>init_vm_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Setting this attribute to true enables the use of virtual machine monitor acceleration. The attribute will flag it as an illegal value if the virtual machine monitor kernel module could not be found, or if there was an error opening a connection to it (the attribute reads back as false in those cases). Acceleration will not be used unless the use_vm_monitor attribute is also set to true.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_monitor_statistics"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_monitor_statistics">
<i>vm_monitor_statistics</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i*][i*][i*]]</code>
<br>Internal, used for performance evaluation.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_assert_object"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_assert_object">
<i>vm_assert_object</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>VMP-mode state-assertion object.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_disable_reason"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_disable_reason">
<i>vm_disable_reason</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Reason for using turbo instead of VM acceleration.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_trace_file"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_trace_file">
<i>vm_trace_file</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>File for storing VM-monitor traces; Used for debugging VMP.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_dump_trace"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_dump_trace">
<i>vm_dump_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>b</code>
<br>Dump VM-monitor trace information (only collected if vm_debug_trace is set).</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_dump_vmcs"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_dump_vmcs">
<i>vm_dump_vmcs</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>s</code>
<br>Dump host VMCS.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_sched_affinity"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_sched_affinity">
<i>vm_sched_affinity</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[b+]</code>
<br>Wire process to a subset of available hardware threads.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_core2_bug"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_core2_bug">
<i>vm_core2_bug</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Set if the host cpu might be affected by a hardware bug.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_host_has_vmx"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_host_has_vmx">
<i>vm_host_has_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>If TRUE, host cpus support the virtual machine extensions (VMX).</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_cpu_migration_dbg"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_cpu_migration_dbg">
<i>vm_cpu_migration_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Internal. Used to test state migration between host cpus.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_info"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_info">
<i>vm_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Internal. Information about VMXMON.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_use_pspace_sharing"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_use_pspace_sharing">
<i>vm_use_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space sharing should be used when possible.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_using_pspace_sharing"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_using_pspace_sharing">
<i>vm_using_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Returns TRUE if physical address space sharing is in use.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:vm_backoff_enabled"><a href="#rm-class-x86-nehalem-xeon.html:dt:vm_backoff_enabled">
<i>vm_backoff_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>VMP backoff mechanism enable.</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:aprof_views"><a href="#rm-class-x86-nehalem-xeon.html:dt:aprof_views">
<i>aprof_views</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o,i]*]</code>
<br>((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</p></dd>
</dl>
<h2 id="rm-class-x86-nehalem-xeon.html:class-attributes">
<a href="#rm-class-x86-nehalem-xeon.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-nehalem-xeon.html:dt:architecture"><a href="#rm-class-x86-nehalem-xeon.html:dt:architecture">
<i>architecture</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s</code>
<br>Implemented architecture (x86-64)</dd>
<dt id="rm-class-x86-nehalem-xeon.html:dt:physical_bits"><a href="#rm-class-x86-nehalem-xeon.html:dt:physical_bits">
<i>physical_bits</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Number of physical address bits.</dd>
</dl>
<h2 id="rm-class-x86-nehalem-xeon.html:provided-by">
<a href="#rm-class-x86-nehalem-xeon.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section>
<h2 id="rm-class-x86-nehalem-xeon.html:x86-nehalem-xeon.uncore"><a href="#rm-class-x86-nehalem-xeon.html:x86-nehalem-xeon.uncore">x86-nehalem-xeon.uncore</a></h2></section><section class="page" id="rm-class-x86-p4-nocona.html"><h1 id="rm-class-x86-p4-nocona.html:x86-p4-nocona"><a href="#rm-class-x86-p4-nocona.html:x86-p4-nocona">x86-p4-nocona</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x86-p4-nocona.html:description">
<a href="#rm-class-x86-p4-nocona.html:description">Description</a>
</h2>
The <tt>x86-p4-nocona</tt> class implements an x86 processor.
<h2 id="rm-class-x86-p4-nocona.html:interfaces-implemented">
<a href="#rm-class-x86-p4-nocona.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, jit_control, instruction_fetch, step_info, stc, exec_trace, simulator_cache, context_handler, virtual_data_breakpoint, virtual_instruction_breakpoint, processor_info, processor_info_v2, execute, icode, execute_control, concurrency_mode, concurrency_group, cycle, freerun, step, event_delta, step_cycle_ratio, stall, frequency_listener, frequency, decoder, direct_memory_update, cpu_instrumentation_subscribe, cpu_instruction_query, cpu_cached_instruction, cpu_cached_instruction_once, cpu_cached_stream, internal_cached_instruction, cpu_memory_query, cpu_instruction_decoder, cpu_exception_query, callback_info, instrumentation_order, cpu_instrumentation_stream, step_event_instrumentation, pre_decoder, x86_instruction_query, x86_exception_query, x86_memory_query, x86_address_query, x86_instrumentation_subscribe, x86_instrumentation_subscribe_v2, vmx_instrumentation_subscribe, smm_instrumentation_subscribe, register_breakpoint, telemetry, processor_internal, describe_registers, exception, save_state, int_register, x86_smm_state, interrupt_ack, a20, x86, x86_msr, x86_reg_access, x86_exception, x86_memory_access, x86_memory_operation, x86_access_type, x86_vmp_control, x86_cpuid_query, x86_cstate, vmp_internal, vmp, class_disassembly, processor_cli, processor_gui, opcode_info
<h2 id="rm-class-x86-p4-nocona.html:notifiers">
<a href="#rm-class-x86-p4-nocona.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x86-p4-nocona.html:dt:cell-change"><a href="#rm-class-x86-p4-nocona.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:freerunning-mode-change"><a href="#rm-class-x86-p4-nocona.html:dt:freerunning-mode-change">freerunning-mode-change</a></dt>
<dd>Notifier that is triggered when freerunning mode is enabled or disabled. The new enabled/disabled state is available through the freerun interface.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:frequency-change"><a href="#rm-class-x86-p4-nocona.html:dt:frequency-change">frequency-change</a></dt>
<dd>Notifier that is triggered when frequency changes. New frequency can be read via the frequency interface of the object.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:object-delete"><a href="#rm-class-x86-p4-nocona.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:queue-change"><a href="#rm-class-x86-p4-nocona.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x86-p4-nocona.html:port-objects">
<a href="#rm-class-x86-p4-nocona.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x86-p4-nocona.html:dt:probes-uncore"><a href="#rm-class-x86-p4-nocona.html:dt:probes-uncore">probes.uncore</a></dt>
<dd>
<a href="#rm-class-x86-p4-nocona.html:x86-p4-nocona.uncore">x86-p4-nocona.uncore</a>
 – Uncore probe port</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vtime"><a href="#rm-class-x86-p4-nocona.html:dt:vtime">vtime</a></dt>
<dd>vtime – event handler</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vtime-cycles"><a href="#rm-class-x86-p4-nocona.html:dt:vtime-cycles">vtime.cycles</a></dt>
<dd>cycle-counter – cycle queue</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vtime-ps"><a href="#rm-class-x86-p4-nocona.html:dt:vtime-ps">vtime.ps</a></dt>
<dd>ps-clock – event queue (ps)</dd>
</dl>
<h2 id="rm-class-x86-p4-nocona.html:commands-for-this-class">
<a href="#rm-class-x86-p4-nocona.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86-p4-nocona.aprof-views.html">aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.break-processor-reset.html">break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.break-segreg.html">break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.memory-configuration.html">memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.msrs.html">msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.pregs-fpu.html">pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.pregs-sse.html">pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-acpi-tables.html">print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-gdt.html">print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-idt.html">print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-mp-tables.html">print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-tss.html">print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-vmcs.html">print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.print-vmx-cap.html">print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.status.html">status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.tablewalk.html">tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.trace-segreg.html">trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.unbreak-processor-reset.html">unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.break-segreg.html">unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.trace-segreg.html">untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4-nocona.wait-for-processor-reset.html">wait-for-processor-reset</a>
 – wait for a processor reset</li>
</ul>
<h2 id="rm-class-x86-p4-nocona.html:commands-for-interface-x86">
<a href="#rm-class-x86-p4-nocona.html:commands-for-interface-x86">Commands for interface x86</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86.break-vmread.html">break-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">break-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">trace-vmwrite</a>
 – trace VMCS updates</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">unbreak-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">unbreak-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">untrace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">untrace-vmwrite</a>
 – trace VMCS updates</li>
</ul>
<h2 id="rm-class-x86-p4-nocona.html:attributes">
<a href="#rm-class-x86-p4-nocona.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-p4-nocona.html:dt:auto_hyper_enabled"><a href="#rm-class-x86-p4-nocona.html:dt:auto_hyper_enabled">
<i>auto_hyper_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enables automatic detection of loops which can be hypersimulated.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:auto_hyper_loops"><a href="#rm-class-x86-p4-nocona.html:dt:auto_hyper_loops">
<i>auto_hyper_loops</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[iis]*]</code>
<br>{ffwd_steps, addr, precond} Information on automatically found hypersim loops.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:physical_memory"><a href="#rm-class-x86-p4-nocona.html:dt:physical_memory">
<i>physical_memory</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Physical memory space. Must implement memory-space, breakpoint and breakpoint_query_v2 interfaces.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ma_prot"><a href="#rm-class-x86-p4-nocona.html:dt:ma_prot">
<i>ma_prot</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>MP protocol. One of {'msi', 'ww', 'wwp'}</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:multicore_accelerator_enabled"><a href="#rm-class-x86-p4-nocona.html:dt:multicore_accelerator_enabled">
<i>multicore_accelerator_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Multicore Accelerator enabled for processor.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:mca_concurrency_mode"><a href="#rm-class-x86-p4-nocona.html:dt:mca_concurrency_mode">
<i>mca_concurrency_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Multicore Accelerator mode used by processor. One of Sim_Concurrency_Mode_Serialized (1), Sim_Concurrency_Mode_Serialized_Memory (2), or Sim_Concurrency_Mode_Full (4)</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:min_cacheline_size"><a href="#rm-class-x86-p4-nocona.html:dt:min_cacheline_size">
<i>min_cacheline_size</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:is_stalling"><a href="#rm-class-x86-p4-nocona.html:dt:is_stalling">
<i>is_stalling</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is currently stalling by request of a timing-model.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:stalling_info"><a href="#rm-class-x86-p4-nocona.html:dt:stalling_info">
<i>stalling_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iii]</code>
<br>If is_stalling is set, this contains information about the current memory operation.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:simulation_mode"><a href="#rm-class-x86-p4-nocona.html:dt:simulation_mode">
<i>simulation_mode</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The simulation mechanism used for the processor. One of the values of the simulation_mode_t enum.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:enabled_flag"><a href="#rm-class-x86-p4-nocona.html:dt:enabled_flag">
<i>enabled_flag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:non_architecturally_disabled"><a href="#rm-class-x86-p4-nocona.html:dt:non_architecturally_disabled">
<i>non_architecturally_disabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If true, the processor is disabled by explicit user action and will not execute instructions until re-enabled by user. No architectural transitions, such as resets, will re-enable it on their own.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:outside_memory_whitelist"><a href="#rm-class-x86-p4-nocona.html:dt:outside_memory_whitelist">
<i>outside_memory_whitelist</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i|[ii]|[iii]*]</code>
<br>((<i>address</i>, <i>length</i>, <i>hits</i>)*).<br>
<br>
List of physical address ranges that do not map to anything. <i>length</i> is the length of each interval in bytes. An interval with both <i>address</i> and <i>length</i> being 0 denotes the entire address space. <i>hits</i> is the number of times that particular interval has been accessed, and can be omitted when set.<br>
<br>
 Accesses to physical addresses with no targets will trigger a specific hap whose default action is to break the simulation. However, if the address falls into one of the ranges specified in this whitelist, the hap will <em>not</em> be triggered (but still being counted). The behavior in this scenario is architecture dependent. It may or may not trigger an architecture specific exception, and the simulation may or may not be interrupted.<br>
<br>
 See also the <tt>Core_Address_Not_Mapped</tt> hap.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ignore_page_failed_before"><a href="#rm-class-x86-p4-nocona.html:dt:ignore_page_failed_before">
<i>ignore_page_failed_before</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will keep trying to cache memory through direct memory even if it fails.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:current_context"><a href="#rm-class-x86-p4-nocona.html:dt:current_context">
<i>current_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context object</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:processor_number"><a href="#rm-class-x86-p4-nocona.html:dt:processor_number">
<i>processor_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:do_not_schedule"><a href="#rm-class-x86-p4-nocona.html:dt:do_not_schedule">
<i>do_not_schedule</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE to prevent this object from being scheduled by the cell.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cell"><a href="#rm-class-x86-p4-nocona.html:dt:cell">
<i>cell</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The cell this object clock/cpu belongs to</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:freerun_speed"><a href="#rm-class-x86-p4-nocona.html:dt:freerun_speed">
<i>freerun_speed</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Freerun speed. A value of 1.0 means realtime.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:freerun_min_ips"><a href="#rm-class-x86-p4-nocona.html:dt:freerun_min_ips">
<i>freerun_min_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Minimum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:freerun_max_ips"><a href="#rm-class-x86-p4-nocona.html:dt:freerun_max_ips">
<i>freerun_max_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Maximum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:freerun_enabled"><a href="#rm-class-x86-p4-nocona.html:dt:freerun_enabled">
<i>freerun_enabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Freerun mode enabled</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:frequency"><a href="#rm-class-x86-p4-nocona.html:dt:frequency">
<i>frequency</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]|o|[os]</code>
<br>Processor clock frequency in Hz, as a rational number [numerator, denominator], or as a frequency provider implementing the <tt>frequency</tt>. The legacy <tt>simple_dispatcher</tt> is also supported.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:freq_mhz"><a href="#rm-class-x86-p4-nocona.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i|f</code>
<br>Processor clock frequency in MHz.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:step_queue"><a href="#rm-class-x86-p4-nocona.html:dt:step_queue">
<i>step_queue</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:time_queue"><a href="#rm-class-x86-p4-nocona.html:dt:time_queue">
<i>time_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s|n,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:event_desc"><a href="#rm-class-x86-p4-nocona.html:dt:event_desc">
<i>event_desc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br> ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:steps"><a href="#rm-class-x86-p4-nocona.html:dt:steps">
<i>steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number steps executed since machine start.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cycles"><a href="#rm-class-x86-p4-nocona.html:dt:cycles">
<i>cycles</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time measured in cycles from machine start.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:step_per_cycle_mode"><a href="#rm-class-x86-p4-nocona.html:dt:step_per_cycle_mode">
<i>step_per_cycle_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:stall_time"><a href="#rm-class-x86-p4-nocona.html:dt:stall_time">
<i>stall_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of cycles the processor will stall</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:telemetry_providers"><a href="#rm-class-x86-p4-nocona.html:dt:telemetry_providers">
<i>telemetry_providers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects that provides telemetry for this core</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:shared_physical_memory"><a href="#rm-class-x86-p4-nocona.html:dt:shared_physical_memory">
<i>shared_physical_memory</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Points to the object representing the memory space shared between threads/cores. This is used to set up the monitoring to emulate MONITOR/MWAIT. If this is set to Nil, then MONITOR/MWAIT will time-out at the end of each time-quantum which is likely to result in non-optimal performance especially when the quantum is rather short.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:rax"><a href="#rm-class-x86-p4-nocona.html:dt:rax">
<i>rax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:rcx"><a href="#rm-class-x86-p4-nocona.html:dt:rcx">
<i>rcx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:rdx"><a href="#rm-class-x86-p4-nocona.html:dt:rdx">
<i>rdx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:rbx"><a href="#rm-class-x86-p4-nocona.html:dt:rbx">
<i>rbx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:rsp"><a href="#rm-class-x86-p4-nocona.html:dt:rsp">
<i>rsp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:rbp"><a href="#rm-class-x86-p4-nocona.html:dt:rbp">
<i>rbp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:rsi"><a href="#rm-class-x86-p4-nocona.html:dt:rsi">
<i>rsi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:rdi"><a href="#rm-class-x86-p4-nocona.html:dt:rdi">
<i>rdi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:r8"><a href="#rm-class-x86-p4-nocona.html:dt:r8">
<i>r8</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:r9"><a href="#rm-class-x86-p4-nocona.html:dt:r9">
<i>r9</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:r10"><a href="#rm-class-x86-p4-nocona.html:dt:r10">
<i>r10</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:r11"><a href="#rm-class-x86-p4-nocona.html:dt:r11">
<i>r11</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:r12"><a href="#rm-class-x86-p4-nocona.html:dt:r12">
<i>r12</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:r13"><a href="#rm-class-x86-p4-nocona.html:dt:r13">
<i>r13</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:r14"><a href="#rm-class-x86-p4-nocona.html:dt:r14">
<i>r14</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:r15"><a href="#rm-class-x86-p4-nocona.html:dt:r15">
<i>r15</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:rip"><a href="#rm-class-x86-p4-nocona.html:dt:rip">
<i>rip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Instruction pointer.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:activity_state"><a href="#rm-class-x86-p4-nocona.html:dt:activity_state">
<i>activity_state</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor activity state.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cr0"><a href="#rm-class-x86-p4-nocona.html:dt:cr0">
<i>cr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 0.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cr2"><a href="#rm-class-x86-p4-nocona.html:dt:cr2">
<i>cr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 2.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cr4"><a href="#rm-class-x86-p4-nocona.html:dt:cr4">
<i>cr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 4.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cr3"><a href="#rm-class-x86-p4-nocona.html:dt:cr3">
<i>cr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 3.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:xcr0"><a href="#rm-class-x86-p4-nocona.html:dt:xcr0">
<i>xcr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended control register 0 (XCR0).</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cs"><a href="#rm-class-x86-p4-nocona.html:dt:cs">
<i>cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ds"><a href="#rm-class-x86-p4-nocona.html:dt:ds">
<i>ds</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ss"><a href="#rm-class-x86-p4-nocona.html:dt:ss">
<i>ss</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>Segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>b</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpl"><a href="#rm-class-x86-p4-nocona.html:dt:cpl">
<i>cpl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Current privilege level.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:es"><a href="#rm-class-x86-p4-nocona.html:dt:es">
<i>es</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:fs"><a href="#rm-class-x86-p4-nocona.html:dt:fs">
<i>fs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:gs"><a href="#rm-class-x86-p4-nocona.html:dt:gs">
<i>gs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:dr0"><a href="#rm-class-x86-p4-nocona.html:dt:dr0">
<i>dr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 0.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:dr1"><a href="#rm-class-x86-p4-nocona.html:dt:dr1">
<i>dr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 1.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:dr2"><a href="#rm-class-x86-p4-nocona.html:dt:dr2">
<i>dr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 2.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:dr3"><a href="#rm-class-x86-p4-nocona.html:dt:dr3">
<i>dr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 3.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:dr6"><a href="#rm-class-x86-p4-nocona.html:dt:dr6">
<i>dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 6.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:dr7"><a href="#rm-class-x86-p4-nocona.html:dt:dr7">
<i>dr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 7.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_debug_exception"><a href="#rm-class-x86-p4-nocona.html:dt:pending_debug_exception">
<i>pending_debug_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A debug exception is pending. Additional information about the exception is stored in pending_debug_exception_dr6.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_debug_exception_dr6"><a href="#rm-class-x86-p4-nocona.html:dt:pending_debug_exception_dr6">
<i>pending_debug_exception_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Valid if pending_debug_exception is non-zero. Attribute has the same format as the DR6 register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pdpte"><a href="#rm-class-x86-p4-nocona.html:dt:pdpte">
<i>pdpte</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{4}]</code>
<br>PDPTE registers.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:idtr_base"><a href="#rm-class-x86-p4-nocona.html:dt:idtr_base">
<i>idtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table base.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:idtr_limit"><a href="#rm-class-x86-p4-nocona.html:dt:idtr_limit">
<i>idtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table limit.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:gdtr_base"><a href="#rm-class-x86-p4-nocona.html:dt:gdtr_base">
<i>gdtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table base.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:gdtr_limit"><a href="#rm-class-x86-p4-nocona.html:dt:gdtr_limit">
<i>gdtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table limit.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:tr"><a href="#rm-class-x86-p4-nocona.html:dt:tr">
<i>tr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ldtr"><a href="#rm-class-x86-p4-nocona.html:dt:ldtr">
<i>ldtr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:eflags"><a href="#rm-class-x86-p4-nocona.html:dt:eflags">
<i>eflags</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Flag register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:mxcsr"><a href="#rm-class-x86-p4-nocona.html:dt:mxcsr">
<i>mxcsr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>XMM control register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:xmm"><a href="#rm-class-x86-p4-nocona.html:dt:xmm">
<i>xmm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>xmm_0_low</i>, <i>xmm_0_high</i>), ..., (<i>xmm_n_low</i>, <i>xmm_n_high</i>)). Each list represents one xmm register. The high quad word (bits 64-127) is in <i>xmmi_high</i> and the low quad word (bits 0-63) is in <i>xmmi_low</i>.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ymmu"><a href="#rm-class-x86-p4-nocona.html:dt:ymmu">
<i>ymmu</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>ymmu0_low</i>, <i>ymm0_high</i>), ..., (<i>ymmu15_low</i>, <i>ymmu15_high</i>)). Each list represents the two upper quad words of an ymm register. register. The high quad word (bits 192-255) is in <i>ymmi_high</i> and the low quad word (bits 128-191) is in <i>ymmi_low</i>.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:fpu_regs"><a href="#rm-class-x86-p4-nocona.html:dt:fpu_regs">
<i>fpu_regs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i{11}]{8}]</code>
<br>((empty, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9){8}). X86 floating point registers. The 8 80-bits registers is stored as a list of 11 bytes. The first byte tells if the register is empty (1) or not (0). The other bytes contain the register value with the lowest (least significant) bits in b0 and the highest (most significant bits in b9.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:fpu_control"><a href="#rm-class-x86-p4-nocona.html:dt:fpu_control">
<i>fpu_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU control register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:fpu_status"><a href="#rm-class-x86-p4-nocona.html:dt:fpu_status">
<i>fpu_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU status register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:fpu_tag"><a href="#rm-class-x86-p4-nocona.html:dt:fpu_tag">
<i>fpu_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU tag word.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:fpu_last_instr_selector"><a href="#rm-class-x86-p4-nocona.html:dt:fpu_last_instr_selector">
<i>fpu_last_instr_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer selector.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:fpu_last_instr_pointer"><a href="#rm-class-x86-p4-nocona.html:dt:fpu_last_instr_pointer">
<i>fpu_last_instr_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer offset.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:fpu_last_opcode"><a href="#rm-class-x86-p4-nocona.html:dt:fpu_last_opcode">
<i>fpu_last_opcode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction opcode.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:fpu_last_operand_selector"><a href="#rm-class-x86-p4-nocona.html:dt:fpu_last_operand_selector">
<i>fpu_last_operand_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer selector.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:fpu_last_operand_pointer"><a href="#rm-class-x86-p4-nocona.html:dt:fpu_last_operand_pointer">
<i>fpu_last_operand_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer offset.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:temporary_interrupt_mask"><a href="#rm-class-x86-p4-nocona.html:dt:temporary_interrupt_mask">
<i>temporary_interrupt_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If non-zero, interrupts are temporarily disabled even though EFLAGS.IF may be set.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:block_init"><a href="#rm-class-x86-p4-nocona.html:dt:block_init">
<i>block_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:block_smi"><a href="#rm-class-x86-p4-nocona.html:dt:block_smi">
<i>block_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:block_nmi"><a href="#rm-class-x86-p4-nocona.html:dt:block_nmi">
<i>block_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:smm_base"><a href="#rm-class-x86-p4-nocona.html:dt:smm_base">
<i>smm_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMM base.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:in_smm"><a href="#rm-class-x86-p4-nocona.html:dt:in_smm">
<i>in_smm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set iff the processor is in system management mode.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:monitor_info"><a href="#rm-class-x86-p4-nocona.html:dt:monitor_info">
<i>monitor_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[bbi]</code>
<br>(armed, fired, address). Information about MONITOR. The MONITOR is armed if the first element in the list is true. The last element in the list contains the monitored physical address, and the second element indicates if the monitor has fired which means that the CPU should wake up.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:mwait_extensions"><a href="#rm-class-x86-p4-nocona.html:dt:mwait_extensions">
<i>mwait_extensions</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extensions passed to the MWAIT instruction through ECX.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:mwait_hints"><a href="#rm-class-x86-p4-nocona.html:dt:mwait_hints">
<i>mwait_hints</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Hints passed to the MWAIT instruction through EAX.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ext"><a href="#rm-class-x86-p4-nocona.html:dt:ext">
<i>ext</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A bit indicating if the current exception is external.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cr4_extension_mask"><a href="#rm-class-x86-p4-nocona.html:dt:cr4_extension_mask">
<i>cr4_extension_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Externally implemented cr4 bits.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:disabled_breakpoints_update_dr6"><a href="#rm-class-x86-p4-nocona.html:dt:disabled_breakpoints_update_dr6">
<i>disabled_breakpoints_update_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set to non-zero if you want debug breakpoints that are not enabled either through DR7.L nor DR7.G to still set the B bits in DR6.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:mxcsr_mask"><a href="#rm-class-x86-p4-nocona.html:dt:mxcsr_mask">
<i>mxcsr_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MXCSR mask (0 means 0xffbf).</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_init"><a href="#rm-class-x86-p4-nocona.html:dt:pending_init">
<i>pending_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending INIT</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_reset"><a href="#rm-class-x86-p4-nocona.html:dt:pending_reset">
<i>pending_reset</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending RESET</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_exception"><a href="#rm-class-x86-p4-nocona.html:dt:pending_exception">
<i>pending_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then an exception or interrupt is pending and will be delivered before the next instruction.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_exception_error_code_valid"><a href="#rm-class-x86-p4-nocona.html:dt:pending_exception_error_code_valid">
<i>pending_exception_error_code_valid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the pending exception has an error code.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_exception_set_rf"><a href="#rm-class-x86-p4-nocona.html:dt:pending_exception_set_rf">
<i>pending_exception_set_rf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the resume flag bit will be set in the pushed image of the flag register.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_exception_error_code"><a href="#rm-class-x86-p4-nocona.html:dt:pending_exception_error_code">
<i>pending_exception_error_code</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Error code to be delivered on the next pending exception if pending_exception_error_code_valid is set.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_exception_instruction_length"><a href="#rm-class-x86-p4-nocona.html:dt:pending_exception_instruction_length">
<i>pending_exception_instruction_length</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Length of pending trap instruction.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_exception_vector"><a href="#rm-class-x86-p4-nocona.html:dt:pending_exception_vector">
<i>pending_exception_vector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Pending interrupt or exception vector. Only valid if pending_exception is set.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_exception_type"><a href="#rm-class-x86-p4-nocona.html:dt:pending_exception_type">
<i>pending_exception_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Type of pending exception. </dd>
<dt id="rm-class-x86-p4-nocona.html:dt:waiting_interrupt"><a href="#rm-class-x86-p4-nocona.html:dt:waiting_interrupt">
<i>waiting_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If an interrupt is requested, but it cannot be immediately handled because interrupts are masked.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:waiting_device"><a href="#rm-class-x86-p4-nocona.html:dt:waiting_device">
<i>waiting_device</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The device that requested the waiting interrupt. Only valid when waiting_interrupt is non-zero.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:fpu_fopcode_compatibility_mode"><a href="#rm-class-x86-p4-nocona.html:dt:fpu_fopcode_compatibility_mode">
<i>fpu_fopcode_compatibility_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Fopcode compatibility sub-mode.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:a20mask"><a href="#rm-class-x86-p4-nocona.html:dt:a20mask">
<i>a20mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The a20mask.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:disable_block_merge"><a href="#rm-class-x86-p4-nocona.html:dt:disable_block_merge">
<i>disable_block_merge</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:port_space"><a href="#rm-class-x86-p4-nocona.html:dt:port_space">
<i>port_space</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>I/O space of the cpu targeted by the IN, INS, OUT, and OUTS instructions. Must implement either the <tt>port</tt> interface (typically an instance of the <tt>port-space</tt> class), or the <tt>lookup</tt> interface (typically an instance of the <tt>memory-space</tt> class).</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:apic"><a href="#rm-class-x86-p4-nocona.html:dt:apic">
<i>apic</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Local APIC this cpu is connected to.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_lahf64"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_lahf64">
<i>cpuid_lahf64</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>LAHF/SAHF support in 64-bit mode. Reported through CPUID function 80000001 in ECX bit 0.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:load_far_ptr_64"><a href="#rm-class-x86-p4-nocona.html:dt:load_far_ptr_64">
<i>load_far_ptr_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the load far pointer instructions are extended to 64-bit when executed with a 64-bit operand size. The default is FALSE, which treats 64-bit and 32-bit operand size the same.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:near_branches_64"><a href="#rm-class-x86-p4-nocona.html:dt:near_branches_64">
<i>near_branches_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Determines how near branches are handled in 64-bit mode. If the attribute is TRUE, then the operand size is fixed at 64-bits, while the default value of FALSE allows an override to 16 bits.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:one_step_per_string_instruction"><a href="#rm-class-x86-p4-nocona.html:dt:one_step_per_string_instruction">
<i>one_step_per_string_instruction</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, each un-interrupted run of a repeated string instruction (CMPS, LODS, MOVS, SCAS, STOS) will be counted as a single step as compared to each iteration being a step in the default model. Due to how instruction counting works in the hardware performance counters, this attribute must be set to TRUE for VMP to work. Setting this attribute to FALSE will disable VMP.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:null_clear_base_and_limit"><a href="#rm-class-x86-p4-nocona.html:dt:null_clear_base_and_limit">
<i>null_clear_base_and_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, a load of a NULL selector to a segment register will clear the base and limit values.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:mov_default32"><a href="#rm-class-x86-p4-nocona.html:dt:mov_default32">
<i>mov_default32</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, movs to or from control and debug registers will default to 32-bits in 64-bit mode. If FALSE (which is the default value), such moves will be fixed at 64-bits.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:skip_canonical_logical_check"><a href="#rm-class-x86-p4-nocona.html:dt:skip_canonical_logical_check">
<i>skip_canonical_logical_check</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, no canonical check is performed on the logical address during address translation. A canonical check is always performed on the linear address, regardless of the setting of this attribute. The default value is FALSE, performing canonical checks on both the logical and linear addresses.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:debug_len_10b_8_bytes"><a href="#rm-class-x86-p4-nocona.html:dt:debug_len_10b_8_bytes">
<i>debug_len_10b_8_bytes</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the 10b length encoding in DR7 is taken to mean 8 bytes. If it is false, then 10b means 8 bytes in long mode, but only one byte in legacy mode.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:seg_push_zero_pad"><a href="#rm-class-x86-p4-nocona.html:dt:seg_push_zero_pad">
<i>seg_push_zero_pad</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (which is the default), then segment register push instructions will pad the push with zero bytes up to the width of the push. If false, then that memory will be kept untouched.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:allow_tss_bios_workaround"><a href="#rm-class-x86-p4-nocona.html:dt:allow_tss_bios_workaround">
<i>allow_tss_bios_workaround</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, which is the default, then VMP is allowed to modify the initial CPU state slightly in order to work around a BIOS problem causing hard host crashes. The workaround consist of using a 32-bit TSS instead of a 16-bit TSS after CPU reset. If this attribute is set to FALSE, then VMP will be disabled whenever a 16-bit TSS is loaded.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:sp_mask_non64"><a href="#rm-class-x86-p4-nocona.html:dt:sp_mask_non64">
<i>sp_mask_non64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the stack pointer will be masked to 32-bits after the 16-byte alignment when an exception is taken from a mode other than 64-bit mode while operating in long mode.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:lar_ldt_lm_invalid"><a href="#rm-class-x86-p4-nocona.html:dt:lar_ldt_lm_invalid">
<i>lar_ldt_lm_invalid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the LDT segment type will not be considered valid for the LAR instruction while operating in long mode.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:far_call_jmp_64"><a href="#rm-class-x86-p4-nocona.html:dt:far_call_jmp_64">
<i>far_call_jmp_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, far call and jmp instructions will have a 64-bit offset when the operand size is 64-bits. If FALSE, then the offset will be 32-bits with both 32-bit and 64-bit operand size.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pause_slow_cycles"><a href="#rm-class-x86-p4-nocona.html:dt:pause_slow_cycles">
<i>pause_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the PAUSE instruction. This additional stall is there to allow execution of spin-locks to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:rdtsc_slow_cycles"><a href="#rm-class-x86-p4-nocona.html:dt:rdtsc_slow_cycles">
<i>rdtsc_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the RDTSC and RDTSCP instructions. This additional stall is there to allow time expiration loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:port_io_slow_cycles"><a href="#rm-class-x86-p4-nocona.html:dt:port_io_slow_cycles">
<i>port_io_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for port-mapped I/O. This additional stall is there to allow I/O poll loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:inject_vmexit"><a href="#rm-class-x86-p4-nocona.html:dt:inject_vmexit">
<i>inject_vmexit</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>i</code>
<br>Force a VMEXIT from VMX mode.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_vmx"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_vmx">
<i>cpuid_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>VMX feature as reported through CPUID function 1 ECX bit 5.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vmx_mode"><a href="#rm-class-x86-p4-nocona.html:dt:vmx_mode">
<i>vmx_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode. 0: Not in VMX operation. 1: In VMX root operation. 2: In VMX non-root operation.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:current_vmcs_ptr"><a href="#rm-class-x86-p4-nocona.html:dt:current_vmcs_ptr">
<i>current_vmcs_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode current VMCS pointer.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vmxon_ptr"><a href="#rm-class-x86-p4-nocona.html:dt:vmxon_ptr">
<i>vmxon_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMXON pointer.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vmx_pending_exit"><a href="#rm-class-x86-p4-nocona.html:dt:vmx_pending_exit">
<i>vmx_pending_exit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|i</code>
<br>Pending VMX exit reason. See appendix A of the VMX specification for encoding. Nil if no VMX exit is pending.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vmcs_layout"><a href="#rm-class-x86-p4-nocona.html:dt:vmcs_layout">
<i>vmcs_layout</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[isiii]*]</code>
<br>Exports the implementation specific layout of the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing) area. This information can be used to display the current VMCS status, as well as to track changes in the VMCS. Sublist format (<i>index</i>, <i>name</i>, <i>size</i>, <i>offset</i>, <i>attr</i>). A field is stored as a <i>size</i> byte integer at <i>offset</i> in the VMCS.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vmcs_content"><a href="#rm-class-x86-p4-nocona.html:dt:vmcs_content">
<i>vmcs_content</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>The register content of the currently loaded Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). Not valid if current_vmcs_ptr is not valid. Not all VMCS fields are necessarily present in this attribute since they are not kept in CPU registers. Remaining fields will be in the VMCS memory area.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vmcs_launch_state"><a href="#rm-class-x86-p4-nocona.html:dt:vmcs_launch_state">
<i>vmcs_launch_state</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>VMCS launch state.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:block_virtual_nmi"><a href="#rm-class-x86-p4-nocona.html:dt:block_virtual_nmi">
<i>block_virtual_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Virtual NMIs blocking.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_vendor_id"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_vendor_id">
<i>cpuid_vendor_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Vendor ID string for CPUID.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_extended_family"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_extended_family">
<i>cpuid_extended_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended family for CPUID.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_extended_model"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_extended_model">
<i>cpuid_extended_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended model for CPUID.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_family"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_family">
<i>cpuid_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Family for CPUID.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_model"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_model">
<i>cpuid_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Model for CPUID.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_stepping"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_stepping">
<i>cpuid_stepping</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stepping for CPUID.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_brand_id"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_brand_id">
<i>cpuid_brand_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Brand ID for CPUID.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_clflush_size"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_clflush_size">
<i>cpuid_clflush_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Size of CLFLUSH as reported by CPUID.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_logical_processor_count"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_logical_processor_count">
<i>cpuid_logical_processor_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Count of logical processors for CPUID. Setting this to non-zero will enable the HTT feature bit (bit 28).</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_thread_level_apic_id_shift_count"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_thread_level_apic_id_shift_count">
<i>cpuid_thread_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the thread level in CPUID. If left at the default value of 0, a count just large enough to represent the threads in the core will be used.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_core_level_apic_id_shift_count"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_core_level_apic_id_shift_count">
<i>cpuid_core_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the core level in CPUID. The shift count at the thread level will be added to calculate the second 0xB sub-leaf shift count. If left at the default value of 0, a count just large enough to represent the cores in the package.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_physical_apic_id"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_physical_apic_id">
<i>cpuid_physical_apic_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Physical local APIC ID for CPUID.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_2_eax"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_2_eax">
<i>cpuid_2_eax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EAX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_2_ebx"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_2_ebx">
<i>cpuid_2_ebx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EBX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_2_ecx"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_2_ecx">
<i>cpuid_2_ecx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in ECX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_2_edx"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_2_edx">
<i>cpuid_2_edx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EDX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_processor_name"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_processor_name">
<i>cpuid_processor_name</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Processor name for CPUID.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_l2_cache_size_kb"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_l2_cache_size_kb">
<i>cpuid_l2_cache_size_kb</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_l2_cache_assoc"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_l2_cache_assoc">
<i>cpuid_l2_cache_assoc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_l2_cache_lines_per_tag"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_l2_cache_lines_per_tag">
<i>cpuid_l2_cache_lines_per_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_l2_cache_line_size"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_l2_cache_line_size">
<i>cpuid_l2_cache_line_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_monitor_min_size"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_monitor_min_size">
<i>cpuid_monitor_min_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Smallest monitor granularity. This is the size used in the monitor implementation.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_monitor_max_size"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_monitor_max_size">
<i>cpuid_monitor_max_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Largest monitor granularity. This is reported through CPUID, but not used in the implementation.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_mwait_int_break_support"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_mwait_int_break_support">
<i>cpuid_mwait_int_break_support</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Support for MWAIT break on interrupts even if disabled.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:smi_count"><a href="#rm-class-x86-p4-nocona.html:dt:smi_count">
<i>smi_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Counts the number of occurrences of the SMM.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:smm_handler"><a href="#rm-class-x86-p4-nocona.html:dt:smm_handler">
<i>smm_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o|[os]</code>
<br>Object implementing the x86_smm interface.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:last_io"><a href="#rm-class-x86-p4-nocona.html:dt:last_io">
<i>last_io</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iiii]</code>
<br>Information about last IO instruction (pc, lin_addr, iinfo, step_count).</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:a20_inhibited"><a href="#rm-class-x86-p4-nocona.html:dt:a20_inhibited">
<i>a20_inhibited</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>A20 will be always lowered if this flag is set.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:latch_init"><a href="#rm-class-x86-p4-nocona.html:dt:latch_init">
<i>latch_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT is currently latched.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:latch_smi"><a href="#rm-class-x86-p4-nocona.html:dt:latch_smi">
<i>latch_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI is currently latched.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:latch_nmi"><a href="#rm-class-x86-p4-nocona.html:dt:latch_nmi">
<i>latch_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI is currently latched.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:use_halt_steps"><a href="#rm-class-x86-p4-nocona.html:dt:use_halt_steps">
<i>use_halt_steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Advance the step counter as well as the cycle counter when the CPU is idle. Defaults to FALSE.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:threads"><a href="#rm-class-x86-p4-nocona.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o{1}]|[o{2}]|[o{3}]|[o{4}]|n</code>
<br>List of Simics processors representing threads in the physical processor core. Needs to point to objects of the same class as for the object where the attribute is being set.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:package_group"><a href="#rm-class-x86-p4-nocona.html:dt:package_group">
<i>package_group</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The first Simics processor contained in the same multicore package. Used for shared MSR:s. Needs to point to a processor of the same class.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:access_type_name"><a href="#rm-class-x86-p4-nocona.html:dt:access_type_name">
<i>access_type_name</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br>Get string describing the specified access type (x86_access_type_t).</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ferr_target"><a href="#rm-class-x86-p4-nocona.html:dt:ferr_target">
<i>ferr_target</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Object to which the FERR pin (used for external x87 exception emulation) is connected.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ferr_status"><a href="#rm-class-x86-p4-nocona.html:dt:ferr_status">
<i>ferr_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ferr output pin.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ignne_status"><a href="#rm-class-x86-p4-nocona.html:dt:ignne_status">
<i>ignne_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ignne input pin.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cstate_listeners"><a href="#rm-class-x86-p4-nocona.html:dt:cstate_listeners">
<i>cstate_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on C-state change. Must implement the x86_cstate_notification interface.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cstate"><a href="#rm-class-x86-p4-nocona.html:dt:cstate">
<i>cstate</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]</code>
<br>C-state</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:smm_listeners"><a href="#rm-class-x86-p4-nocona.html:dt:smm_listeners">
<i>smm_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on transitions in or out of system management mode (SMM). Must implement the x86_smm_notification interface.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:tlb"><a href="#rm-class-x86-p4-nocona.html:dt:tlb">
<i>tlb</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Object handling the TLBs for this CPU.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:exception_error_code"><a href="#rm-class-x86-p4-nocona.html:dt:exception_error_code">
<i>exception_error_code</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Error code for the current exception. Only valid when read from the <tt>Core_Exception</tt> hap. This attribute is undefined for exceptions that do not have an error code.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:exception_description"><a href="#rm-class-x86-p4-nocona.html:dt:exception_description">
<i>exception_description</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Description of current exception. Only valid when read from the <tt>Core_Exception</tt> hap. The value can be <tt>Nil</tt> in which case the exception number, source, and optional error code can be used to gain an understanding of why the exception triggered.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_compatible_config"><a href="#rm-class-x86-p4-nocona.html:dt:vm_compatible_config">
<i>vm_compatible_config</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>This attribute should be set to TRUE if the machine configuration is VMP compatible.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_block_cnt"><a href="#rm-class-x86-p4-nocona.html:dt:vm_block_cnt">
<i>vm_block_cnt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Execution with VMP will be prevented if this attribute is non-zero. This attribute should normally be modified using the x86_vmp_control interface.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_break_step"><a href="#rm-class-x86-p4-nocona.html:dt:vm_break_step">
<i>vm_break_step</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If set to non-zero, the VM-monitor will silently break execution as soon as possible after the specified step without impacting the normal execution flow.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_stepi_dbg"><a href="#rm-class-x86-p4-nocona.html:dt:vm_stepi_dbg">
<i>vm_stepi_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If set, VMP kernel module will use Monitor Trap Flag to single-step (for debugging purposes).</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_debug_trace"><a href="#rm-class-x86-p4-nocona.html:dt:vm_debug_trace">
<i>vm_debug_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, the VMP kernel module will collect VMX traces. If 2, logging will occur to the console or to a file.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_step_threshold"><a href="#rm-class-x86-p4-nocona.html:dt:vm_step_threshold">
<i>vm_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Threshold below which the monitor is not used.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_autohyper_step_threshold"><a href="#rm-class-x86-p4-nocona.html:dt:vm_autohyper_step_threshold">
<i>vm_autohyper_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Do not enter VMP if fewer steps has been executed since last time autohyper triggered (since the execution is likely handled by autohyper again). Default 30 steps.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:system"><a href="#rm-class-x86-p4-nocona.html:dt:system">
<i>system</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>System object.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cpuid_list"><a href="#rm-class-x86-p4-nocona.html:dt:cpuid_list">
<i>cpuid_list</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects implementing the x86_cpuid interface. These objects are called in the order of registration after the magic instruction handler but before internal CPUID implementation</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_start_up"><a href="#rm-class-x86-p4-nocona.html:dt:pending_start_up">
<i>pending_start_up</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, a startup IPI is pending.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:pending_start_up_address"><a href="#rm-class-x86-p4-nocona.html:dt:pending_start_up_address">
<i>pending_start_up_address</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The address to start on if there is a pending startup IPI.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_aperf"><a href="#rm-class-x86-p4-nocona.html:dt:msr_aperf">
<i>msr_aperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the APERF MSR.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mperf"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mperf">
<i>msr_mperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the MPERF MSR.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:tsc_invariant_freq"><a href="#rm-class-x86-p4-nocona.html:dt:tsc_invariant_freq">
<i>tsc_invariant_freq</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Rate at which TSC (if TSC invariant feature supported) and IA32_MPERF MSR are incremented in cycles/second.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:break_on_triple_fault"><a href="#rm-class-x86-p4-nocona.html:dt:break_on_triple_fault">
<i>break_on_triple_fault</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will stop execution if there is a triple fault. Set to FALSE to not stop on triple fault.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cache_flush_handler"><a href="#rm-class-x86-p4-nocona.html:dt:cache_flush_handler">
<i>cache_flush_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Object implementing the x86_cache_flush interface.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ucode_signature"><a href="#rm-class-x86-p4-nocona.html:dt:ucode_signature">
<i>ucode_signature</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Can be either: None - no microcode update has happened since #RESET or an integer - microcode signature after the update.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:enable_effective_memory_type_calculation"><a href="#rm-class-x86-p4-nocona.html:dt:enable_effective_memory_type_calculation">
<i>enable_effective_memory_type_calculation</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the effective memory type field of memory transactions will always be calculated for all non-inquiry accesses. If FALSE, the effective memory type field may be left as X86_None.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:cstar"><a href="#rm-class-x86-p4-nocona.html:dt:cstar">
<i>cstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_bios_sign_id"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_bios_sign_id">
<i>ia32_bios_sign_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Signature ID</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_bios_updt_trig"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_bios_updt_trig">
<i>ia32_bios_updt_trig</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Trigger Register</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_clock_modulation"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_clock_modulation">
<i>ia32_clock_modulation</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor Control</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_cr_pat"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_cr_pat">
<i>ia32_cr_pat</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Page Attribute Table</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_ds_area"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_ds_area">
<i>ia32_ds_area</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>DS Save Area</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_efer"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_efer">
<i>ia32_efer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended Feature Enables</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_feature_control"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_feature_control">
<i>ia32_feature_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control Features in IA-32 processor</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_fmask"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_fmask">
<i>ia32_fmask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Flag Mask</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_fs_base"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_fs_base">
<i>ia32_fs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of FS</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_gs_base"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_gs_base">
<i>ia32_gs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of GS</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_kernel_gs_base"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_kernel_gs_base">
<i>ia32_kernel_gs_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Swap Target of BASE Address of GS</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_lstar"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_lstar">
<i>ia32_lstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA-32e Mode System Call Target Address</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc0_addr"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc0_addr">
<i>ia32_mc0_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_ADDR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc0_ctl"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc0_ctl">
<i>ia32_mc0_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_CTL</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc0_misc"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc0_misc">
<i>ia32_mc0_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_MISC</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc0_status"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc0_status">
<i>ia32_mc0_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_STATUS</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc1_addr"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc1_addr">
<i>ia32_mc1_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_ADDR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc1_ctl"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc1_ctl">
<i>ia32_mc1_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_CTL</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc1_misc"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc1_misc">
<i>ia32_mc1_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_MISC</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc1_status"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc1_status">
<i>ia32_mc1_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_STATUS</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc2_addr"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc2_addr">
<i>ia32_mc2_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_ADDR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc2_ctl"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc2_ctl">
<i>ia32_mc2_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_CTL</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc2_misc"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc2_misc">
<i>ia32_mc2_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_MISC</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc2_status"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc2_status">
<i>ia32_mc2_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_STATUS</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc3_addr"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc3_addr">
<i>ia32_mc3_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_ADDR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc3_ctl"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc3_ctl">
<i>ia32_mc3_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_CTL</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc3_misc"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc3_misc">
<i>ia32_mc3_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_MISC</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc3_status"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc3_status">
<i>ia32_mc3_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_STATUS</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc4_addr"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc4_addr">
<i>ia32_mc4_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_ADDR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc4_ctl"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc4_ctl">
<i>ia32_mc4_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_CTL</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc4_misc"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc4_misc">
<i>ia32_mc4_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_MISC</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mc4_status"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mc4_status">
<i>ia32_mc4_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_STATUS</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mcg_cap"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mcg_cap">
<i>ia32_mcg_cap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check Capabilities</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mcg_ctl"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mcg_ctl">
<i>ia32_mcg_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check Feature Enable</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mcg_status"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mcg_status">
<i>ia32_mcg_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check Status</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_misc_enable"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_misc_enable">
<i>ia32_misc_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Enable Miscellaneous Processor Features</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_monitor_filter_size"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_monitor_filter_size">
<i>ia32_monitor_filter_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Monitor/Mwait Address Range Determination</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_def_type"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_def_type">
<i>ia32_mtrr_def_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Default Memory Types</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_16k_80000"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_16k_80000">
<i>ia32_mtrr_fix_16k_80000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_16k_a0000"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_16k_a0000">
<i>ia32_mtrr_fix_16k_a0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_c0000"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_c0000">
<i>ia32_mtrr_fix_4k_c0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_c8000"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_c8000">
<i>ia32_mtrr_fix_4k_c8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_d0000"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_d0000">
<i>ia32_mtrr_fix_4k_d0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_d8000"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_d8000">
<i>ia32_mtrr_fix_4k_d8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_e0000"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_e0000">
<i>ia32_mtrr_fix_4k_e0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_e8000"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_e8000">
<i>ia32_mtrr_fix_4k_e8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_f0000"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_f0000">
<i>ia32_mtrr_fix_4k_f0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_f8000"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_4k_f8000">
<i>ia32_mtrr_fix_4k_f8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_64k_00000"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_fix_64k_00000">
<i>ia32_mtrr_fix_64k_00000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase0"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase0">
<i>ia32_mtrr_physbase0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase1"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase1">
<i>ia32_mtrr_physbase1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase2"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase2">
<i>ia32_mtrr_physbase2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase3"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase3">
<i>ia32_mtrr_physbase3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase4"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase4">
<i>ia32_mtrr_physbase4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase5"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase5">
<i>ia32_mtrr_physbase5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase6"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase6">
<i>ia32_mtrr_physbase6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase7"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physbase7">
<i>ia32_mtrr_physbase7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask0"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask0">
<i>ia32_mtrr_physmask0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask1"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask1">
<i>ia32_mtrr_physmask1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask2"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask2">
<i>ia32_mtrr_physmask2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask3"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask3">
<i>ia32_mtrr_physmask3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask4"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask4">
<i>ia32_mtrr_physmask4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask5"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask5">
<i>ia32_mtrr_physmask5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask6"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask6">
<i>ia32_mtrr_physmask6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask7"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrr_physmask7">
<i>ia32_mtrr_physmask7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_mtrrcap"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_mtrrcap">
<i>ia32_mtrrcap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRR Information</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_p5_mc_addr"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_p5_mc_addr">
<i>ia32_p5_mc_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_p5_mc_type"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_p5_mc_type">
<i>ia32_p5_mc_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_perf_ctl"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_perf_ctl">
<i>ia32_perf_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_perf_status"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_perf_status">
<i>ia32_perf_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_platform_id"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_platform_id">
<i>ia32_platform_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Platform ID</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_smm_monitor_ctl"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_smm_monitor_ctl">
<i>ia32_smm_monitor_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMM Monitor Configuration</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_star"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_star">
<i>ia32_star</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Target Address</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_sysenter_cs"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_sysenter_cs">
<i>ia32_sysenter_cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CS Register target for CPL 0 code</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_sysenter_eip"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_sysenter_eip">
<i>ia32_sysenter_eip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CPL 0 code entry point</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_sysenter_esp"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_sysenter_esp">
<i>ia32_sysenter_esp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stack pointer for CPL 0 stack</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_therm_interrupt"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_therm_interrupt">
<i>ia32_therm_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Interrupt Control</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_therm_status"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_therm_status">
<i>ia32_therm_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor Status</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_time_stamp_counter"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_time_stamp_counter">
<i>ia32_time_stamp_counter</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time Stamp Counter</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_vmx_basic"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_vmx_basic">
<i>ia32_vmx_basic</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Basic VMX Capabilities</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_vmx_cr0_fixed0"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_vmx_cr0_fixed0">
<i>ia32_vmx_cr0_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 0</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_vmx_cr0_fixed1"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_vmx_cr0_fixed1">
<i>ia32_vmx_cr0_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 1</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_vmx_cr4_fixed0"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_vmx_cr4_fixed0">
<i>ia32_vmx_cr4_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 0</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_vmx_cr4_fixed1"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_vmx_cr4_fixed1">
<i>ia32_vmx_cr4_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 1</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_vmx_entry_ctls"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_vmx_entry_ctls">
<i>ia32_vmx_entry_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-entry Controls</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_vmx_exit_ctls"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_vmx_exit_ctls">
<i>ia32_vmx_exit_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-exit Controls</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_vmx_misc_ctls"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_vmx_misc_ctls">
<i>ia32_vmx_misc_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Miscellaneous VMX Capabilities</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_vmx_pinbased_ctls"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_vmx_pinbased_ctls">
<i>ia32_vmx_pinbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Pin-based VM-execution Controls</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_vmx_procbased_ctls"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_vmx_procbased_ctls">
<i>ia32_vmx_procbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Primary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_vmx_procbased_ctls2"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_vmx_procbased_ctls2">
<i>ia32_vmx_procbased_ctls2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Secondary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:ia32_vmx_vmcs_enum"><a href="#rm-class-x86-p4-nocona.html:dt:ia32_vmx_vmcs_enum">
<i>ia32_vmx_vmcs_enum</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VMCS Field Enumeration</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:lastbranch_1"><a href="#rm-class-x86-p4-nocona.html:dt:lastbranch_1">
<i>lastbranch_1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_0x0000002d"><a href="#rm-class-x86-p4-nocona.html:dt:msr_0x0000002d">
<i>msr_0x0000002d</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_0x00000080"><a href="#rm-class-x86-p4-nocona.html:dt:msr_0x00000080">
<i>msr_0x00000080</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_0x000001a2"><a href="#rm-class-x86-p4-nocona.html:dt:msr_0x000001a2">
<i>msr_0x000001a2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_alf_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_alf_escr0">
<i>msr_alf_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_alf_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_alf_escr1">
<i>msr_alf_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_bpu_cccr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_bpu_cccr0">
<i>msr_bpu_cccr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_bpu_cccr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_bpu_cccr1">
<i>msr_bpu_cccr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_bpu_cccr2"><a href="#rm-class-x86-p4-nocona.html:dt:msr_bpu_cccr2">
<i>msr_bpu_cccr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_bpu_cccr3"><a href="#rm-class-x86-p4-nocona.html:dt:msr_bpu_cccr3">
<i>msr_bpu_cccr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_bpu_counter0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_bpu_counter0">
<i>msr_bpu_counter0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_bpu_counter1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_bpu_counter1">
<i>msr_bpu_counter1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_bpu_counter2"><a href="#rm-class-x86-p4-nocona.html:dt:msr_bpu_counter2">
<i>msr_bpu_counter2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_bpu_counter3"><a href="#rm-class-x86-p4-nocona.html:dt:msr_bpu_counter3">
<i>msr_bpu_counter3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_bpu_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_bpu_escr0">
<i>msr_bpu_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_bpu_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_bpu_escr1">
<i>msr_bpu_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_bsu_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_bsu_escr0">
<i>msr_bsu_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_bsu_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_bsu_escr1">
<i>msr_bsu_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_cru_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_cru_escr0">
<i>msr_cru_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_cru_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_cru_escr1">
<i>msr_cru_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_cru_escr2"><a href="#rm-class-x86-p4-nocona.html:dt:msr_cru_escr2">
<i>msr_cru_escr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_cru_escr3"><a href="#rm-class-x86-p4-nocona.html:dt:msr_cru_escr3">
<i>msr_cru_escr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_cru_escr4"><a href="#rm-class-x86-p4-nocona.html:dt:msr_cru_escr4">
<i>msr_cru_escr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_cru_escr5"><a href="#rm-class-x86-p4-nocona.html:dt:msr_cru_escr5">
<i>msr_cru_escr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_dac_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_dac_escr0">
<i>msr_dac_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_dac_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_dac_escr1">
<i>msr_dac_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_debugctla"><a href="#rm-class-x86-p4-nocona.html:dt:msr_debugctla">
<i>msr_debugctla</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug Control</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ebc_frequency_id"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ebc_frequency_id">
<i>msr_ebc_frequency_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor Frequency Configuration</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ebc_hard_poweron"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ebc_hard_poweron">
<i>msr_ebc_hard_poweron</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor Hard Power-On Configuration</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ebc_soft_poweron"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ebc_soft_poweron">
<i>msr_ebc_soft_poweron</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor Soft Power-On Configuration</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_efsb_drdy0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_efsb_drdy0">
<i>msr_efsb_drdy0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>EFSB DRDY Event Control and Counter Register</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_efsb_drdy1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_efsb_drdy1">
<i>msr_efsb_drdy1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>EFSB DRDY Event Control and Counter Register</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_firm_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_firm_escr0">
<i>msr_firm_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_firm_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_firm_escr1">
<i>msr_firm_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_flame_ccr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_flame_ccr0">
<i>msr_flame_ccr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_flame_ccr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_flame_ccr1">
<i>msr_flame_ccr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_flame_ccr2"><a href="#rm-class-x86-p4-nocona.html:dt:msr_flame_ccr2">
<i>msr_flame_ccr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_flame_ccr3"><a href="#rm-class-x86-p4-nocona.html:dt:msr_flame_ccr3">
<i>msr_flame_ccr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_flame_counter0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_flame_counter0">
<i>msr_flame_counter0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_flame_counter1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_flame_counter1">
<i>msr_flame_counter1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_flame_counter2"><a href="#rm-class-x86-p4-nocona.html:dt:msr_flame_counter2">
<i>msr_flame_counter2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_flame_counter3"><a href="#rm-class-x86-p4-nocona.html:dt:msr_flame_counter3">
<i>msr_flame_counter3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_flame_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_flame_escr0">
<i>msr_flame_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_flame_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_flame_escr1">
<i>msr_flame_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_fsb_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_fsb_escr0">
<i>msr_fsb_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_fsb_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_fsb_escr1">
<i>msr_fsb_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ifsb_busq0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ifsb_busq0">
<i>msr_ifsb_busq0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IFSB BUSQ Event Control and Counter Register</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ifsb_busq1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ifsb_busq1">
<i>msr_ifsb_busq1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IFSB BUSQ Event Control and Counter Register</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ifsb_cntr7"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ifsb_cntr7">
<i>msr_ifsb_cntr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IFSB Latency Event Counter Register</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ifsb_ctl6"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ifsb_ctl6">
<i>msr_ifsb_ctl6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IFSB Latency Event Control Register</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ifsb_snpq0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ifsb_snpq0">
<i>msr_ifsb_snpq0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IFSB SNPQ Event Control and Counter Register</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ifsb_snpq1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ifsb_snpq1">
<i>msr_ifsb_snpq1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IFSB SNPQ Event Control and Counter Register</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_cccr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_cccr0">
<i>msr_iq_cccr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_cccr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_cccr1">
<i>msr_iq_cccr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_cccr2"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_cccr2">
<i>msr_iq_cccr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_cccr3"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_cccr3">
<i>msr_iq_cccr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_cccr4"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_cccr4">
<i>msr_iq_cccr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_cccr5"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_cccr5">
<i>msr_iq_cccr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_counter0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_counter0">
<i>msr_iq_counter0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_counter1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_counter1">
<i>msr_iq_counter1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_counter2"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_counter2">
<i>msr_iq_counter2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_counter3"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_counter3">
<i>msr_iq_counter3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_counter4"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_counter4">
<i>msr_iq_counter4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_counter5"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_counter5">
<i>msr_iq_counter5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_escr0">
<i>msr_iq_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_iq_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_iq_escr1">
<i>msr_iq_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_is_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_is_escr0">
<i>msr_is_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_is_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_is_escr1">
<i>msr_is_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_itlb_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_itlb_escr0">
<i>msr_itlb_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_itlb_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_itlb_escr1">
<i>msr_itlb_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ix_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ix_escr0">
<i>msr_ix_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ix_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ix_escr1">
<i>msr_ix_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_0">
<i>msr_lastbranch_0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_0_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_0_from_lip">
<i>msr_lastbranch_0_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_0_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_0_to_lip">
<i>msr_lastbranch_0_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_10_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_10_from_lip">
<i>msr_lastbranch_10_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_10_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_10_to_lip">
<i>msr_lastbranch_10_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_11_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_11_from_lip">
<i>msr_lastbranch_11_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_11_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_11_to_lip">
<i>msr_lastbranch_11_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_12_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_12_from_lip">
<i>msr_lastbranch_12_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_12_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_12_to_lip">
<i>msr_lastbranch_12_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_13_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_13_from_lip">
<i>msr_lastbranch_13_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_13_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_13_to_lip">
<i>msr_lastbranch_13_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_14_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_14_from_lip">
<i>msr_lastbranch_14_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_14_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_14_to_lip">
<i>msr_lastbranch_14_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_15_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_15_from_lip">
<i>msr_lastbranch_15_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_15_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_15_to_lip">
<i>msr_lastbranch_15_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_1_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_1_from_lip">
<i>msr_lastbranch_1_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_1_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_1_to_lip">
<i>msr_lastbranch_1_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_2"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_2">
<i>msr_lastbranch_2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_2_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_2_from_lip">
<i>msr_lastbranch_2_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_2_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_2_to_lip">
<i>msr_lastbranch_2_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_3"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_3">
<i>msr_lastbranch_3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_3_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_3_from_lip">
<i>msr_lastbranch_3_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_3_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_3_to_lip">
<i>msr_lastbranch_3_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_4_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_4_from_lip">
<i>msr_lastbranch_4_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_4_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_4_to_lip">
<i>msr_lastbranch_4_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_5_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_5_from_lip">
<i>msr_lastbranch_5_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_5_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_5_to_lip">
<i>msr_lastbranch_5_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_6_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_6_from_lip">
<i>msr_lastbranch_6_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_6_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_6_to_lip">
<i>msr_lastbranch_6_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_7_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_7_from_lip">
<i>msr_lastbranch_7_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_7_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_7_to_lip">
<i>msr_lastbranch_7_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_8_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_8_from_lip">
<i>msr_lastbranch_8_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_8_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_8_to_lip">
<i>msr_lastbranch_8_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_9_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_9_from_lip">
<i>msr_lastbranch_9_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_9_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_9_to_lip">
<i>msr_lastbranch_9_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_lastbranch_tos"><a href="#rm-class-x86-p4-nocona.html:dt:msr_lastbranch_tos">
<i>msr_lastbranch_tos</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record Stack TOS</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ler_from_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ler_from_lip">
<i>msr_ler_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record From Linear IP</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ler_to_lip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ler_to_lip">
<i>msr_ler_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record To Linear IP</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_misc"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_misc">
<i>msr_mcg_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check Miscellaneous</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_r10"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_r10">
<i>msr_mcg_r10</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R10</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_r11"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_r11">
<i>msr_mcg_r11</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R11</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_r12"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_r12">
<i>msr_mcg_r12</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R12</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_r13"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_r13">
<i>msr_mcg_r13</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R13</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_r14"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_r14">
<i>msr_mcg_r14</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R14</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_r15"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_r15">
<i>msr_mcg_r15</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R15</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_r8"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_r8">
<i>msr_mcg_r8</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R8</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_r9"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_r9">
<i>msr_mcg_r9</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R9D/R9</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_rax"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_rax">
<i>msr_mcg_rax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EAX/RAX Save State</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_rbp"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_rbp">
<i>msr_mcg_rbp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EBP/RBP Save State</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_rbx"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_rbx">
<i>msr_mcg_rbx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EBX/RBX Save State</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_rcx"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_rcx">
<i>msr_mcg_rcx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check ECX/RCX Save State</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_rdi"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_rdi">
<i>msr_mcg_rdi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EDI/RDI Save State</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_rdx"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_rdx">
<i>msr_mcg_rdx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EDX/RDX Save State</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_rflags"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_rflags">
<i>msr_mcg_rflags</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EFLAGS/RFLAG Save State</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_rip"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_rip">
<i>msr_mcg_rip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EIP/RIP Save State</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_rsi"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_rsi">
<i>msr_mcg_rsi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check ESI/RSI Save State</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mcg_rsp"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mcg_rsp">
<i>msr_mcg_rsp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check ESP/RSP Save State</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mob_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mob_escr0">
<i>msr_mob_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_mob_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_mob_escr1">
<i>msr_mob_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ms_cccr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ms_cccr0">
<i>msr_ms_cccr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ms_cccr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ms_cccr1">
<i>msr_ms_cccr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ms_cccr2"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ms_cccr2">
<i>msr_ms_cccr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ms_cccr3"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ms_cccr3">
<i>msr_ms_cccr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ms_counter0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ms_counter0">
<i>msr_ms_counter0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ms_counter1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ms_counter1">
<i>msr_ms_counter1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ms_counter2"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ms_counter2">
<i>msr_ms_counter2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ms_counter3"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ms_counter3">
<i>msr_ms_counter3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ms_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ms_escr0">
<i>msr_ms_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ms_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ms_escr1">
<i>msr_ms_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_pebs_enable"><a href="#rm-class-x86-p4-nocona.html:dt:msr_pebs_enable">
<i>msr_pebs_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Precise Event-Based Sampling (PEBS)</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_pebs_matrix_vert"><a href="#rm-class-x86-p4-nocona.html:dt:msr_pebs_matrix_vert">
<i>msr_pebs_matrix_vert</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_platform_brv"><a href="#rm-class-x86-p4-nocona.html:dt:msr_platform_brv">
<i>msr_platform_brv</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Platform Feature Requirements</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_pmh_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_pmh_escr0">
<i>msr_pmh_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_pmh_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_pmh_escr1">
<i>msr_pmh_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_rat_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_rat_escr0">
<i>msr_rat_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_rat_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_rat_escr1">
<i>msr_rat_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_saat_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_saat_escr0">
<i>msr_saat_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_saat_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_saat_escr1">
<i>msr_saat_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_ssu_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_ssu_escr0">
<i>msr_ssu_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_tbpu_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_tbpu_escr0">
<i>msr_tbpu_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_tbpu_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_tbpu_escr1">
<i>msr_tbpu_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_tc_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_tc_escr0">
<i>msr_tc_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_tc_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_tc_escr1">
<i>msr_tc_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_tc_precise_event"><a href="#rm-class-x86-p4-nocona.html:dt:msr_tc_precise_event">
<i>msr_tc_precise_event</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_therm2_ctl"><a href="#rm-class-x86-p4-nocona.html:dt:msr_therm2_ctl">
<i>msr_therm2_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor 2 Control</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_u2l_escr0"><a href="#rm-class-x86-p4-nocona.html:dt:msr_u2l_escr0">
<i>msr_u2l_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:msr_u2l_escr1"><a href="#rm-class-x86-p4-nocona.html:dt:msr_u2l_escr1">
<i>msr_u2l_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4-nocona.html:dt:current_virtual_context"><a href="#rm-class-x86-p4-nocona.html:dt:current_virtual_context">
<i>current_virtual_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context relating to addresses before segmentation.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_pspace_sharable"><a href="#rm-class-x86-p4-nocona.html:dt:vm_pspace_sharable">
<i>vm_pspace_sharable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space may be shared with the other CPU cores.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:init_vm_monitor"><a href="#rm-class-x86-p4-nocona.html:dt:init_vm_monitor">
<i>init_vm_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Setting this attribute to true enables the use of virtual machine monitor acceleration. The attribute will flag it as an illegal value if the virtual machine monitor kernel module could not be found, or if there was an error opening a connection to it (the attribute reads back as false in those cases). Acceleration will not be used unless the use_vm_monitor attribute is also set to true.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_monitor_statistics"><a href="#rm-class-x86-p4-nocona.html:dt:vm_monitor_statistics">
<i>vm_monitor_statistics</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i*][i*][i*]]</code>
<br>Internal, used for performance evaluation.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_assert_object"><a href="#rm-class-x86-p4-nocona.html:dt:vm_assert_object">
<i>vm_assert_object</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>VMP-mode state-assertion object.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_disable_reason"><a href="#rm-class-x86-p4-nocona.html:dt:vm_disable_reason">
<i>vm_disable_reason</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Reason for using turbo instead of VM acceleration.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_trace_file"><a href="#rm-class-x86-p4-nocona.html:dt:vm_trace_file">
<i>vm_trace_file</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>File for storing VM-monitor traces; Used for debugging VMP.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_dump_trace"><a href="#rm-class-x86-p4-nocona.html:dt:vm_dump_trace">
<i>vm_dump_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>b</code>
<br>Dump VM-monitor trace information (only collected if vm_debug_trace is set).</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_dump_vmcs"><a href="#rm-class-x86-p4-nocona.html:dt:vm_dump_vmcs">
<i>vm_dump_vmcs</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>s</code>
<br>Dump host VMCS.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_sched_affinity"><a href="#rm-class-x86-p4-nocona.html:dt:vm_sched_affinity">
<i>vm_sched_affinity</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[b+]</code>
<br>Wire process to a subset of available hardware threads.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_core2_bug"><a href="#rm-class-x86-p4-nocona.html:dt:vm_core2_bug">
<i>vm_core2_bug</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Set if the host cpu might be affected by a hardware bug.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_host_has_vmx"><a href="#rm-class-x86-p4-nocona.html:dt:vm_host_has_vmx">
<i>vm_host_has_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>If TRUE, host cpus support the virtual machine extensions (VMX).</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_cpu_migration_dbg"><a href="#rm-class-x86-p4-nocona.html:dt:vm_cpu_migration_dbg">
<i>vm_cpu_migration_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Internal. Used to test state migration between host cpus.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_info"><a href="#rm-class-x86-p4-nocona.html:dt:vm_info">
<i>vm_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Internal. Information about VMXMON.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_use_pspace_sharing"><a href="#rm-class-x86-p4-nocona.html:dt:vm_use_pspace_sharing">
<i>vm_use_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space sharing should be used when possible.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_using_pspace_sharing"><a href="#rm-class-x86-p4-nocona.html:dt:vm_using_pspace_sharing">
<i>vm_using_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Returns TRUE if physical address space sharing is in use.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:vm_backoff_enabled"><a href="#rm-class-x86-p4-nocona.html:dt:vm_backoff_enabled">
<i>vm_backoff_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>VMP backoff mechanism enable.</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:aprof_views"><a href="#rm-class-x86-p4-nocona.html:dt:aprof_views">
<i>aprof_views</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o,i]*]</code>
<br>((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</p></dd>
</dl>
<h2 id="rm-class-x86-p4-nocona.html:class-attributes">
<a href="#rm-class-x86-p4-nocona.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-p4-nocona.html:dt:architecture"><a href="#rm-class-x86-p4-nocona.html:dt:architecture">
<i>architecture</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s</code>
<br>Implemented architecture (x86-64)</dd>
<dt id="rm-class-x86-p4-nocona.html:dt:physical_bits"><a href="#rm-class-x86-p4-nocona.html:dt:physical_bits">
<i>physical_bits</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Number of physical address bits.</dd>
</dl>
<h2 id="rm-class-x86-p4-nocona.html:provided-by">
<a href="#rm-class-x86-p4-nocona.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section>
<h2 id="rm-class-x86-p4-nocona.html:x86-p4-nocona.uncore"><a href="#rm-class-x86-p4-nocona.html:x86-p4-nocona.uncore">x86-p4-nocona.uncore</a></h2></section><section class="page" id="rm-class-x86-p4e.html"><h1 id="rm-class-x86-p4e.html:x86-p4e"><a href="#rm-class-x86-p4e.html:x86-p4e">x86-p4e</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x86-p4e.html:description">
<a href="#rm-class-x86-p4e.html:description">Description</a>
</h2>
The <tt>x86-p4e</tt> class implements an x86 processor.
<h2 id="rm-class-x86-p4e.html:interfaces-implemented">
<a href="#rm-class-x86-p4e.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, jit_control, instruction_fetch, step_info, stc, exec_trace, simulator_cache, context_handler, virtual_data_breakpoint, virtual_instruction_breakpoint, processor_info, processor_info_v2, execute, icode, execute_control, concurrency_mode, concurrency_group, cycle, freerun, step, event_delta, step_cycle_ratio, stall, frequency_listener, frequency, decoder, direct_memory_update, cpu_instrumentation_subscribe, cpu_instruction_query, cpu_cached_instruction, cpu_cached_instruction_once, cpu_cached_stream, internal_cached_instruction, cpu_memory_query, cpu_instruction_decoder, cpu_exception_query, callback_info, instrumentation_order, cpu_instrumentation_stream, step_event_instrumentation, pre_decoder, x86_instruction_query, x86_exception_query, x86_memory_query, x86_address_query, x86_instrumentation_subscribe, x86_instrumentation_subscribe_v2, vmx_instrumentation_subscribe, smm_instrumentation_subscribe, register_breakpoint, telemetry, processor_internal, describe_registers, exception, save_state, int_register, x86_smm_state, interrupt_ack, a20, x86, x86_msr, x86_reg_access, x86_exception, x86_memory_access, x86_memory_operation, x86_access_type, x86_vmp_control, x86_cpuid_query, x86_cstate, vmp_internal, vmp, class_disassembly, processor_cli, processor_gui, opcode_info
<h2 id="rm-class-x86-p4e.html:notifiers">
<a href="#rm-class-x86-p4e.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x86-p4e.html:dt:cell-change"><a href="#rm-class-x86-p4e.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x86-p4e.html:dt:freerunning-mode-change"><a href="#rm-class-x86-p4e.html:dt:freerunning-mode-change">freerunning-mode-change</a></dt>
<dd>Notifier that is triggered when freerunning mode is enabled or disabled. The new enabled/disabled state is available through the freerun interface.</dd>
<dt id="rm-class-x86-p4e.html:dt:frequency-change"><a href="#rm-class-x86-p4e.html:dt:frequency-change">frequency-change</a></dt>
<dd>Notifier that is triggered when frequency changes. New frequency can be read via the frequency interface of the object.</dd>
<dt id="rm-class-x86-p4e.html:dt:object-delete"><a href="#rm-class-x86-p4e.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x86-p4e.html:dt:queue-change"><a href="#rm-class-x86-p4e.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x86-p4e.html:port-objects">
<a href="#rm-class-x86-p4e.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x86-p4e.html:dt:probes-uncore"><a href="#rm-class-x86-p4e.html:dt:probes-uncore">probes.uncore</a></dt>
<dd>
<a href="#rm-class-x86-p4e.html:x86-p4e.uncore">x86-p4e.uncore</a>
 – Uncore probe port</dd>
<dt id="rm-class-x86-p4e.html:dt:vtime"><a href="#rm-class-x86-p4e.html:dt:vtime">vtime</a></dt>
<dd>vtime – event handler</dd>
<dt id="rm-class-x86-p4e.html:dt:vtime-cycles"><a href="#rm-class-x86-p4e.html:dt:vtime-cycles">vtime.cycles</a></dt>
<dd>cycle-counter – cycle queue</dd>
<dt id="rm-class-x86-p4e.html:dt:vtime-ps"><a href="#rm-class-x86-p4e.html:dt:vtime-ps">vtime.ps</a></dt>
<dd>ps-clock – event queue (ps)</dd>
</dl>
<h2 id="rm-class-x86-p4e.html:commands-for-this-class">
<a href="#rm-class-x86-p4e.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86-p4e.aprof-views.html">aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-p4e.break-processor-reset.html">break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e.break-segreg.html">break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4e.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-p4e.memory-configuration.html">memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-p4e.msrs.html">msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-p4e.pregs-fpu.html">pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-p4e.pregs-sse.html">pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-p4e.print-acpi-tables.html">print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-p4e.print-gdt.html">print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-p4e.print-idt.html">print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-p4e.print-mp-tables.html">print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-p4e.print-tss.html">print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-p4e.print-vmcs.html">print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-p4e.print-vmx-cap.html">print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-p4e.status.html">status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-p4e.tablewalk.html">tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-p4e.trace-segreg.html">trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4e.unbreak-processor-reset.html">unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e.break-segreg.html">unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4e.trace-segreg.html">untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4e.wait-for-processor-reset.html">wait-for-processor-reset</a>
 – wait for a processor reset</li>
</ul>
<h2 id="rm-class-x86-p4e.html:commands-for-interface-x86">
<a href="#rm-class-x86-p4e.html:commands-for-interface-x86">Commands for interface x86</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86.break-vmread.html">break-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">break-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">trace-vmwrite</a>
 – trace VMCS updates</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">unbreak-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">unbreak-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">untrace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">untrace-vmwrite</a>
 – trace VMCS updates</li>
</ul>
<h2 id="rm-class-x86-p4e.html:attributes">
<a href="#rm-class-x86-p4e.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-p4e.html:dt:auto_hyper_enabled"><a href="#rm-class-x86-p4e.html:dt:auto_hyper_enabled">
<i>auto_hyper_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enables automatic detection of loops which can be hypersimulated.</dd>
<dt id="rm-class-x86-p4e.html:dt:auto_hyper_loops"><a href="#rm-class-x86-p4e.html:dt:auto_hyper_loops">
<i>auto_hyper_loops</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[iis]*]</code>
<br>{ffwd_steps, addr, precond} Information on automatically found hypersim loops.</dd>
<dt id="rm-class-x86-p4e.html:dt:physical_memory"><a href="#rm-class-x86-p4e.html:dt:physical_memory">
<i>physical_memory</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Physical memory space. Must implement memory-space, breakpoint and breakpoint_query_v2 interfaces.</dd>
<dt id="rm-class-x86-p4e.html:dt:ma_prot"><a href="#rm-class-x86-p4e.html:dt:ma_prot">
<i>ma_prot</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>MP protocol. One of {'msi', 'ww', 'wwp'}</dd>
<dt id="rm-class-x86-p4e.html:dt:multicore_accelerator_enabled"><a href="#rm-class-x86-p4e.html:dt:multicore_accelerator_enabled">
<i>multicore_accelerator_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Multicore Accelerator enabled for processor.</dd>
<dt id="rm-class-x86-p4e.html:dt:mca_concurrency_mode"><a href="#rm-class-x86-p4e.html:dt:mca_concurrency_mode">
<i>mca_concurrency_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Multicore Accelerator mode used by processor. One of Sim_Concurrency_Mode_Serialized (1), Sim_Concurrency_Mode_Serialized_Memory (2), or Sim_Concurrency_Mode_Full (4)</dd>
<dt id="rm-class-x86-p4e.html:dt:min_cacheline_size"><a href="#rm-class-x86-p4e.html:dt:min_cacheline_size">
<i>min_cacheline_size</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd>
<dt id="rm-class-x86-p4e.html:dt:is_stalling"><a href="#rm-class-x86-p4e.html:dt:is_stalling">
<i>is_stalling</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is currently stalling by request of a timing-model.</dd>
<dt id="rm-class-x86-p4e.html:dt:stalling_info"><a href="#rm-class-x86-p4e.html:dt:stalling_info">
<i>stalling_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iii]</code>
<br>If is_stalling is set, this contains information about the current memory operation.</dd>
<dt id="rm-class-x86-p4e.html:dt:simulation_mode"><a href="#rm-class-x86-p4e.html:dt:simulation_mode">
<i>simulation_mode</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The simulation mechanism used for the processor. One of the values of the simulation_mode_t enum.</dd>
<dt id="rm-class-x86-p4e.html:dt:enabled_flag"><a href="#rm-class-x86-p4e.html:dt:enabled_flag">
<i>enabled_flag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd>
<dt id="rm-class-x86-p4e.html:dt:non_architecturally_disabled"><a href="#rm-class-x86-p4e.html:dt:non_architecturally_disabled">
<i>non_architecturally_disabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If true, the processor is disabled by explicit user action and will not execute instructions until re-enabled by user. No architectural transitions, such as resets, will re-enable it on their own.</dd>
<dt id="rm-class-x86-p4e.html:dt:outside_memory_whitelist"><a href="#rm-class-x86-p4e.html:dt:outside_memory_whitelist">
<i>outside_memory_whitelist</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i|[ii]|[iii]*]</code>
<br>((<i>address</i>, <i>length</i>, <i>hits</i>)*).<br>
<br>
List of physical address ranges that do not map to anything. <i>length</i> is the length of each interval in bytes. An interval with both <i>address</i> and <i>length</i> being 0 denotes the entire address space. <i>hits</i> is the number of times that particular interval has been accessed, and can be omitted when set.<br>
<br>
 Accesses to physical addresses with no targets will trigger a specific hap whose default action is to break the simulation. However, if the address falls into one of the ranges specified in this whitelist, the hap will <em>not</em> be triggered (but still being counted). The behavior in this scenario is architecture dependent. It may or may not trigger an architecture specific exception, and the simulation may or may not be interrupted.<br>
<br>
 See also the <tt>Core_Address_Not_Mapped</tt> hap.</dd>
<dt id="rm-class-x86-p4e.html:dt:ignore_page_failed_before"><a href="#rm-class-x86-p4e.html:dt:ignore_page_failed_before">
<i>ignore_page_failed_before</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will keep trying to cache memory through direct memory even if it fails.</dd>
<dt id="rm-class-x86-p4e.html:dt:current_context"><a href="#rm-class-x86-p4e.html:dt:current_context">
<i>current_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context object</dd>
<dt id="rm-class-x86-p4e.html:dt:processor_number"><a href="#rm-class-x86-p4e.html:dt:processor_number">
<i>processor_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd>
<dt id="rm-class-x86-p4e.html:dt:do_not_schedule"><a href="#rm-class-x86-p4e.html:dt:do_not_schedule">
<i>do_not_schedule</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE to prevent this object from being scheduled by the cell.</dd>
<dt id="rm-class-x86-p4e.html:dt:cell"><a href="#rm-class-x86-p4e.html:dt:cell">
<i>cell</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The cell this object clock/cpu belongs to</dd>
<dt id="rm-class-x86-p4e.html:dt:freerun_speed"><a href="#rm-class-x86-p4e.html:dt:freerun_speed">
<i>freerun_speed</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Freerun speed. A value of 1.0 means realtime.</dd>
<dt id="rm-class-x86-p4e.html:dt:freerun_min_ips"><a href="#rm-class-x86-p4e.html:dt:freerun_min_ips">
<i>freerun_min_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Minimum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-p4e.html:dt:freerun_max_ips"><a href="#rm-class-x86-p4e.html:dt:freerun_max_ips">
<i>freerun_max_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Maximum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-p4e.html:dt:freerun_enabled"><a href="#rm-class-x86-p4e.html:dt:freerun_enabled">
<i>freerun_enabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Freerun mode enabled</dd>
<dt id="rm-class-x86-p4e.html:dt:frequency"><a href="#rm-class-x86-p4e.html:dt:frequency">
<i>frequency</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]|o|[os]</code>
<br>Processor clock frequency in Hz, as a rational number [numerator, denominator], or as a frequency provider implementing the <tt>frequency</tt>. The legacy <tt>simple_dispatcher</tt> is also supported.</dd>
<dt id="rm-class-x86-p4e.html:dt:freq_mhz"><a href="#rm-class-x86-p4e.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i|f</code>
<br>Processor clock frequency in MHz.</dd>
<dt id="rm-class-x86-p4e.html:dt:step_queue"><a href="#rm-class-x86-p4e.html:dt:step_queue">
<i>step_queue</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events.</dd>
<dt id="rm-class-x86-p4e.html:dt:time_queue"><a href="#rm-class-x86-p4e.html:dt:time_queue">
<i>time_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s|n,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events.</dd>
<dt id="rm-class-x86-p4e.html:dt:event_desc"><a href="#rm-class-x86-p4e.html:dt:event_desc">
<i>event_desc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br> ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd>
<dt id="rm-class-x86-p4e.html:dt:steps"><a href="#rm-class-x86-p4e.html:dt:steps">
<i>steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number steps executed since machine start.</dd>
<dt id="rm-class-x86-p4e.html:dt:cycles"><a href="#rm-class-x86-p4e.html:dt:cycles">
<i>cycles</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time measured in cycles from machine start.</dd>
<dt id="rm-class-x86-p4e.html:dt:step_per_cycle_mode"><a href="#rm-class-x86-p4e.html:dt:step_per_cycle_mode">
<i>step_per_cycle_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd>
<dt id="rm-class-x86-p4e.html:dt:stall_time"><a href="#rm-class-x86-p4e.html:dt:stall_time">
<i>stall_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of cycles the processor will stall</dd>
<dt id="rm-class-x86-p4e.html:dt:telemetry_providers"><a href="#rm-class-x86-p4e.html:dt:telemetry_providers">
<i>telemetry_providers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects that provides telemetry for this core</dd>
<dt id="rm-class-x86-p4e.html:dt:shared_physical_memory"><a href="#rm-class-x86-p4e.html:dt:shared_physical_memory">
<i>shared_physical_memory</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Points to the object representing the memory space shared between threads/cores. This is used to set up the monitoring to emulate MONITOR/MWAIT. If this is set to Nil, then MONITOR/MWAIT will time-out at the end of each time-quantum which is likely to result in non-optimal performance especially when the quantum is rather short.</dd>
<dt id="rm-class-x86-p4e.html:dt:rax"><a href="#rm-class-x86-p4e.html:dt:rax">
<i>rax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:rcx"><a href="#rm-class-x86-p4e.html:dt:rcx">
<i>rcx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:rdx"><a href="#rm-class-x86-p4e.html:dt:rdx">
<i>rdx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:rbx"><a href="#rm-class-x86-p4e.html:dt:rbx">
<i>rbx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:rsp"><a href="#rm-class-x86-p4e.html:dt:rsp">
<i>rsp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:rbp"><a href="#rm-class-x86-p4e.html:dt:rbp">
<i>rbp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:rsi"><a href="#rm-class-x86-p4e.html:dt:rsi">
<i>rsi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:rdi"><a href="#rm-class-x86-p4e.html:dt:rdi">
<i>rdi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:r8"><a href="#rm-class-x86-p4e.html:dt:r8">
<i>r8</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:r9"><a href="#rm-class-x86-p4e.html:dt:r9">
<i>r9</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:r10"><a href="#rm-class-x86-p4e.html:dt:r10">
<i>r10</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:r11"><a href="#rm-class-x86-p4e.html:dt:r11">
<i>r11</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:r12"><a href="#rm-class-x86-p4e.html:dt:r12">
<i>r12</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:r13"><a href="#rm-class-x86-p4e.html:dt:r13">
<i>r13</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:r14"><a href="#rm-class-x86-p4e.html:dt:r14">
<i>r14</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:r15"><a href="#rm-class-x86-p4e.html:dt:r15">
<i>r15</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e.html:dt:rip"><a href="#rm-class-x86-p4e.html:dt:rip">
<i>rip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Instruction pointer.</dd>
<dt id="rm-class-x86-p4e.html:dt:activity_state"><a href="#rm-class-x86-p4e.html:dt:activity_state">
<i>activity_state</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor activity state.</dd>
<dt id="rm-class-x86-p4e.html:dt:cr0"><a href="#rm-class-x86-p4e.html:dt:cr0">
<i>cr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 0.</dd>
<dt id="rm-class-x86-p4e.html:dt:cr2"><a href="#rm-class-x86-p4e.html:dt:cr2">
<i>cr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 2.</dd>
<dt id="rm-class-x86-p4e.html:dt:cr4"><a href="#rm-class-x86-p4e.html:dt:cr4">
<i>cr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 4.</dd>
<dt id="rm-class-x86-p4e.html:dt:cr3"><a href="#rm-class-x86-p4e.html:dt:cr3">
<i>cr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 3.</dd>
<dt id="rm-class-x86-p4e.html:dt:xcr0"><a href="#rm-class-x86-p4e.html:dt:xcr0">
<i>xcr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended control register 0 (XCR0).</dd>
<dt id="rm-class-x86-p4e.html:dt:cs"><a href="#rm-class-x86-p4e.html:dt:cs">
<i>cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e.html:dt:ds"><a href="#rm-class-x86-p4e.html:dt:ds">
<i>ds</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e.html:dt:ss"><a href="#rm-class-x86-p4e.html:dt:ss">
<i>ss</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>Segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>b</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpl"><a href="#rm-class-x86-p4e.html:dt:cpl">
<i>cpl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Current privilege level.</dd>
<dt id="rm-class-x86-p4e.html:dt:es"><a href="#rm-class-x86-p4e.html:dt:es">
<i>es</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e.html:dt:fs"><a href="#rm-class-x86-p4e.html:dt:fs">
<i>fs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e.html:dt:gs"><a href="#rm-class-x86-p4e.html:dt:gs">
<i>gs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e.html:dt:dr0"><a href="#rm-class-x86-p4e.html:dt:dr0">
<i>dr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 0.</dd>
<dt id="rm-class-x86-p4e.html:dt:dr1"><a href="#rm-class-x86-p4e.html:dt:dr1">
<i>dr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 1.</dd>
<dt id="rm-class-x86-p4e.html:dt:dr2"><a href="#rm-class-x86-p4e.html:dt:dr2">
<i>dr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 2.</dd>
<dt id="rm-class-x86-p4e.html:dt:dr3"><a href="#rm-class-x86-p4e.html:dt:dr3">
<i>dr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 3.</dd>
<dt id="rm-class-x86-p4e.html:dt:dr6"><a href="#rm-class-x86-p4e.html:dt:dr6">
<i>dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 6.</dd>
<dt id="rm-class-x86-p4e.html:dt:dr7"><a href="#rm-class-x86-p4e.html:dt:dr7">
<i>dr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 7.</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_debug_exception"><a href="#rm-class-x86-p4e.html:dt:pending_debug_exception">
<i>pending_debug_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A debug exception is pending. Additional information about the exception is stored in pending_debug_exception_dr6.</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_debug_exception_dr6"><a href="#rm-class-x86-p4e.html:dt:pending_debug_exception_dr6">
<i>pending_debug_exception_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Valid if pending_debug_exception is non-zero. Attribute has the same format as the DR6 register.</dd>
<dt id="rm-class-x86-p4e.html:dt:pdpte"><a href="#rm-class-x86-p4e.html:dt:pdpte">
<i>pdpte</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{4}]</code>
<br>PDPTE registers.</dd>
<dt id="rm-class-x86-p4e.html:dt:idtr_base"><a href="#rm-class-x86-p4e.html:dt:idtr_base">
<i>idtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table base.</dd>
<dt id="rm-class-x86-p4e.html:dt:idtr_limit"><a href="#rm-class-x86-p4e.html:dt:idtr_limit">
<i>idtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table limit.</dd>
<dt id="rm-class-x86-p4e.html:dt:gdtr_base"><a href="#rm-class-x86-p4e.html:dt:gdtr_base">
<i>gdtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table base.</dd>
<dt id="rm-class-x86-p4e.html:dt:gdtr_limit"><a href="#rm-class-x86-p4e.html:dt:gdtr_limit">
<i>gdtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table limit.</dd>
<dt id="rm-class-x86-p4e.html:dt:tr"><a href="#rm-class-x86-p4e.html:dt:tr">
<i>tr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e.html:dt:ldtr"><a href="#rm-class-x86-p4e.html:dt:ldtr">
<i>ldtr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e.html:dt:eflags"><a href="#rm-class-x86-p4e.html:dt:eflags">
<i>eflags</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Flag register.</dd>
<dt id="rm-class-x86-p4e.html:dt:mxcsr"><a href="#rm-class-x86-p4e.html:dt:mxcsr">
<i>mxcsr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>XMM control register.</dd>
<dt id="rm-class-x86-p4e.html:dt:xmm"><a href="#rm-class-x86-p4e.html:dt:xmm">
<i>xmm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>xmm_0_low</i>, <i>xmm_0_high</i>), ..., (<i>xmm_n_low</i>, <i>xmm_n_high</i>)). Each list represents one xmm register. The high quad word (bits 64-127) is in <i>xmmi_high</i> and the low quad word (bits 0-63) is in <i>xmmi_low</i>.</dd>
<dt id="rm-class-x86-p4e.html:dt:ymmu"><a href="#rm-class-x86-p4e.html:dt:ymmu">
<i>ymmu</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>ymmu0_low</i>, <i>ymm0_high</i>), ..., (<i>ymmu15_low</i>, <i>ymmu15_high</i>)). Each list represents the two upper quad words of an ymm register. register. The high quad word (bits 192-255) is in <i>ymmi_high</i> and the low quad word (bits 128-191) is in <i>ymmi_low</i>.</dd>
<dt id="rm-class-x86-p4e.html:dt:fpu_regs"><a href="#rm-class-x86-p4e.html:dt:fpu_regs">
<i>fpu_regs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i{11}]{8}]</code>
<br>((empty, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9){8}). X86 floating point registers. The 8 80-bits registers is stored as a list of 11 bytes. The first byte tells if the register is empty (1) or not (0). The other bytes contain the register value with the lowest (least significant) bits in b0 and the highest (most significant bits in b9.</dd>
<dt id="rm-class-x86-p4e.html:dt:fpu_control"><a href="#rm-class-x86-p4e.html:dt:fpu_control">
<i>fpu_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU control register.</dd>
<dt id="rm-class-x86-p4e.html:dt:fpu_status"><a href="#rm-class-x86-p4e.html:dt:fpu_status">
<i>fpu_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU status register.</dd>
<dt id="rm-class-x86-p4e.html:dt:fpu_tag"><a href="#rm-class-x86-p4e.html:dt:fpu_tag">
<i>fpu_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU tag word.</dd>
<dt id="rm-class-x86-p4e.html:dt:fpu_last_instr_selector"><a href="#rm-class-x86-p4e.html:dt:fpu_last_instr_selector">
<i>fpu_last_instr_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer selector.</dd>
<dt id="rm-class-x86-p4e.html:dt:fpu_last_instr_pointer"><a href="#rm-class-x86-p4e.html:dt:fpu_last_instr_pointer">
<i>fpu_last_instr_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer offset.</dd>
<dt id="rm-class-x86-p4e.html:dt:fpu_last_opcode"><a href="#rm-class-x86-p4e.html:dt:fpu_last_opcode">
<i>fpu_last_opcode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction opcode.</dd>
<dt id="rm-class-x86-p4e.html:dt:fpu_last_operand_selector"><a href="#rm-class-x86-p4e.html:dt:fpu_last_operand_selector">
<i>fpu_last_operand_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer selector.</dd>
<dt id="rm-class-x86-p4e.html:dt:fpu_last_operand_pointer"><a href="#rm-class-x86-p4e.html:dt:fpu_last_operand_pointer">
<i>fpu_last_operand_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer offset.</dd>
<dt id="rm-class-x86-p4e.html:dt:temporary_interrupt_mask"><a href="#rm-class-x86-p4e.html:dt:temporary_interrupt_mask">
<i>temporary_interrupt_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If non-zero, interrupts are temporarily disabled even though EFLAGS.IF may be set.</dd>
<dt id="rm-class-x86-p4e.html:dt:block_init"><a href="#rm-class-x86-p4e.html:dt:block_init">
<i>block_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-p4e.html:dt:block_smi"><a href="#rm-class-x86-p4e.html:dt:block_smi">
<i>block_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-p4e.html:dt:block_nmi"><a href="#rm-class-x86-p4e.html:dt:block_nmi">
<i>block_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-p4e.html:dt:smm_base"><a href="#rm-class-x86-p4e.html:dt:smm_base">
<i>smm_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMM base.</dd>
<dt id="rm-class-x86-p4e.html:dt:in_smm"><a href="#rm-class-x86-p4e.html:dt:in_smm">
<i>in_smm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set iff the processor is in system management mode.</dd>
<dt id="rm-class-x86-p4e.html:dt:monitor_info"><a href="#rm-class-x86-p4e.html:dt:monitor_info">
<i>monitor_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[bbi]</code>
<br>(armed, fired, address). Information about MONITOR. The MONITOR is armed if the first element in the list is true. The last element in the list contains the monitored physical address, and the second element indicates if the monitor has fired which means that the CPU should wake up.</dd>
<dt id="rm-class-x86-p4e.html:dt:mwait_extensions"><a href="#rm-class-x86-p4e.html:dt:mwait_extensions">
<i>mwait_extensions</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extensions passed to the MWAIT instruction through ECX.</dd>
<dt id="rm-class-x86-p4e.html:dt:mwait_hints"><a href="#rm-class-x86-p4e.html:dt:mwait_hints">
<i>mwait_hints</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Hints passed to the MWAIT instruction through EAX.</dd>
<dt id="rm-class-x86-p4e.html:dt:ext"><a href="#rm-class-x86-p4e.html:dt:ext">
<i>ext</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A bit indicating if the current exception is external.</dd>
<dt id="rm-class-x86-p4e.html:dt:cr4_extension_mask"><a href="#rm-class-x86-p4e.html:dt:cr4_extension_mask">
<i>cr4_extension_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Externally implemented cr4 bits.</dd>
<dt id="rm-class-x86-p4e.html:dt:disabled_breakpoints_update_dr6"><a href="#rm-class-x86-p4e.html:dt:disabled_breakpoints_update_dr6">
<i>disabled_breakpoints_update_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set to non-zero if you want debug breakpoints that are not enabled either through DR7.L nor DR7.G to still set the B bits in DR6.</dd>
<dt id="rm-class-x86-p4e.html:dt:mxcsr_mask"><a href="#rm-class-x86-p4e.html:dt:mxcsr_mask">
<i>mxcsr_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MXCSR mask (0 means 0xffbf).</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_init"><a href="#rm-class-x86-p4e.html:dt:pending_init">
<i>pending_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending INIT</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_reset"><a href="#rm-class-x86-p4e.html:dt:pending_reset">
<i>pending_reset</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending RESET</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_exception"><a href="#rm-class-x86-p4e.html:dt:pending_exception">
<i>pending_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then an exception or interrupt is pending and will be delivered before the next instruction.</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_exception_error_code_valid"><a href="#rm-class-x86-p4e.html:dt:pending_exception_error_code_valid">
<i>pending_exception_error_code_valid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the pending exception has an error code.</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_exception_set_rf"><a href="#rm-class-x86-p4e.html:dt:pending_exception_set_rf">
<i>pending_exception_set_rf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the resume flag bit will be set in the pushed image of the flag register.</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_exception_error_code"><a href="#rm-class-x86-p4e.html:dt:pending_exception_error_code">
<i>pending_exception_error_code</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Error code to be delivered on the next pending exception if pending_exception_error_code_valid is set.</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_exception_instruction_length"><a href="#rm-class-x86-p4e.html:dt:pending_exception_instruction_length">
<i>pending_exception_instruction_length</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Length of pending trap instruction.</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_exception_vector"><a href="#rm-class-x86-p4e.html:dt:pending_exception_vector">
<i>pending_exception_vector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Pending interrupt or exception vector. Only valid if pending_exception is set.</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_exception_type"><a href="#rm-class-x86-p4e.html:dt:pending_exception_type">
<i>pending_exception_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Type of pending exception. </dd>
<dt id="rm-class-x86-p4e.html:dt:waiting_interrupt"><a href="#rm-class-x86-p4e.html:dt:waiting_interrupt">
<i>waiting_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If an interrupt is requested, but it cannot be immediately handled because interrupts are masked.</dd>
<dt id="rm-class-x86-p4e.html:dt:waiting_device"><a href="#rm-class-x86-p4e.html:dt:waiting_device">
<i>waiting_device</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The device that requested the waiting interrupt. Only valid when waiting_interrupt is non-zero.</dd>
<dt id="rm-class-x86-p4e.html:dt:fpu_fopcode_compatibility_mode"><a href="#rm-class-x86-p4e.html:dt:fpu_fopcode_compatibility_mode">
<i>fpu_fopcode_compatibility_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Fopcode compatibility sub-mode.</dd>
<dt id="rm-class-x86-p4e.html:dt:a20mask"><a href="#rm-class-x86-p4e.html:dt:a20mask">
<i>a20mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The a20mask.</dd>
<dt id="rm-class-x86-p4e.html:dt:disable_block_merge"><a href="#rm-class-x86-p4e.html:dt:disable_block_merge">
<i>disable_block_merge</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal.</dd>
<dt id="rm-class-x86-p4e.html:dt:port_space"><a href="#rm-class-x86-p4e.html:dt:port_space">
<i>port_space</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>I/O space of the cpu targeted by the IN, INS, OUT, and OUTS instructions. Must implement either the <tt>port</tt> interface (typically an instance of the <tt>port-space</tt> class), or the <tt>lookup</tt> interface (typically an instance of the <tt>memory-space</tt> class).</dd>
<dt id="rm-class-x86-p4e.html:dt:apic"><a href="#rm-class-x86-p4e.html:dt:apic">
<i>apic</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Local APIC this cpu is connected to.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_lahf64"><a href="#rm-class-x86-p4e.html:dt:cpuid_lahf64">
<i>cpuid_lahf64</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>LAHF/SAHF support in 64-bit mode. Reported through CPUID function 80000001 in ECX bit 0.</dd>
<dt id="rm-class-x86-p4e.html:dt:load_far_ptr_64"><a href="#rm-class-x86-p4e.html:dt:load_far_ptr_64">
<i>load_far_ptr_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the load far pointer instructions are extended to 64-bit when executed with a 64-bit operand size. The default is FALSE, which treats 64-bit and 32-bit operand size the same.</dd>
<dt id="rm-class-x86-p4e.html:dt:near_branches_64"><a href="#rm-class-x86-p4e.html:dt:near_branches_64">
<i>near_branches_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Determines how near branches are handled in 64-bit mode. If the attribute is TRUE, then the operand size is fixed at 64-bits, while the default value of FALSE allows an override to 16 bits.</dd>
<dt id="rm-class-x86-p4e.html:dt:one_step_per_string_instruction"><a href="#rm-class-x86-p4e.html:dt:one_step_per_string_instruction">
<i>one_step_per_string_instruction</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, each un-interrupted run of a repeated string instruction (CMPS, LODS, MOVS, SCAS, STOS) will be counted as a single step as compared to each iteration being a step in the default model. Due to how instruction counting works in the hardware performance counters, this attribute must be set to TRUE for VMP to work. Setting this attribute to FALSE will disable VMP.</dd>
<dt id="rm-class-x86-p4e.html:dt:null_clear_base_and_limit"><a href="#rm-class-x86-p4e.html:dt:null_clear_base_and_limit">
<i>null_clear_base_and_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, a load of a NULL selector to a segment register will clear the base and limit values.</dd>
<dt id="rm-class-x86-p4e.html:dt:mov_default32"><a href="#rm-class-x86-p4e.html:dt:mov_default32">
<i>mov_default32</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, movs to or from control and debug registers will default to 32-bits in 64-bit mode. If FALSE (which is the default value), such moves will be fixed at 64-bits.</dd>
<dt id="rm-class-x86-p4e.html:dt:skip_canonical_logical_check"><a href="#rm-class-x86-p4e.html:dt:skip_canonical_logical_check">
<i>skip_canonical_logical_check</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, no canonical check is performed on the logical address during address translation. A canonical check is always performed on the linear address, regardless of the setting of this attribute. The default value is FALSE, performing canonical checks on both the logical and linear addresses.</dd>
<dt id="rm-class-x86-p4e.html:dt:debug_len_10b_8_bytes"><a href="#rm-class-x86-p4e.html:dt:debug_len_10b_8_bytes">
<i>debug_len_10b_8_bytes</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the 10b length encoding in DR7 is taken to mean 8 bytes. If it is false, then 10b means 8 bytes in long mode, but only one byte in legacy mode.</dd>
<dt id="rm-class-x86-p4e.html:dt:seg_push_zero_pad"><a href="#rm-class-x86-p4e.html:dt:seg_push_zero_pad">
<i>seg_push_zero_pad</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (which is the default), then segment register push instructions will pad the push with zero bytes up to the width of the push. If false, then that memory will be kept untouched.</dd>
<dt id="rm-class-x86-p4e.html:dt:allow_tss_bios_workaround"><a href="#rm-class-x86-p4e.html:dt:allow_tss_bios_workaround">
<i>allow_tss_bios_workaround</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, which is the default, then VMP is allowed to modify the initial CPU state slightly in order to work around a BIOS problem causing hard host crashes. The workaround consist of using a 32-bit TSS instead of a 16-bit TSS after CPU reset. If this attribute is set to FALSE, then VMP will be disabled whenever a 16-bit TSS is loaded.</dd>
<dt id="rm-class-x86-p4e.html:dt:sp_mask_non64"><a href="#rm-class-x86-p4e.html:dt:sp_mask_non64">
<i>sp_mask_non64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the stack pointer will be masked to 32-bits after the 16-byte alignment when an exception is taken from a mode other than 64-bit mode while operating in long mode.</dd>
<dt id="rm-class-x86-p4e.html:dt:lar_ldt_lm_invalid"><a href="#rm-class-x86-p4e.html:dt:lar_ldt_lm_invalid">
<i>lar_ldt_lm_invalid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the LDT segment type will not be considered valid for the LAR instruction while operating in long mode.</dd>
<dt id="rm-class-x86-p4e.html:dt:far_call_jmp_64"><a href="#rm-class-x86-p4e.html:dt:far_call_jmp_64">
<i>far_call_jmp_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, far call and jmp instructions will have a 64-bit offset when the operand size is 64-bits. If FALSE, then the offset will be 32-bits with both 32-bit and 64-bit operand size.</dd>
<dt id="rm-class-x86-p4e.html:dt:pause_slow_cycles"><a href="#rm-class-x86-p4e.html:dt:pause_slow_cycles">
<i>pause_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the PAUSE instruction. This additional stall is there to allow execution of spin-locks to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-p4e.html:dt:rdtsc_slow_cycles"><a href="#rm-class-x86-p4e.html:dt:rdtsc_slow_cycles">
<i>rdtsc_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the RDTSC and RDTSCP instructions. This additional stall is there to allow time expiration loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-p4e.html:dt:port_io_slow_cycles"><a href="#rm-class-x86-p4e.html:dt:port_io_slow_cycles">
<i>port_io_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for port-mapped I/O. This additional stall is there to allow I/O poll loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-p4e.html:dt:inject_vmexit"><a href="#rm-class-x86-p4e.html:dt:inject_vmexit">
<i>inject_vmexit</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>i</code>
<br>Force a VMEXIT from VMX mode.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_vmx"><a href="#rm-class-x86-p4e.html:dt:cpuid_vmx">
<i>cpuid_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>VMX feature as reported through CPUID function 1 ECX bit 5.</dd>
<dt id="rm-class-x86-p4e.html:dt:vmx_mode"><a href="#rm-class-x86-p4e.html:dt:vmx_mode">
<i>vmx_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode. 0: Not in VMX operation. 1: In VMX root operation. 2: In VMX non-root operation.</dd>
<dt id="rm-class-x86-p4e.html:dt:current_vmcs_ptr"><a href="#rm-class-x86-p4e.html:dt:current_vmcs_ptr">
<i>current_vmcs_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode current VMCS pointer.</dd>
<dt id="rm-class-x86-p4e.html:dt:vmxon_ptr"><a href="#rm-class-x86-p4e.html:dt:vmxon_ptr">
<i>vmxon_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMXON pointer.</dd>
<dt id="rm-class-x86-p4e.html:dt:vmx_pending_exit"><a href="#rm-class-x86-p4e.html:dt:vmx_pending_exit">
<i>vmx_pending_exit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|i</code>
<br>Pending VMX exit reason. See appendix A of the VMX specification for encoding. Nil if no VMX exit is pending.</dd>
<dt id="rm-class-x86-p4e.html:dt:vmcs_layout"><a href="#rm-class-x86-p4e.html:dt:vmcs_layout">
<i>vmcs_layout</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[isiii]*]</code>
<br>Exports the implementation specific layout of the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing) area. This information can be used to display the current VMCS status, as well as to track changes in the VMCS. Sublist format (<i>index</i>, <i>name</i>, <i>size</i>, <i>offset</i>, <i>attr</i>). A field is stored as a <i>size</i> byte integer at <i>offset</i> in the VMCS.</dd>
<dt id="rm-class-x86-p4e.html:dt:vmcs_content"><a href="#rm-class-x86-p4e.html:dt:vmcs_content">
<i>vmcs_content</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>The register content of the currently loaded Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). Not valid if current_vmcs_ptr is not valid. Not all VMCS fields are necessarily present in this attribute since they are not kept in CPU registers. Remaining fields will be in the VMCS memory area.</dd>
<dt id="rm-class-x86-p4e.html:dt:vmcs_launch_state"><a href="#rm-class-x86-p4e.html:dt:vmcs_launch_state">
<i>vmcs_launch_state</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>VMCS launch state.</dd>
<dt id="rm-class-x86-p4e.html:dt:block_virtual_nmi"><a href="#rm-class-x86-p4e.html:dt:block_virtual_nmi">
<i>block_virtual_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Virtual NMIs blocking.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_vendor_id"><a href="#rm-class-x86-p4e.html:dt:cpuid_vendor_id">
<i>cpuid_vendor_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Vendor ID string for CPUID.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_extended_family"><a href="#rm-class-x86-p4e.html:dt:cpuid_extended_family">
<i>cpuid_extended_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended family for CPUID.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_extended_model"><a href="#rm-class-x86-p4e.html:dt:cpuid_extended_model">
<i>cpuid_extended_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended model for CPUID.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_family"><a href="#rm-class-x86-p4e.html:dt:cpuid_family">
<i>cpuid_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Family for CPUID.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_model"><a href="#rm-class-x86-p4e.html:dt:cpuid_model">
<i>cpuid_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Model for CPUID.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_stepping"><a href="#rm-class-x86-p4e.html:dt:cpuid_stepping">
<i>cpuid_stepping</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stepping for CPUID.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_brand_id"><a href="#rm-class-x86-p4e.html:dt:cpuid_brand_id">
<i>cpuid_brand_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Brand ID for CPUID.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_clflush_size"><a href="#rm-class-x86-p4e.html:dt:cpuid_clflush_size">
<i>cpuid_clflush_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Size of CLFLUSH as reported by CPUID.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_logical_processor_count"><a href="#rm-class-x86-p4e.html:dt:cpuid_logical_processor_count">
<i>cpuid_logical_processor_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Count of logical processors for CPUID. Setting this to non-zero will enable the HTT feature bit (bit 28).</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_thread_level_apic_id_shift_count"><a href="#rm-class-x86-p4e.html:dt:cpuid_thread_level_apic_id_shift_count">
<i>cpuid_thread_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the thread level in CPUID. If left at the default value of 0, a count just large enough to represent the threads in the core will be used.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_core_level_apic_id_shift_count"><a href="#rm-class-x86-p4e.html:dt:cpuid_core_level_apic_id_shift_count">
<i>cpuid_core_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the core level in CPUID. The shift count at the thread level will be added to calculate the second 0xB sub-leaf shift count. If left at the default value of 0, a count just large enough to represent the cores in the package.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_physical_apic_id"><a href="#rm-class-x86-p4e.html:dt:cpuid_physical_apic_id">
<i>cpuid_physical_apic_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Physical local APIC ID for CPUID.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_2_eax"><a href="#rm-class-x86-p4e.html:dt:cpuid_2_eax">
<i>cpuid_2_eax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EAX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_2_ebx"><a href="#rm-class-x86-p4e.html:dt:cpuid_2_ebx">
<i>cpuid_2_ebx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EBX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_2_ecx"><a href="#rm-class-x86-p4e.html:dt:cpuid_2_ecx">
<i>cpuid_2_ecx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in ECX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_2_edx"><a href="#rm-class-x86-p4e.html:dt:cpuid_2_edx">
<i>cpuid_2_edx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EDX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_processor_name"><a href="#rm-class-x86-p4e.html:dt:cpuid_processor_name">
<i>cpuid_processor_name</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Processor name for CPUID.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_l2_cache_size_kb"><a href="#rm-class-x86-p4e.html:dt:cpuid_l2_cache_size_kb">
<i>cpuid_l2_cache_size_kb</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_l2_cache_assoc"><a href="#rm-class-x86-p4e.html:dt:cpuid_l2_cache_assoc">
<i>cpuid_l2_cache_assoc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_l2_cache_lines_per_tag"><a href="#rm-class-x86-p4e.html:dt:cpuid_l2_cache_lines_per_tag">
<i>cpuid_l2_cache_lines_per_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_l2_cache_line_size"><a href="#rm-class-x86-p4e.html:dt:cpuid_l2_cache_line_size">
<i>cpuid_l2_cache_line_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_monitor_min_size"><a href="#rm-class-x86-p4e.html:dt:cpuid_monitor_min_size">
<i>cpuid_monitor_min_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Smallest monitor granularity. This is the size used in the monitor implementation.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_monitor_max_size"><a href="#rm-class-x86-p4e.html:dt:cpuid_monitor_max_size">
<i>cpuid_monitor_max_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Largest monitor granularity. This is reported through CPUID, but not used in the implementation.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_mwait_int_break_support"><a href="#rm-class-x86-p4e.html:dt:cpuid_mwait_int_break_support">
<i>cpuid_mwait_int_break_support</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Support for MWAIT break on interrupts even if disabled.</dd>
<dt id="rm-class-x86-p4e.html:dt:smi_count"><a href="#rm-class-x86-p4e.html:dt:smi_count">
<i>smi_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Counts the number of occurrences of the SMM.</dd>
<dt id="rm-class-x86-p4e.html:dt:smm_handler"><a href="#rm-class-x86-p4e.html:dt:smm_handler">
<i>smm_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o|[os]</code>
<br>Object implementing the x86_smm interface.</dd>
<dt id="rm-class-x86-p4e.html:dt:last_io"><a href="#rm-class-x86-p4e.html:dt:last_io">
<i>last_io</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iiii]</code>
<br>Information about last IO instruction (pc, lin_addr, iinfo, step_count).</dd>
<dt id="rm-class-x86-p4e.html:dt:a20_inhibited"><a href="#rm-class-x86-p4e.html:dt:a20_inhibited">
<i>a20_inhibited</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>A20 will be always lowered if this flag is set.</dd>
<dt id="rm-class-x86-p4e.html:dt:latch_init"><a href="#rm-class-x86-p4e.html:dt:latch_init">
<i>latch_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT is currently latched.</dd>
<dt id="rm-class-x86-p4e.html:dt:latch_smi"><a href="#rm-class-x86-p4e.html:dt:latch_smi">
<i>latch_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI is currently latched.</dd>
<dt id="rm-class-x86-p4e.html:dt:latch_nmi"><a href="#rm-class-x86-p4e.html:dt:latch_nmi">
<i>latch_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI is currently latched.</dd>
<dt id="rm-class-x86-p4e.html:dt:use_halt_steps"><a href="#rm-class-x86-p4e.html:dt:use_halt_steps">
<i>use_halt_steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Advance the step counter as well as the cycle counter when the CPU is idle. Defaults to FALSE.</dd>
<dt id="rm-class-x86-p4e.html:dt:threads"><a href="#rm-class-x86-p4e.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o{1}]|[o{2}]|[o{3}]|[o{4}]|n</code>
<br>List of Simics processors representing threads in the physical processor core. Needs to point to objects of the same class as for the object where the attribute is being set.</dd>
<dt id="rm-class-x86-p4e.html:dt:package_group"><a href="#rm-class-x86-p4e.html:dt:package_group">
<i>package_group</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The first Simics processor contained in the same multicore package. Used for shared MSR:s. Needs to point to a processor of the same class.</dd>
<dt id="rm-class-x86-p4e.html:dt:access_type_name"><a href="#rm-class-x86-p4e.html:dt:access_type_name">
<i>access_type_name</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br>Get string describing the specified access type (x86_access_type_t).</dd>
<dt id="rm-class-x86-p4e.html:dt:ferr_target"><a href="#rm-class-x86-p4e.html:dt:ferr_target">
<i>ferr_target</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Object to which the FERR pin (used for external x87 exception emulation) is connected.</dd>
<dt id="rm-class-x86-p4e.html:dt:ferr_status"><a href="#rm-class-x86-p4e.html:dt:ferr_status">
<i>ferr_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ferr output pin.</dd>
<dt id="rm-class-x86-p4e.html:dt:ignne_status"><a href="#rm-class-x86-p4e.html:dt:ignne_status">
<i>ignne_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ignne input pin.</dd>
<dt id="rm-class-x86-p4e.html:dt:cstate_listeners"><a href="#rm-class-x86-p4e.html:dt:cstate_listeners">
<i>cstate_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on C-state change. Must implement the x86_cstate_notification interface.</dd>
<dt id="rm-class-x86-p4e.html:dt:cstate"><a href="#rm-class-x86-p4e.html:dt:cstate">
<i>cstate</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]</code>
<br>C-state</dd>
<dt id="rm-class-x86-p4e.html:dt:smm_listeners"><a href="#rm-class-x86-p4e.html:dt:smm_listeners">
<i>smm_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on transitions in or out of system management mode (SMM). Must implement the x86_smm_notification interface.</dd>
<dt id="rm-class-x86-p4e.html:dt:tlb"><a href="#rm-class-x86-p4e.html:dt:tlb">
<i>tlb</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Object handling the TLBs for this CPU.</dd>
<dt id="rm-class-x86-p4e.html:dt:exception_error_code"><a href="#rm-class-x86-p4e.html:dt:exception_error_code">
<i>exception_error_code</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Error code for the current exception. Only valid when read from the <tt>Core_Exception</tt> hap. This attribute is undefined for exceptions that do not have an error code.</dd>
<dt id="rm-class-x86-p4e.html:dt:exception_description"><a href="#rm-class-x86-p4e.html:dt:exception_description">
<i>exception_description</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Description of current exception. Only valid when read from the <tt>Core_Exception</tt> hap. The value can be <tt>Nil</tt> in which case the exception number, source, and optional error code can be used to gain an understanding of why the exception triggered.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_compatible_config"><a href="#rm-class-x86-p4e.html:dt:vm_compatible_config">
<i>vm_compatible_config</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>This attribute should be set to TRUE if the machine configuration is VMP compatible.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_block_cnt"><a href="#rm-class-x86-p4e.html:dt:vm_block_cnt">
<i>vm_block_cnt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Execution with VMP will be prevented if this attribute is non-zero. This attribute should normally be modified using the x86_vmp_control interface.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_break_step"><a href="#rm-class-x86-p4e.html:dt:vm_break_step">
<i>vm_break_step</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If set to non-zero, the VM-monitor will silently break execution as soon as possible after the specified step without impacting the normal execution flow.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_stepi_dbg"><a href="#rm-class-x86-p4e.html:dt:vm_stepi_dbg">
<i>vm_stepi_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If set, VMP kernel module will use Monitor Trap Flag to single-step (for debugging purposes).</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_debug_trace"><a href="#rm-class-x86-p4e.html:dt:vm_debug_trace">
<i>vm_debug_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, the VMP kernel module will collect VMX traces. If 2, logging will occur to the console or to a file.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_step_threshold"><a href="#rm-class-x86-p4e.html:dt:vm_step_threshold">
<i>vm_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Threshold below which the monitor is not used.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_autohyper_step_threshold"><a href="#rm-class-x86-p4e.html:dt:vm_autohyper_step_threshold">
<i>vm_autohyper_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Do not enter VMP if fewer steps has been executed since last time autohyper triggered (since the execution is likely handled by autohyper again). Default 30 steps.</dd>
<dt id="rm-class-x86-p4e.html:dt:system"><a href="#rm-class-x86-p4e.html:dt:system">
<i>system</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>System object.</dd>
<dt id="rm-class-x86-p4e.html:dt:cpuid_list"><a href="#rm-class-x86-p4e.html:dt:cpuid_list">
<i>cpuid_list</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects implementing the x86_cpuid interface. These objects are called in the order of registration after the magic instruction handler but before internal CPUID implementation</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_start_up"><a href="#rm-class-x86-p4e.html:dt:pending_start_up">
<i>pending_start_up</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, a startup IPI is pending.</dd>
<dt id="rm-class-x86-p4e.html:dt:pending_start_up_address"><a href="#rm-class-x86-p4e.html:dt:pending_start_up_address">
<i>pending_start_up_address</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The address to start on if there is a pending startup IPI.</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_aperf"><a href="#rm-class-x86-p4e.html:dt:msr_aperf">
<i>msr_aperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the APERF MSR.</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mperf"><a href="#rm-class-x86-p4e.html:dt:msr_mperf">
<i>msr_mperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the MPERF MSR.</dd>
<dt id="rm-class-x86-p4e.html:dt:tsc_invariant_freq"><a href="#rm-class-x86-p4e.html:dt:tsc_invariant_freq">
<i>tsc_invariant_freq</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Rate at which TSC (if TSC invariant feature supported) and IA32_MPERF MSR are incremented in cycles/second.</dd>
<dt id="rm-class-x86-p4e.html:dt:break_on_triple_fault"><a href="#rm-class-x86-p4e.html:dt:break_on_triple_fault">
<i>break_on_triple_fault</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will stop execution if there is a triple fault. Set to FALSE to not stop on triple fault.</dd>
<dt id="rm-class-x86-p4e.html:dt:cache_flush_handler"><a href="#rm-class-x86-p4e.html:dt:cache_flush_handler">
<i>cache_flush_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Object implementing the x86_cache_flush interface.</dd>
<dt id="rm-class-x86-p4e.html:dt:ucode_signature"><a href="#rm-class-x86-p4e.html:dt:ucode_signature">
<i>ucode_signature</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Can be either: None - no microcode update has happened since #RESET or an integer - microcode signature after the update.</dd>
<dt id="rm-class-x86-p4e.html:dt:enable_effective_memory_type_calculation"><a href="#rm-class-x86-p4e.html:dt:enable_effective_memory_type_calculation">
<i>enable_effective_memory_type_calculation</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the effective memory type field of memory transactions will always be calculated for all non-inquiry accesses. If FALSE, the effective memory type field may be left as X86_None.</dd>
<dt id="rm-class-x86-p4e.html:dt:cstar"><a href="#rm-class-x86-p4e.html:dt:cstar">
<i>cstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_bios_sign_id"><a href="#rm-class-x86-p4e.html:dt:ia32_bios_sign_id">
<i>ia32_bios_sign_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Signature ID</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_bios_updt_trig"><a href="#rm-class-x86-p4e.html:dt:ia32_bios_updt_trig">
<i>ia32_bios_updt_trig</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Trigger Register</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_clock_modulation"><a href="#rm-class-x86-p4e.html:dt:ia32_clock_modulation">
<i>ia32_clock_modulation</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor Control</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_cr_pat"><a href="#rm-class-x86-p4e.html:dt:ia32_cr_pat">
<i>ia32_cr_pat</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Page Attribute Table</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_ds_area"><a href="#rm-class-x86-p4e.html:dt:ia32_ds_area">
<i>ia32_ds_area</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>DS Save Area</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_efer"><a href="#rm-class-x86-p4e.html:dt:ia32_efer">
<i>ia32_efer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended Feature Enables</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_feature_control"><a href="#rm-class-x86-p4e.html:dt:ia32_feature_control">
<i>ia32_feature_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control Features in IA-32 processor</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_fmask"><a href="#rm-class-x86-p4e.html:dt:ia32_fmask">
<i>ia32_fmask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Flag Mask</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_fs_base"><a href="#rm-class-x86-p4e.html:dt:ia32_fs_base">
<i>ia32_fs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of FS</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_gs_base"><a href="#rm-class-x86-p4e.html:dt:ia32_gs_base">
<i>ia32_gs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of GS</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_kernel_gs_base"><a href="#rm-class-x86-p4e.html:dt:ia32_kernel_gs_base">
<i>ia32_kernel_gs_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Swap Target of BASE Address of GS</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_lstar"><a href="#rm-class-x86-p4e.html:dt:ia32_lstar">
<i>ia32_lstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA-32e Mode System Call Target Address</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc0_addr"><a href="#rm-class-x86-p4e.html:dt:ia32_mc0_addr">
<i>ia32_mc0_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_ADDR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc0_ctl"><a href="#rm-class-x86-p4e.html:dt:ia32_mc0_ctl">
<i>ia32_mc0_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_CTL</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc0_misc"><a href="#rm-class-x86-p4e.html:dt:ia32_mc0_misc">
<i>ia32_mc0_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_MISC</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc0_status"><a href="#rm-class-x86-p4e.html:dt:ia32_mc0_status">
<i>ia32_mc0_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_STATUS</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc1_addr"><a href="#rm-class-x86-p4e.html:dt:ia32_mc1_addr">
<i>ia32_mc1_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_ADDR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc1_ctl"><a href="#rm-class-x86-p4e.html:dt:ia32_mc1_ctl">
<i>ia32_mc1_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_CTL</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc1_misc"><a href="#rm-class-x86-p4e.html:dt:ia32_mc1_misc">
<i>ia32_mc1_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_MISC</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc1_status"><a href="#rm-class-x86-p4e.html:dt:ia32_mc1_status">
<i>ia32_mc1_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_STATUS</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc2_addr"><a href="#rm-class-x86-p4e.html:dt:ia32_mc2_addr">
<i>ia32_mc2_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_ADDR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc2_ctl"><a href="#rm-class-x86-p4e.html:dt:ia32_mc2_ctl">
<i>ia32_mc2_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_CTL</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc2_misc"><a href="#rm-class-x86-p4e.html:dt:ia32_mc2_misc">
<i>ia32_mc2_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_MISC</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc2_status"><a href="#rm-class-x86-p4e.html:dt:ia32_mc2_status">
<i>ia32_mc2_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_STATUS</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc3_addr"><a href="#rm-class-x86-p4e.html:dt:ia32_mc3_addr">
<i>ia32_mc3_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_ADDR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc3_ctl"><a href="#rm-class-x86-p4e.html:dt:ia32_mc3_ctl">
<i>ia32_mc3_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_CTL</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc3_misc"><a href="#rm-class-x86-p4e.html:dt:ia32_mc3_misc">
<i>ia32_mc3_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_MISC</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc3_status"><a href="#rm-class-x86-p4e.html:dt:ia32_mc3_status">
<i>ia32_mc3_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_STATUS</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc4_addr"><a href="#rm-class-x86-p4e.html:dt:ia32_mc4_addr">
<i>ia32_mc4_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_ADDR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc4_ctl"><a href="#rm-class-x86-p4e.html:dt:ia32_mc4_ctl">
<i>ia32_mc4_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_CTL</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc4_misc"><a href="#rm-class-x86-p4e.html:dt:ia32_mc4_misc">
<i>ia32_mc4_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_MISC</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mc4_status"><a href="#rm-class-x86-p4e.html:dt:ia32_mc4_status">
<i>ia32_mc4_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_STATUS</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mcg_cap"><a href="#rm-class-x86-p4e.html:dt:ia32_mcg_cap">
<i>ia32_mcg_cap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check Capabilities</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mcg_ctl"><a href="#rm-class-x86-p4e.html:dt:ia32_mcg_ctl">
<i>ia32_mcg_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check Feature Enable</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mcg_status"><a href="#rm-class-x86-p4e.html:dt:ia32_mcg_status">
<i>ia32_mcg_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check Status</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_misc_enable"><a href="#rm-class-x86-p4e.html:dt:ia32_misc_enable">
<i>ia32_misc_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Enable Miscellaneous Processor Features</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_monitor_filter_size"><a href="#rm-class-x86-p4e.html:dt:ia32_monitor_filter_size">
<i>ia32_monitor_filter_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Monitor/Mwait Address Range Determination</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_def_type"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_def_type">
<i>ia32_mtrr_def_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Default Memory Types</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_fix_16k_80000"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_fix_16k_80000">
<i>ia32_mtrr_fix_16k_80000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_fix_16k_a0000"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_fix_16k_a0000">
<i>ia32_mtrr_fix_16k_a0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_c0000"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_c0000">
<i>ia32_mtrr_fix_4k_c0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_c8000"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_c8000">
<i>ia32_mtrr_fix_4k_c8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_d0000"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_d0000">
<i>ia32_mtrr_fix_4k_d0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_d8000"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_d8000">
<i>ia32_mtrr_fix_4k_d8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_e0000"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_e0000">
<i>ia32_mtrr_fix_4k_e0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_e8000"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_e8000">
<i>ia32_mtrr_fix_4k_e8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_f0000"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_f0000">
<i>ia32_mtrr_fix_4k_f0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_f8000"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_fix_4k_f8000">
<i>ia32_mtrr_fix_4k_f8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_fix_64k_00000"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_fix_64k_00000">
<i>ia32_mtrr_fix_64k_00000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physbase0"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physbase0">
<i>ia32_mtrr_physbase0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physbase1"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physbase1">
<i>ia32_mtrr_physbase1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physbase2"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physbase2">
<i>ia32_mtrr_physbase2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physbase3"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physbase3">
<i>ia32_mtrr_physbase3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physbase4"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physbase4">
<i>ia32_mtrr_physbase4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physbase5"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physbase5">
<i>ia32_mtrr_physbase5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physbase6"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physbase6">
<i>ia32_mtrr_physbase6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physbase7"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physbase7">
<i>ia32_mtrr_physbase7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physmask0"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physmask0">
<i>ia32_mtrr_physmask0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physmask1"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physmask1">
<i>ia32_mtrr_physmask1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physmask2"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physmask2">
<i>ia32_mtrr_physmask2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physmask3"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physmask3">
<i>ia32_mtrr_physmask3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physmask4"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physmask4">
<i>ia32_mtrr_physmask4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physmask5"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physmask5">
<i>ia32_mtrr_physmask5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physmask6"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physmask6">
<i>ia32_mtrr_physmask6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrr_physmask7"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrr_physmask7">
<i>ia32_mtrr_physmask7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_mtrrcap"><a href="#rm-class-x86-p4e.html:dt:ia32_mtrrcap">
<i>ia32_mtrrcap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRR Information</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_p5_mc_addr"><a href="#rm-class-x86-p4e.html:dt:ia32_p5_mc_addr">
<i>ia32_p5_mc_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_p5_mc_type"><a href="#rm-class-x86-p4e.html:dt:ia32_p5_mc_type">
<i>ia32_p5_mc_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_perf_ctl"><a href="#rm-class-x86-p4e.html:dt:ia32_perf_ctl">
<i>ia32_perf_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_perf_status"><a href="#rm-class-x86-p4e.html:dt:ia32_perf_status">
<i>ia32_perf_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_platform_id"><a href="#rm-class-x86-p4e.html:dt:ia32_platform_id">
<i>ia32_platform_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Platform ID</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_smm_monitor_ctl"><a href="#rm-class-x86-p4e.html:dt:ia32_smm_monitor_ctl">
<i>ia32_smm_monitor_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMM Monitor Configuration</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_star"><a href="#rm-class-x86-p4e.html:dt:ia32_star">
<i>ia32_star</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Target Address</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_sysenter_cs"><a href="#rm-class-x86-p4e.html:dt:ia32_sysenter_cs">
<i>ia32_sysenter_cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CS Register target for CPL 0 code</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_sysenter_eip"><a href="#rm-class-x86-p4e.html:dt:ia32_sysenter_eip">
<i>ia32_sysenter_eip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CPL 0 code entry point</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_sysenter_esp"><a href="#rm-class-x86-p4e.html:dt:ia32_sysenter_esp">
<i>ia32_sysenter_esp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stack pointer for CPL 0 stack</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_therm_interrupt"><a href="#rm-class-x86-p4e.html:dt:ia32_therm_interrupt">
<i>ia32_therm_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Interrupt Control</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_therm_status"><a href="#rm-class-x86-p4e.html:dt:ia32_therm_status">
<i>ia32_therm_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor Status</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_time_stamp_counter"><a href="#rm-class-x86-p4e.html:dt:ia32_time_stamp_counter">
<i>ia32_time_stamp_counter</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time Stamp Counter</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_vmx_basic"><a href="#rm-class-x86-p4e.html:dt:ia32_vmx_basic">
<i>ia32_vmx_basic</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Basic VMX Capabilities</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_vmx_cr0_fixed0"><a href="#rm-class-x86-p4e.html:dt:ia32_vmx_cr0_fixed0">
<i>ia32_vmx_cr0_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 0</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_vmx_cr0_fixed1"><a href="#rm-class-x86-p4e.html:dt:ia32_vmx_cr0_fixed1">
<i>ia32_vmx_cr0_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 1</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_vmx_cr4_fixed0"><a href="#rm-class-x86-p4e.html:dt:ia32_vmx_cr4_fixed0">
<i>ia32_vmx_cr4_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 0</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_vmx_cr4_fixed1"><a href="#rm-class-x86-p4e.html:dt:ia32_vmx_cr4_fixed1">
<i>ia32_vmx_cr4_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 1</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_vmx_entry_ctls"><a href="#rm-class-x86-p4e.html:dt:ia32_vmx_entry_ctls">
<i>ia32_vmx_entry_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-entry Controls</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_vmx_exit_ctls"><a href="#rm-class-x86-p4e.html:dt:ia32_vmx_exit_ctls">
<i>ia32_vmx_exit_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-exit Controls</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_vmx_misc_ctls"><a href="#rm-class-x86-p4e.html:dt:ia32_vmx_misc_ctls">
<i>ia32_vmx_misc_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Miscellaneous VMX Capabilities</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_vmx_pinbased_ctls"><a href="#rm-class-x86-p4e.html:dt:ia32_vmx_pinbased_ctls">
<i>ia32_vmx_pinbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Pin-based VM-execution Controls</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_vmx_procbased_ctls"><a href="#rm-class-x86-p4e.html:dt:ia32_vmx_procbased_ctls">
<i>ia32_vmx_procbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Primary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_vmx_procbased_ctls2"><a href="#rm-class-x86-p4e.html:dt:ia32_vmx_procbased_ctls2">
<i>ia32_vmx_procbased_ctls2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Secondary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-p4e.html:dt:ia32_vmx_vmcs_enum"><a href="#rm-class-x86-p4e.html:dt:ia32_vmx_vmcs_enum">
<i>ia32_vmx_vmcs_enum</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VMCS Field Enumeration</dd>
<dt id="rm-class-x86-p4e.html:dt:lastbranch_1"><a href="#rm-class-x86-p4e.html:dt:lastbranch_1">
<i>lastbranch_1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_alf_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_alf_escr0">
<i>msr_alf_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_alf_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_alf_escr1">
<i>msr_alf_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_bpu_cccr0"><a href="#rm-class-x86-p4e.html:dt:msr_bpu_cccr0">
<i>msr_bpu_cccr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_bpu_cccr1"><a href="#rm-class-x86-p4e.html:dt:msr_bpu_cccr1">
<i>msr_bpu_cccr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_bpu_cccr2"><a href="#rm-class-x86-p4e.html:dt:msr_bpu_cccr2">
<i>msr_bpu_cccr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_bpu_cccr3"><a href="#rm-class-x86-p4e.html:dt:msr_bpu_cccr3">
<i>msr_bpu_cccr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_bpu_counter0"><a href="#rm-class-x86-p4e.html:dt:msr_bpu_counter0">
<i>msr_bpu_counter0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_bpu_counter1"><a href="#rm-class-x86-p4e.html:dt:msr_bpu_counter1">
<i>msr_bpu_counter1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_bpu_counter2"><a href="#rm-class-x86-p4e.html:dt:msr_bpu_counter2">
<i>msr_bpu_counter2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_bpu_counter3"><a href="#rm-class-x86-p4e.html:dt:msr_bpu_counter3">
<i>msr_bpu_counter3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_bpu_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_bpu_escr0">
<i>msr_bpu_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_bpu_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_bpu_escr1">
<i>msr_bpu_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_bsu_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_bsu_escr0">
<i>msr_bsu_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_bsu_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_bsu_escr1">
<i>msr_bsu_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_cru_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_cru_escr0">
<i>msr_cru_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_cru_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_cru_escr1">
<i>msr_cru_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_cru_escr2"><a href="#rm-class-x86-p4e.html:dt:msr_cru_escr2">
<i>msr_cru_escr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_cru_escr3"><a href="#rm-class-x86-p4e.html:dt:msr_cru_escr3">
<i>msr_cru_escr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_cru_escr4"><a href="#rm-class-x86-p4e.html:dt:msr_cru_escr4">
<i>msr_cru_escr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_cru_escr5"><a href="#rm-class-x86-p4e.html:dt:msr_cru_escr5">
<i>msr_cru_escr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_dac_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_dac_escr0">
<i>msr_dac_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_dac_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_dac_escr1">
<i>msr_dac_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_debugctla"><a href="#rm-class-x86-p4e.html:dt:msr_debugctla">
<i>msr_debugctla</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug Control</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ebc_frequency_id"><a href="#rm-class-x86-p4e.html:dt:msr_ebc_frequency_id">
<i>msr_ebc_frequency_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor Frequency Configuration</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ebc_hard_poweron"><a href="#rm-class-x86-p4e.html:dt:msr_ebc_hard_poweron">
<i>msr_ebc_hard_poweron</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor Hard Power-On Configuration</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ebc_soft_poweron"><a href="#rm-class-x86-p4e.html:dt:msr_ebc_soft_poweron">
<i>msr_ebc_soft_poweron</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor Soft Power-On Configuration</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_efsb_drdy0"><a href="#rm-class-x86-p4e.html:dt:msr_efsb_drdy0">
<i>msr_efsb_drdy0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>EFSB DRDY Event Control and Counter Register</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_efsb_drdy1"><a href="#rm-class-x86-p4e.html:dt:msr_efsb_drdy1">
<i>msr_efsb_drdy1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>EFSB DRDY Event Control and Counter Register</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_firm_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_firm_escr0">
<i>msr_firm_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_firm_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_firm_escr1">
<i>msr_firm_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_flame_ccr0"><a href="#rm-class-x86-p4e.html:dt:msr_flame_ccr0">
<i>msr_flame_ccr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_flame_ccr1"><a href="#rm-class-x86-p4e.html:dt:msr_flame_ccr1">
<i>msr_flame_ccr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_flame_ccr2"><a href="#rm-class-x86-p4e.html:dt:msr_flame_ccr2">
<i>msr_flame_ccr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_flame_ccr3"><a href="#rm-class-x86-p4e.html:dt:msr_flame_ccr3">
<i>msr_flame_ccr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_flame_counter0"><a href="#rm-class-x86-p4e.html:dt:msr_flame_counter0">
<i>msr_flame_counter0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_flame_counter1"><a href="#rm-class-x86-p4e.html:dt:msr_flame_counter1">
<i>msr_flame_counter1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_flame_counter2"><a href="#rm-class-x86-p4e.html:dt:msr_flame_counter2">
<i>msr_flame_counter2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_flame_counter3"><a href="#rm-class-x86-p4e.html:dt:msr_flame_counter3">
<i>msr_flame_counter3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_flame_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_flame_escr0">
<i>msr_flame_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_flame_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_flame_escr1">
<i>msr_flame_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_fsb_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_fsb_escr0">
<i>msr_fsb_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_fsb_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_fsb_escr1">
<i>msr_fsb_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ifsb_busq0"><a href="#rm-class-x86-p4e.html:dt:msr_ifsb_busq0">
<i>msr_ifsb_busq0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IFSB BUSQ Event Control and Counter Register</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ifsb_busq1"><a href="#rm-class-x86-p4e.html:dt:msr_ifsb_busq1">
<i>msr_ifsb_busq1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IFSB BUSQ Event Control and Counter Register</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ifsb_cntr7"><a href="#rm-class-x86-p4e.html:dt:msr_ifsb_cntr7">
<i>msr_ifsb_cntr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IFSB Latency Event Counter Register</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ifsb_ctl6"><a href="#rm-class-x86-p4e.html:dt:msr_ifsb_ctl6">
<i>msr_ifsb_ctl6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IFSB Latency Event Control Register</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ifsb_snpq0"><a href="#rm-class-x86-p4e.html:dt:msr_ifsb_snpq0">
<i>msr_ifsb_snpq0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IFSB SNPQ Event Control and Counter Register</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ifsb_snpq1"><a href="#rm-class-x86-p4e.html:dt:msr_ifsb_snpq1">
<i>msr_ifsb_snpq1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IFSB SNPQ Event Control and Counter Register</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_cccr0"><a href="#rm-class-x86-p4e.html:dt:msr_iq_cccr0">
<i>msr_iq_cccr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_cccr1"><a href="#rm-class-x86-p4e.html:dt:msr_iq_cccr1">
<i>msr_iq_cccr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_cccr2"><a href="#rm-class-x86-p4e.html:dt:msr_iq_cccr2">
<i>msr_iq_cccr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_cccr3"><a href="#rm-class-x86-p4e.html:dt:msr_iq_cccr3">
<i>msr_iq_cccr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_cccr4"><a href="#rm-class-x86-p4e.html:dt:msr_iq_cccr4">
<i>msr_iq_cccr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_cccr5"><a href="#rm-class-x86-p4e.html:dt:msr_iq_cccr5">
<i>msr_iq_cccr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_counter0"><a href="#rm-class-x86-p4e.html:dt:msr_iq_counter0">
<i>msr_iq_counter0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_counter1"><a href="#rm-class-x86-p4e.html:dt:msr_iq_counter1">
<i>msr_iq_counter1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_counter2"><a href="#rm-class-x86-p4e.html:dt:msr_iq_counter2">
<i>msr_iq_counter2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_counter3"><a href="#rm-class-x86-p4e.html:dt:msr_iq_counter3">
<i>msr_iq_counter3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_counter4"><a href="#rm-class-x86-p4e.html:dt:msr_iq_counter4">
<i>msr_iq_counter4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_counter5"><a href="#rm-class-x86-p4e.html:dt:msr_iq_counter5">
<i>msr_iq_counter5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_iq_escr0">
<i>msr_iq_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_iq_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_iq_escr1">
<i>msr_iq_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_is_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_is_escr0">
<i>msr_is_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_is_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_is_escr1">
<i>msr_is_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_itlb_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_itlb_escr0">
<i>msr_itlb_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_itlb_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_itlb_escr1">
<i>msr_itlb_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ix_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_ix_escr0">
<i>msr_ix_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ix_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_ix_escr1">
<i>msr_ix_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_0"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_0">
<i>msr_lastbranch_0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_0_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_0_from_lip">
<i>msr_lastbranch_0_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_0_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_0_to_lip">
<i>msr_lastbranch_0_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_10_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_10_from_lip">
<i>msr_lastbranch_10_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_10_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_10_to_lip">
<i>msr_lastbranch_10_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_11_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_11_from_lip">
<i>msr_lastbranch_11_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_11_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_11_to_lip">
<i>msr_lastbranch_11_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_12_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_12_from_lip">
<i>msr_lastbranch_12_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_12_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_12_to_lip">
<i>msr_lastbranch_12_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_13_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_13_from_lip">
<i>msr_lastbranch_13_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_13_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_13_to_lip">
<i>msr_lastbranch_13_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_14_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_14_from_lip">
<i>msr_lastbranch_14_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_14_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_14_to_lip">
<i>msr_lastbranch_14_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_15_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_15_from_lip">
<i>msr_lastbranch_15_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_15_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_15_to_lip">
<i>msr_lastbranch_15_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_1_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_1_from_lip">
<i>msr_lastbranch_1_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_1_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_1_to_lip">
<i>msr_lastbranch_1_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_2"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_2">
<i>msr_lastbranch_2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_2_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_2_from_lip">
<i>msr_lastbranch_2_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_2_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_2_to_lip">
<i>msr_lastbranch_2_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_3"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_3">
<i>msr_lastbranch_3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_3_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_3_from_lip">
<i>msr_lastbranch_3_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_3_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_3_to_lip">
<i>msr_lastbranch_3_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_4_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_4_from_lip">
<i>msr_lastbranch_4_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_4_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_4_to_lip">
<i>msr_lastbranch_4_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_5_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_5_from_lip">
<i>msr_lastbranch_5_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_5_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_5_to_lip">
<i>msr_lastbranch_5_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_6_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_6_from_lip">
<i>msr_lastbranch_6_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_6_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_6_to_lip">
<i>msr_lastbranch_6_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_7_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_7_from_lip">
<i>msr_lastbranch_7_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_7_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_7_to_lip">
<i>msr_lastbranch_7_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_8_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_8_from_lip">
<i>msr_lastbranch_8_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_8_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_8_to_lip">
<i>msr_lastbranch_8_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_9_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_9_from_lip">
<i>msr_lastbranch_9_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_9_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_9_to_lip">
<i>msr_lastbranch_9_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_lastbranch_tos"><a href="#rm-class-x86-p4e.html:dt:msr_lastbranch_tos">
<i>msr_lastbranch_tos</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record Stack TOS</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ler_from_lip"><a href="#rm-class-x86-p4e.html:dt:msr_ler_from_lip">
<i>msr_ler_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record From Linear IP</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ler_to_lip"><a href="#rm-class-x86-p4e.html:dt:msr_ler_to_lip">
<i>msr_ler_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record To Linear IP</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_misc"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_misc">
<i>msr_mcg_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check Miscellaneous</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_r10"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_r10">
<i>msr_mcg_r10</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R10</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_r11"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_r11">
<i>msr_mcg_r11</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R11</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_r12"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_r12">
<i>msr_mcg_r12</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R12</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_r13"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_r13">
<i>msr_mcg_r13</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R13</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_r14"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_r14">
<i>msr_mcg_r14</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R14</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_r15"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_r15">
<i>msr_mcg_r15</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R15</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_r8"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_r8">
<i>msr_mcg_r8</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R8</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_r9"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_r9">
<i>msr_mcg_r9</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R9D/R9</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_rax"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_rax">
<i>msr_mcg_rax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EAX/RAX Save State</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_rbp"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_rbp">
<i>msr_mcg_rbp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EBP/RBP Save State</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_rbx"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_rbx">
<i>msr_mcg_rbx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EBX/RBX Save State</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_rcx"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_rcx">
<i>msr_mcg_rcx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check ECX/RCX Save State</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_rdi"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_rdi">
<i>msr_mcg_rdi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EDI/RDI Save State</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_rdx"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_rdx">
<i>msr_mcg_rdx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EDX/RDX Save State</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_rflags"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_rflags">
<i>msr_mcg_rflags</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EFLAGS/RFLAG Save State</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_rip"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_rip">
<i>msr_mcg_rip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EIP/RIP Save State</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_rsi"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_rsi">
<i>msr_mcg_rsi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check ESI/RSI Save State</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mcg_rsp"><a href="#rm-class-x86-p4e.html:dt:msr_mcg_rsp">
<i>msr_mcg_rsp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check ESP/RSP Save State</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mob_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_mob_escr0">
<i>msr_mob_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_mob_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_mob_escr1">
<i>msr_mob_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ms_cccr0"><a href="#rm-class-x86-p4e.html:dt:msr_ms_cccr0">
<i>msr_ms_cccr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ms_cccr1"><a href="#rm-class-x86-p4e.html:dt:msr_ms_cccr1">
<i>msr_ms_cccr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ms_cccr2"><a href="#rm-class-x86-p4e.html:dt:msr_ms_cccr2">
<i>msr_ms_cccr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ms_cccr3"><a href="#rm-class-x86-p4e.html:dt:msr_ms_cccr3">
<i>msr_ms_cccr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ms_counter0"><a href="#rm-class-x86-p4e.html:dt:msr_ms_counter0">
<i>msr_ms_counter0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ms_counter1"><a href="#rm-class-x86-p4e.html:dt:msr_ms_counter1">
<i>msr_ms_counter1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ms_counter2"><a href="#rm-class-x86-p4e.html:dt:msr_ms_counter2">
<i>msr_ms_counter2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ms_counter3"><a href="#rm-class-x86-p4e.html:dt:msr_ms_counter3">
<i>msr_ms_counter3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ms_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_ms_escr0">
<i>msr_ms_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ms_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_ms_escr1">
<i>msr_ms_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_pebs_enable"><a href="#rm-class-x86-p4e.html:dt:msr_pebs_enable">
<i>msr_pebs_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Precise Event-Based Sampling (PEBS)</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_pebs_matrix_vert"><a href="#rm-class-x86-p4e.html:dt:msr_pebs_matrix_vert">
<i>msr_pebs_matrix_vert</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_platform_brv"><a href="#rm-class-x86-p4e.html:dt:msr_platform_brv">
<i>msr_platform_brv</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Platform Feature Requirements</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_pmh_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_pmh_escr0">
<i>msr_pmh_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_pmh_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_pmh_escr1">
<i>msr_pmh_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_rat_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_rat_escr0">
<i>msr_rat_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_rat_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_rat_escr1">
<i>msr_rat_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_saat_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_saat_escr0">
<i>msr_saat_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_saat_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_saat_escr1">
<i>msr_saat_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_ssu_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_ssu_escr0">
<i>msr_ssu_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_tbpu_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_tbpu_escr0">
<i>msr_tbpu_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_tbpu_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_tbpu_escr1">
<i>msr_tbpu_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_tc_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_tc_escr0">
<i>msr_tc_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_tc_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_tc_escr1">
<i>msr_tc_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_tc_precise_event"><a href="#rm-class-x86-p4e.html:dt:msr_tc_precise_event">
<i>msr_tc_precise_event</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_therm2_ctl"><a href="#rm-class-x86-p4e.html:dt:msr_therm2_ctl">
<i>msr_therm2_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor 2 Control</dd>
<dt id="rm-class-x86-p4e.html:dt:msr_u2l_escr0"><a href="#rm-class-x86-p4e.html:dt:msr_u2l_escr0">
<i>msr_u2l_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:msr_u2l_escr1"><a href="#rm-class-x86-p4e.html:dt:msr_u2l_escr1">
<i>msr_u2l_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e.html:dt:current_virtual_context"><a href="#rm-class-x86-p4e.html:dt:current_virtual_context">
<i>current_virtual_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context relating to addresses before segmentation.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_pspace_sharable"><a href="#rm-class-x86-p4e.html:dt:vm_pspace_sharable">
<i>vm_pspace_sharable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space may be shared with the other CPU cores.</dd>
<dt id="rm-class-x86-p4e.html:dt:init_vm_monitor"><a href="#rm-class-x86-p4e.html:dt:init_vm_monitor">
<i>init_vm_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Setting this attribute to true enables the use of virtual machine monitor acceleration. The attribute will flag it as an illegal value if the virtual machine monitor kernel module could not be found, or if there was an error opening a connection to it (the attribute reads back as false in those cases). Acceleration will not be used unless the use_vm_monitor attribute is also set to true.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_monitor_statistics"><a href="#rm-class-x86-p4e.html:dt:vm_monitor_statistics">
<i>vm_monitor_statistics</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i*][i*][i*]]</code>
<br>Internal, used for performance evaluation.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_assert_object"><a href="#rm-class-x86-p4e.html:dt:vm_assert_object">
<i>vm_assert_object</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>VMP-mode state-assertion object.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_disable_reason"><a href="#rm-class-x86-p4e.html:dt:vm_disable_reason">
<i>vm_disable_reason</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Reason for using turbo instead of VM acceleration.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_trace_file"><a href="#rm-class-x86-p4e.html:dt:vm_trace_file">
<i>vm_trace_file</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>File for storing VM-monitor traces; Used for debugging VMP.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_dump_trace"><a href="#rm-class-x86-p4e.html:dt:vm_dump_trace">
<i>vm_dump_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>b</code>
<br>Dump VM-monitor trace information (only collected if vm_debug_trace is set).</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_dump_vmcs"><a href="#rm-class-x86-p4e.html:dt:vm_dump_vmcs">
<i>vm_dump_vmcs</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>s</code>
<br>Dump host VMCS.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_sched_affinity"><a href="#rm-class-x86-p4e.html:dt:vm_sched_affinity">
<i>vm_sched_affinity</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[b+]</code>
<br>Wire process to a subset of available hardware threads.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_core2_bug"><a href="#rm-class-x86-p4e.html:dt:vm_core2_bug">
<i>vm_core2_bug</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Set if the host cpu might be affected by a hardware bug.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_host_has_vmx"><a href="#rm-class-x86-p4e.html:dt:vm_host_has_vmx">
<i>vm_host_has_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>If TRUE, host cpus support the virtual machine extensions (VMX).</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_cpu_migration_dbg"><a href="#rm-class-x86-p4e.html:dt:vm_cpu_migration_dbg">
<i>vm_cpu_migration_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Internal. Used to test state migration between host cpus.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_info"><a href="#rm-class-x86-p4e.html:dt:vm_info">
<i>vm_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Internal. Information about VMXMON.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_use_pspace_sharing"><a href="#rm-class-x86-p4e.html:dt:vm_use_pspace_sharing">
<i>vm_use_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space sharing should be used when possible.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_using_pspace_sharing"><a href="#rm-class-x86-p4e.html:dt:vm_using_pspace_sharing">
<i>vm_using_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Returns TRUE if physical address space sharing is in use.</dd>
<dt id="rm-class-x86-p4e.html:dt:vm_backoff_enabled"><a href="#rm-class-x86-p4e.html:dt:vm_backoff_enabled">
<i>vm_backoff_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>VMP backoff mechanism enable.</dd>
<dt id="rm-class-x86-p4e.html:dt:aprof_views"><a href="#rm-class-x86-p4e.html:dt:aprof_views">
<i>aprof_views</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o,i]*]</code>
<br>((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</p></dd>
</dl>
<h2 id="rm-class-x86-p4e.html:class-attributes">
<a href="#rm-class-x86-p4e.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-p4e.html:dt:architecture"><a href="#rm-class-x86-p4e.html:dt:architecture">
<i>architecture</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s</code>
<br>Implemented architecture (x86-64)</dd>
<dt id="rm-class-x86-p4e.html:dt:physical_bits"><a href="#rm-class-x86-p4e.html:dt:physical_bits">
<i>physical_bits</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Number of physical address bits.</dd>
</dl>
<h2 id="rm-class-x86-p4e.html:provided-by">
<a href="#rm-class-x86-p4e.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section>
<h2 id="rm-class-x86-p4e.html:x86-p4e.uncore"><a href="#rm-class-x86-p4e.html:x86-p4e.uncore">x86-p4e.uncore</a></h2></section><section class="page" id="rm-class-x86-p4e-model4.html"><h1 id="rm-class-x86-p4e-model4.html:x86-p4e-model4"><a href="#rm-class-x86-p4e-model4.html:x86-p4e-model4">x86-p4e-model4</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x86-p4e-model4.html:description">
<a href="#rm-class-x86-p4e-model4.html:description">Description</a>
</h2>
The <tt>x86-p4e-model4</tt> class implements an x86 processor.
<h2 id="rm-class-x86-p4e-model4.html:interfaces-implemented">
<a href="#rm-class-x86-p4e-model4.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, jit_control, instruction_fetch, step_info, stc, exec_trace, simulator_cache, context_handler, virtual_data_breakpoint, virtual_instruction_breakpoint, processor_info, processor_info_v2, execute, icode, execute_control, concurrency_mode, concurrency_group, cycle, freerun, step, event_delta, step_cycle_ratio, stall, frequency_listener, frequency, decoder, direct_memory_update, cpu_instrumentation_subscribe, cpu_instruction_query, cpu_cached_instruction, cpu_cached_instruction_once, cpu_cached_stream, internal_cached_instruction, cpu_memory_query, cpu_instruction_decoder, cpu_exception_query, callback_info, instrumentation_order, cpu_instrumentation_stream, step_event_instrumentation, pre_decoder, x86_instruction_query, x86_exception_query, x86_memory_query, x86_address_query, x86_instrumentation_subscribe, x86_instrumentation_subscribe_v2, vmx_instrumentation_subscribe, smm_instrumentation_subscribe, register_breakpoint, telemetry, processor_internal, describe_registers, exception, save_state, int_register, x86_smm_state, interrupt_ack, a20, x86, x86_msr, x86_reg_access, x86_exception, x86_memory_access, x86_memory_operation, x86_access_type, x86_vmp_control, x86_cpuid_query, x86_cstate, vmp_internal, vmp, class_disassembly, processor_cli, processor_gui, opcode_info
<h2 id="rm-class-x86-p4e-model4.html:notifiers">
<a href="#rm-class-x86-p4e-model4.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x86-p4e-model4.html:dt:cell-change"><a href="#rm-class-x86-p4e-model4.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:freerunning-mode-change"><a href="#rm-class-x86-p4e-model4.html:dt:freerunning-mode-change">freerunning-mode-change</a></dt>
<dd>Notifier that is triggered when freerunning mode is enabled or disabled. The new enabled/disabled state is available through the freerun interface.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:frequency-change"><a href="#rm-class-x86-p4e-model4.html:dt:frequency-change">frequency-change</a></dt>
<dd>Notifier that is triggered when frequency changes. New frequency can be read via the frequency interface of the object.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:object-delete"><a href="#rm-class-x86-p4e-model4.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:queue-change"><a href="#rm-class-x86-p4e-model4.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x86-p4e-model4.html:port-objects">
<a href="#rm-class-x86-p4e-model4.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x86-p4e-model4.html:dt:probes-uncore"><a href="#rm-class-x86-p4e-model4.html:dt:probes-uncore">probes.uncore</a></dt>
<dd>
<a href="#rm-class-x86-p4e-model4.html:x86-p4e-model4.uncore">x86-p4e-model4.uncore</a>
 – Uncore probe port</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vtime"><a href="#rm-class-x86-p4e-model4.html:dt:vtime">vtime</a></dt>
<dd>vtime – event handler</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vtime-cycles"><a href="#rm-class-x86-p4e-model4.html:dt:vtime-cycles">vtime.cycles</a></dt>
<dd>cycle-counter – cycle queue</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vtime-ps"><a href="#rm-class-x86-p4e-model4.html:dt:vtime-ps">vtime.ps</a></dt>
<dd>ps-clock – event queue (ps)</dd>
</dl>
<h2 id="rm-class-x86-p4e-model4.html:commands-for-this-class">
<a href="#rm-class-x86-p4e-model4.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86-p4e-model4.aprof-views.html">aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.break-processor-reset.html">break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.break-segreg.html">break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.memory-configuration.html">memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.msrs.html">msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.pregs-fpu.html">pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.pregs-sse.html">pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-acpi-tables.html">print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-gdt.html">print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-idt.html">print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-mp-tables.html">print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-tss.html">print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-vmcs.html">print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.print-vmx-cap.html">print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.status.html">status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.tablewalk.html">tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.trace-segreg.html">trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.unbreak-processor-reset.html">unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.break-segreg.html">unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.trace-segreg.html">untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86-p4e-model4.wait-for-processor-reset.html">wait-for-processor-reset</a>
 – wait for a processor reset</li>
</ul>
<h2 id="rm-class-x86-p4e-model4.html:commands-for-interface-x86">
<a href="#rm-class-x86-p4e-model4.html:commands-for-interface-x86">Commands for interface x86</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86.break-vmread.html">break-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">break-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">trace-vmwrite</a>
 – trace VMCS updates</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">unbreak-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">unbreak-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">untrace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">untrace-vmwrite</a>
 – trace VMCS updates</li>
</ul>
<h2 id="rm-class-x86-p4e-model4.html:attributes">
<a href="#rm-class-x86-p4e-model4.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-p4e-model4.html:dt:auto_hyper_enabled"><a href="#rm-class-x86-p4e-model4.html:dt:auto_hyper_enabled">
<i>auto_hyper_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enables automatic detection of loops which can be hypersimulated.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:auto_hyper_loops"><a href="#rm-class-x86-p4e-model4.html:dt:auto_hyper_loops">
<i>auto_hyper_loops</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[iis]*]</code>
<br>{ffwd_steps, addr, precond} Information on automatically found hypersim loops.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:physical_memory"><a href="#rm-class-x86-p4e-model4.html:dt:physical_memory">
<i>physical_memory</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Physical memory space. Must implement memory-space, breakpoint and breakpoint_query_v2 interfaces.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ma_prot"><a href="#rm-class-x86-p4e-model4.html:dt:ma_prot">
<i>ma_prot</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>MP protocol. One of {'msi', 'ww', 'wwp'}</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:multicore_accelerator_enabled"><a href="#rm-class-x86-p4e-model4.html:dt:multicore_accelerator_enabled">
<i>multicore_accelerator_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Multicore Accelerator enabled for processor.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:mca_concurrency_mode"><a href="#rm-class-x86-p4e-model4.html:dt:mca_concurrency_mode">
<i>mca_concurrency_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Multicore Accelerator mode used by processor. One of Sim_Concurrency_Mode_Serialized (1), Sim_Concurrency_Mode_Serialized_Memory (2), or Sim_Concurrency_Mode_Full (4)</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:min_cacheline_size"><a href="#rm-class-x86-p4e-model4.html:dt:min_cacheline_size">
<i>min_cacheline_size</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:is_stalling"><a href="#rm-class-x86-p4e-model4.html:dt:is_stalling">
<i>is_stalling</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is currently stalling by request of a timing-model.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:stalling_info"><a href="#rm-class-x86-p4e-model4.html:dt:stalling_info">
<i>stalling_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iii]</code>
<br>If is_stalling is set, this contains information about the current memory operation.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:simulation_mode"><a href="#rm-class-x86-p4e-model4.html:dt:simulation_mode">
<i>simulation_mode</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The simulation mechanism used for the processor. One of the values of the simulation_mode_t enum.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:enabled_flag"><a href="#rm-class-x86-p4e-model4.html:dt:enabled_flag">
<i>enabled_flag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:non_architecturally_disabled"><a href="#rm-class-x86-p4e-model4.html:dt:non_architecturally_disabled">
<i>non_architecturally_disabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If true, the processor is disabled by explicit user action and will not execute instructions until re-enabled by user. No architectural transitions, such as resets, will re-enable it on their own.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:outside_memory_whitelist"><a href="#rm-class-x86-p4e-model4.html:dt:outside_memory_whitelist">
<i>outside_memory_whitelist</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i|[ii]|[iii]*]</code>
<br>((<i>address</i>, <i>length</i>, <i>hits</i>)*).<br>
<br>
List of physical address ranges that do not map to anything. <i>length</i> is the length of each interval in bytes. An interval with both <i>address</i> and <i>length</i> being 0 denotes the entire address space. <i>hits</i> is the number of times that particular interval has been accessed, and can be omitted when set.<br>
<br>
 Accesses to physical addresses with no targets will trigger a specific hap whose default action is to break the simulation. However, if the address falls into one of the ranges specified in this whitelist, the hap will <em>not</em> be triggered (but still being counted). The behavior in this scenario is architecture dependent. It may or may not trigger an architecture specific exception, and the simulation may or may not be interrupted.<br>
<br>
 See also the <tt>Core_Address_Not_Mapped</tt> hap.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ignore_page_failed_before"><a href="#rm-class-x86-p4e-model4.html:dt:ignore_page_failed_before">
<i>ignore_page_failed_before</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will keep trying to cache memory through direct memory even if it fails.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:current_context"><a href="#rm-class-x86-p4e-model4.html:dt:current_context">
<i>current_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context object</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:processor_number"><a href="#rm-class-x86-p4e-model4.html:dt:processor_number">
<i>processor_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:do_not_schedule"><a href="#rm-class-x86-p4e-model4.html:dt:do_not_schedule">
<i>do_not_schedule</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE to prevent this object from being scheduled by the cell.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cell"><a href="#rm-class-x86-p4e-model4.html:dt:cell">
<i>cell</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The cell this object clock/cpu belongs to</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:freerun_speed"><a href="#rm-class-x86-p4e-model4.html:dt:freerun_speed">
<i>freerun_speed</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Freerun speed. A value of 1.0 means realtime.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:freerun_min_ips"><a href="#rm-class-x86-p4e-model4.html:dt:freerun_min_ips">
<i>freerun_min_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Minimum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:freerun_max_ips"><a href="#rm-class-x86-p4e-model4.html:dt:freerun_max_ips">
<i>freerun_max_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Maximum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:freerun_enabled"><a href="#rm-class-x86-p4e-model4.html:dt:freerun_enabled">
<i>freerun_enabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Freerun mode enabled</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:frequency"><a href="#rm-class-x86-p4e-model4.html:dt:frequency">
<i>frequency</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]|o|[os]</code>
<br>Processor clock frequency in Hz, as a rational number [numerator, denominator], or as a frequency provider implementing the <tt>frequency</tt>. The legacy <tt>simple_dispatcher</tt> is also supported.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:freq_mhz"><a href="#rm-class-x86-p4e-model4.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i|f</code>
<br>Processor clock frequency in MHz.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:step_queue"><a href="#rm-class-x86-p4e-model4.html:dt:step_queue">
<i>step_queue</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:time_queue"><a href="#rm-class-x86-p4e-model4.html:dt:time_queue">
<i>time_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s|n,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:event_desc"><a href="#rm-class-x86-p4e-model4.html:dt:event_desc">
<i>event_desc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br> ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:steps"><a href="#rm-class-x86-p4e-model4.html:dt:steps">
<i>steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number steps executed since machine start.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cycles"><a href="#rm-class-x86-p4e-model4.html:dt:cycles">
<i>cycles</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time measured in cycles from machine start.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:step_per_cycle_mode"><a href="#rm-class-x86-p4e-model4.html:dt:step_per_cycle_mode">
<i>step_per_cycle_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:stall_time"><a href="#rm-class-x86-p4e-model4.html:dt:stall_time">
<i>stall_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of cycles the processor will stall</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:telemetry_providers"><a href="#rm-class-x86-p4e-model4.html:dt:telemetry_providers">
<i>telemetry_providers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects that provides telemetry for this core</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:shared_physical_memory"><a href="#rm-class-x86-p4e-model4.html:dt:shared_physical_memory">
<i>shared_physical_memory</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Points to the object representing the memory space shared between threads/cores. This is used to set up the monitoring to emulate MONITOR/MWAIT. If this is set to Nil, then MONITOR/MWAIT will time-out at the end of each time-quantum which is likely to result in non-optimal performance especially when the quantum is rather short.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:rax"><a href="#rm-class-x86-p4e-model4.html:dt:rax">
<i>rax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:rcx"><a href="#rm-class-x86-p4e-model4.html:dt:rcx">
<i>rcx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:rdx"><a href="#rm-class-x86-p4e-model4.html:dt:rdx">
<i>rdx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:rbx"><a href="#rm-class-x86-p4e-model4.html:dt:rbx">
<i>rbx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:rsp"><a href="#rm-class-x86-p4e-model4.html:dt:rsp">
<i>rsp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:rbp"><a href="#rm-class-x86-p4e-model4.html:dt:rbp">
<i>rbp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:rsi"><a href="#rm-class-x86-p4e-model4.html:dt:rsi">
<i>rsi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:rdi"><a href="#rm-class-x86-p4e-model4.html:dt:rdi">
<i>rdi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:r8"><a href="#rm-class-x86-p4e-model4.html:dt:r8">
<i>r8</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:r9"><a href="#rm-class-x86-p4e-model4.html:dt:r9">
<i>r9</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:r10"><a href="#rm-class-x86-p4e-model4.html:dt:r10">
<i>r10</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:r11"><a href="#rm-class-x86-p4e-model4.html:dt:r11">
<i>r11</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:r12"><a href="#rm-class-x86-p4e-model4.html:dt:r12">
<i>r12</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:r13"><a href="#rm-class-x86-p4e-model4.html:dt:r13">
<i>r13</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:r14"><a href="#rm-class-x86-p4e-model4.html:dt:r14">
<i>r14</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:r15"><a href="#rm-class-x86-p4e-model4.html:dt:r15">
<i>r15</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:rip"><a href="#rm-class-x86-p4e-model4.html:dt:rip">
<i>rip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Instruction pointer.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:activity_state"><a href="#rm-class-x86-p4e-model4.html:dt:activity_state">
<i>activity_state</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor activity state.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cr0"><a href="#rm-class-x86-p4e-model4.html:dt:cr0">
<i>cr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 0.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cr2"><a href="#rm-class-x86-p4e-model4.html:dt:cr2">
<i>cr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 2.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cr4"><a href="#rm-class-x86-p4e-model4.html:dt:cr4">
<i>cr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 4.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cr3"><a href="#rm-class-x86-p4e-model4.html:dt:cr3">
<i>cr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 3.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:xcr0"><a href="#rm-class-x86-p4e-model4.html:dt:xcr0">
<i>xcr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended control register 0 (XCR0).</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cs"><a href="#rm-class-x86-p4e-model4.html:dt:cs">
<i>cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ds"><a href="#rm-class-x86-p4e-model4.html:dt:ds">
<i>ds</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ss"><a href="#rm-class-x86-p4e-model4.html:dt:ss">
<i>ss</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>Segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>b</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpl"><a href="#rm-class-x86-p4e-model4.html:dt:cpl">
<i>cpl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Current privilege level.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:es"><a href="#rm-class-x86-p4e-model4.html:dt:es">
<i>es</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:fs"><a href="#rm-class-x86-p4e-model4.html:dt:fs">
<i>fs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:gs"><a href="#rm-class-x86-p4e-model4.html:dt:gs">
<i>gs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:dr0"><a href="#rm-class-x86-p4e-model4.html:dt:dr0">
<i>dr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 0.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:dr1"><a href="#rm-class-x86-p4e-model4.html:dt:dr1">
<i>dr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 1.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:dr2"><a href="#rm-class-x86-p4e-model4.html:dt:dr2">
<i>dr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 2.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:dr3"><a href="#rm-class-x86-p4e-model4.html:dt:dr3">
<i>dr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 3.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:dr6"><a href="#rm-class-x86-p4e-model4.html:dt:dr6">
<i>dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 6.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:dr7"><a href="#rm-class-x86-p4e-model4.html:dt:dr7">
<i>dr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 7.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_debug_exception"><a href="#rm-class-x86-p4e-model4.html:dt:pending_debug_exception">
<i>pending_debug_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A debug exception is pending. Additional information about the exception is stored in pending_debug_exception_dr6.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_debug_exception_dr6"><a href="#rm-class-x86-p4e-model4.html:dt:pending_debug_exception_dr6">
<i>pending_debug_exception_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Valid if pending_debug_exception is non-zero. Attribute has the same format as the DR6 register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pdpte"><a href="#rm-class-x86-p4e-model4.html:dt:pdpte">
<i>pdpte</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{4}]</code>
<br>PDPTE registers.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:idtr_base"><a href="#rm-class-x86-p4e-model4.html:dt:idtr_base">
<i>idtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table base.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:idtr_limit"><a href="#rm-class-x86-p4e-model4.html:dt:idtr_limit">
<i>idtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table limit.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:gdtr_base"><a href="#rm-class-x86-p4e-model4.html:dt:gdtr_base">
<i>gdtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table base.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:gdtr_limit"><a href="#rm-class-x86-p4e-model4.html:dt:gdtr_limit">
<i>gdtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table limit.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:tr"><a href="#rm-class-x86-p4e-model4.html:dt:tr">
<i>tr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ldtr"><a href="#rm-class-x86-p4e-model4.html:dt:ldtr">
<i>ldtr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:eflags"><a href="#rm-class-x86-p4e-model4.html:dt:eflags">
<i>eflags</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Flag register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:mxcsr"><a href="#rm-class-x86-p4e-model4.html:dt:mxcsr">
<i>mxcsr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>XMM control register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:xmm"><a href="#rm-class-x86-p4e-model4.html:dt:xmm">
<i>xmm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>xmm_0_low</i>, <i>xmm_0_high</i>), ..., (<i>xmm_n_low</i>, <i>xmm_n_high</i>)). Each list represents one xmm register. The high quad word (bits 64-127) is in <i>xmmi_high</i> and the low quad word (bits 0-63) is in <i>xmmi_low</i>.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ymmu"><a href="#rm-class-x86-p4e-model4.html:dt:ymmu">
<i>ymmu</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>ymmu0_low</i>, <i>ymm0_high</i>), ..., (<i>ymmu15_low</i>, <i>ymmu15_high</i>)). Each list represents the two upper quad words of an ymm register. register. The high quad word (bits 192-255) is in <i>ymmi_high</i> and the low quad word (bits 128-191) is in <i>ymmi_low</i>.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:fpu_regs"><a href="#rm-class-x86-p4e-model4.html:dt:fpu_regs">
<i>fpu_regs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i{11}]{8}]</code>
<br>((empty, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9){8}). X86 floating point registers. The 8 80-bits registers is stored as a list of 11 bytes. The first byte tells if the register is empty (1) or not (0). The other bytes contain the register value with the lowest (least significant) bits in b0 and the highest (most significant bits in b9.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:fpu_control"><a href="#rm-class-x86-p4e-model4.html:dt:fpu_control">
<i>fpu_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU control register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:fpu_status"><a href="#rm-class-x86-p4e-model4.html:dt:fpu_status">
<i>fpu_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU status register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:fpu_tag"><a href="#rm-class-x86-p4e-model4.html:dt:fpu_tag">
<i>fpu_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU tag word.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:fpu_last_instr_selector"><a href="#rm-class-x86-p4e-model4.html:dt:fpu_last_instr_selector">
<i>fpu_last_instr_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer selector.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:fpu_last_instr_pointer"><a href="#rm-class-x86-p4e-model4.html:dt:fpu_last_instr_pointer">
<i>fpu_last_instr_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer offset.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:fpu_last_opcode"><a href="#rm-class-x86-p4e-model4.html:dt:fpu_last_opcode">
<i>fpu_last_opcode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction opcode.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:fpu_last_operand_selector"><a href="#rm-class-x86-p4e-model4.html:dt:fpu_last_operand_selector">
<i>fpu_last_operand_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer selector.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:fpu_last_operand_pointer"><a href="#rm-class-x86-p4e-model4.html:dt:fpu_last_operand_pointer">
<i>fpu_last_operand_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer offset.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:temporary_interrupt_mask"><a href="#rm-class-x86-p4e-model4.html:dt:temporary_interrupt_mask">
<i>temporary_interrupt_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If non-zero, interrupts are temporarily disabled even though EFLAGS.IF may be set.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:block_init"><a href="#rm-class-x86-p4e-model4.html:dt:block_init">
<i>block_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:block_smi"><a href="#rm-class-x86-p4e-model4.html:dt:block_smi">
<i>block_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:block_nmi"><a href="#rm-class-x86-p4e-model4.html:dt:block_nmi">
<i>block_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:smm_base"><a href="#rm-class-x86-p4e-model4.html:dt:smm_base">
<i>smm_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMM base.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:in_smm"><a href="#rm-class-x86-p4e-model4.html:dt:in_smm">
<i>in_smm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set iff the processor is in system management mode.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:monitor_info"><a href="#rm-class-x86-p4e-model4.html:dt:monitor_info">
<i>monitor_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[bbi]</code>
<br>(armed, fired, address). Information about MONITOR. The MONITOR is armed if the first element in the list is true. The last element in the list contains the monitored physical address, and the second element indicates if the monitor has fired which means that the CPU should wake up.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:mwait_extensions"><a href="#rm-class-x86-p4e-model4.html:dt:mwait_extensions">
<i>mwait_extensions</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extensions passed to the MWAIT instruction through ECX.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:mwait_hints"><a href="#rm-class-x86-p4e-model4.html:dt:mwait_hints">
<i>mwait_hints</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Hints passed to the MWAIT instruction through EAX.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ext"><a href="#rm-class-x86-p4e-model4.html:dt:ext">
<i>ext</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A bit indicating if the current exception is external.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cr4_extension_mask"><a href="#rm-class-x86-p4e-model4.html:dt:cr4_extension_mask">
<i>cr4_extension_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Externally implemented cr4 bits.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:disabled_breakpoints_update_dr6"><a href="#rm-class-x86-p4e-model4.html:dt:disabled_breakpoints_update_dr6">
<i>disabled_breakpoints_update_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set to non-zero if you want debug breakpoints that are not enabled either through DR7.L nor DR7.G to still set the B bits in DR6.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:mxcsr_mask"><a href="#rm-class-x86-p4e-model4.html:dt:mxcsr_mask">
<i>mxcsr_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MXCSR mask (0 means 0xffbf).</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_init"><a href="#rm-class-x86-p4e-model4.html:dt:pending_init">
<i>pending_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending INIT</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_reset"><a href="#rm-class-x86-p4e-model4.html:dt:pending_reset">
<i>pending_reset</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending RESET</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_exception"><a href="#rm-class-x86-p4e-model4.html:dt:pending_exception">
<i>pending_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then an exception or interrupt is pending and will be delivered before the next instruction.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_exception_error_code_valid"><a href="#rm-class-x86-p4e-model4.html:dt:pending_exception_error_code_valid">
<i>pending_exception_error_code_valid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the pending exception has an error code.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_exception_set_rf"><a href="#rm-class-x86-p4e-model4.html:dt:pending_exception_set_rf">
<i>pending_exception_set_rf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the resume flag bit will be set in the pushed image of the flag register.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_exception_error_code"><a href="#rm-class-x86-p4e-model4.html:dt:pending_exception_error_code">
<i>pending_exception_error_code</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Error code to be delivered on the next pending exception if pending_exception_error_code_valid is set.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_exception_instruction_length"><a href="#rm-class-x86-p4e-model4.html:dt:pending_exception_instruction_length">
<i>pending_exception_instruction_length</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Length of pending trap instruction.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_exception_vector"><a href="#rm-class-x86-p4e-model4.html:dt:pending_exception_vector">
<i>pending_exception_vector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Pending interrupt or exception vector. Only valid if pending_exception is set.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_exception_type"><a href="#rm-class-x86-p4e-model4.html:dt:pending_exception_type">
<i>pending_exception_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Type of pending exception. </dd>
<dt id="rm-class-x86-p4e-model4.html:dt:waiting_interrupt"><a href="#rm-class-x86-p4e-model4.html:dt:waiting_interrupt">
<i>waiting_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If an interrupt is requested, but it cannot be immediately handled because interrupts are masked.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:waiting_device"><a href="#rm-class-x86-p4e-model4.html:dt:waiting_device">
<i>waiting_device</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The device that requested the waiting interrupt. Only valid when waiting_interrupt is non-zero.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:fpu_fopcode_compatibility_mode"><a href="#rm-class-x86-p4e-model4.html:dt:fpu_fopcode_compatibility_mode">
<i>fpu_fopcode_compatibility_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Fopcode compatibility sub-mode.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:a20mask"><a href="#rm-class-x86-p4e-model4.html:dt:a20mask">
<i>a20mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The a20mask.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:disable_block_merge"><a href="#rm-class-x86-p4e-model4.html:dt:disable_block_merge">
<i>disable_block_merge</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:port_space"><a href="#rm-class-x86-p4e-model4.html:dt:port_space">
<i>port_space</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>I/O space of the cpu targeted by the IN, INS, OUT, and OUTS instructions. Must implement either the <tt>port</tt> interface (typically an instance of the <tt>port-space</tt> class), or the <tt>lookup</tt> interface (typically an instance of the <tt>memory-space</tt> class).</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:apic"><a href="#rm-class-x86-p4e-model4.html:dt:apic">
<i>apic</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Local APIC this cpu is connected to.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_lahf64"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_lahf64">
<i>cpuid_lahf64</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>LAHF/SAHF support in 64-bit mode. Reported through CPUID function 80000001 in ECX bit 0.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:load_far_ptr_64"><a href="#rm-class-x86-p4e-model4.html:dt:load_far_ptr_64">
<i>load_far_ptr_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the load far pointer instructions are extended to 64-bit when executed with a 64-bit operand size. The default is FALSE, which treats 64-bit and 32-bit operand size the same.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:near_branches_64"><a href="#rm-class-x86-p4e-model4.html:dt:near_branches_64">
<i>near_branches_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Determines how near branches are handled in 64-bit mode. If the attribute is TRUE, then the operand size is fixed at 64-bits, while the default value of FALSE allows an override to 16 bits.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:one_step_per_string_instruction"><a href="#rm-class-x86-p4e-model4.html:dt:one_step_per_string_instruction">
<i>one_step_per_string_instruction</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, each un-interrupted run of a repeated string instruction (CMPS, LODS, MOVS, SCAS, STOS) will be counted as a single step as compared to each iteration being a step in the default model. Due to how instruction counting works in the hardware performance counters, this attribute must be set to TRUE for VMP to work. Setting this attribute to FALSE will disable VMP.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:null_clear_base_and_limit"><a href="#rm-class-x86-p4e-model4.html:dt:null_clear_base_and_limit">
<i>null_clear_base_and_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, a load of a NULL selector to a segment register will clear the base and limit values.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:mov_default32"><a href="#rm-class-x86-p4e-model4.html:dt:mov_default32">
<i>mov_default32</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, movs to or from control and debug registers will default to 32-bits in 64-bit mode. If FALSE (which is the default value), such moves will be fixed at 64-bits.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:skip_canonical_logical_check"><a href="#rm-class-x86-p4e-model4.html:dt:skip_canonical_logical_check">
<i>skip_canonical_logical_check</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, no canonical check is performed on the logical address during address translation. A canonical check is always performed on the linear address, regardless of the setting of this attribute. The default value is FALSE, performing canonical checks on both the logical and linear addresses.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:debug_len_10b_8_bytes"><a href="#rm-class-x86-p4e-model4.html:dt:debug_len_10b_8_bytes">
<i>debug_len_10b_8_bytes</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the 10b length encoding in DR7 is taken to mean 8 bytes. If it is false, then 10b means 8 bytes in long mode, but only one byte in legacy mode.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:seg_push_zero_pad"><a href="#rm-class-x86-p4e-model4.html:dt:seg_push_zero_pad">
<i>seg_push_zero_pad</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (which is the default), then segment register push instructions will pad the push with zero bytes up to the width of the push. If false, then that memory will be kept untouched.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:allow_tss_bios_workaround"><a href="#rm-class-x86-p4e-model4.html:dt:allow_tss_bios_workaround">
<i>allow_tss_bios_workaround</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, which is the default, then VMP is allowed to modify the initial CPU state slightly in order to work around a BIOS problem causing hard host crashes. The workaround consist of using a 32-bit TSS instead of a 16-bit TSS after CPU reset. If this attribute is set to FALSE, then VMP will be disabled whenever a 16-bit TSS is loaded.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:sp_mask_non64"><a href="#rm-class-x86-p4e-model4.html:dt:sp_mask_non64">
<i>sp_mask_non64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the stack pointer will be masked to 32-bits after the 16-byte alignment when an exception is taken from a mode other than 64-bit mode while operating in long mode.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:lar_ldt_lm_invalid"><a href="#rm-class-x86-p4e-model4.html:dt:lar_ldt_lm_invalid">
<i>lar_ldt_lm_invalid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the LDT segment type will not be considered valid for the LAR instruction while operating in long mode.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:far_call_jmp_64"><a href="#rm-class-x86-p4e-model4.html:dt:far_call_jmp_64">
<i>far_call_jmp_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, far call and jmp instructions will have a 64-bit offset when the operand size is 64-bits. If FALSE, then the offset will be 32-bits with both 32-bit and 64-bit operand size.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pause_slow_cycles"><a href="#rm-class-x86-p4e-model4.html:dt:pause_slow_cycles">
<i>pause_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the PAUSE instruction. This additional stall is there to allow execution of spin-locks to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:rdtsc_slow_cycles"><a href="#rm-class-x86-p4e-model4.html:dt:rdtsc_slow_cycles">
<i>rdtsc_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the RDTSC and RDTSCP instructions. This additional stall is there to allow time expiration loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:port_io_slow_cycles"><a href="#rm-class-x86-p4e-model4.html:dt:port_io_slow_cycles">
<i>port_io_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for port-mapped I/O. This additional stall is there to allow I/O poll loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:inject_vmexit"><a href="#rm-class-x86-p4e-model4.html:dt:inject_vmexit">
<i>inject_vmexit</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>i</code>
<br>Force a VMEXIT from VMX mode.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_vmx"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_vmx">
<i>cpuid_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>VMX feature as reported through CPUID function 1 ECX bit 5.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vmx_mode"><a href="#rm-class-x86-p4e-model4.html:dt:vmx_mode">
<i>vmx_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode. 0: Not in VMX operation. 1: In VMX root operation. 2: In VMX non-root operation.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:current_vmcs_ptr"><a href="#rm-class-x86-p4e-model4.html:dt:current_vmcs_ptr">
<i>current_vmcs_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode current VMCS pointer.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vmxon_ptr"><a href="#rm-class-x86-p4e-model4.html:dt:vmxon_ptr">
<i>vmxon_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMXON pointer.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vmx_pending_exit"><a href="#rm-class-x86-p4e-model4.html:dt:vmx_pending_exit">
<i>vmx_pending_exit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|i</code>
<br>Pending VMX exit reason. See appendix A of the VMX specification for encoding. Nil if no VMX exit is pending.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vmcs_layout"><a href="#rm-class-x86-p4e-model4.html:dt:vmcs_layout">
<i>vmcs_layout</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[isiii]*]</code>
<br>Exports the implementation specific layout of the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing) area. This information can be used to display the current VMCS status, as well as to track changes in the VMCS. Sublist format (<i>index</i>, <i>name</i>, <i>size</i>, <i>offset</i>, <i>attr</i>). A field is stored as a <i>size</i> byte integer at <i>offset</i> in the VMCS.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vmcs_content"><a href="#rm-class-x86-p4e-model4.html:dt:vmcs_content">
<i>vmcs_content</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>The register content of the currently loaded Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). Not valid if current_vmcs_ptr is not valid. Not all VMCS fields are necessarily present in this attribute since they are not kept in CPU registers. Remaining fields will be in the VMCS memory area.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vmcs_launch_state"><a href="#rm-class-x86-p4e-model4.html:dt:vmcs_launch_state">
<i>vmcs_launch_state</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>VMCS launch state.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:block_virtual_nmi"><a href="#rm-class-x86-p4e-model4.html:dt:block_virtual_nmi">
<i>block_virtual_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Virtual NMIs blocking.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_sse3"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_sse3">
<i>cpuid_sse3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE3. Reported through CPUID function 1 ECX bit 0.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_monitor"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_monitor">
<i>cpuid_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for MONITOR. Reported through CPUID function 1 ECX bit 3.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_vendor_id"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_vendor_id">
<i>cpuid_vendor_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Vendor ID string for CPUID.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_extended_family"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_extended_family">
<i>cpuid_extended_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended family for CPUID.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_extended_model"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_extended_model">
<i>cpuid_extended_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended model for CPUID.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_family"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_family">
<i>cpuid_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Family for CPUID.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_model"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_model">
<i>cpuid_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Model for CPUID.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_stepping"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_stepping">
<i>cpuid_stepping</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stepping for CPUID.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_brand_id"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_brand_id">
<i>cpuid_brand_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Brand ID for CPUID.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_clflush_size"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_clflush_size">
<i>cpuid_clflush_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Size of CLFLUSH as reported by CPUID.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_logical_processor_count"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_logical_processor_count">
<i>cpuid_logical_processor_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Count of logical processors for CPUID. Setting this to non-zero will enable the HTT feature bit (bit 28).</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_thread_level_apic_id_shift_count"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_thread_level_apic_id_shift_count">
<i>cpuid_thread_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the thread level in CPUID. If left at the default value of 0, a count just large enough to represent the threads in the core will be used.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_core_level_apic_id_shift_count"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_core_level_apic_id_shift_count">
<i>cpuid_core_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the core level in CPUID. The shift count at the thread level will be added to calculate the second 0xB sub-leaf shift count. If left at the default value of 0, a count just large enough to represent the cores in the package.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_physical_apic_id"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_physical_apic_id">
<i>cpuid_physical_apic_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Physical local APIC ID for CPUID.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_2_eax"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_2_eax">
<i>cpuid_2_eax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EAX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_2_ebx"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_2_ebx">
<i>cpuid_2_ebx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EBX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_2_ecx"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_2_ecx">
<i>cpuid_2_ecx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in ECX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_2_edx"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_2_edx">
<i>cpuid_2_edx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EDX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_processor_name"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_processor_name">
<i>cpuid_processor_name</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Processor name for CPUID.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_l2_cache_size_kb"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_l2_cache_size_kb">
<i>cpuid_l2_cache_size_kb</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_l2_cache_assoc"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_l2_cache_assoc">
<i>cpuid_l2_cache_assoc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_l2_cache_lines_per_tag"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_l2_cache_lines_per_tag">
<i>cpuid_l2_cache_lines_per_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_l2_cache_line_size"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_l2_cache_line_size">
<i>cpuid_l2_cache_line_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_monitor_min_size"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_monitor_min_size">
<i>cpuid_monitor_min_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Smallest monitor granularity. This is the size used in the monitor implementation.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_monitor_max_size"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_monitor_max_size">
<i>cpuid_monitor_max_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Largest monitor granularity. This is reported through CPUID, but not used in the implementation.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_mwait_int_break_support"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_mwait_int_break_support">
<i>cpuid_mwait_int_break_support</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Support for MWAIT break on interrupts even if disabled.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:smi_count"><a href="#rm-class-x86-p4e-model4.html:dt:smi_count">
<i>smi_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Counts the number of occurrences of the SMM.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:smm_handler"><a href="#rm-class-x86-p4e-model4.html:dt:smm_handler">
<i>smm_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o|[os]</code>
<br>Object implementing the x86_smm interface.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:last_io"><a href="#rm-class-x86-p4e-model4.html:dt:last_io">
<i>last_io</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iiii]</code>
<br>Information about last IO instruction (pc, lin_addr, iinfo, step_count).</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:a20_inhibited"><a href="#rm-class-x86-p4e-model4.html:dt:a20_inhibited">
<i>a20_inhibited</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>A20 will be always lowered if this flag is set.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:latch_init"><a href="#rm-class-x86-p4e-model4.html:dt:latch_init">
<i>latch_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT is currently latched.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:latch_smi"><a href="#rm-class-x86-p4e-model4.html:dt:latch_smi">
<i>latch_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI is currently latched.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:latch_nmi"><a href="#rm-class-x86-p4e-model4.html:dt:latch_nmi">
<i>latch_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI is currently latched.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:use_halt_steps"><a href="#rm-class-x86-p4e-model4.html:dt:use_halt_steps">
<i>use_halt_steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Advance the step counter as well as the cycle counter when the CPU is idle. Defaults to FALSE.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:threads"><a href="#rm-class-x86-p4e-model4.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o{1}]|[o{2}]|[o{3}]|[o{4}]|n</code>
<br>List of Simics processors representing threads in the physical processor core. Needs to point to objects of the same class as for the object where the attribute is being set.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:package_group"><a href="#rm-class-x86-p4e-model4.html:dt:package_group">
<i>package_group</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The first Simics processor contained in the same multicore package. Used for shared MSR:s. Needs to point to a processor of the same class.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:access_type_name"><a href="#rm-class-x86-p4e-model4.html:dt:access_type_name">
<i>access_type_name</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br>Get string describing the specified access type (x86_access_type_t).</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ferr_target"><a href="#rm-class-x86-p4e-model4.html:dt:ferr_target">
<i>ferr_target</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Object to which the FERR pin (used for external x87 exception emulation) is connected.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ferr_status"><a href="#rm-class-x86-p4e-model4.html:dt:ferr_status">
<i>ferr_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ferr output pin.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ignne_status"><a href="#rm-class-x86-p4e-model4.html:dt:ignne_status">
<i>ignne_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ignne input pin.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cstate_listeners"><a href="#rm-class-x86-p4e-model4.html:dt:cstate_listeners">
<i>cstate_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on C-state change. Must implement the x86_cstate_notification interface.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cstate"><a href="#rm-class-x86-p4e-model4.html:dt:cstate">
<i>cstate</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]</code>
<br>C-state</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:smm_listeners"><a href="#rm-class-x86-p4e-model4.html:dt:smm_listeners">
<i>smm_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on transitions in or out of system management mode (SMM). Must implement the x86_smm_notification interface.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:tlb"><a href="#rm-class-x86-p4e-model4.html:dt:tlb">
<i>tlb</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Object handling the TLBs for this CPU.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:exception_error_code"><a href="#rm-class-x86-p4e-model4.html:dt:exception_error_code">
<i>exception_error_code</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Error code for the current exception. Only valid when read from the <tt>Core_Exception</tt> hap. This attribute is undefined for exceptions that do not have an error code.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:exception_description"><a href="#rm-class-x86-p4e-model4.html:dt:exception_description">
<i>exception_description</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Description of current exception. Only valid when read from the <tt>Core_Exception</tt> hap. The value can be <tt>Nil</tt> in which case the exception number, source, and optional error code can be used to gain an understanding of why the exception triggered.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_compatible_config"><a href="#rm-class-x86-p4e-model4.html:dt:vm_compatible_config">
<i>vm_compatible_config</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>This attribute should be set to TRUE if the machine configuration is VMP compatible.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_block_cnt"><a href="#rm-class-x86-p4e-model4.html:dt:vm_block_cnt">
<i>vm_block_cnt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Execution with VMP will be prevented if this attribute is non-zero. This attribute should normally be modified using the x86_vmp_control interface.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_break_step"><a href="#rm-class-x86-p4e-model4.html:dt:vm_break_step">
<i>vm_break_step</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If set to non-zero, the VM-monitor will silently break execution as soon as possible after the specified step without impacting the normal execution flow.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_stepi_dbg"><a href="#rm-class-x86-p4e-model4.html:dt:vm_stepi_dbg">
<i>vm_stepi_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If set, VMP kernel module will use Monitor Trap Flag to single-step (for debugging purposes).</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_debug_trace"><a href="#rm-class-x86-p4e-model4.html:dt:vm_debug_trace">
<i>vm_debug_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, the VMP kernel module will collect VMX traces. If 2, logging will occur to the console or to a file.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_step_threshold"><a href="#rm-class-x86-p4e-model4.html:dt:vm_step_threshold">
<i>vm_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Threshold below which the monitor is not used.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_autohyper_step_threshold"><a href="#rm-class-x86-p4e-model4.html:dt:vm_autohyper_step_threshold">
<i>vm_autohyper_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Do not enter VMP if fewer steps has been executed since last time autohyper triggered (since the execution is likely handled by autohyper again). Default 30 steps.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:system"><a href="#rm-class-x86-p4e-model4.html:dt:system">
<i>system</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>System object.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cpuid_list"><a href="#rm-class-x86-p4e-model4.html:dt:cpuid_list">
<i>cpuid_list</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects implementing the x86_cpuid interface. These objects are called in the order of registration after the magic instruction handler but before internal CPUID implementation</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_start_up"><a href="#rm-class-x86-p4e-model4.html:dt:pending_start_up">
<i>pending_start_up</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, a startup IPI is pending.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:pending_start_up_address"><a href="#rm-class-x86-p4e-model4.html:dt:pending_start_up_address">
<i>pending_start_up_address</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The address to start on if there is a pending startup IPI.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_aperf"><a href="#rm-class-x86-p4e-model4.html:dt:msr_aperf">
<i>msr_aperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the APERF MSR.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mperf"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mperf">
<i>msr_mperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the MPERF MSR.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:tsc_invariant_freq"><a href="#rm-class-x86-p4e-model4.html:dt:tsc_invariant_freq">
<i>tsc_invariant_freq</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Rate at which TSC (if TSC invariant feature supported) and IA32_MPERF MSR are incremented in cycles/second.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:break_on_triple_fault"><a href="#rm-class-x86-p4e-model4.html:dt:break_on_triple_fault">
<i>break_on_triple_fault</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will stop execution if there is a triple fault. Set to FALSE to not stop on triple fault.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cache_flush_handler"><a href="#rm-class-x86-p4e-model4.html:dt:cache_flush_handler">
<i>cache_flush_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Object implementing the x86_cache_flush interface.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ucode_signature"><a href="#rm-class-x86-p4e-model4.html:dt:ucode_signature">
<i>ucode_signature</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Can be either: None - no microcode update has happened since #RESET or an integer - microcode signature after the update.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:enable_effective_memory_type_calculation"><a href="#rm-class-x86-p4e-model4.html:dt:enable_effective_memory_type_calculation">
<i>enable_effective_memory_type_calculation</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the effective memory type field of memory transactions will always be calculated for all non-inquiry accesses. If FALSE, the effective memory type field may be left as X86_None.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:cstar"><a href="#rm-class-x86-p4e-model4.html:dt:cstar">
<i>cstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_bios_sign_id"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_bios_sign_id">
<i>ia32_bios_sign_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Signature ID</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_bios_updt_trig"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_bios_updt_trig">
<i>ia32_bios_updt_trig</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Trigger Register</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_clock_modulation"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_clock_modulation">
<i>ia32_clock_modulation</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor Control</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_cr_pat"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_cr_pat">
<i>ia32_cr_pat</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Page Attribute Table</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_ds_area"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_ds_area">
<i>ia32_ds_area</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>DS Save Area</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_efer"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_efer">
<i>ia32_efer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended Feature Enables</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_feature_control"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_feature_control">
<i>ia32_feature_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control Features in IA-32 processor</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_fmask"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_fmask">
<i>ia32_fmask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Flag Mask</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_fs_base"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_fs_base">
<i>ia32_fs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of FS</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_gs_base"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_gs_base">
<i>ia32_gs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of GS</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_kernel_gs_base"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_kernel_gs_base">
<i>ia32_kernel_gs_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Swap Target of BASE Address of GS</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_lstar"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_lstar">
<i>ia32_lstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA-32e Mode System Call Target Address</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc0_addr"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc0_addr">
<i>ia32_mc0_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_ADDR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc0_ctl"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc0_ctl">
<i>ia32_mc0_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_CTL</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc0_misc"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc0_misc">
<i>ia32_mc0_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_MISC</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc0_status"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc0_status">
<i>ia32_mc0_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_STATUS</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc1_addr"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc1_addr">
<i>ia32_mc1_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_ADDR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc1_ctl"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc1_ctl">
<i>ia32_mc1_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_CTL</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc1_status"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc1_status">
<i>ia32_mc1_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_STATUS</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc2_ctl"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc2_ctl">
<i>ia32_mc2_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_CTL</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc2_status"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc2_status">
<i>ia32_mc2_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_STATUS</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc3_addr"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc3_addr">
<i>ia32_mc3_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_ADDR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc3_ctl"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc3_ctl">
<i>ia32_mc3_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_CTL</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc3_misc"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc3_misc">
<i>ia32_mc3_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_MISC</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mc3_status"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mc3_status">
<i>ia32_mc3_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_STATUS</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mcg_cap"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mcg_cap">
<i>ia32_mcg_cap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check Capabilities</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mcg_status"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mcg_status">
<i>ia32_mcg_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check Status</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_misc_enable"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_misc_enable">
<i>ia32_misc_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Enable Miscellaneous Processor Features</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_monitor_filter_size"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_monitor_filter_size">
<i>ia32_monitor_filter_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Monitor/Mwait Address Range Determination</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_def_type"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_def_type">
<i>ia32_mtrr_def_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Default Memory Types</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_16k_80000"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_16k_80000">
<i>ia32_mtrr_fix_16k_80000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_16k_a0000"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_16k_a0000">
<i>ia32_mtrr_fix_16k_a0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_c0000"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_c0000">
<i>ia32_mtrr_fix_4k_c0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_c8000"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_c8000">
<i>ia32_mtrr_fix_4k_c8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_d0000"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_d0000">
<i>ia32_mtrr_fix_4k_d0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_d8000"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_d8000">
<i>ia32_mtrr_fix_4k_d8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_e0000"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_e0000">
<i>ia32_mtrr_fix_4k_e0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_e8000"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_e8000">
<i>ia32_mtrr_fix_4k_e8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_f0000"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_f0000">
<i>ia32_mtrr_fix_4k_f0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_f8000"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_4k_f8000">
<i>ia32_mtrr_fix_4k_f8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_64k_00000"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_fix_64k_00000">
<i>ia32_mtrr_fix_64k_00000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed Range MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase0"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase0">
<i>ia32_mtrr_physbase0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase1"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase1">
<i>ia32_mtrr_physbase1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase2"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase2">
<i>ia32_mtrr_physbase2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase3"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase3">
<i>ia32_mtrr_physbase3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase4"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase4">
<i>ia32_mtrr_physbase4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase5"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase5">
<i>ia32_mtrr_physbase5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase6"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase6">
<i>ia32_mtrr_physbase6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase7"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physbase7">
<i>ia32_mtrr_physbase7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Base MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask0"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask0">
<i>ia32_mtrr_physmask0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask1"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask1">
<i>ia32_mtrr_physmask1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask2"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask2">
<i>ia32_mtrr_physmask2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask3"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask3">
<i>ia32_mtrr_physmask3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask4"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask4">
<i>ia32_mtrr_physmask4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask5"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask5">
<i>ia32_mtrr_physmask5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask6"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask6">
<i>ia32_mtrr_physmask6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask7"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrr_physmask7">
<i>ia32_mtrr_physmask7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Variable Range Mask MTRR</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_mtrrcap"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_mtrrcap">
<i>ia32_mtrrcap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRR Information</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_p5_mc_addr"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_p5_mc_addr">
<i>ia32_p5_mc_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_p5_mc_type"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_p5_mc_type">
<i>ia32_p5_mc_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_perf_ctl"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_perf_ctl">
<i>ia32_perf_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_perf_status"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_perf_status">
<i>ia32_perf_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_platform_id"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_platform_id">
<i>ia32_platform_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Platform ID</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_smm_monitor_ctl"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_smm_monitor_ctl">
<i>ia32_smm_monitor_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMM Monitor Configuration</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_star"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_star">
<i>ia32_star</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Target Address</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_sysenter_cs"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_sysenter_cs">
<i>ia32_sysenter_cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CS Register target for CPL 0 code</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_sysenter_eip"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_sysenter_eip">
<i>ia32_sysenter_eip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>CPL 0 code entry point</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_sysenter_esp"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_sysenter_esp">
<i>ia32_sysenter_esp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stack pointer for CPL 0 stack</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_therm_interrupt"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_therm_interrupt">
<i>ia32_therm_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Interrupt Control</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_therm_status"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_therm_status">
<i>ia32_therm_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor Status</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_time_stamp_counter"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_time_stamp_counter">
<i>ia32_time_stamp_counter</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time Stamp Counter</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_vmx_basic"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_vmx_basic">
<i>ia32_vmx_basic</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Basic VMX Capabilities</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_vmx_cr0_fixed0"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_vmx_cr0_fixed0">
<i>ia32_vmx_cr0_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 0</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_vmx_cr0_fixed1"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_vmx_cr0_fixed1">
<i>ia32_vmx_cr0_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 1</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_vmx_cr4_fixed0"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_vmx_cr4_fixed0">
<i>ia32_vmx_cr4_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 0</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_vmx_cr4_fixed1"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_vmx_cr4_fixed1">
<i>ia32_vmx_cr4_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 1</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_vmx_entry_ctls"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_vmx_entry_ctls">
<i>ia32_vmx_entry_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-entry Controls</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_vmx_exit_ctls"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_vmx_exit_ctls">
<i>ia32_vmx_exit_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-exit Controls</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_vmx_misc_ctls"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_vmx_misc_ctls">
<i>ia32_vmx_misc_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Miscellaneous VMX Capabilities</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_vmx_pinbased_ctls"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_vmx_pinbased_ctls">
<i>ia32_vmx_pinbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Pin-based VM-execution Controls</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_vmx_procbased_ctls"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_vmx_procbased_ctls">
<i>ia32_vmx_procbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Primary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:ia32_vmx_vmcs_enum"><a href="#rm-class-x86-p4e-model4.html:dt:ia32_vmx_vmcs_enum">
<i>ia32_vmx_vmcs_enum</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VMCS Field Enumeration</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x00000039"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x00000039">
<i>msr_0x00000039</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x00000080"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x00000080">
<i>msr_0x00000080</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x00000119"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x00000119">
<i>msr_0x00000119</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x0000018b"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x0000018b">
<i>msr_0x0000018b</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x0000018c"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x0000018c">
<i>msr_0x0000018c</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x0000018d"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x0000018d">
<i>msr_0x0000018d</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x0000018e"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x0000018e">
<i>msr_0x0000018e</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x0000018f"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x0000018f">
<i>msr_0x0000018f</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x0000019e"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x0000019e">
<i>msr_0x0000019e</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x0000019f"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x0000019f">
<i>msr_0x0000019f</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x000001a2"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x000001a2">
<i>msr_0x000001a2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x000003f5"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x000003f5">
<i>msr_0x000003f5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x000003f6"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x000003f6">
<i>msr_0x000003f6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x000003f7"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x000003f7">
<i>msr_0x000003f7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_0x000003f8"><a href="#rm-class-x86-p4e-model4.html:dt:msr_0x000003f8">
<i>msr_0x000003f8</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_alf_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_alf_escr0">
<i>msr_alf_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_alf_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_alf_escr1">
<i>msr_alf_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_bpu_cccr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_bpu_cccr0">
<i>msr_bpu_cccr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_bpu_cccr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_bpu_cccr1">
<i>msr_bpu_cccr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_bpu_cccr2"><a href="#rm-class-x86-p4e-model4.html:dt:msr_bpu_cccr2">
<i>msr_bpu_cccr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_bpu_cccr3"><a href="#rm-class-x86-p4e-model4.html:dt:msr_bpu_cccr3">
<i>msr_bpu_cccr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_bpu_counter0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_bpu_counter0">
<i>msr_bpu_counter0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_bpu_counter1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_bpu_counter1">
<i>msr_bpu_counter1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_bpu_counter2"><a href="#rm-class-x86-p4e-model4.html:dt:msr_bpu_counter2">
<i>msr_bpu_counter2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_bpu_counter3"><a href="#rm-class-x86-p4e-model4.html:dt:msr_bpu_counter3">
<i>msr_bpu_counter3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_bpu_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_bpu_escr0">
<i>msr_bpu_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_bpu_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_bpu_escr1">
<i>msr_bpu_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_bsu_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_bsu_escr0">
<i>msr_bsu_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_bsu_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_bsu_escr1">
<i>msr_bsu_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_cru_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_cru_escr0">
<i>msr_cru_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_cru_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_cru_escr1">
<i>msr_cru_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_cru_escr2"><a href="#rm-class-x86-p4e-model4.html:dt:msr_cru_escr2">
<i>msr_cru_escr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_cru_escr3"><a href="#rm-class-x86-p4e-model4.html:dt:msr_cru_escr3">
<i>msr_cru_escr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_cru_escr4"><a href="#rm-class-x86-p4e-model4.html:dt:msr_cru_escr4">
<i>msr_cru_escr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_cru_escr5"><a href="#rm-class-x86-p4e-model4.html:dt:msr_cru_escr5">
<i>msr_cru_escr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_dac_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_dac_escr0">
<i>msr_dac_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_dac_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_dac_escr1">
<i>msr_dac_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_debugctla"><a href="#rm-class-x86-p4e-model4.html:dt:msr_debugctla">
<i>msr_debugctla</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug Control</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ebc_frequency_id"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ebc_frequency_id">
<i>msr_ebc_frequency_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor Frequency Configuration</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ebc_hard_poweron"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ebc_hard_poweron">
<i>msr_ebc_hard_poweron</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor Hard Power-On Configuration</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ebc_soft_poweron"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ebc_soft_poweron">
<i>msr_ebc_soft_poweron</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor Soft Power-On Configuration</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_firm_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_firm_escr0">
<i>msr_firm_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_firm_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_firm_escr1">
<i>msr_firm_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_flame_ccr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_flame_ccr0">
<i>msr_flame_ccr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_flame_ccr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_flame_ccr1">
<i>msr_flame_ccr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_flame_ccr2"><a href="#rm-class-x86-p4e-model4.html:dt:msr_flame_ccr2">
<i>msr_flame_ccr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_flame_ccr3"><a href="#rm-class-x86-p4e-model4.html:dt:msr_flame_ccr3">
<i>msr_flame_ccr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_flame_counter0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_flame_counter0">
<i>msr_flame_counter0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_flame_counter1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_flame_counter1">
<i>msr_flame_counter1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_flame_counter2"><a href="#rm-class-x86-p4e-model4.html:dt:msr_flame_counter2">
<i>msr_flame_counter2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_flame_counter3"><a href="#rm-class-x86-p4e-model4.html:dt:msr_flame_counter3">
<i>msr_flame_counter3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_flame_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_flame_escr0">
<i>msr_flame_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_flame_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_flame_escr1">
<i>msr_flame_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_fsb_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_fsb_escr0">
<i>msr_fsb_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_fsb_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_fsb_escr1">
<i>msr_fsb_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_cccr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_cccr0">
<i>msr_iq_cccr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_cccr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_cccr1">
<i>msr_iq_cccr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_cccr2"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_cccr2">
<i>msr_iq_cccr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_cccr3"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_cccr3">
<i>msr_iq_cccr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_cccr4"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_cccr4">
<i>msr_iq_cccr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_cccr5"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_cccr5">
<i>msr_iq_cccr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_counter0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_counter0">
<i>msr_iq_counter0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_counter1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_counter1">
<i>msr_iq_counter1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_counter2"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_counter2">
<i>msr_iq_counter2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_counter3"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_counter3">
<i>msr_iq_counter3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_counter4"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_counter4">
<i>msr_iq_counter4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_counter5"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_counter5">
<i>msr_iq_counter5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_escr0">
<i>msr_iq_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_iq_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_iq_escr1">
<i>msr_iq_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_is_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_is_escr0">
<i>msr_is_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_is_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_is_escr1">
<i>msr_is_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_itlb_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_itlb_escr0">
<i>msr_itlb_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_itlb_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_itlb_escr1">
<i>msr_itlb_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ix_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ix_escr0">
<i>msr_ix_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ix_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ix_escr1">
<i>msr_ix_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_0_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_0_from_lip">
<i>msr_lastbranch_0_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_0_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_0_to_lip">
<i>msr_lastbranch_0_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_10_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_10_from_lip">
<i>msr_lastbranch_10_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_10_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_10_to_lip">
<i>msr_lastbranch_10_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_11_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_11_from_lip">
<i>msr_lastbranch_11_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_11_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_11_to_lip">
<i>msr_lastbranch_11_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_12_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_12_from_lip">
<i>msr_lastbranch_12_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_12_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_12_to_lip">
<i>msr_lastbranch_12_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_13_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_13_from_lip">
<i>msr_lastbranch_13_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_13_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_13_to_lip">
<i>msr_lastbranch_13_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_14_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_14_from_lip">
<i>msr_lastbranch_14_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_14_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_14_to_lip">
<i>msr_lastbranch_14_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_15_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_15_from_lip">
<i>msr_lastbranch_15_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_15_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_15_to_lip">
<i>msr_lastbranch_15_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_1_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_1_from_lip">
<i>msr_lastbranch_1_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_1_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_1_to_lip">
<i>msr_lastbranch_1_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_2_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_2_from_lip">
<i>msr_lastbranch_2_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_2_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_2_to_lip">
<i>msr_lastbranch_2_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_3_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_3_from_lip">
<i>msr_lastbranch_3_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_3_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_3_to_lip">
<i>msr_lastbranch_3_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_4_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_4_from_lip">
<i>msr_lastbranch_4_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_4_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_4_to_lip">
<i>msr_lastbranch_4_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_5_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_5_from_lip">
<i>msr_lastbranch_5_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_5_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_5_to_lip">
<i>msr_lastbranch_5_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_6_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_6_from_lip">
<i>msr_lastbranch_6_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_6_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_6_to_lip">
<i>msr_lastbranch_6_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_7_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_7_from_lip">
<i>msr_lastbranch_7_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_7_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_7_to_lip">
<i>msr_lastbranch_7_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_8_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_8_from_lip">
<i>msr_lastbranch_8_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_8_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_8_to_lip">
<i>msr_lastbranch_8_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_9_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_9_from_lip">
<i>msr_lastbranch_9_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_9_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_9_to_lip">
<i>msr_lastbranch_9_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_lastbranch_tos"><a href="#rm-class-x86-p4e-model4.html:dt:msr_lastbranch_tos">
<i>msr_lastbranch_tos</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record Stack TOS</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ler_from_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ler_from_lip">
<i>msr_ler_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record From Linear IP</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ler_to_lip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ler_to_lip">
<i>msr_ler_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record To Linear IP</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_misc"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_misc">
<i>msr_mcg_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check Miscellaneous</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_r10"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_r10">
<i>msr_mcg_r10</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R10</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_r11"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_r11">
<i>msr_mcg_r11</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R11</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_r12"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_r12">
<i>msr_mcg_r12</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R12</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_r13"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_r13">
<i>msr_mcg_r13</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R13</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_r14"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_r14">
<i>msr_mcg_r14</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R14</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_r15"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_r15">
<i>msr_mcg_r15</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R15</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_r8"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_r8">
<i>msr_mcg_r8</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R8</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_r9"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_r9">
<i>msr_mcg_r9</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check R9D/R9</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_rax"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_rax">
<i>msr_mcg_rax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EAX/RAX Save State</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_rbp"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_rbp">
<i>msr_mcg_rbp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EBP/RBP Save State</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_rbx"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_rbx">
<i>msr_mcg_rbx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EBX/RBX Save State</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_rcx"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_rcx">
<i>msr_mcg_rcx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check ECX/RCX Save State</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_rdi"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_rdi">
<i>msr_mcg_rdi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EDI/RDI Save State</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_rdx"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_rdx">
<i>msr_mcg_rdx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EDX/RDX Save State</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_rflags"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_rflags">
<i>msr_mcg_rflags</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EFLAGS/RFLAG Save State</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_rip"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_rip">
<i>msr_mcg_rip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check EIP/RIP Save State</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_rsi"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_rsi">
<i>msr_mcg_rsi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check ESI/RSI Save State</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mcg_rsp"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mcg_rsp">
<i>msr_mcg_rsp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Machine Check ESP/RSP Save State</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mob_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mob_escr0">
<i>msr_mob_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_mob_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_mob_escr1">
<i>msr_mob_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ms_cccr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ms_cccr0">
<i>msr_ms_cccr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ms_cccr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ms_cccr1">
<i>msr_ms_cccr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ms_cccr2"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ms_cccr2">
<i>msr_ms_cccr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ms_cccr3"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ms_cccr3">
<i>msr_ms_cccr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ms_counter0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ms_counter0">
<i>msr_ms_counter0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ms_counter1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ms_counter1">
<i>msr_ms_counter1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ms_counter2"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ms_counter2">
<i>msr_ms_counter2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ms_counter3"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ms_counter3">
<i>msr_ms_counter3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ms_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ms_escr0">
<i>msr_ms_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ms_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ms_escr1">
<i>msr_ms_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_pebs_enable"><a href="#rm-class-x86-p4e-model4.html:dt:msr_pebs_enable">
<i>msr_pebs_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Precise Event-Based Sampling (PEBS)</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_pebs_matrix_vert"><a href="#rm-class-x86-p4e-model4.html:dt:msr_pebs_matrix_vert">
<i>msr_pebs_matrix_vert</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_platform_brv"><a href="#rm-class-x86-p4e-model4.html:dt:msr_platform_brv">
<i>msr_platform_brv</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Platform Feature Requirements</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_pmh_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_pmh_escr0">
<i>msr_pmh_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_pmh_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_pmh_escr1">
<i>msr_pmh_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_rat_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_rat_escr0">
<i>msr_rat_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_rat_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_rat_escr1">
<i>msr_rat_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_saat_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_saat_escr0">
<i>msr_saat_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_saat_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_saat_escr1">
<i>msr_saat_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_ssu_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_ssu_escr0">
<i>msr_ssu_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_tbpu_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_tbpu_escr0">
<i>msr_tbpu_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_tbpu_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_tbpu_escr1">
<i>msr_tbpu_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_tc_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_tc_escr0">
<i>msr_tc_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_tc_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_tc_escr1">
<i>msr_tc_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_tc_precise_event"><a href="#rm-class-x86-p4e-model4.html:dt:msr_tc_precise_event">
<i>msr_tc_precise_event</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_therm2_ctl"><a href="#rm-class-x86-p4e-model4.html:dt:msr_therm2_ctl">
<i>msr_therm2_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor 2 Control</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_u2l_escr0"><a href="#rm-class-x86-p4e-model4.html:dt:msr_u2l_escr0">
<i>msr_u2l_escr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:msr_u2l_escr1"><a href="#rm-class-x86-p4e-model4.html:dt:msr_u2l_escr1">
<i>msr_u2l_escr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86-p4e-model4.html:dt:current_virtual_context"><a href="#rm-class-x86-p4e-model4.html:dt:current_virtual_context">
<i>current_virtual_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context relating to addresses before segmentation.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_pspace_sharable"><a href="#rm-class-x86-p4e-model4.html:dt:vm_pspace_sharable">
<i>vm_pspace_sharable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space may be shared with the other CPU cores.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:init_vm_monitor"><a href="#rm-class-x86-p4e-model4.html:dt:init_vm_monitor">
<i>init_vm_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Setting this attribute to true enables the use of virtual machine monitor acceleration. The attribute will flag it as an illegal value if the virtual machine monitor kernel module could not be found, or if there was an error opening a connection to it (the attribute reads back as false in those cases). Acceleration will not be used unless the use_vm_monitor attribute is also set to true.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_monitor_statistics"><a href="#rm-class-x86-p4e-model4.html:dt:vm_monitor_statistics">
<i>vm_monitor_statistics</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i*][i*][i*]]</code>
<br>Internal, used for performance evaluation.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_assert_object"><a href="#rm-class-x86-p4e-model4.html:dt:vm_assert_object">
<i>vm_assert_object</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>VMP-mode state-assertion object.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_disable_reason"><a href="#rm-class-x86-p4e-model4.html:dt:vm_disable_reason">
<i>vm_disable_reason</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Reason for using turbo instead of VM acceleration.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_trace_file"><a href="#rm-class-x86-p4e-model4.html:dt:vm_trace_file">
<i>vm_trace_file</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>File for storing VM-monitor traces; Used for debugging VMP.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_dump_trace"><a href="#rm-class-x86-p4e-model4.html:dt:vm_dump_trace">
<i>vm_dump_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>b</code>
<br>Dump VM-monitor trace information (only collected if vm_debug_trace is set).</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_dump_vmcs"><a href="#rm-class-x86-p4e-model4.html:dt:vm_dump_vmcs">
<i>vm_dump_vmcs</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>s</code>
<br>Dump host VMCS.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_sched_affinity"><a href="#rm-class-x86-p4e-model4.html:dt:vm_sched_affinity">
<i>vm_sched_affinity</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[b+]</code>
<br>Wire process to a subset of available hardware threads.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_core2_bug"><a href="#rm-class-x86-p4e-model4.html:dt:vm_core2_bug">
<i>vm_core2_bug</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Set if the host cpu might be affected by a hardware bug.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_host_has_vmx"><a href="#rm-class-x86-p4e-model4.html:dt:vm_host_has_vmx">
<i>vm_host_has_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>If TRUE, host cpus support the virtual machine extensions (VMX).</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_cpu_migration_dbg"><a href="#rm-class-x86-p4e-model4.html:dt:vm_cpu_migration_dbg">
<i>vm_cpu_migration_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Internal. Used to test state migration between host cpus.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_info"><a href="#rm-class-x86-p4e-model4.html:dt:vm_info">
<i>vm_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Internal. Information about VMXMON.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_use_pspace_sharing"><a href="#rm-class-x86-p4e-model4.html:dt:vm_use_pspace_sharing">
<i>vm_use_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space sharing should be used when possible.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_using_pspace_sharing"><a href="#rm-class-x86-p4e-model4.html:dt:vm_using_pspace_sharing">
<i>vm_using_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Returns TRUE if physical address space sharing is in use.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:vm_backoff_enabled"><a href="#rm-class-x86-p4e-model4.html:dt:vm_backoff_enabled">
<i>vm_backoff_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>VMP backoff mechanism enable.</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:aprof_views"><a href="#rm-class-x86-p4e-model4.html:dt:aprof_views">
<i>aprof_views</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o,i]*]</code>
<br>((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</p></dd>
</dl>
<h2 id="rm-class-x86-p4e-model4.html:class-attributes">
<a href="#rm-class-x86-p4e-model4.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86-p4e-model4.html:dt:architecture"><a href="#rm-class-x86-p4e-model4.html:dt:architecture">
<i>architecture</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s</code>
<br>Implemented architecture (x86-64)</dd>
<dt id="rm-class-x86-p4e-model4.html:dt:physical_bits"><a href="#rm-class-x86-p4e-model4.html:dt:physical_bits">
<i>physical_bits</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Number of physical address bits.</dd>
</dl>
<h2 id="rm-class-x86-p4e-model4.html:provided-by">
<a href="#rm-class-x86-p4e-model4.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section>
<h2 id="rm-class-x86-p4e-model4.html:x86-p4e-model4.uncore"><a href="#rm-class-x86-p4e-model4.html:x86-p4e-model4.uncore">x86-p4e-model4.uncore</a></h2></section><section class="page" id="rm-class-x86QSP1.html"><h1 id="rm-class-x86QSP1.html:x86QSP1"><a href="#rm-class-x86QSP1.html:x86QSP1">x86QSP1</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x86QSP1.html:description">
<a href="#rm-class-x86QSP1.html:description">Description</a>
</h2>
The <tt>x86QSP1</tt> class implements an x86 processor.
<h2 id="rm-class-x86QSP1.html:interfaces-implemented">
<a href="#rm-class-x86QSP1.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, jit_control, instruction_fetch, step_info, stc, exec_trace, simulator_cache, context_handler, virtual_data_breakpoint, virtual_instruction_breakpoint, processor_info, processor_info_v2, execute, icode, execute_control, concurrency_mode, concurrency_group, cycle, freerun, step, event_delta, step_cycle_ratio, stall, frequency_listener, frequency, decoder, direct_memory_update, cpu_instrumentation_subscribe, cpu_instruction_query, cpu_cached_instruction, cpu_cached_instruction_once, cpu_cached_stream, internal_cached_instruction, cpu_memory_query, cpu_instruction_decoder, cpu_exception_query, callback_info, instrumentation_order, cpu_instrumentation_stream, step_event_instrumentation, pre_decoder, x86_instruction_query, x86_exception_query, x86_memory_query, x86_address_query, x86_instrumentation_subscribe, x86_instrumentation_subscribe_v2, vmx_instrumentation_subscribe, smm_instrumentation_subscribe, register_breakpoint, telemetry, processor_internal, describe_registers, exception, save_state, int_register, x86_smm_state, interrupt_ack, a20, x86, x86_msr, x86_reg_access, x86_exception, x86_memory_access, x86_memory_operation, x86_access_type, x86_vmp_control, x86_cpuid_query, x86_cstate, vmp_internal, vmp, class_disassembly, processor_cli, processor_gui, opcode_info
<h2 id="rm-class-x86QSP1.html:notifiers">
<a href="#rm-class-x86QSP1.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x86QSP1.html:dt:cell-change"><a href="#rm-class-x86QSP1.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x86QSP1.html:dt:freerunning-mode-change"><a href="#rm-class-x86QSP1.html:dt:freerunning-mode-change">freerunning-mode-change</a></dt>
<dd>Notifier that is triggered when freerunning mode is enabled or disabled. The new enabled/disabled state is available through the freerun interface.</dd>
<dt id="rm-class-x86QSP1.html:dt:frequency-change"><a href="#rm-class-x86QSP1.html:dt:frequency-change">frequency-change</a></dt>
<dd>Notifier that is triggered when frequency changes. New frequency can be read via the frequency interface of the object.</dd>
<dt id="rm-class-x86QSP1.html:dt:object-delete"><a href="#rm-class-x86QSP1.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x86QSP1.html:dt:queue-change"><a href="#rm-class-x86QSP1.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x86QSP1.html:port-objects">
<a href="#rm-class-x86QSP1.html:port-objects">Port Objects</a>
</h2>
<dl>
<dt id="rm-class-x86QSP1.html:dt:probes-uncore"><a href="#rm-class-x86QSP1.html:dt:probes-uncore">probes.uncore</a></dt>
<dd>
<a href="#rm-class-x86QSP1.html:x86QSP1.uncore">x86QSP1.uncore</a>
 – Uncore probe port</dd>
<dt id="rm-class-x86QSP1.html:dt:vtime"><a href="#rm-class-x86QSP1.html:dt:vtime">vtime</a></dt>
<dd>vtime – event handler</dd>
<dt id="rm-class-x86QSP1.html:dt:vtime-cycles"><a href="#rm-class-x86QSP1.html:dt:vtime-cycles">vtime.cycles</a></dt>
<dd>cycle-counter – cycle queue</dd>
<dt id="rm-class-x86QSP1.html:dt:vtime-ps"><a href="#rm-class-x86QSP1.html:dt:vtime-ps">vtime.ps</a></dt>
<dd>ps-clock – event queue (ps)</dd>
</dl>
<h2 id="rm-class-x86QSP1.html:commands-for-this-class">
<a href="#rm-class-x86QSP1.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86QSP1.aprof-views.html">aprof-views</a>
 – manipulate list of selected address profiling views</li>
<li>
<a href="#rm-cmd-x86QSP1.break-processor-reset.html">break-processor-reset</a>
 – break on processor reset</li>
<li>
<a href="#rm-cmd-x86QSP1.break-segreg.html">break-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86QSP1.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86QSP1.memory-configuration.html">memory-configuration</a>
 – print memory configuration</li>
<li>
<a href="#rm-cmd-x86QSP1.msrs.html">msrs</a>
 – print MSRs</li>
<li>
<a href="#rm-cmd-x86QSP1.pregs-fpu.html">pregs-fpu</a>
 – print the x87 registers</li>
<li>
<a href="#rm-cmd-x86QSP1.pregs-sse.html">pregs-sse</a>
 – print the sse registers</li>
<li>
<a href="#rm-cmd-x86QSP1.print-acpi-tables.html">print-acpi-tables</a>
 – print ACPI tables</li>
<li>
<a href="#rm-cmd-x86QSP1.print-gdt.html">print-gdt</a>
 – print GDT</li>
<li>
<a href="#rm-cmd-x86QSP1.print-idt.html">print-idt</a>
 – print IDT</li>
<li>
<a href="#rm-cmd-x86QSP1.print-mp-tables.html">print-mp-tables</a>
 – print MP tables</li>
<li>
<a href="#rm-cmd-x86QSP1.print-tss.html">print-tss</a>
 – print TSS</li>
<li>
<a href="#rm-cmd-x86QSP1.print-vmcs.html">print-vmcs</a>
 – print VMCS</li>
<li>
<a href="#rm-cmd-x86QSP1.print-vmx-cap.html">print-vmx-cap</a>
 – print VMX capabilities of CPU</li>
<li>
<a href="#rm-cmd-x86QSP1.status.html">status</a>
 – print status of the object</li>
<li>
<a href="#rm-cmd-x86QSP1.tablewalk.html">tablewalk</a>
 – address translation tablewalk</li>
<li>
<a href="#rm-cmd-x86QSP1.trace-segreg.html">trace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86QSP1.unbreak-processor-reset.html">unbreak-processor-reset</a>
 – stop breaking on processor reset</li>
<li>
<a href="#rm-cmd-x86QSP1.break-segreg.html">unbreak-segreg</a>
 – break on control register updates</li>
<li>
<a href="#rm-cmd-x86QSP1.trace-segreg.html">untrace-segreg</a>
 – trace segment register updates</li>
<li>
<a href="#rm-cmd-x86QSP1.wait-for-processor-reset.html">wait-for-processor-reset</a>
 – wait for a processor reset</li>
</ul>
<h2 id="rm-class-x86QSP1.html:commands-for-interface-x86">
<a href="#rm-class-x86QSP1.html:commands-for-interface-x86">Commands for interface x86</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86.break-vmread.html">break-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">break-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">trace-vmwrite</a>
 – trace VMCS updates</li>
<li>
<a href="#rm-cmd-x86.break-vmread.html">unbreak-vmread</a>
 – break on VMCS reads</li>
<li>
<a href="#rm-cmd-x86.break-vmwrite.html">unbreak-vmwrite</a>
 – break on VMCS field updates</li>
<li>
<a href="#rm-cmd-x86.trace-vmread.html">untrace-vmread</a>
 – trace VMCS reads</li>
<li>
<a href="#rm-cmd-x86.trace-vmwrite.html">untrace-vmwrite</a>
 – trace VMCS updates</li>
</ul>
<h2 id="rm-class-x86QSP1.html:attributes">
<a href="#rm-class-x86QSP1.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86QSP1.html:dt:auto_hyper_enabled"><a href="#rm-class-x86QSP1.html:dt:auto_hyper_enabled">
<i>auto_hyper_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Enables automatic detection of loops which can be hypersimulated.</dd>
<dt id="rm-class-x86QSP1.html:dt:auto_hyper_loops"><a href="#rm-class-x86QSP1.html:dt:auto_hyper_loops">
<i>auto_hyper_loops</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[iis]*]</code>
<br>{ffwd_steps, addr, precond} Information on automatically found hypersim loops.</dd>
<dt id="rm-class-x86QSP1.html:dt:physical_memory"><a href="#rm-class-x86QSP1.html:dt:physical_memory">
<i>physical_memory</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Physical memory space. Must implement memory-space, breakpoint and breakpoint_query_v2 interfaces.</dd>
<dt id="rm-class-x86QSP1.html:dt:ma_prot"><a href="#rm-class-x86QSP1.html:dt:ma_prot">
<i>ma_prot</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>MP protocol. One of {'msi', 'ww', 'wwp'}</dd>
<dt id="rm-class-x86QSP1.html:dt:multicore_accelerator_enabled"><a href="#rm-class-x86QSP1.html:dt:multicore_accelerator_enabled">
<i>multicore_accelerator_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Multicore Accelerator enabled for processor.</dd>
<dt id="rm-class-x86QSP1.html:dt:mca_concurrency_mode"><a href="#rm-class-x86QSP1.html:dt:mca_concurrency_mode">
<i>mca_concurrency_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Multicore Accelerator mode used by processor. One of Sim_Concurrency_Mode_Serialized (1), Sim_Concurrency_Mode_Serialized_Memory (2), or Sim_Concurrency_Mode_Full (4)</dd>
<dt id="rm-class-x86QSP1.html:dt:min_cacheline_size"><a href="#rm-class-x86QSP1.html:dt:min_cacheline_size">
<i>min_cacheline_size</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The minimum size (in bytes) of a cache line that can be represented by Simics (when connecting a cache memhier).</dd>
<dt id="rm-class-x86QSP1.html:dt:is_stalling"><a href="#rm-class-x86QSP1.html:dt:is_stalling">
<i>is_stalling</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is currently stalling by request of a timing-model.</dd>
<dt id="rm-class-x86QSP1.html:dt:stalling_info"><a href="#rm-class-x86QSP1.html:dt:stalling_info">
<i>stalling_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iii]</code>
<br>If is_stalling is set, this contains information about the current memory operation.</dd>
<dt id="rm-class-x86QSP1.html:dt:simulation_mode"><a href="#rm-class-x86QSP1.html:dt:simulation_mode">
<i>simulation_mode</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>The simulation mechanism used for the processor. One of the values of the simulation_mode_t enum.</dd>
<dt id="rm-class-x86QSP1.html:dt:enabled_flag"><a href="#rm-class-x86QSP1.html:dt:enabled_flag">
<i>enabled_flag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>TRUE if the processor is enabled. If FALSE, it will see time (cycles) pass but not execute steps.</dd>
<dt id="rm-class-x86QSP1.html:dt:non_architecturally_disabled"><a href="#rm-class-x86QSP1.html:dt:non_architecturally_disabled">
<i>non_architecturally_disabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If true, the processor is disabled by explicit user action and will not execute instructions until re-enabled by user. No architectural transitions, such as resets, will re-enable it on their own.</dd>
<dt id="rm-class-x86QSP1.html:dt:outside_memory_whitelist"><a href="#rm-class-x86QSP1.html:dt:outside_memory_whitelist">
<i>outside_memory_whitelist</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i|[ii]|[iii]*]</code>
<br>((<i>address</i>, <i>length</i>, <i>hits</i>)*).<br>
<br>
List of physical address ranges that do not map to anything. <i>length</i> is the length of each interval in bytes. An interval with both <i>address</i> and <i>length</i> being 0 denotes the entire address space. <i>hits</i> is the number of times that particular interval has been accessed, and can be omitted when set.<br>
<br>
 Accesses to physical addresses with no targets will trigger a specific hap whose default action is to break the simulation. However, if the address falls into one of the ranges specified in this whitelist, the hap will <em>not</em> be triggered (but still being counted). The behavior in this scenario is architecture dependent. It may or may not trigger an architecture specific exception, and the simulation may or may not be interrupted.<br>
<br>
 See also the <tt>Core_Address_Not_Mapped</tt> hap.</dd>
<dt id="rm-class-x86QSP1.html:dt:ignore_page_failed_before"><a href="#rm-class-x86QSP1.html:dt:ignore_page_failed_before">
<i>ignore_page_failed_before</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will keep trying to cache memory through direct memory even if it fails.</dd>
<dt id="rm-class-x86QSP1.html:dt:current_context"><a href="#rm-class-x86QSP1.html:dt:current_context">
<i>current_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context object</dd>
<dt id="rm-class-x86QSP1.html:dt:processor_number"><a href="#rm-class-x86QSP1.html:dt:processor_number">
<i>processor_number</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Simics internal number for an instance of the 'processor_info' interface. Each instance must have a unique number. This attribute can only be set as part of an initial configuration.</dd>
<dt id="rm-class-x86QSP1.html:dt:do_not_schedule"><a href="#rm-class-x86QSP1.html:dt:do_not_schedule">
<i>do_not_schedule</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set to TRUE to prevent this object from being scheduled by the cell.</dd>
<dt id="rm-class-x86QSP1.html:dt:cell"><a href="#rm-class-x86QSP1.html:dt:cell">
<i>cell</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The cell this object clock/cpu belongs to</dd>
<dt id="rm-class-x86QSP1.html:dt:freerun_speed"><a href="#rm-class-x86QSP1.html:dt:freerun_speed">
<i>freerun_speed</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Freerun speed. A value of 1.0 means realtime.</dd>
<dt id="rm-class-x86QSP1.html:dt:freerun_min_ips"><a href="#rm-class-x86QSP1.html:dt:freerun_min_ips">
<i>freerun_min_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Minimum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86QSP1.html:dt:freerun_max_ips"><a href="#rm-class-x86QSP1.html:dt:freerun_max_ips">
<i>freerun_max_ips</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>f</code>
<br>Maximum allowed value for the number of instructions executed per virtual second, expressed as a fraction of the current CPU frequency.</dd>
<dt id="rm-class-x86QSP1.html:dt:freerun_enabled"><a href="#rm-class-x86QSP1.html:dt:freerun_enabled">
<i>freerun_enabled</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Freerun mode enabled</dd>
<dt id="rm-class-x86QSP1.html:dt:frequency"><a href="#rm-class-x86QSP1.html:dt:frequency">
<i>frequency</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]|o|[os]</code>
<br>Processor clock frequency in Hz, as a rational number [numerator, denominator], or as a frequency provider implementing the <tt>frequency</tt>. The legacy <tt>simple_dispatcher</tt> is also supported.</dd>
<dt id="rm-class-x86QSP1.html:dt:freq_mhz"><a href="#rm-class-x86QSP1.html:dt:freq_mhz">
<i>freq_mhz</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i|f</code>
<br>Processor clock frequency in MHz.</dd>
<dt id="rm-class-x86QSP1.html:dt:step_queue"><a href="#rm-class-x86QSP1.html:dt:step_queue">
<i>step_queue</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>step</i>)*). Pending step queue events.</dd>
<dt id="rm-class-x86QSP1.html:dt:time_queue"><a href="#rm-class-x86QSP1.html:dt:time_queue">
<i>time_queue</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o|n,s,a,s|n,i]*]</code>
<br>((<i>object</i>, <i>evclass</i>, <i>value</i>, <i>slot</i>, <i>cycle</i>)*). Pending time queue events.</dd>
<dt id="rm-class-x86QSP1.html:dt:event_desc"><a href="#rm-class-x86QSP1.html:dt:event_desc">
<i>event_desc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br> ((<i>object</i>, <i>description</i>, <i>time</i>)*). All events in queue with a human-readable description. The attribute is indexed by queue (Sim_Queue_Step/Time).</dd>
<dt id="rm-class-x86QSP1.html:dt:steps"><a href="#rm-class-x86QSP1.html:dt:steps">
<i>steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number steps executed since machine start.</dd>
<dt id="rm-class-x86QSP1.html:dt:cycles"><a href="#rm-class-x86QSP1.html:dt:cycles">
<i>cycles</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time measured in cycles from machine start.</dd>
<dt id="rm-class-x86QSP1.html:dt:step_per_cycle_mode"><a href="#rm-class-x86QSP1.html:dt:step_per_cycle_mode">
<i>step_per_cycle_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>"constant" indicates a constant finite step/cycle factor; "infinite" means that steps are run without advancing time.</dd>
<dt id="rm-class-x86QSP1.html:dt:stall_time"><a href="#rm-class-x86QSP1.html:dt:stall_time">
<i>stall_time</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The number of cycles the processor will stall</dd>
<dt id="rm-class-x86QSP1.html:dt:telemetry_providers"><a href="#rm-class-x86QSP1.html:dt:telemetry_providers">
<i>telemetry_providers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects that provides telemetry for this core</dd>
<dt id="rm-class-x86QSP1.html:dt:shared_physical_memory"><a href="#rm-class-x86QSP1.html:dt:shared_physical_memory">
<i>shared_physical_memory</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Points to the object representing the memory space shared between threads/cores. This is used to set up the monitoring to emulate MONITOR/MWAIT. If this is set to Nil, then MONITOR/MWAIT will time-out at the end of each time-quantum which is likely to result in non-optimal performance especially when the quantum is rather short.</dd>
<dt id="rm-class-x86QSP1.html:dt:rax"><a href="#rm-class-x86QSP1.html:dt:rax">
<i>rax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:rcx"><a href="#rm-class-x86QSP1.html:dt:rcx">
<i>rcx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:rdx"><a href="#rm-class-x86QSP1.html:dt:rdx">
<i>rdx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:rbx"><a href="#rm-class-x86QSP1.html:dt:rbx">
<i>rbx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:rsp"><a href="#rm-class-x86QSP1.html:dt:rsp">
<i>rsp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:rbp"><a href="#rm-class-x86QSP1.html:dt:rbp">
<i>rbp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:rsi"><a href="#rm-class-x86QSP1.html:dt:rsi">
<i>rsi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:rdi"><a href="#rm-class-x86QSP1.html:dt:rdi">
<i>rdi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:r8"><a href="#rm-class-x86QSP1.html:dt:r8">
<i>r8</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:r9"><a href="#rm-class-x86QSP1.html:dt:r9">
<i>r9</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:r10"><a href="#rm-class-x86QSP1.html:dt:r10">
<i>r10</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:r11"><a href="#rm-class-x86QSP1.html:dt:r11">
<i>r11</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:r12"><a href="#rm-class-x86QSP1.html:dt:r12">
<i>r12</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:r13"><a href="#rm-class-x86QSP1.html:dt:r13">
<i>r13</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:r14"><a href="#rm-class-x86QSP1.html:dt:r14">
<i>r14</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:r15"><a href="#rm-class-x86QSP1.html:dt:r15">
<i>r15</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>General purpose register.</dd>
<dt id="rm-class-x86QSP1.html:dt:rip"><a href="#rm-class-x86QSP1.html:dt:rip">
<i>rip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Instruction pointer.</dd>
<dt id="rm-class-x86QSP1.html:dt:activity_state"><a href="#rm-class-x86QSP1.html:dt:activity_state">
<i>activity_state</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Processor activity state.</dd>
<dt id="rm-class-x86QSP1.html:dt:cr0"><a href="#rm-class-x86QSP1.html:dt:cr0">
<i>cr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 0.</dd>
<dt id="rm-class-x86QSP1.html:dt:cr2"><a href="#rm-class-x86QSP1.html:dt:cr2">
<i>cr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 2.</dd>
<dt id="rm-class-x86QSP1.html:dt:cr4"><a href="#rm-class-x86QSP1.html:dt:cr4">
<i>cr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 4.</dd>
<dt id="rm-class-x86QSP1.html:dt:cr3"><a href="#rm-class-x86QSP1.html:dt:cr3">
<i>cr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control register 3.</dd>
<dt id="rm-class-x86QSP1.html:dt:xcr0"><a href="#rm-class-x86QSP1.html:dt:xcr0">
<i>xcr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended control register 0 (XCR0).</dd>
<dt id="rm-class-x86QSP1.html:dt:cs"><a href="#rm-class-x86QSP1.html:dt:cs">
<i>cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86QSP1.html:dt:ds"><a href="#rm-class-x86QSP1.html:dt:ds">
<i>ds</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86QSP1.html:dt:ss"><a href="#rm-class-x86QSP1.html:dt:ss">
<i>ss</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>Segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>b</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpl"><a href="#rm-class-x86QSP1.html:dt:cpl">
<i>cpl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Current privilege level.</dd>
<dt id="rm-class-x86QSP1.html:dt:es"><a href="#rm-class-x86QSP1.html:dt:es">
<i>es</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86QSP1.html:dt:fs"><a href="#rm-class-x86QSP1.html:dt:fs">
<i>fs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86QSP1.html:dt:gs"><a href="#rm-class-x86QSP1.html:dt:gs">
<i>gs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86QSP1.html:dt:dr0"><a href="#rm-class-x86QSP1.html:dt:dr0">
<i>dr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 0.</dd>
<dt id="rm-class-x86QSP1.html:dt:dr1"><a href="#rm-class-x86QSP1.html:dt:dr1">
<i>dr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 1.</dd>
<dt id="rm-class-x86QSP1.html:dt:dr2"><a href="#rm-class-x86QSP1.html:dt:dr2">
<i>dr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 2.</dd>
<dt id="rm-class-x86QSP1.html:dt:dr3"><a href="#rm-class-x86QSP1.html:dt:dr3">
<i>dr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 3.</dd>
<dt id="rm-class-x86QSP1.html:dt:dr6"><a href="#rm-class-x86QSP1.html:dt:dr6">
<i>dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 6.</dd>
<dt id="rm-class-x86QSP1.html:dt:dr7"><a href="#rm-class-x86QSP1.html:dt:dr7">
<i>dr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug register 7.</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_debug_exception"><a href="#rm-class-x86QSP1.html:dt:pending_debug_exception">
<i>pending_debug_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A debug exception is pending. Additional information about the exception is stored in pending_debug_exception_dr6.</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_debug_exception_dr6"><a href="#rm-class-x86QSP1.html:dt:pending_debug_exception_dr6">
<i>pending_debug_exception_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Valid if pending_debug_exception is non-zero. Attribute has the same format as the DR6 register.</dd>
<dt id="rm-class-x86QSP1.html:dt:pdpte"><a href="#rm-class-x86QSP1.html:dt:pdpte">
<i>pdpte</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{4}]</code>
<br>PDPTE registers.</dd>
<dt id="rm-class-x86QSP1.html:dt:idtr_base"><a href="#rm-class-x86QSP1.html:dt:idtr_base">
<i>idtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table base.</dd>
<dt id="rm-class-x86QSP1.html:dt:idtr_limit"><a href="#rm-class-x86QSP1.html:dt:idtr_limit">
<i>idtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Interrupt descriptor table limit.</dd>
<dt id="rm-class-x86QSP1.html:dt:gdtr_base"><a href="#rm-class-x86QSP1.html:dt:gdtr_base">
<i>gdtr_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table base.</dd>
<dt id="rm-class-x86QSP1.html:dt:gdtr_limit"><a href="#rm-class-x86QSP1.html:dt:gdtr_limit">
<i>gdtr_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global descriptor table limit.</dd>
<dt id="rm-class-x86QSP1.html:dt:tr"><a href="#rm-class-x86QSP1.html:dt:tr">
<i>tr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86QSP1.html:dt:ldtr"><a href="#rm-class-x86QSP1.html:dt:ldtr">
<i>ldtr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{11}]</code>
<br>X86 segment register. All fields are stored in a list of integers as follows: <tt>(<i>selector</i>, <i>d</i>, <i>dpl</i>, <i>g</i>, <i>p</i>, <i>s</i>, <i>type</i>, <i>base</i>, <i>limit</i>, <i>valid</i>, <i>l</i>)</tt> The limit field always specifies the limit in bytes.</dd>
<dt id="rm-class-x86QSP1.html:dt:eflags"><a href="#rm-class-x86QSP1.html:dt:eflags">
<i>eflags</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Flag register.</dd>
<dt id="rm-class-x86QSP1.html:dt:mxcsr"><a href="#rm-class-x86QSP1.html:dt:mxcsr">
<i>mxcsr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>XMM control register.</dd>
<dt id="rm-class-x86QSP1.html:dt:xmm"><a href="#rm-class-x86QSP1.html:dt:xmm">
<i>xmm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>xmm_0_low</i>, <i>xmm_0_high</i>), ..., (<i>xmm_n_low</i>, <i>xmm_n_high</i>)). Each list represents one xmm register. The high quad word (bits 64-127) is in <i>xmmi_high</i> and the low quad word (bits 0-63) is in <i>xmmi_low</i>.</dd>
<dt id="rm-class-x86QSP1.html:dt:ymmu"><a href="#rm-class-x86QSP1.html:dt:ymmu">
<i>ymmu</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>((<i>ymmu0_low</i>, <i>ymm0_high</i>), ..., (<i>ymmu15_low</i>, <i>ymmu15_high</i>)). Each list represents the two upper quad words of an ymm register. register. The high quad word (bits 192-255) is in <i>ymmi_high</i> and the low quad word (bits 128-191) is in <i>ymmi_low</i>.</dd>
<dt id="rm-class-x86QSP1.html:dt:fpu_regs"><a href="#rm-class-x86QSP1.html:dt:fpu_regs">
<i>fpu_regs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i{11}]{8}]</code>
<br>((empty, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9){8}). X86 floating point registers. The 8 80-bits registers is stored as a list of 11 bytes. The first byte tells if the register is empty (1) or not (0). The other bytes contain the register value with the lowest (least significant) bits in b0 and the highest (most significant bits in b9.</dd>
<dt id="rm-class-x86QSP1.html:dt:fpu_control"><a href="#rm-class-x86QSP1.html:dt:fpu_control">
<i>fpu_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU control register.</dd>
<dt id="rm-class-x86QSP1.html:dt:fpu_status"><a href="#rm-class-x86QSP1.html:dt:fpu_status">
<i>fpu_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU status register.</dd>
<dt id="rm-class-x86QSP1.html:dt:fpu_tag"><a href="#rm-class-x86QSP1.html:dt:fpu_tag">
<i>fpu_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x87 FPU tag word.</dd>
<dt id="rm-class-x86QSP1.html:dt:fpu_last_instr_selector"><a href="#rm-class-x86QSP1.html:dt:fpu_last_instr_selector">
<i>fpu_last_instr_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer selector.</dd>
<dt id="rm-class-x86QSP1.html:dt:fpu_last_instr_pointer"><a href="#rm-class-x86QSP1.html:dt:fpu_last_instr_pointer">
<i>fpu_last_instr_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction pointer offset.</dd>
<dt id="rm-class-x86QSP1.html:dt:fpu_last_opcode"><a href="#rm-class-x86QSP1.html:dt:fpu_last_opcode">
<i>fpu_last_opcode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU instruction opcode.</dd>
<dt id="rm-class-x86QSP1.html:dt:fpu_last_operand_selector"><a href="#rm-class-x86QSP1.html:dt:fpu_last_operand_selector">
<i>fpu_last_operand_selector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer selector.</dd>
<dt id="rm-class-x86QSP1.html:dt:fpu_last_operand_pointer"><a href="#rm-class-x86QSP1.html:dt:fpu_last_operand_pointer">
<i>fpu_last_operand_pointer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>FPU operand pointer offset.</dd>
<dt id="rm-class-x86QSP1.html:dt:temporary_interrupt_mask"><a href="#rm-class-x86QSP1.html:dt:temporary_interrupt_mask">
<i>temporary_interrupt_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If non-zero, interrupts are temporarily disabled even though EFLAGS.IF may be set.</dd>
<dt id="rm-class-x86QSP1.html:dt:block_init"><a href="#rm-class-x86QSP1.html:dt:block_init">
<i>block_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT will be blocked if this flag is set.</dd>
<dt id="rm-class-x86QSP1.html:dt:block_smi"><a href="#rm-class-x86QSP1.html:dt:block_smi">
<i>block_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86QSP1.html:dt:block_nmi"><a href="#rm-class-x86QSP1.html:dt:block_nmi">
<i>block_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI will be blocked if this flag is set.</dd>
<dt id="rm-class-x86QSP1.html:dt:smm_base"><a href="#rm-class-x86QSP1.html:dt:smm_base">
<i>smm_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMM base.</dd>
<dt id="rm-class-x86QSP1.html:dt:in_smm"><a href="#rm-class-x86QSP1.html:dt:in_smm">
<i>in_smm</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set iff the processor is in system management mode.</dd>
<dt id="rm-class-x86QSP1.html:dt:monitor_info"><a href="#rm-class-x86QSP1.html:dt:monitor_info">
<i>monitor_info</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[bbi]</code>
<br>(armed, fired, address). Information about MONITOR. The MONITOR is armed if the first element in the list is true. The last element in the list contains the monitored physical address, and the second element indicates if the monitor has fired which means that the CPU should wake up.</dd>
<dt id="rm-class-x86QSP1.html:dt:mwait_extensions"><a href="#rm-class-x86QSP1.html:dt:mwait_extensions">
<i>mwait_extensions</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extensions passed to the MWAIT instruction through ECX.</dd>
<dt id="rm-class-x86QSP1.html:dt:mwait_hints"><a href="#rm-class-x86QSP1.html:dt:mwait_hints">
<i>mwait_hints</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Hints passed to the MWAIT instruction through EAX.</dd>
<dt id="rm-class-x86QSP1.html:dt:ext"><a href="#rm-class-x86QSP1.html:dt:ext">
<i>ext</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>A bit indicating if the current exception is external.</dd>
<dt id="rm-class-x86QSP1.html:dt:cr4_extension_mask"><a href="#rm-class-x86QSP1.html:dt:cr4_extension_mask">
<i>cr4_extension_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Externally implemented cr4 bits.</dd>
<dt id="rm-class-x86QSP1.html:dt:disabled_breakpoints_update_dr6"><a href="#rm-class-x86QSP1.html:dt:disabled_breakpoints_update_dr6">
<i>disabled_breakpoints_update_dr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Set to non-zero if you want debug breakpoints that are not enabled either through DR7.L nor DR7.G to still set the B bits in DR6.</dd>
<dt id="rm-class-x86QSP1.html:dt:mxcsr_mask"><a href="#rm-class-x86QSP1.html:dt:mxcsr_mask">
<i>mxcsr_mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MXCSR mask (0 means 0xffbf).</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_init"><a href="#rm-class-x86QSP1.html:dt:pending_init">
<i>pending_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending INIT</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_reset"><a href="#rm-class-x86QSP1.html:dt:pending_reset">
<i>pending_reset</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Pending RESET</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_exception"><a href="#rm-class-x86QSP1.html:dt:pending_exception">
<i>pending_exception</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then an exception or interrupt is pending and will be delivered before the next instruction.</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_exception_error_code_valid"><a href="#rm-class-x86QSP1.html:dt:pending_exception_error_code_valid">
<i>pending_exception_error_code_valid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the pending exception has an error code.</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_exception_set_rf"><a href="#rm-class-x86QSP1.html:dt:pending_exception_set_rf">
<i>pending_exception_set_rf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is TRUE, then the resume flag bit will be set in the pushed image of the flag register.</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_exception_error_code"><a href="#rm-class-x86QSP1.html:dt:pending_exception_error_code">
<i>pending_exception_error_code</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Error code to be delivered on the next pending exception if pending_exception_error_code_valid is set.</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_exception_instruction_length"><a href="#rm-class-x86QSP1.html:dt:pending_exception_instruction_length">
<i>pending_exception_instruction_length</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Length of pending trap instruction.</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_exception_vector"><a href="#rm-class-x86QSP1.html:dt:pending_exception_vector">
<i>pending_exception_vector</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Pending interrupt or exception vector. Only valid if pending_exception is set.</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_exception_type"><a href="#rm-class-x86QSP1.html:dt:pending_exception_type">
<i>pending_exception_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Type of pending exception. </dd>
<dt id="rm-class-x86QSP1.html:dt:waiting_interrupt"><a href="#rm-class-x86QSP1.html:dt:waiting_interrupt">
<i>waiting_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If an interrupt is requested, but it cannot be immediately handled because interrupts are masked.</dd>
<dt id="rm-class-x86QSP1.html:dt:waiting_device"><a href="#rm-class-x86QSP1.html:dt:waiting_device">
<i>waiting_device</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The device that requested the waiting interrupt. Only valid when waiting_interrupt is non-zero.</dd>
<dt id="rm-class-x86QSP1.html:dt:fpu_fopcode_compatibility_mode"><a href="#rm-class-x86QSP1.html:dt:fpu_fopcode_compatibility_mode">
<i>fpu_fopcode_compatibility_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Fopcode compatibility sub-mode.</dd>
<dt id="rm-class-x86QSP1.html:dt:a20mask"><a href="#rm-class-x86QSP1.html:dt:a20mask">
<i>a20mask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The a20mask.</dd>
<dt id="rm-class-x86QSP1.html:dt:disable_block_merge"><a href="#rm-class-x86QSP1.html:dt:disable_block_merge">
<i>disable_block_merge</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Internal.</dd>
<dt id="rm-class-x86QSP1.html:dt:port_space"><a href="#rm-class-x86QSP1.html:dt:port_space">
<i>port_space</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>I/O space of the cpu targeted by the IN, INS, OUT, and OUTS instructions. Must implement either the <tt>port</tt> interface (typically an instance of the <tt>port-space</tt> class), or the <tt>lookup</tt> interface (typically an instance of the <tt>memory-space</tt> class).</dd>
<dt id="rm-class-x86QSP1.html:dt:apic"><a href="#rm-class-x86QSP1.html:dt:apic">
<i>apic</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Local APIC this cpu is connected to.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_lahf64"><a href="#rm-class-x86QSP1.html:dt:cpuid_lahf64">
<i>cpuid_lahf64</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>LAHF/SAHF support in 64-bit mode. Reported through CPUID function 80000001 in ECX bit 0.</dd>
<dt id="rm-class-x86QSP1.html:dt:load_far_ptr_64"><a href="#rm-class-x86QSP1.html:dt:load_far_ptr_64">
<i>load_far_ptr_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the load far pointer instructions are extended to 64-bit when executed with a 64-bit operand size. The default is FALSE, which treats 64-bit and 32-bit operand size the same.</dd>
<dt id="rm-class-x86QSP1.html:dt:near_branches_64"><a href="#rm-class-x86QSP1.html:dt:near_branches_64">
<i>near_branches_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Determines how near branches are handled in 64-bit mode. If the attribute is TRUE, then the operand size is fixed at 64-bits, while the default value of FALSE allows an override to 16 bits.</dd>
<dt id="rm-class-x86QSP1.html:dt:one_step_per_string_instruction"><a href="#rm-class-x86QSP1.html:dt:one_step_per_string_instruction">
<i>one_step_per_string_instruction</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, each un-interrupted run of a repeated string instruction (CMPS, LODS, MOVS, SCAS, STOS) will be counted as a single step as compared to each iteration being a step in the default model. Due to how instruction counting works in the hardware performance counters, this attribute must be set to TRUE for VMP to work. Setting this attribute to FALSE will disable VMP.</dd>
<dt id="rm-class-x86QSP1.html:dt:null_clear_base_and_limit"><a href="#rm-class-x86QSP1.html:dt:null_clear_base_and_limit">
<i>null_clear_base_and_limit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, a load of a NULL selector to a segment register will clear the base and limit values.</dd>
<dt id="rm-class-x86QSP1.html:dt:mov_default32"><a href="#rm-class-x86QSP1.html:dt:mov_default32">
<i>mov_default32</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, movs to or from control and debug registers will default to 32-bits in 64-bit mode. If FALSE (which is the default value), such moves will be fixed at 64-bits.</dd>
<dt id="rm-class-x86QSP1.html:dt:skip_canonical_logical_check"><a href="#rm-class-x86QSP1.html:dt:skip_canonical_logical_check">
<i>skip_canonical_logical_check</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, no canonical check is performed on the logical address during address translation. A canonical check is always performed on the linear address, regardless of the setting of this attribute. The default value is FALSE, performing canonical checks on both the logical and linear addresses.</dd>
<dt id="rm-class-x86QSP1.html:dt:debug_len_10b_8_bytes"><a href="#rm-class-x86QSP1.html:dt:debug_len_10b_8_bytes">
<i>debug_len_10b_8_bytes</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the 10b length encoding in DR7 is taken to mean 8 bytes. If it is false, then 10b means 8 bytes in long mode, but only one byte in legacy mode.</dd>
<dt id="rm-class-x86QSP1.html:dt:seg_push_zero_pad"><a href="#rm-class-x86QSP1.html:dt:seg_push_zero_pad">
<i>seg_push_zero_pad</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (which is the default), then segment register push instructions will pad the push with zero bytes up to the width of the push. If false, then that memory will be kept untouched.</dd>
<dt id="rm-class-x86QSP1.html:dt:allow_tss_bios_workaround"><a href="#rm-class-x86QSP1.html:dt:allow_tss_bios_workaround">
<i>allow_tss_bios_workaround</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, which is the default, then VMP is allowed to modify the initial CPU state slightly in order to work around a BIOS problem causing hard host crashes. The workaround consist of using a 32-bit TSS instead of a 16-bit TSS after CPU reset. If this attribute is set to FALSE, then VMP will be disabled whenever a 16-bit TSS is loaded.</dd>
<dt id="rm-class-x86QSP1.html:dt:sp_mask_non64"><a href="#rm-class-x86QSP1.html:dt:sp_mask_non64">
<i>sp_mask_non64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the stack pointer will be masked to 32-bits after the 16-byte alignment when an exception is taken from a mode other than 64-bit mode while operating in long mode.</dd>
<dt id="rm-class-x86QSP1.html:dt:lar_ldt_lm_invalid"><a href="#rm-class-x86QSP1.html:dt:lar_ldt_lm_invalid">
<i>lar_ldt_lm_invalid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE (FALSE is the default), then the LDT segment type will not be considered valid for the LAR instruction while operating in long mode.</dd>
<dt id="rm-class-x86QSP1.html:dt:far_call_jmp_64"><a href="#rm-class-x86QSP1.html:dt:far_call_jmp_64">
<i>far_call_jmp_64</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If this attribute is set to TRUE, far call and jmp instructions will have a 64-bit offset when the operand size is 64-bits. If FALSE, then the offset will be 32-bits with both 32-bit and 64-bit operand size.</dd>
<dt id="rm-class-x86QSP1.html:dt:pause_slow_cycles"><a href="#rm-class-x86QSP1.html:dt:pause_slow_cycles">
<i>pause_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the PAUSE instruction. This additional stall is there to allow execution of spin-locks to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86QSP1.html:dt:rdtsc_slow_cycles"><a href="#rm-class-x86QSP1.html:dt:rdtsc_slow_cycles">
<i>rdtsc_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for the RDTSC and RDTSCP instructions. This additional stall is there to allow time expiration loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86QSP1.html:dt:port_io_slow_cycles"><a href="#rm-class-x86QSP1.html:dt:port_io_slow_cycles">
<i>port_io_slow_cycles</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stall cycles for port-mapped I/O. This additional stall is there to allow I/O poll loops to consume more virtual time per iteration, leading to faster simulation performance. The default for VMP is to stall for 10 micro-seconds.</dd>
<dt id="rm-class-x86QSP1.html:dt:inject_vmexit"><a href="#rm-class-x86QSP1.html:dt:inject_vmexit">
<i>inject_vmexit</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>i</code>
<br>Force a VMEXIT from VMX mode.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_vmx"><a href="#rm-class-x86QSP1.html:dt:cpuid_vmx">
<i>cpuid_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>VMX feature as reported through CPUID function 1 ECX bit 5.</dd>
<dt id="rm-class-x86QSP1.html:dt:vmx_mode"><a href="#rm-class-x86QSP1.html:dt:vmx_mode">
<i>vmx_mode</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode. 0: Not in VMX operation. 1: In VMX root operation. 2: In VMX non-root operation.</dd>
<dt id="rm-class-x86QSP1.html:dt:current_vmcs_ptr"><a href="#rm-class-x86QSP1.html:dt:current_vmcs_ptr">
<i>current_vmcs_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMX mode current VMCS pointer.</dd>
<dt id="rm-class-x86QSP1.html:dt:vmxon_ptr"><a href="#rm-class-x86QSP1.html:dt:vmxon_ptr">
<i>vmxon_ptr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>VMXON pointer.</dd>
<dt id="rm-class-x86QSP1.html:dt:vmx_pending_exit"><a href="#rm-class-x86QSP1.html:dt:vmx_pending_exit">
<i>vmx_pending_exit</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|i</code>
<br>Pending VMX exit reason. See appendix A of the VMX specification for encoding. Nil if no VMX exit is pending.</dd>
<dt id="rm-class-x86QSP1.html:dt:vmcs_layout"><a href="#rm-class-x86QSP1.html:dt:vmcs_layout">
<i>vmcs_layout</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[isiii]*]</code>
<br>Exports the implementation specific layout of the Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing) area. This information can be used to display the current VMCS status, as well as to track changes in the VMCS. Sublist format (<i>index</i>, <i>name</i>, <i>size</i>, <i>offset</i>, <i>attr</i>). A field is stored as a <i>size</i> byte integer at <i>offset</i> in the VMCS.</dd>
<dt id="rm-class-x86QSP1.html:dt:vmcs_content"><a href="#rm-class-x86QSP1.html:dt:vmcs_content">
<i>vmcs_content</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>The register content of the currently loaded Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing). Not valid if current_vmcs_ptr is not valid. Not all VMCS fields are necessarily present in this attribute since they are not kept in CPU registers. Remaining fields will be in the VMCS memory area.</dd>
<dt id="rm-class-x86QSP1.html:dt:vmcs_launch_state"><a href="#rm-class-x86QSP1.html:dt:vmcs_launch_state">
<i>vmcs_launch_state</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>VMCS launch state.</dd>
<dt id="rm-class-x86QSP1.html:dt:block_virtual_nmi"><a href="#rm-class-x86QSP1.html:dt:block_virtual_nmi">
<i>block_virtual_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Virtual NMIs blocking.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_sse3"><a href="#rm-class-x86QSP1.html:dt:cpuid_sse3">
<i>cpuid_sse3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE3. Reported through CPUID function 1 ECX bit 0.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_monitor"><a href="#rm-class-x86QSP1.html:dt:cpuid_monitor">
<i>cpuid_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for MONITOR. Reported through CPUID function 1 ECX bit 3.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_ssse3"><a href="#rm-class-x86QSP1.html:dt:cpuid_ssse3">
<i>cpuid_ssse3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSSE3. Reported through CPUID function 1 ECX bit 9.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_sse4_1"><a href="#rm-class-x86QSP1.html:dt:cpuid_sse4_1">
<i>cpuid_sse4_1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE4.1. Reported through CPUID function 1 ECX bit 19.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_sse4_2"><a href="#rm-class-x86QSP1.html:dt:cpuid_sse4_2">
<i>cpuid_sse4_2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Support for SSE4.2. Reported through CPUID function 1 ECX bit 20.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_vendor_id"><a href="#rm-class-x86QSP1.html:dt:cpuid_vendor_id">
<i>cpuid_vendor_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Vendor ID string for CPUID.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_extended_family"><a href="#rm-class-x86QSP1.html:dt:cpuid_extended_family">
<i>cpuid_extended_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended family for CPUID.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_extended_model"><a href="#rm-class-x86QSP1.html:dt:cpuid_extended_model">
<i>cpuid_extended_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended model for CPUID.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_family"><a href="#rm-class-x86QSP1.html:dt:cpuid_family">
<i>cpuid_family</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Family for CPUID.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_model"><a href="#rm-class-x86QSP1.html:dt:cpuid_model">
<i>cpuid_model</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Model for CPUID.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_stepping"><a href="#rm-class-x86QSP1.html:dt:cpuid_stepping">
<i>cpuid_stepping</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Stepping for CPUID.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_brand_id"><a href="#rm-class-x86QSP1.html:dt:cpuid_brand_id">
<i>cpuid_brand_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Brand ID for CPUID.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_clflush_size"><a href="#rm-class-x86QSP1.html:dt:cpuid_clflush_size">
<i>cpuid_clflush_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Size of CLFLUSH as reported by CPUID.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_logical_processor_count"><a href="#rm-class-x86QSP1.html:dt:cpuid_logical_processor_count">
<i>cpuid_logical_processor_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Count of logical processors for CPUID. Setting this to non-zero will enable the HTT feature bit (bit 28).</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_thread_level_apic_id_shift_count"><a href="#rm-class-x86QSP1.html:dt:cpuid_thread_level_apic_id_shift_count">
<i>cpuid_thread_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the thread level in CPUID. If left at the default value of 0, a count just large enough to represent the threads in the core will be used.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_core_level_apic_id_shift_count"><a href="#rm-class-x86QSP1.html:dt:cpuid_core_level_apic_id_shift_count">
<i>cpuid_core_level_apic_id_shift_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Number of bits for APIC ID shift at the core level in CPUID. The shift count at the thread level will be added to calculate the second 0xB sub-leaf shift count. If left at the default value of 0, a count just large enough to represent the cores in the package.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_physical_apic_id"><a href="#rm-class-x86QSP1.html:dt:cpuid_physical_apic_id">
<i>cpuid_physical_apic_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Physical local APIC ID for CPUID.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_2_eax"><a href="#rm-class-x86QSP1.html:dt:cpuid_2_eax">
<i>cpuid_2_eax</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EAX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_2_ebx"><a href="#rm-class-x86QSP1.html:dt:cpuid_2_ebx">
<i>cpuid_2_ebx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EBX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_2_ecx"><a href="#rm-class-x86QSP1.html:dt:cpuid_2_ecx">
<i>cpuid_2_ecx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in ECX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_2_edx"><a href="#rm-class-x86QSP1.html:dt:cpuid_2_edx">
<i>cpuid_2_edx</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value returned in EDX for CPUID when input EAX == 2.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_processor_name"><a href="#rm-class-x86QSP1.html:dt:cpuid_processor_name">
<i>cpuid_processor_name</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>s</code>
<br>Processor name for CPUID.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_l2_cache_size_kb"><a href="#rm-class-x86QSP1.html:dt:cpuid_l2_cache_size_kb">
<i>cpuid_l2_cache_size_kb</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_l2_cache_assoc"><a href="#rm-class-x86QSP1.html:dt:cpuid_l2_cache_assoc">
<i>cpuid_l2_cache_assoc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_l2_cache_lines_per_tag"><a href="#rm-class-x86QSP1.html:dt:cpuid_l2_cache_lines_per_tag">
<i>cpuid_l2_cache_lines_per_tag</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_l2_cache_line_size"><a href="#rm-class-x86QSP1.html:dt:cpuid_l2_cache_line_size">
<i>cpuid_l2_cache_line_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Level 2 cache information returned by CPUID function 8000.0006.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_monitor_min_size"><a href="#rm-class-x86QSP1.html:dt:cpuid_monitor_min_size">
<i>cpuid_monitor_min_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Smallest monitor granularity. This is the size used in the monitor implementation.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_monitor_max_size"><a href="#rm-class-x86QSP1.html:dt:cpuid_monitor_max_size">
<i>cpuid_monitor_max_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Largest monitor granularity. This is reported through CPUID, but not used in the implementation.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_mwait_int_break_support"><a href="#rm-class-x86QSP1.html:dt:cpuid_mwait_int_break_support">
<i>cpuid_mwait_int_break_support</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Support for MWAIT break on interrupts even if disabled.</dd>
<dt id="rm-class-x86QSP1.html:dt:smi_count"><a href="#rm-class-x86QSP1.html:dt:smi_count">
<i>smi_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Counts the number of occurrences of the SMM.</dd>
<dt id="rm-class-x86QSP1.html:dt:smm_handler"><a href="#rm-class-x86QSP1.html:dt:smm_handler">
<i>smm_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o|[os]</code>
<br>Object implementing the x86_smm interface.</dd>
<dt id="rm-class-x86QSP1.html:dt:last_io"><a href="#rm-class-x86QSP1.html:dt:last_io">
<i>last_io</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iiii]</code>
<br>Information about last IO instruction (pc, lin_addr, iinfo, step_count).</dd>
<dt id="rm-class-x86QSP1.html:dt:a20_inhibited"><a href="#rm-class-x86QSP1.html:dt:a20_inhibited">
<i>a20_inhibited</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>A20 will be always lowered if this flag is set.</dd>
<dt id="rm-class-x86QSP1.html:dt:latch_init"><a href="#rm-class-x86QSP1.html:dt:latch_init">
<i>latch_init</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>INIT is currently latched.</dd>
<dt id="rm-class-x86QSP1.html:dt:latch_smi"><a href="#rm-class-x86QSP1.html:dt:latch_smi">
<i>latch_smi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SMI is currently latched.</dd>
<dt id="rm-class-x86QSP1.html:dt:latch_nmi"><a href="#rm-class-x86QSP1.html:dt:latch_nmi">
<i>latch_nmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>NMI is currently latched.</dd>
<dt id="rm-class-x86QSP1.html:dt:use_halt_steps"><a href="#rm-class-x86QSP1.html:dt:use_halt_steps">
<i>use_halt_steps</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Advance the step counter as well as the cycle counter when the CPU is idle. Defaults to FALSE.</dd>
<dt id="rm-class-x86QSP1.html:dt:threads"><a href="#rm-class-x86QSP1.html:dt:threads">
<i>threads</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o{1}]|[o{2}]|[o{3}]|[o{4}]|n</code>
<br>List of Simics processors representing threads in the physical processor core. Needs to point to objects of the same class as for the object where the attribute is being set.</dd>
<dt id="rm-class-x86QSP1.html:dt:package_group"><a href="#rm-class-x86QSP1.html:dt:package_group">
<i>package_group</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The first Simics processor contained in the same multicore package. Used for shared MSR:s. Needs to point to a processor of the same class.</dd>
<dt id="rm-class-x86QSP1.html:dt:access_type_name"><a href="#rm-class-x86QSP1.html:dt:access_type_name">
<i>access_type_name</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>Unknown</code>
<br>Get string describing the specified access type (x86_access_type_t).</dd>
<dt id="rm-class-x86QSP1.html:dt:ferr_target"><a href="#rm-class-x86QSP1.html:dt:ferr_target">
<i>ferr_target</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>Object to which the FERR pin (used for external x87 exception emulation) is connected.</dd>
<dt id="rm-class-x86QSP1.html:dt:ferr_status"><a href="#rm-class-x86QSP1.html:dt:ferr_status">
<i>ferr_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ferr output pin.</dd>
<dt id="rm-class-x86QSP1.html:dt:ignne_status"><a href="#rm-class-x86QSP1.html:dt:ignne_status">
<i>ignne_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Status for the ignne input pin.</dd>
<dt id="rm-class-x86QSP1.html:dt:cstate_listeners"><a href="#rm-class-x86QSP1.html:dt:cstate_listeners">
<i>cstate_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on C-state change. Must implement the x86_cstate_notification interface.</dd>
<dt id="rm-class-x86QSP1.html:dt:cstate"><a href="#rm-class-x86QSP1.html:dt:cstate">
<i>cstate</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[ii]</code>
<br>C-state</dd>
<dt id="rm-class-x86QSP1.html:dt:smm_listeners"><a href="#rm-class-x86QSP1.html:dt:smm_listeners">
<i>smm_listeners</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of all devices to be notified on transitions in or out of system management mode (SMM). Must implement the x86_smm_notification interface.</dd>
<dt id="rm-class-x86QSP1.html:dt:tlb"><a href="#rm-class-x86QSP1.html:dt:tlb">
<i>tlb</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Object handling the TLBs for this CPU.</dd>
<dt id="rm-class-x86QSP1.html:dt:exception_error_code"><a href="#rm-class-x86QSP1.html:dt:exception_error_code">
<i>exception_error_code</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Error code for the current exception. Only valid when read from the <tt>Core_Exception</tt> hap. This attribute is undefined for exceptions that do not have an error code.</dd>
<dt id="rm-class-x86QSP1.html:dt:exception_description"><a href="#rm-class-x86QSP1.html:dt:exception_description">
<i>exception_description</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Description of current exception. Only valid when read from the <tt>Core_Exception</tt> hap. The value can be <tt>Nil</tt> in which case the exception number, source, and optional error code can be used to gain an understanding of why the exception triggered.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_compatible_config"><a href="#rm-class-x86QSP1.html:dt:vm_compatible_config">
<i>vm_compatible_config</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>This attribute should be set to TRUE if the machine configuration is VMP compatible.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_block_cnt"><a href="#rm-class-x86QSP1.html:dt:vm_block_cnt">
<i>vm_block_cnt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Execution with VMP will be prevented if this attribute is non-zero. This attribute should normally be modified using the x86_vmp_control interface.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_break_step"><a href="#rm-class-x86QSP1.html:dt:vm_break_step">
<i>vm_break_step</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If set to non-zero, the VM-monitor will silently break execution as soon as possible after the specified step without impacting the normal execution flow.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_stepi_dbg"><a href="#rm-class-x86QSP1.html:dt:vm_stepi_dbg">
<i>vm_stepi_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If set, VMP kernel module will use Monitor Trap Flag to single-step (for debugging purposes).</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_debug_trace"><a href="#rm-class-x86QSP1.html:dt:vm_debug_trace">
<i>vm_debug_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, the VMP kernel module will collect VMX traces. If 2, logging will occur to the console or to a file.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_step_threshold"><a href="#rm-class-x86QSP1.html:dt:vm_step_threshold">
<i>vm_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Threshold below which the monitor is not used.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_autohyper_step_threshold"><a href="#rm-class-x86QSP1.html:dt:vm_autohyper_step_threshold">
<i>vm_autohyper_step_threshold</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Do not enter VMP if fewer steps has been executed since last time autohyper triggered (since the execution is likely handled by autohyper again). Default 30 steps.</dd>
<dt id="rm-class-x86QSP1.html:dt:system"><a href="#rm-class-x86QSP1.html:dt:system">
<i>system</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|o</code>
<br>System object.</dd>
<dt id="rm-class-x86QSP1.html:dt:cpuid_list"><a href="#rm-class-x86QSP1.html:dt:cpuid_list">
<i>cpuid_list</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o*]</code>
<br>List of objects implementing the x86_cpuid interface. These objects are called in the order of registration after the magic instruction handler but before internal CPUID implementation</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_start_up"><a href="#rm-class-x86QSP1.html:dt:pending_start_up">
<i>pending_start_up</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>If 1, a startup IPI is pending.</dd>
<dt id="rm-class-x86QSP1.html:dt:pending_start_up_address"><a href="#rm-class-x86QSP1.html:dt:pending_start_up_address">
<i>pending_start_up_address</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The address to start on if there is a pending startup IPI.</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_aperf"><a href="#rm-class-x86QSP1.html:dt:msr_aperf">
<i>msr_aperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the APERF MSR.</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mperf"><a href="#rm-class-x86QSP1.html:dt:msr_mperf">
<i>msr_mperf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Value of the MPERF MSR.</dd>
<dt id="rm-class-x86QSP1.html:dt:tsc_invariant_freq"><a href="#rm-class-x86QSP1.html:dt:tsc_invariant_freq">
<i>tsc_invariant_freq</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Rate at which TSC (if TSC invariant feature supported) and IA32_MPERF MSR are incremented in cycles/second.</dd>
<dt id="rm-class-x86QSP1.html:dt:break_on_triple_fault"><a href="#rm-class-x86QSP1.html:dt:break_on_triple_fault">
<i>break_on_triple_fault</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the model will stop execution if there is a triple fault. Set to FALSE to not stop on triple fault.</dd>
<dt id="rm-class-x86QSP1.html:dt:cache_flush_handler"><a href="#rm-class-x86QSP1.html:dt:cache_flush_handler">
<i>cache_flush_handler</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Object implementing the x86_cache_flush interface.</dd>
<dt id="rm-class-x86QSP1.html:dt:ucode_signature"><a href="#rm-class-x86QSP1.html:dt:ucode_signature">
<i>ucode_signature</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i|n</code>
<br>Can be either: None - no microcode update has happened since #RESET or an integer - microcode signature after the update.</dd>
<dt id="rm-class-x86QSP1.html:dt:enable_effective_memory_type_calculation"><a href="#rm-class-x86QSP1.html:dt:enable_effective_memory_type_calculation">
<i>enable_effective_memory_type_calculation</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>If TRUE, the effective memory type field of memory transactions will always be calculated for all non-inquiry accesses. If FALSE, the effective memory type field may be left as X86_None.</dd>
<dt id="rm-class-x86QSP1.html:dt:cstar"><a href="#rm-class-x86QSP1.html:dt:cstar">
<i>cstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_aperf"><a href="#rm-class-x86QSP1.html:dt:ia32_aperf">
<i>ia32_aperf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Actual Performance Frequency Clock Count</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_bios_sign_id"><a href="#rm-class-x86QSP1.html:dt:ia32_bios_sign_id">
<i>ia32_bios_sign_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Signature ID</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_bios_updt_trig"><a href="#rm-class-x86QSP1.html:dt:ia32_bios_updt_trig">
<i>ia32_bios_updt_trig</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>BIOS Update Trigger Register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_clock_modulation"><a href="#rm-class-x86QSP1.html:dt:ia32_clock_modulation">
<i>ia32_clock_modulation</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Clock Modulation</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_cr_pat"><a href="#rm-class-x86QSP1.html:dt:ia32_cr_pat">
<i>ia32_cr_pat</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA32_CR_PAT</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_debugctl"><a href="#rm-class-x86QSP1.html:dt:ia32_debugctl">
<i>ia32_debugctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Debug Control</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ds_area"><a href="#rm-class-x86QSP1.html:dt:ia32_ds_area">
<i>ia32_ds_area</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>DS Save Area</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_efer"><a href="#rm-class-x86QSP1.html:dt:ia32_efer">
<i>ia32_efer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Extended Feature Enables</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_cur_count"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_cur_count">
<i>ia32_ext_xapic_cur_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Current Count register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_div_conf"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_div_conf">
<i>ia32_ext_xapic_div_conf</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Divide Configuration register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_eoi"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_eoi">
<i>ia32_ext_xapic_eoi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC EOI register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_esr"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_esr">
<i>ia32_ext_xapic_esr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Error Status register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_icr"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_icr">
<i>ia32_ext_xapic_icr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Command register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_init_count"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_init_count">
<i>ia32_ext_xapic_init_count</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Initial Count register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr0"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr0">
<i>ia32_ext_xapic_irr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [31:0]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr1"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr1">
<i>ia32_ext_xapic_irr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [63:32]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr2"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr2">
<i>ia32_ext_xapic_irr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [95:64]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr3"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr3">
<i>ia32_ext_xapic_irr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [127:96]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr4"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr4">
<i>ia32_ext_xapic_irr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [159:128]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr5"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr5">
<i>ia32_ext_xapic_irr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [191:160]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr6"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr6">
<i>ia32_ext_xapic_irr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [223:192]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr7"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_irr7">
<i>ia32_ext_xapic_irr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Interrupt Request register bits [255:224]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr0"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr0">
<i>ia32_ext_xapic_isr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [31:0]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr1"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr1">
<i>ia32_ext_xapic_isr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [63:32]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr2"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr2">
<i>ia32_ext_xapic_isr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [95:64]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr3"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr3">
<i>ia32_ext_xapic_isr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [127:96]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr4"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr4">
<i>ia32_ext_xapic_isr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [159:128]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr5"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr5">
<i>ia32_ext_xapic_isr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [191:160]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr6"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr6">
<i>ia32_ext_xapic_isr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [223:192]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr7"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_isr7">
<i>ia32_ext_xapic_isr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC In-Service register bits [255:224]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_ldr"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_ldr">
<i>ia32_ext_xapic_ldr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Logical Destination register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_cmci"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_cmci">
<i>ia32_ext_xapic_lvt_cmci</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Corrected Machine Check Interrupt register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_error"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_error">
<i>ia32_ext_xapic_lvt_error</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Error register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_lint0"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_lint0">
<i>ia32_ext_xapic_lvt_lint0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT LINT0 register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_lint1"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_lint1">
<i>ia32_ext_xapic_lvt_lint1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT LINT1 register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_pmi"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_pmi">
<i>ia32_ext_xapic_lvt_pmi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Performance Monitor register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_thermal"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_thermal">
<i>ia32_ext_xapic_lvt_thermal</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Thermal Sensor Interrupt register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_timer"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_lvt_timer">
<i>ia32_ext_xapic_lvt_timer</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC LVT Timer Interrupt register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_ppr"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_ppr">
<i>ia32_ext_xapic_ppr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Processor Priority register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_self_ipi"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_self_ipi">
<i>ia32_ext_xapic_self_ipi</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Self IPI register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_sivr"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_sivr">
<i>ia32_ext_xapic_sivr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Spurious Interrupt Vector register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr0"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr0">
<i>ia32_ext_xapic_tmr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [31:0]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr1"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr1">
<i>ia32_ext_xapic_tmr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [63:32]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr2"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr2">
<i>ia32_ext_xapic_tmr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [95:64]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr3"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr3">
<i>ia32_ext_xapic_tmr3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [127:96]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr4"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr4">
<i>ia32_ext_xapic_tmr4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [159:128]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr5"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr5">
<i>ia32_ext_xapic_tmr5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [191:160]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr6"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr6">
<i>ia32_ext_xapic_tmr6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [223:192]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr7"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_tmr7">
<i>ia32_ext_xapic_tmr7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Trigger Mode register bits [255:224]</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_tpr"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_tpr">
<i>ia32_ext_xapic_tpr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Task Priority register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapic_version"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapic_version">
<i>ia32_ext_xapic_version</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC Version register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_ext_xapicid"><a href="#rm-class-x86QSP1.html:dt:ia32_ext_xapicid">
<i>ia32_ext_xapicid</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>x2APIC ID register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_feature_control"><a href="#rm-class-x86QSP1.html:dt:ia32_feature_control">
<i>ia32_feature_control</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Control Features in Intel64 processor</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_fixed_ctr0"><a href="#rm-class-x86QSP1.html:dt:ia32_fixed_ctr0">
<i>ia32_fixed_ctr0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 0</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_fixed_ctr1"><a href="#rm-class-x86QSP1.html:dt:ia32_fixed_ctr1">
<i>ia32_fixed_ctr1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 1</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_fixed_ctr2"><a href="#rm-class-x86QSP1.html:dt:ia32_fixed_ctr2">
<i>ia32_fixed_ctr2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function Performance Counter Register 2</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_fixed_ctr_ctrl"><a href="#rm-class-x86QSP1.html:dt:ia32_fixed_ctr_ctrl">
<i>ia32_fixed_ctr_ctrl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Fixed-Function-Counter Control Register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_fmask"><a href="#rm-class-x86QSP1.html:dt:ia32_fmask">
<i>ia32_fmask</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Flag Mask</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_fs_base"><a href="#rm-class-x86QSP1.html:dt:ia32_fs_base">
<i>ia32_fs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of FS</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_gs_base"><a href="#rm-class-x86QSP1.html:dt:ia32_gs_base">
<i>ia32_gs_base</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Map of BASE Address of GS</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_kernel_gs_base"><a href="#rm-class-x86QSP1.html:dt:ia32_kernel_gs_base">
<i>ia32_kernel_gs_base</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Swap Target of BASE Address of GS</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_lstar"><a href="#rm-class-x86QSP1.html:dt:ia32_lstar">
<i>ia32_lstar</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>IA-32e Mode System Call Target Address</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc0_addr"><a href="#rm-class-x86QSP1.html:dt:ia32_mc0_addr">
<i>ia32_mc0_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_ADDR</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc0_ctl"><a href="#rm-class-x86QSP1.html:dt:ia32_mc0_ctl">
<i>ia32_mc0_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_CTL</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc0_ctl2"><a href="#rm-class-x86QSP1.html:dt:ia32_mc0_ctl2">
<i>ia32_mc0_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc0_status"><a href="#rm-class-x86QSP1.html:dt:ia32_mc0_status">
<i>ia32_mc0_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC0_STATUS</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc1_addr"><a href="#rm-class-x86QSP1.html:dt:ia32_mc1_addr">
<i>ia32_mc1_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_ADDR</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc1_ctl"><a href="#rm-class-x86QSP1.html:dt:ia32_mc1_ctl">
<i>ia32_mc1_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_CTL</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc1_ctl2"><a href="#rm-class-x86QSP1.html:dt:ia32_mc1_ctl2">
<i>ia32_mc1_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc1_status"><a href="#rm-class-x86QSP1.html:dt:ia32_mc1_status">
<i>ia32_mc1_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC1_STATUS</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc2_addr"><a href="#rm-class-x86QSP1.html:dt:ia32_mc2_addr">
<i>ia32_mc2_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_ADDR</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc2_ctl"><a href="#rm-class-x86QSP1.html:dt:ia32_mc2_ctl">
<i>ia32_mc2_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_CTL</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc2_ctl2"><a href="#rm-class-x86QSP1.html:dt:ia32_mc2_ctl2">
<i>ia32_mc2_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc2_status"><a href="#rm-class-x86QSP1.html:dt:ia32_mc2_status">
<i>ia32_mc2_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC2_STATUS</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc3_ctl2"><a href="#rm-class-x86QSP1.html:dt:ia32_mc3_ctl2">
<i>ia32_mc3_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc4_ctl2"><a href="#rm-class-x86QSP1.html:dt:ia32_mc4_ctl2">
<i>ia32_mc4_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc5_ctl2"><a href="#rm-class-x86QSP1.html:dt:ia32_mc5_ctl2">
<i>ia32_mc5_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc6_ctl2"><a href="#rm-class-x86QSP1.html:dt:ia32_mc6_ctl2">
<i>ia32_mc6_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc7_ctl2"><a href="#rm-class-x86QSP1.html:dt:ia32_mc7_ctl2">
<i>ia32_mc7_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc7_status"><a href="#rm-class-x86QSP1.html:dt:ia32_mc7_status">
<i>ia32_mc7_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc8_ctl2"><a href="#rm-class-x86QSP1.html:dt:ia32_mc8_ctl2">
<i>ia32_mc8_ctl2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mc8_status"><a href="#rm-class-x86QSP1.html:dt:ia32_mc8_status">
<i>ia32_mc8_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mcg_cap"><a href="#rm-class-x86QSP1.html:dt:ia32_mcg_cap">
<i>ia32_mcg_cap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Machine Check Capability</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mcg_status"><a href="#rm-class-x86QSP1.html:dt:ia32_mcg_status">
<i>ia32_mcg_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Machine Check Status</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_misc_enable"><a href="#rm-class-x86QSP1.html:dt:ia32_misc_enable">
<i>ia32_misc_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Enable Misc. Processor Features</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_monitor_filter_size"><a href="#rm-class-x86QSP1.html:dt:ia32_monitor_filter_size">
<i>ia32_monitor_filter_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Monitor/Mwait Address Range Determination</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mperf"><a href="#rm-class-x86QSP1.html:dt:ia32_mperf">
<i>ia32_mperf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Maximum Performance Frequency Clock Count</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_def_type"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_def_type">
<i>ia32_mtrr_def_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Default Memory Types</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_fix_16k_80000"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_fix_16k_80000">
<i>ia32_mtrr_fix_16k_80000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix16K_80000</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_fix_16k_a0000"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_fix_16k_a0000">
<i>ia32_mtrr_fix_16k_a0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix16K_A0000</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_c0000"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_c0000">
<i>ia32_mtrr_fix_4k_c0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_C0000</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_c8000"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_c8000">
<i>ia32_mtrr_fix_4k_c8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_C8000</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_d0000"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_d0000">
<i>ia32_mtrr_fix_4k_d0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_D0000</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_d8000"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_d8000">
<i>ia32_mtrr_fix_4k_d8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_D8000</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_e0000"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_e0000">
<i>ia32_mtrr_fix_4k_e0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_E0000</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_e8000"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_e8000">
<i>ia32_mtrr_fix_4k_e8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_E8000</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_f0000"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_f0000">
<i>ia32_mtrr_fix_4k_f0000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_F0000</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_f8000"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_fix_4k_f8000">
<i>ia32_mtrr_fix_4k_f8000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix4K_F8000</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_fix_64k_00000"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_fix_64k_00000">
<i>ia32_mtrr_fix_64k_00000</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRfix64K_00000</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physbase0"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physbase0">
<i>ia32_mtrr_physbase0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase0</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physbase1"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physbase1">
<i>ia32_mtrr_physbase1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase1</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physbase2"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physbase2">
<i>ia32_mtrr_physbase2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase2</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physbase3"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physbase3">
<i>ia32_mtrr_physbase3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase3</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physbase4"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physbase4">
<i>ia32_mtrr_physbase4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase4</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physbase5"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physbase5">
<i>ia32_mtrr_physbase5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase5</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physbase6"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physbase6">
<i>ia32_mtrr_physbase6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase6</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physbase7"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physbase7">
<i>ia32_mtrr_physbase7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysBase7</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physmask0"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physmask0">
<i>ia32_mtrr_physmask0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask0</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physmask1"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physmask1">
<i>ia32_mtrr_physmask1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask1</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physmask2"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physmask2">
<i>ia32_mtrr_physmask2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask2</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physmask3"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physmask3">
<i>ia32_mtrr_physmask3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask3</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physmask4"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physmask4">
<i>ia32_mtrr_physmask4</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask4</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physmask5"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physmask5">
<i>ia32_mtrr_physmask5</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask5</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physmask6"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physmask6">
<i>ia32_mtrr_physmask6</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask6</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrr_physmask7"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrr_physmask7">
<i>ia32_mtrr_physmask7</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRRphysMask7</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_mtrrcap"><a href="#rm-class-x86QSP1.html:dt:ia32_mtrrcap">
<i>ia32_mtrrcap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MTRR Capability</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_p5_mc_addr"><a href="#rm-class-x86QSP1.html:dt:ia32_p5_mc_addr">
<i>ia32_p5_mc_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_p5_mc_type"><a href="#rm-class-x86QSP1.html:dt:ia32_p5_mc_type">
<i>ia32_p5_mc_type</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_pebs_enable"><a href="#rm-class-x86QSP1.html:dt:ia32_pebs_enable">
<i>ia32_pebs_enable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>PEBS Control</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_perf_capabilities"><a href="#rm-class-x86QSP1.html:dt:ia32_perf_capabilities">
<i>ia32_perf_capabilities</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_perf_ctl"><a href="#rm-class-x86QSP1.html:dt:ia32_perf_ctl">
<i>ia32_perf_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_perf_global_ctrl"><a href="#rm-class-x86QSP1.html:dt:ia32_perf_global_ctrl">
<i>ia32_perf_global_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Performance Counter Control</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_perf_global_status"><a href="#rm-class-x86QSP1.html:dt:ia32_perf_global_status">
<i>ia32_perf_global_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Global Performance Counter Status</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_perf_status"><a href="#rm-class-x86QSP1.html:dt:ia32_perf_status">
<i>ia32_perf_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_perfevtsel0"><a href="#rm-class-x86QSP1.html:dt:ia32_perfevtsel0">
<i>ia32_perfevtsel0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance Event Select Register 0</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_perfevtsel1"><a href="#rm-class-x86QSP1.html:dt:ia32_perfevtsel1">
<i>ia32_perfevtsel1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance Event Select Register 1</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_perfevtsel2"><a href="#rm-class-x86QSP1.html:dt:ia32_perfevtsel2">
<i>ia32_perfevtsel2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_perfevtsel3"><a href="#rm-class-x86QSP1.html:dt:ia32_perfevtsel3">
<i>ia32_perfevtsel3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_platform_id"><a href="#rm-class-x86QSP1.html:dt:ia32_platform_id">
<i>ia32_platform_id</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Platform ID</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_pmc0"><a href="#rm-class-x86QSP1.html:dt:ia32_pmc0">
<i>ia32_pmc0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_pmc1"><a href="#rm-class-x86QSP1.html:dt:ia32_pmc1">
<i>ia32_pmc1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_pmc2"><a href="#rm-class-x86QSP1.html:dt:ia32_pmc2">
<i>ia32_pmc2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_pmc3"><a href="#rm-class-x86QSP1.html:dt:ia32_pmc3">
<i>ia32_pmc3</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Performance counter register</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_reserved_194"><a href="#rm-class-x86QSP1.html:dt:ia32_reserved_194">
<i>ia32_reserved_194</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reserved MSR at 0x194</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_smm_mca_cap"><a href="#rm-class-x86QSP1.html:dt:ia32_smm_mca_cap">
<i>ia32_smm_mca_cap</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>EFI_MSR_SMM_MCA_CAP</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_smrr_physbase"><a href="#rm-class-x86QSP1.html:dt:ia32_smrr_physbase">
<i>ia32_smrr_physbase</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_smrr_physmask"><a href="#rm-class-x86QSP1.html:dt:ia32_smrr_physmask">
<i>ia32_smrr_physmask</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_star"><a href="#rm-class-x86QSP1.html:dt:ia32_star">
<i>ia32_star</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>System Call Target Address</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_sysenter_cs"><a href="#rm-class-x86QSP1.html:dt:ia32_sysenter_cs">
<i>ia32_sysenter_cs</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_CS_MSR</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_sysenter_eip"><a href="#rm-class-x86QSP1.html:dt:ia32_sysenter_eip">
<i>ia32_sysenter_eip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_EIP_MSR</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_sysenter_esp"><a href="#rm-class-x86QSP1.html:dt:ia32_sysenter_esp">
<i>ia32_sysenter_esp</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>SYSENTER_ESP_MSR</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_therm_interrupt"><a href="#rm-class-x86QSP1.html:dt:ia32_therm_interrupt">
<i>ia32_therm_interrupt</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Interrupt Control</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_therm_status"><a href="#rm-class-x86QSP1.html:dt:ia32_therm_status">
<i>ia32_therm_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Thermal Monitor Status</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_time_stamp_counter"><a href="#rm-class-x86QSP1.html:dt:ia32_time_stamp_counter">
<i>ia32_time_stamp_counter</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Time-Stamp Counter</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_tsc_aux"><a href="#rm-class-x86QSP1.html:dt:ia32_tsc_aux">
<i>ia32_tsc_aux</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>AUXILIARY TSC Signature</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_130"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_130">
<i>ia32_unknown_130</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x130</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_131"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_131">
<i>ia32_unknown_131</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x131</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_178"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_178">
<i>ia32_unknown_178</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x178</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_19d"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_19d">
<i>ia32_unknown_19d</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x19d</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_1a4"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_1a4">
<i>ia32_unknown_1a4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1a4</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_1a7"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_1a7">
<i>ia32_unknown_1a7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1a7</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_1aa"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_1aa">
<i>ia32_unknown_1aa</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1aa</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_1ac"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_1ac">
<i>ia32_unknown_1ac</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1ac</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_1c6"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_1c6">
<i>ia32_unknown_1c6</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1c6</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_1db"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_1db">
<i>ia32_unknown_1db</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1db</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_1dc"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_1dc">
<i>ia32_unknown_1dc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1dc</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_1f0"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_1f0">
<i>ia32_unknown_1f0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1f0</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_1f1"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_1f1">
<i>ia32_unknown_1f1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1f1</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_1fc"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_1fc">
<i>ia32_unknown_1fc</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x1fc</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_2a"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_2a">
<i>ia32_unknown_2a</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2a</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_2d"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_2d">
<i>ia32_unknown_2d</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2d</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_2e"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_2e">
<i>ia32_unknown_2e</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2e</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_2e0"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_2e0">
<i>ia32_unknown_2e0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x2e0</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_300"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_300">
<i>ia32_unknown_300</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x300</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_33"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_33">
<i>ia32_unknown_33</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x33</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_35"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_35">
<i>ia32_unknown_35</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x35</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_398"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_398">
<i>ia32_unknown_398</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x398</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_399"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_399">
<i>ia32_unknown_399</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x399</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_39a"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_39a">
<i>ia32_unknown_39a</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x39a</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_3d0"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_3d0">
<i>ia32_unknown_3d0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d0</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_3d1"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_3d1">
<i>ia32_unknown_3d1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d1</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_3d8"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_3d8">
<i>ia32_unknown_3d8</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d8</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_3d9"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_3d9">
<i>ia32_unknown_3d9</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3d9</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_3fe"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_3fe">
<i>ia32_unknown_3fe</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x3fe</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_4b"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_4b">
<i>ia32_unknown_4b</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x4b</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_9b"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_9b">
<i>ia32_unknown_9b</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0x9b</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_e2"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_e2">
<i>ia32_unknown_e2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe2</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_unknown_e4"><a href="#rm-class-x86QSP1.html:dt:ia32_unknown_e4">
<i>ia32_unknown_e4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Unknown MSR at 0xe4</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_basic"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_basic">
<i>ia32_vmx_basic</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Basic VMX Capabilities</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_cr0_fixed0"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_cr0_fixed0">
<i>ia32_vmx_cr0_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 0</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_cr0_fixed1"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_cr0_fixed1">
<i>ia32_vmx_cr0_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR0 Bits Fixed to 1</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_cr4_fixed0"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_cr4_fixed0">
<i>ia32_vmx_cr4_fixed0</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 0</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_cr4_fixed1"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_cr4_fixed1">
<i>ia32_vmx_cr4_fixed1</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of CR4 Bits Fixed to 1</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_entry_ctls"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_entry_ctls">
<i>ia32_vmx_entry_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-entry Controls</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_ept_vpid_cap"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_ept_vpid_cap">
<i>ia32_vmx_ept_vpid_cap</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of EPT and VPID</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_exit_ctls"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_exit_ctls">
<i>ia32_vmx_exit_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-exit Controls</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_misc"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_misc">
<i>ia32_vmx_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Reporting Register of Miscellaneous VMX Capabilities</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_pinbased_ctls"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_pinbased_ctls">
<i>ia32_vmx_pinbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Pin-based VM-execution Controls</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_procbased_ctls"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_procbased_ctls">
<i>ia32_vmx_procbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Primary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_procbased_ctls2"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_procbased_ctls2">
<i>ia32_vmx_procbased_ctls2</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Secondary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_true_entry_ctls"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_true_entry_ctls">
<i>ia32_vmx_true_entry_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-entry Controls</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_true_exit_ctls"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_true_exit_ctls">
<i>ia32_vmx_true_exit_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VM-exit Controls</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_true_pinbased_ctls"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_true_pinbased_ctls">
<i>ia32_vmx_true_pinbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Pin-based VM-execution Controls</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_true_procbased_ctls"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_true_procbased_ctls">
<i>ia32_vmx_true_procbased_ctls</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of Primary Processor-based VM-execution Controls</dd>
<dt id="rm-class-x86QSP1.html:dt:ia32_vmx_vmcs_enum"><a href="#rm-class-x86QSP1.html:dt:ia32_vmx_vmcs_enum">
<i>ia32_vmx_vmcs_enum</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Capability Reporting Register of VMCS Field Enumeration</dd>
<dt id="rm-class-x86QSP1.html:dt:mc0_misc"><a href="#rm-class-x86QSP1.html:dt:mc0_misc">
<i>mc0_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:mc1_misc"><a href="#rm-class-x86QSP1.html:dt:mc1_misc">
<i>mc1_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_core_c3_residency"><a href="#rm-class-x86QSP1.html:dt:msr_core_c3_residency">
<i>msr_core_c3_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_core_c6_residency"><a href="#rm-class-x86QSP1.html:dt:msr_core_c6_residency">
<i>msr_core_c6_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_gq_snoop_mesf"><a href="#rm-class-x86QSP1.html:dt:msr_gq_snoop_mesf">
<i>msr_gq_snoop_mesf</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_0_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_0_from_ip">
<i>msr_lastbranch_0_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_0_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_0_to_ip">
<i>msr_lastbranch_0_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 0 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_10_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_10_from_ip">
<i>msr_lastbranch_10_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_10_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_10_to_ip">
<i>msr_lastbranch_10_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 10 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_11_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_11_from_ip">
<i>msr_lastbranch_11_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_11_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_11_to_ip">
<i>msr_lastbranch_11_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 11 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_12_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_12_from_ip">
<i>msr_lastbranch_12_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_12_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_12_to_ip">
<i>msr_lastbranch_12_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 12 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_13_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_13_from_ip">
<i>msr_lastbranch_13_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_13_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_13_to_ip">
<i>msr_lastbranch_13_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 13 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_14_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_14_from_ip">
<i>msr_lastbranch_14_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_14_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_14_to_ip">
<i>msr_lastbranch_14_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 14 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_15_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_15_from_ip">
<i>msr_lastbranch_15_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_15_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_15_to_ip">
<i>msr_lastbranch_15_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 15 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_1_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_1_from_ip">
<i>msr_lastbranch_1_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_1_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_1_to_ip">
<i>msr_lastbranch_1_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 1 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_2_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_2_from_ip">
<i>msr_lastbranch_2_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_2_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_2_to_ip">
<i>msr_lastbranch_2_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 2 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_3_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_3_from_ip">
<i>msr_lastbranch_3_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_3_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_3_to_ip">
<i>msr_lastbranch_3_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 3 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_4_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_4_from_ip">
<i>msr_lastbranch_4_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_4_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_4_to_ip">
<i>msr_lastbranch_4_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 4 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_5_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_5_from_ip">
<i>msr_lastbranch_5_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_5_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_5_to_ip">
<i>msr_lastbranch_5_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 5 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_6_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_6_from_ip">
<i>msr_lastbranch_6_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_6_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_6_to_ip">
<i>msr_lastbranch_6_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 6 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_7_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_7_from_ip">
<i>msr_lastbranch_7_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_7_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_7_to_ip">
<i>msr_lastbranch_7_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 7 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_8_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_8_from_ip">
<i>msr_lastbranch_8_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_8_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_8_to_ip">
<i>msr_lastbranch_8_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 8 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_9_from_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_9_from_ip">
<i>msr_lastbranch_9_from_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9 From IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_9_to_ip"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_9_to_ip">
<i>msr_lastbranch_9_to_ip</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record 9 To IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lastbranch_tos"><a href="#rm-class-x86QSP1.html:dt:msr_lastbranch_tos">
<i>msr_lastbranch_tos</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record Stack TOS</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_lbr_select"><a href="#rm-class-x86QSP1.html:dt:msr_lbr_select">
<i>msr_lbr_select</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Branch Record Filtering Select Register</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_ler_from_lip"><a href="#rm-class-x86QSP1.html:dt:msr_ler_from_lip">
<i>msr_ler_from_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record From Linear IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_ler_to_lip"><a href="#rm-class-x86QSP1.html:dt:msr_ler_to_lip">
<i>msr_ler_to_lip</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Last Exception Record To Linear IP</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc3_addr"><a href="#rm-class-x86QSP1.html:dt:msr_mc3_addr">
<i>msr_mc3_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_ADDR</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc3_ctl"><a href="#rm-class-x86QSP1.html:dt:msr_mc3_ctl">
<i>msr_mc3_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_CTL</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc3_status"><a href="#rm-class-x86QSP1.html:dt:msr_mc3_status">
<i>msr_mc3_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC3_STATUS</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc4_ctl"><a href="#rm-class-x86QSP1.html:dt:msr_mc4_ctl">
<i>msr_mc4_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_CTL</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc4_status"><a href="#rm-class-x86QSP1.html:dt:msr_mc4_status">
<i>msr_mc4_status</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>MC4_STATUS</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc5_addr"><a href="#rm-class-x86QSP1.html:dt:msr_mc5_addr">
<i>msr_mc5_addr</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc5_ctl"><a href="#rm-class-x86QSP1.html:dt:msr_mc5_ctl">
<i>msr_mc5_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc5_misc"><a href="#rm-class-x86QSP1.html:dt:msr_mc5_misc">
<i>msr_mc5_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc5_status"><a href="#rm-class-x86QSP1.html:dt:msr_mc5_status">
<i>msr_mc5_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc6_addr"><a href="#rm-class-x86QSP1.html:dt:msr_mc6_addr">
<i>msr_mc6_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc6_ctl"><a href="#rm-class-x86QSP1.html:dt:msr_mc6_ctl">
<i>msr_mc6_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc6_misc"><a href="#rm-class-x86QSP1.html:dt:msr_mc6_misc">
<i>msr_mc6_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc6_status"><a href="#rm-class-x86QSP1.html:dt:msr_mc6_status">
<i>msr_mc6_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc7_ctl"><a href="#rm-class-x86QSP1.html:dt:msr_mc7_ctl">
<i>msr_mc7_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc8_addr"><a href="#rm-class-x86QSP1.html:dt:msr_mc8_addr">
<i>msr_mc8_addr</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc8_ctl"><a href="#rm-class-x86QSP1.html:dt:msr_mc8_ctl">
<i>msr_mc8_ctl</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_mc8_misc"><a href="#rm-class-x86QSP1.html:dt:msr_mc8_misc">
<i>msr_mc8_misc</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_offcore_rspo"><a href="#rm-class-x86QSP1.html:dt:msr_offcore_rspo">
<i>msr_offcore_rspo</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>Offcore Response Event Select Register</dd>
<dt id="rm-class-x86QSP1.html:dt:msr_pebs_ld_latm"><a href="#rm-class-x86QSP1.html:dt:msr_pebs_ld_latm">
<i>msr_pebs_ld_latm</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_pkg_c3_residency"><a href="#rm-class-x86QSP1.html:dt:msr_pkg_c3_residency">
<i>msr_pkg_c3_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_pkg_c6_residency"><a href="#rm-class-x86QSP1.html:dt:msr_pkg_c6_residency">
<i>msr_pkg_c6_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_pkg_c7_residency"><a href="#rm-class-x86QSP1.html:dt:msr_pkg_c7_residency">
<i>msr_pkg_c7_residency</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_platform_info"><a href="#rm-class-x86QSP1.html:dt:msr_platform_info">
<i>msr_platform_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_temperature_target"><a href="#rm-class-x86QSP1.html:dt:msr_temperature_target">
<i>msr_temperature_target</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_turbo_ratio_limit"><a href="#rm-class-x86QSP1.html:dt:msr_turbo_ratio_limit">
<i>msr_turbo_ratio_limit</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_addr_opcode_match"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_addr_opcode_match">
<i>msr_uncore_addr_opcode_match</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_fixed_ctr0"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_fixed_ctr0">
<i>msr_uncore_fixed_ctr0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_fixed_ctr_ctrl"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_fixed_ctr_ctrl">
<i>msr_uncore_fixed_ctr_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_perf_global_ctrl"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_perf_global_ctrl">
<i>msr_uncore_perf_global_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_perf_global_ovf_ctrl"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_perf_global_ovf_ctrl">
<i>msr_uncore_perf_global_ovf_ctrl</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_perf_global_status"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_perf_global_status">
<i>msr_uncore_perf_global_status</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel0"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel0">
<i>msr_uncore_perfevtsel0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel1"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel1">
<i>msr_uncore_perfevtsel1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel2"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel2">
<i>msr_uncore_perfevtsel2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel3"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel3">
<i>msr_uncore_perfevtsel3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel4"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel4">
<i>msr_uncore_perfevtsel4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel5"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel5">
<i>msr_uncore_perfevtsel5</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel6"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel6">
<i>msr_uncore_perfevtsel6</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel7"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_perfevtsel7">
<i>msr_uncore_perfevtsel7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_pmc0"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_pmc0">
<i>msr_uncore_pmc0</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_pmc1"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_pmc1">
<i>msr_uncore_pmc1</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_pmc2"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_pmc2">
<i>msr_uncore_pmc2</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_pmc3"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_pmc3">
<i>msr_uncore_pmc3</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_pmc4"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_pmc4">
<i>msr_uncore_pmc4</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_pmc5"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_pmc5">
<i>msr_uncore_pmc5</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_pmc6"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_pmc6">
<i>msr_uncore_pmc6</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:msr_uncore_pmc7"><a href="#rm-class-x86QSP1.html:dt:msr_uncore_pmc7">
<i>msr_uncore_pmc7</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br></dd>
<dt id="rm-class-x86QSP1.html:dt:current_virtual_context"><a href="#rm-class-x86QSP1.html:dt:current_virtual_context">
<i>current_virtual_context</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>Current context relating to addresses before segmentation.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_pspace_sharable"><a href="#rm-class-x86QSP1.html:dt:vm_pspace_sharable">
<i>vm_pspace_sharable</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space may be shared with the other CPU cores.</dd>
<dt id="rm-class-x86QSP1.html:dt:init_vm_monitor"><a href="#rm-class-x86QSP1.html:dt:init_vm_monitor">
<i>init_vm_monitor</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Setting this attribute to true enables the use of virtual machine monitor acceleration. The attribute will flag it as an illegal value if the virtual machine monitor kernel module could not be found, or if there was an error opening a connection to it (the attribute reads back as false in those cases). Acceleration will not be used unless the use_vm_monitor attribute is also set to true.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_monitor_statistics"><a href="#rm-class-x86QSP1.html:dt:vm_monitor_statistics">
<i>vm_monitor_statistics</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i*][i*][i*]]</code>
<br>Internal, used for performance evaluation.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_assert_object"><a href="#rm-class-x86QSP1.html:dt:vm_assert_object">
<i>vm_assert_object</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>VMP-mode state-assertion object.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_disable_reason"><a href="#rm-class-x86QSP1.html:dt:vm_disable_reason">
<i>vm_disable_reason</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s|n</code>
<br>Reason for using turbo instead of VM acceleration.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_trace_file"><a href="#rm-class-x86QSP1.html:dt:vm_trace_file">
<i>vm_trace_file</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>s|n</code>
<br>File for storing VM-monitor traces; Used for debugging VMP.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_dump_trace"><a href="#rm-class-x86QSP1.html:dt:vm_dump_trace">
<i>vm_dump_trace</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>b</code>
<br>Dump VM-monitor trace information (only collected if vm_debug_trace is set).</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_dump_vmcs"><a href="#rm-class-x86QSP1.html:dt:vm_dump_vmcs">
<i>vm_dump_vmcs</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>write-only</b> access; type: 
<code>s</code>
<br>Dump host VMCS.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_sched_affinity"><a href="#rm-class-x86QSP1.html:dt:vm_sched_affinity">
<i>vm_sched_affinity</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[b+]</code>
<br>Wire process to a subset of available hardware threads.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_core2_bug"><a href="#rm-class-x86QSP1.html:dt:vm_core2_bug">
<i>vm_core2_bug</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Set if the host cpu might be affected by a hardware bug.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_host_has_vmx"><a href="#rm-class-x86QSP1.html:dt:vm_host_has_vmx">
<i>vm_host_has_vmx</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>If TRUE, host cpus support the virtual machine extensions (VMX).</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_cpu_migration_dbg"><a href="#rm-class-x86QSP1.html:dt:vm_cpu_migration_dbg">
<i>vm_cpu_migration_dbg</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Internal. Used to test state migration between host cpus.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_info"><a href="#rm-class-x86QSP1.html:dt:vm_info">
<i>vm_info</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>D|n</code>
<br>Internal. Information about VMXMON.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_use_pspace_sharing"><a href="#rm-class-x86QSP1.html:dt:vm_use_pspace_sharing">
<i>vm_use_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>Set if the physical address space sharing should be used when possible.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_using_pspace_sharing"><a href="#rm-class-x86QSP1.html:dt:vm_using_pspace_sharing">
<i>vm_using_pspace_sharing</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>b</code>
<br>Returns TRUE if physical address space sharing is in use.</dd>
<dt id="rm-class-x86QSP1.html:dt:vm_backoff_enabled"><a href="#rm-class-x86QSP1.html:dt:vm_backoff_enabled">
<i>vm_backoff_enabled</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>b</code>
<br>VMP backoff mechanism enable.</dd>
<dt id="rm-class-x86QSP1.html:dt:aprof_views"><a href="#rm-class-x86QSP1.html:dt:aprof_views">
<i>aprof_views</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read/write</b> access; type: 
<code>[[o,i]*]</code>
<br>((<i>address profiler</i>, <i>view</i>)*) Address profiler views selected for this processor. Affects only the display of profiling information, and has nothing to do with collecting it.
<p>
This attribute should contain a list of lists: one list for each address profiler view you want to select (in the order they are to appear), each containing first the address profiler object, then the index of the desired view.</p></dd>
</dl>
<h2 id="rm-class-x86QSP1.html:class-attributes">
<a href="#rm-class-x86QSP1.html:class-attributes">Class Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86QSP1.html:dt:architecture"><a href="#rm-class-x86QSP1.html:dt:architecture">
<i>architecture</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>s</code>
<br>Implemented architecture (x86-64)</dd>
<dt id="rm-class-x86QSP1.html:dt:physical_bits"><a href="#rm-class-x86QSP1.html:dt:physical_bits">
<i>physical_bits</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>i</code>
<br>Number of physical address bits.</dd>
</dl>
<h2 id="rm-class-x86QSP1.html:provided-by">
<a href="#rm-class-x86QSP1.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x86-intel64.html">x86-intel64</a>
</section>
<h2 id="rm-class-x86QSP1.html:x86QSP1.uncore"><a href="#rm-class-x86QSP1.html:x86QSP1.uncore">x86QSP1.uncore</a></h2></section><section class="page" id="rm-class-x86_reset_signal_conv.html"><h1 id="rm-class-x86_reset_signal_conv.html:x86_reset_signal_conv"><a href="#rm-class-x86_reset_signal_conv.html:x86_reset_signal_conv">x86_reset_signal_conv</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-class-x86_reset_signal_conv.html:description">
<a href="#rm-class-x86_reset_signal_conv.html:description">Description</a>
</h2>
Converts reset signals from the signal interface to the x86 reset bus
<h2 id="rm-class-x86_reset_signal_conv.html:interfaces-implemented">
<a href="#rm-class-x86_reset_signal_conv.html:interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, signal
<h2 id="rm-class-x86_reset_signal_conv.html:notifiers">
<a href="#rm-class-x86_reset_signal_conv.html:notifiers">Notifiers</a>
</h2>
<dl>
<dt id="rm-class-x86_reset_signal_conv.html:dt:cell-change"><a href="#rm-class-x86_reset_signal_conv.html:dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="rm-class-x86_reset_signal_conv.html:dt:object-delete"><a href="#rm-class-x86_reset_signal_conv.html:dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="rm-class-x86_reset_signal_conv.html:dt:queue-change"><a href="#rm-class-x86_reset_signal_conv.html:dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="rm-class-x86_reset_signal_conv.html:commands-for-this-class">
<a href="#rm-class-x86_reset_signal_conv.html:commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="#rm-cmd-x86_reset_signal_conv.info.html">info</a>
 – print information about the object</li>
<li>
<a href="#rm-cmd-x86_reset_signal_conv.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="rm-class-x86_reset_signal_conv.html:attributes">
<a href="#rm-class-x86_reset_signal_conv.html:attributes">Attributes</a>
</h2>
<dl>
<dt id="rm-class-x86_reset_signal_conv.html:dt:target"><a href="#rm-class-x86_reset_signal_conv.html:dt:target">
<i>target</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>a</code>
<br>Reset target, implementing the x86_reset_bus interface</dd>
</dl>
<h2 id="rm-class-x86_reset_signal_conv.html:provided-by">
<a href="#rm-class-x86_reset_signal_conv.html:provided-by">Provided By</a>
</h2>
<a href="#mod.x58-ich10-comp.html">x58-ich10-comp</a>
</section></section><section class="page" id="add-on-interfaces.html"><h1>4 Interfaces</h1>
<h2 id="add-on-interfaces.html:serial_interrupt_slave_interface_t"><a href="#add-on-interfaces.html:serial_interrupt_slave_interface_t">4.1 serial_interrupt_slave, serial_interrupt_master</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2>Name</h2>
<p>serial_interrupt_slave, serial_interrupt_master — interfaces for serial interrupt</p>
<h2>Synopsis</h2>
<h3>C and DML</h3>
<pre><code>
SIM_INTERFACE(serial_interrupt_slave) {
        void (*start)(conf_object_t *obj);
        int (*fetch)(conf_object_t *obj);
        void (*stop)(conf_object_t *obj, int mode);
};

#define SERIAL_INTERRUPT_SLAVE_INTERFACE "serial_interrupt_slave"
SIM_INTERFACE(serial_interrupt_master) {
        void (*start_request)(conf_object_t *obj);
};

#define SERIAL_INTERRUPT_MASTER_INTERFACE "serial_interrupt_master"
</code></pre>
<h2>Description</h2>
<p>The interfaces <code>serial_interrupt_master</code> and <code>serial_interrupt_slave</code> are used to model serial interrupt communications between a serial interrupt controller and a serial interrupt device. The controller implements <code>serial_interrupt_master</code> and the device implements <code>serial_interrupt_slave</code>.</p>
<p>The device calls <code>start_request</code> in the controller to request serial interrupt transfer cycles start frame.</p>
<p>The controller calls <code>start</code> to start the serial interrupt communications, detects interrupt states one by one by calling <code>fetch</code>, and finishes the serial interrupt sequence by <code>stop</code>.</p>
<p>The returned value of <code>fetch</code> is the level of the current data frame. It is either 0 (low) or 1 (high).</p>
<p>The <code>mode</code> is used to specifies the SERIRQ transfer cycles mode. It is 1 for <em>Quiet</em> and 0 for <em>Continuous</em> mode.</p>
<h2>Execution Context</h2>
<p>Cell Context for all methods.</p>
</section></section><section class="page" id="rm-haps.html"><h1 id="rm-haps.html:haps">5 <a href="#rm-haps.html:haps">Haps</a></h1>
<article class="not-numbered">
<h2 id="rm-haps.html:Core_Interrupt_Status"><a href="#rm-haps.html:Core_Interrupt_Status">Core_Interrupt_Status</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type">
<a href="#rm-haps.html:callback-type">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj,
          int64  status);
</pre>
<h2 id="rm-haps.html:index">
<a href="#rm-haps.html:index">Index</a>
</h2>
<code>status</code>
<h2 id="rm-haps.html:description">
<a href="#rm-haps.html:description">Description</a>
</h2>
Triggered when a processor changes its interrupt status. Status==1 means that interrupts can now be accepted, and status==0 means that interrupts will not be accepted.</section>
<h2 id="rm-haps.html:Core_Mode_Switch"><a href="#rm-haps.html:Core_Mode_Switch">Core_Mode_Switch</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-2">
<a href="#rm-haps.html:callback-type-2">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj,
          int64  mode);
</pre>
<h2 id="rm-haps.html:index-2">
<a href="#rm-haps.html:index-2">Index</a>
</h2>
<code>mode</code>
<h2 id="rm-haps.html:description-2">
<a href="#rm-haps.html:description-2">Description</a>
</h2>
Triggered when a processor mode switch occurs. Mode encoding: 0==RM16, 1==RM32, 2==V86, 3==PM16, 4==PM32, 5==PM64, 6==CM16, 7==CM32. The last three modes can only be entered on long mode capable processors. The current mode can at any time be read as the cpu_mode register in the int_register interface.</section>
<h2 id="rm-haps.html:Core_Pseudo_Exception"><a href="#rm-haps.html:Core_Pseudo_Exception">Core_Pseudo_Exception</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-3">
<a href="#rm-haps.html:callback-type-3">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj,
          int64  exception_number);
</pre>
<h2 id="rm-haps.html:index-3">
<a href="#rm-haps.html:index-3">Index</a>
</h2>
<code>exception_number</code>
<h2 id="rm-haps.html:description-3">
<a href="#rm-haps.html:description-3">Description</a>
</h2>
Triggered on a simulation pseudo exception.</section>
<h2 id="rm-haps.html:X86_Descriptor_Change"><a href="#rm-haps.html:X86_Descriptor_Change">X86_Descriptor_Change</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-4">
<a href="#rm-haps.html:callback-type-4">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj,
          int64  segment_number);
</pre>
<h2 id="rm-haps.html:index-4">
<a href="#rm-haps.html:index-4">Index</a>
</h2>
<code>segment_number</code>
<h2 id="rm-haps.html:description-4">
<a href="#rm-haps.html:description-4">Description</a>
</h2>
 Triggered when a segment descriptor has been changed. The parameter is the segment register number. The numbering is: ES=0, CS=1, SS=2, DS=3, FS=4, and GS=5.</section>
<h2 id="rm-haps.html:X86_Enter_SMM"><a href="#rm-haps.html:X86_Enter_SMM">X86_Enter_SMM</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-5">
<a href="#rm-haps.html:callback-type-5">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj,
          int  phase);
</pre>
<h2 id="rm-haps.html:description-5">
<a href="#rm-haps.html:description-5">Description</a>
</h2>
Triggered when the processor enters SMM mode. If phase is 0, the processor has just started to setup SMM mode and no registers are saved or modified yet. If phase is 1, all registers are setup and the processor is now ready to execute in SMM mode.</section>
<h2 id="rm-haps.html:X86_Leave_SMM"><a href="#rm-haps.html:X86_Leave_SMM">X86_Leave_SMM</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-6">
<a href="#rm-haps.html:callback-type-6">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj,
          int  phase);
</pre>
<h2 id="rm-haps.html:description-6">
<a href="#rm-haps.html:description-6">Description</a>
</h2>
Triggered when the processor leaves SMM mode. If phase is 0, the processor has just started to execute the rsm instruction and nothing has been restored yet. If phase is 1, rsm is finished and the processor is ready to resume the normal execution.</section>
<h2 id="rm-haps.html:X86_Misplaced_Rex"><a href="#rm-haps.html:X86_Misplaced_Rex">X86_Misplaced_Rex</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-7">
<a href="#rm-haps.html:callback-type-7">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj);
</pre>
<h2 id="rm-haps.html:description-7">
<a href="#rm-haps.html:description-7">Description</a>
</h2>
Triggered when an instruction is run containing a REX prefix where the REX prefix is not placed just before the opcode. This is typically an error since the REX prefix will be ignored by the processor.</section>
<h2 id="rm-haps.html:X86_Processor_Reset"><a href="#rm-haps.html:X86_Processor_Reset">X86_Processor_Reset</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-8">
<a href="#rm-haps.html:callback-type-8">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj,
          int  hard_reset);
</pre>
<h2 id="rm-haps.html:description-8">
<a href="#rm-haps.html:description-8">Description</a>
</h2>
Triggered when the x86 processor handles the RESET or INIT signal. The hard_reset flag is set for the RESET signal. The hap is triggered after the registers have been reset.</section>
<h2 id="rm-haps.html:X86_Sysenter"><a href="#rm-haps.html:X86_Sysenter">X86_Sysenter</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-9">
<a href="#rm-haps.html:callback-type-9">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj,
          int  kind);
</pre>
<h2 id="rm-haps.html:description-9">
<a href="#rm-haps.html:description-9">Description</a>
</h2>
Triggered when a SYSENTER or SYSCALL instruction is about to transition the CPU into CPL 0. The hap is called after exceptions have been checked for, but before any side effects. The parameter is 0 for SYSENTER and 1 for SYSCALL.</section>
<h2 id="rm-haps.html:X86_Sysexit"><a href="#rm-haps.html:X86_Sysexit">X86_Sysexit</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-10">
<a href="#rm-haps.html:callback-type-10">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj,
          int  kind);
</pre>
<h2 id="rm-haps.html:description-10">
<a href="#rm-haps.html:description-10">Description</a>
</h2>
Triggered when a SYSEXIT or SYSRET instruction is about to transition the CPU into CPL 3. The hap is called after exceptions have been checked for, but before any side effects. The parameter is 0 for SYSEXIT and 1 for SYSRET.</section>
<h2 id="rm-haps.html:X86_Triple_Fault"><a href="#rm-haps.html:X86_Triple_Fault">X86_Triple_Fault</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-11">
<a href="#rm-haps.html:callback-type-11">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj);
</pre>
<h2 id="rm-haps.html:description-11">
<a href="#rm-haps.html:description-11">Description</a>
</h2>
Triggered when the x86 processor encounters a triple fault. The hap is triggered after the registers havebeen reset.</section>
<h2 id="rm-haps.html:X86_Vmcs_Read"><a href="#rm-haps.html:X86_Vmcs_Read">X86_Vmcs_Read</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-12">
<a href="#rm-haps.html:callback-type-12">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj,
          int64  field_index);
</pre>
<h2 id="rm-haps.html:index-5">
<a href="#rm-haps.html:index-5">Index</a>
</h2>
<code>field_index</code>
<h2 id="rm-haps.html:description-12">
<a href="#rm-haps.html:description-12">Description</a>
</h2>
Triggered when Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing) is read by VMREAD instruction. The hap is called before the read is performed; thus no registers have been modified.</section>
<h2 id="rm-haps.html:X86_Vmcs_Write"><a href="#rm-haps.html:X86_Vmcs_Write">X86_Vmcs_Write</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-13">
<a href="#rm-haps.html:callback-type-13">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj,
          int64  field_index,
          int64  value);
</pre>
<h2 id="rm-haps.html:index-6">
<a href="#rm-haps.html:index-6">Index</a>
</h2>
<code>field_index</code>
<h2 id="rm-haps.html:description-13">
<a href="#rm-haps.html:description-13">Description</a>
</h2>
Triggered when Intel® Virtual Machine Control Structure Shadowing (Intel® VMCS Shadowing) is written by VMWRITE instruction. The hap is called before the write is performed. When the callback is called, the VMCS field has not yet been updated with the new value.</section>
<h2 id="rm-haps.html:X86_Vmx_Mode_Change"><a href="#rm-haps.html:X86_Vmx_Mode_Change">X86_Vmx_Mode_Change</a></h2>
<section class="doc-item not-numbered not-in-toc">
<h2 id="rm-haps.html:callback-type-14">
<a href="#rm-haps.html:callback-type-14">Callback Type</a>
</h2>
<pre>void (*) (lang_void *callback_data,
          conf_object_t *trigger_obj,
          int64  mode);
</pre>
<h2 id="rm-haps.html:index-7">
<a href="#rm-haps.html:index-7">Index</a>
</h2>
<code>mode</code>
<h2 id="rm-haps.html:description-14">
<a href="#rm-haps.html:description-14">Description</a>
</h2>
Triggered on changes in VMX mode. The encoding is 0 for non-VMX operation, 1 for VMX root operation, and 2 for VMX non-root operation.</section>
</article></section><section class="page" id="rm-modules.html"><h1>6 Modules</h1></section><section class="page" id="mod.ICH10.html"><h1 id="mod.ICH10.html:simics-core"><a href="#mod.ICH10.html:simics-core">Simics Core</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="mod.ICH10.html:classes">
<a href="#mod.ICH10.html:classes">Classes</a>
</h2>
<a href="#rm-class-ich10_bridge.html:ich10_bridge">ich10_bridge</a>, 
<a href="#rm-class-ich10_cf9.html:ich10_cf9">ich10_cf9</a>, 
<a href="#rm-class-ich10_hpe_timer.html:ich10_hpe_timer">ich10_hpe_timer</a>, 
<a href="#rm-class-ich10_lpc.html:ich10_lpc">ich10_lpc</a>, 
<a href="#rm-class-ich10_rtc.html:ich10_rtc">ich10_rtc</a>, 
<a href="#rm-class-ich10_sata_f2.html:ich10_sata_f2">ich10_sata_f2</a>, 
<a href="#rm-class-ich10_sata_f5.html:ich10_sata_f5">ich10_sata_f5</a>, 
<a href="#rm-class-ich10_smbus.html:ich10_smbus">ich10_smbus</a>, 
<a href="#rm-class-ich10_smbus_i2c_v2.html:ich10_smbus_i2c_v2">ich10_smbus_i2c_v2</a>, 
<a href="#rm-class-ich10_spi.html:ich10_spi">ich10_spi</a>, 
<a href="#rm-class-ich10_thermal.html:ich10_thermal">ich10_thermal</a>, 
<a href="#rm-class-ich10_timer.html:ich10_timer">ich10_timer</a>, 
<a href="#rm-class-ich10_usb_ehci.html:ich10_usb_ehci">ich10_usb_ehci</a>, 
<a href="#rm-class-ich10_usb_uhci.html:ich10_usb_uhci">ich10_usb_uhci</a>
<h2 id="mod.ICH10.html:commands">
<a href="#mod.ICH10.html:commands">Commands</a>
</h2>
</section></section><section class="page" id="mod.X58-devices.html"><h1 id="mod.X58-devices.html:simics-core"><a href="#mod.X58-devices.html:simics-core">Simics Core</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="mod.X58-devices.html:classes">
<a href="#mod.X58-devices.html:classes">Classes</a>
</h2>
<a href="#rm-class-x58-core.html:x58-core">x58-core</a>, 
<a href="#rm-class-x58-dmi.html:x58-dmi">x58-dmi</a>, 
<a href="#rm-class-x58-ioxapic.html:x58-ioxapic">x58-ioxapic</a>, 
<a href="#rm-class-x58-pcie-port.html:x58-pcie-port">x58-pcie-port</a>, 
<a href="#rm-class-x58-pcie-port-acs.html:x58-pcie-port-acs">x58-pcie-port-acs</a>, 
<a href="#rm-class-x58-qpi-arch.html:x58-qpi-arch">x58-qpi-arch</a>, 
<a href="#rm-class-x58-qpi-port.html:x58-qpi-port">x58-qpi-port</a>, 
<a href="#rm-class-x58-remap-unit.html:x58-remap-unit">x58-remap-unit</a>
<h2 id="mod.X58-devices.html:commands">
<a href="#mod.X58-devices.html:commands">Commands</a>
</h2>
</section></section><section class="page" id="mod.X58-legacy.html"><h1 id="mod.X58-legacy.html:simics-core"><a href="#mod.X58-legacy.html:simics-core">Simics Core</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="mod.X58-legacy.html:classes">
<a href="#mod.X58-legacy.html:classes">Classes</a>
</h2>
<a href="#rm-class-x58-core-f0-legacy.html:x58-core-f0-legacy">x58-core-f0-legacy</a>, 
<a href="#rm-class-x58-core-f1-legacy.html:x58-core-f1-legacy">x58-core-f1-legacy</a>, 
<a href="#rm-class-x58-core-f2-legacy.html:x58-core-f2-legacy">x58-core-f2-legacy</a>, 
<a href="#rm-class-x58-core-f3-legacy.html:x58-core-f3-legacy">x58-core-f3-legacy</a>, 
<a href="#rm-class-x58-dmi-legacy.html:x58-dmi-legacy">x58-dmi-legacy</a>, 
<a href="#rm-class-x58-ioxapic-legacy.html:x58-ioxapic-legacy">x58-ioxapic-legacy</a>, 
<a href="#rm-class-x58-pcie-port-legacy.html:x58-pcie-port-legacy">x58-pcie-port-legacy</a>, 
<a href="#rm-class-x58-qpi-ncr-f0-legacy.html:x58-qpi-ncr-f0-legacy">x58-qpi-ncr-f0-legacy</a>, 
<a href="#rm-class-x58-qpi-port0-f0-legacy.html:x58-qpi-port0-f0-legacy">x58-qpi-port0-f0-legacy</a>, 
<a href="#rm-class-x58-qpi-port0-f1-legacy.html:x58-qpi-port0-f1-legacy">x58-qpi-port0-f1-legacy</a>, 
<a href="#rm-class-x58-qpi-port1-f0-legacy.html:x58-qpi-port1-f0-legacy">x58-qpi-port1-f0-legacy</a>, 
<a href="#rm-class-x58-qpi-port1-f1-legacy.html:x58-qpi-port1-f1-legacy">x58-qpi-port1-f1-legacy</a>, 
<a href="#rm-class-x58-qpi-sad-f1-legacy.html:x58-qpi-sad-f1-legacy">x58-qpi-sad-f1-legacy</a>, 
<a href="#rm-class-x58-remap-dispatcher-legacy.html:x58-remap-dispatcher-legacy">x58-remap-dispatcher-legacy</a>, 
<a href="#rm-class-x58-remap-unit0-legacy.html:x58-remap-unit0-legacy">x58-remap-unit0-legacy</a>, 
<a href="#rm-class-x58-remap-unit1-legacy.html:x58-remap-unit1-legacy">x58-remap-unit1-legacy</a>, 
<a href="#rm-class-x58_core_f0.html:x58_core_f0">x58_core_f0</a>, 
<a href="#rm-class-x58_core_f1.html:x58_core_f1">x58_core_f1</a>, 
<a href="#rm-class-x58_core_f2.html:x58_core_f2">x58_core_f2</a>, 
<a href="#rm-class-x58_core_f3.html:x58_core_f3">x58_core_f3</a>, 
<a href="#rm-class-x58_dmi.html:x58_dmi">x58_dmi</a>, 
<a href="#rm-class-x58_ioxapic.html:x58_ioxapic">x58_ioxapic</a>, 
<a href="#rm-class-x58_pcie_port.html:x58_pcie_port">x58_pcie_port</a>, 
<a href="#rm-class-x58_qpi_ncr_f0.html:x58_qpi_ncr_f0">x58_qpi_ncr_f0</a>, 
<a href="#rm-class-x58_qpi_port0_f0.html:x58_qpi_port0_f0">x58_qpi_port0_f0</a>, 
<a href="#rm-class-x58_qpi_port0_f1.html:x58_qpi_port0_f1">x58_qpi_port0_f1</a>, 
<a href="#rm-class-x58_qpi_port1_f0.html:x58_qpi_port1_f0">x58_qpi_port1_f0</a>, 
<a href="#rm-class-x58_qpi_port1_f1.html:x58_qpi_port1_f1">x58_qpi_port1_f1</a>, 
<a href="#rm-class-x58_qpi_sad_f1.html:x58_qpi_sad_f1">x58_qpi_sad_f1</a>, 
<a href="#rm-class-x58_remap_dispatcher.html:x58_remap_dispatcher">x58_remap_dispatcher</a>, 
<a href="#rm-class-x58_remap_unit0.html:x58_remap_unit0">x58_remap_unit0</a>, 
<a href="#rm-class-x58_remap_unit1.html:x58_remap_unit1">x58_remap_unit1</a>
<h2 id="mod.X58-legacy.html:commands">
<a href="#mod.X58-legacy.html:commands">Commands</a>
</h2>
</section></section><section class="page" id="mod.ich10-lan-v2.html"><h1 id="mod.ich10-lan-v2.html:simics-core"><a href="#mod.ich10-lan-v2.html:simics-core">Simics Core</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="mod.ich10-lan-v2.html:classes">
<a href="#mod.ich10-lan-v2.html:classes">Classes</a>
</h2>
<a href="#rm-class-ich10_lan_v2.html:ich10_lan_v2">ich10_lan_v2</a>
<h2 id="mod.ich10-lan-v2.html:commands">
<a href="#mod.ich10-lan-v2.html:commands">Commands</a>
</h2>
</section></section><section class="page" id="mod.qsp-x86-bp.html"><h1 id="mod.qsp-x86-bp.html:simics-core"><a href="#mod.qsp-x86-bp.html:simics-core">Simics Core</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="mod.qsp-x86-bp.html:classes">
<a href="#mod.qsp-x86-bp.html:classes">Classes</a>
</h2>
<a href="#rm-class-x58-mb.html:x58-mb">x58-mb</a>
<h2 id="mod.qsp-x86-bp.html:commands">
<a href="#mod.qsp-x86-bp.html:commands">Commands</a>
</h2>
</section></section><section class="page" id="mod.sample-core-timing.html"><h1 id="mod.sample-core-timing.html:simics-core"><a href="#mod.sample-core-timing.html:simics-core">Simics Core</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="mod.sample-core-timing.html:classes">
<a href="#mod.sample-core-timing.html:classes">Classes</a>
</h2>
<a href="#rm-class-sample_core_timing_connection.html:sample_core_timing_connection">sample_core_timing_connection</a>, 
<a href="#rm-class-sample_core_timing_tool.html:sample_core_timing_tool">sample_core_timing_tool</a>
<h2 id="mod.sample-core-timing.html:commands">
<a href="#mod.sample-core-timing.html:commands">Commands</a>
</h2>
<a href="#rm-cmd-new-sample-core-timing-tool.html">new-sample-core-timing-tool</a>
</section></section><section class="page" id="mod.sc-leds-and-button-pcie-dev.html"><h1 id="mod.sc-leds-and-button-pcie-dev.html:simics-core"><a href="#mod.sc-leds-and-button-pcie-dev.html:simics-core">Simics Core</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="mod.sc-leds-and-button-pcie-dev.html:classes">
<a href="#mod.sc-leds-and-button-pcie-dev.html:classes">Classes</a>
</h2>
<a href="#rm-class-leds_and_button_panel.html:leds_and_button_panel">leds_and_button_panel</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_comp.html:sc_leds_and_button_pcie_comp">sc_leds_and_button_pcie_comp</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pci.html:sc_leds_and_button_pcie_dev_gasket_composite_Pci">sc_leds_and_button_pcie_dev_gasket_composite_Pci</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_composite_Pcie.html:sc_leds_and_button_pcie_dev_gasket_composite_Pcie">sc_leds_and_button_pcie_dev_gasket_composite_Pcie</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal.html:sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal">sc_leds_and_button_pcie_dev_gasket_simics2systemc_Signal</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon">sc_leds_and_button_pcie_dev_gasket_simics2tlm_EthernetCommon</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2">sc_leds_and_button_pcie_dev_gasket_simics2tlm_I2cSlaveV2</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory">sc_leds_and_button_pcie_dev_gasket_simics2tlm_IoMemory</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet">sc_leds_and_button_pcie_dev_gasket_simics2tlm_Packet</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice">sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciDevice</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress">sc_leds_and_button_pcie_dev_gasket_simics2tlm_PciExpress</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice.html:sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice">sc_leds_and_button_pcie_dev_gasket_simics2tlm_SerialDevice</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal.html:sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal">sc_leds_and_button_pcie_dev_gasket_systemc2simics_Signal</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon">sc_leds_and_button_pcie_dev_gasket_tlm2simics_EthernetCommon</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2">sc_leds_and_button_pcie_dev_gasket_tlm2simics_I2cMasterV2</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace">sc_leds_and_button_pcie_dev_gasket_tlm2simics_MemorySpace</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet">sc_leds_and_button_pcie_dev_gasket_tlm2simics_Packet</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus">sc_leds_and_button_pcie_dev_gasket_tlm2simics_PciBus</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice.html:sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice">sc_leds_and_button_pcie_dev_gasket_tlm2simics_SerialDevice</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_break_tool.html:sc_leds_and_button_pcie_dev_sc_break_tool">sc_leds_and_button_pcie_dev_sc_break_tool</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_protocol_checker_tool.html:sc_leds_and_button_pcie_dev_sc_protocol_checker_tool">sc_leds_and_button_pcie_dev_sc_protocol_checker_tool</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_trace_tool.html:sc_leds_and_button_pcie_dev_sc_trace_tool">sc_leds_and_button_pcie_dev_sc_trace_tool</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool.html:sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool">sc_leds_and_button_pcie_dev_sc_transaction_tracker_tool</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_sc_vcd_trace_tool.html:sc_leds_and_button_pcie_dev_sc_vcd_trace_tool">sc_leds_and_button_pcie_dev_sc_vcd_trace_tool</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_dev_tool_connection.html:sc_leds_and_button_pcie_dev_tool_connection">sc_leds_and_button_pcie_dev_tool_connection</a>, 
<a href="#rm-class-sc_leds_and_button_pcie_device.html:sc_leds_and_button_pcie_device">sc_leds_and_button_pcie_device</a>
<h2 id="mod.sc-leds-and-button-pcie-dev.html:commands">
<a href="#mod.sc-leds-and-button-pcie-dev.html:commands">Commands</a>
</h2>
<a href="#rm-cmd-sc_leds_and_button_pcie_device.port.info.html">&lt;sc_leds_and_button_pcie_device.port&gt;.info</a>, 
<a href="#rm-cmd-sc_leds_and_button_pcie_device.port.status.html">&lt;sc_leds_and_button_pcie_device.port&gt;.status</a>, 
<a href="#rm-cmd-sc_provider_controller.break-sc.html">&lt;sc_provider_controller&gt;.break-sc</a>, 
<a href="#rm-cmd-sc_provider_controller.trace-sc.html">&lt;sc_provider_controller&gt;.trace-sc</a>, 
<a href="#rm-cmd-sc_provider_controller.unbreak-sc.html">&lt;sc_provider_controller&gt;.unbreak-sc</a>, 
<a href="#rm-cmd-sc_provider_controller.untrace-sc.html">&lt;sc_provider_controller&gt;.untrace-sc</a>, 
<a href="#rm-cmd-sc_simcontext.break-sc-event-all.html">&lt;sc_simcontext&gt;.break-sc-event-all</a>, 
<a href="#rm-cmd-sc_simcontext.break-sc-process-all.html">&lt;sc_simcontext&gt;.break-sc-process-all</a>, 
<a href="#rm-cmd-sc_simcontext.break-sc-signal-all.html">&lt;sc_simcontext&gt;.break-sc-signal-all</a>, 
<a href="#rm-cmd-sc_simcontext.break-sc-socket-all.html">&lt;sc_simcontext&gt;.break-sc-socket-all</a>, 
<a href="#rm-cmd-sc_simcontext.trace-sc-event-all.html">&lt;sc_simcontext&gt;.trace-sc-event-all</a>, 
<a href="#rm-cmd-sc_simcontext.trace-sc-process-all.html">&lt;sc_simcontext&gt;.trace-sc-process-all</a>, 
<a href="#rm-cmd-sc_simcontext.trace-sc-signal-all.html">&lt;sc_simcontext&gt;.trace-sc-signal-all</a>, 
<a href="#rm-cmd-sc_simcontext.trace-sc-socket-all.html">&lt;sc_simcontext&gt;.trace-sc-socket-all</a>, 
<a href="#rm-cmd-sc_simcontext.track-transactions-all.html">&lt;sc_simcontext&gt;.track-transactions-all</a>, 
<a href="#rm-cmd-sc_simcontext.unbreak-sc-event-all.html">&lt;sc_simcontext&gt;.unbreak-sc-event-all</a>, 
<a href="#rm-cmd-sc_simcontext.unbreak-sc-process-all.html">&lt;sc_simcontext&gt;.unbreak-sc-process-all</a>, 
<a href="#rm-cmd-sc_simcontext.unbreak-sc-signal-all.html">&lt;sc_simcontext&gt;.unbreak-sc-signal-all</a>, 
<a href="#rm-cmd-sc_simcontext.unbreak-sc-socket-all.html">&lt;sc_simcontext&gt;.unbreak-sc-socket-all</a>, 
<a href="#rm-cmd-sc_simcontext.untrace-sc-event-all.html">&lt;sc_simcontext&gt;.untrace-sc-event-all</a>, 
<a href="#rm-cmd-sc_simcontext.untrace-sc-process-all.html">&lt;sc_simcontext&gt;.untrace-sc-process-all</a>, 
<a href="#rm-cmd-sc_simcontext.untrace-sc-signal-all.html">&lt;sc_simcontext&gt;.untrace-sc-signal-all</a>, 
<a href="#rm-cmd-sc_simcontext.untrace-sc-socket-all.html">&lt;sc_simcontext&gt;.untrace-sc-socket-all</a>, 
<a href="#rm-cmd-sc_simcontext.untrack-transactions-all.html">&lt;sc_simcontext&gt;.untrack-transactions-all</a>, 
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html">&lt;sc_tlm_bw_transport&gt;.track-transactions</a>, 
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html">&lt;sc_tlm_bw_transport&gt;.untrack-transactions</a>, 
<a href="#rm-cmd-sc_tlm_fw_transport.track-transactions.html">&lt;sc_tlm_fw_transport&gt;.track-transactions</a>, 
<a href="#rm-cmd-sc_tlm_fw_transport.untrack-transactions.html">&lt;sc_tlm_fw_transport&gt;.untrack-transactions</a>, 
<a href="#rm-cmd-create-leds-and-button-panel.html">create-leds-and-button-panel</a>, 
<a href="#rm-cmd-create-sc-leds-and-button-pcie-comp.html">create-sc-leds-and-button-pcie-comp</a>, 
<a href="#rm-cmd-new-leds-and-button-panel.html">new-leds-and-button-panel</a>, 
<a href="#rm-cmd-new-sc-leds-and-button-pcie-comp.html">new-sc-leds-and-button-pcie-comp</a>
</section></section><section class="page" id="mod.x58-ich10-comp.html"><h1 id="mod.x58-ich10-comp.html:simics-core"><a href="#mod.x58-ich10-comp.html:simics-core">Simics Core</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="mod.x58-ich10-comp.html:classes">
<a href="#mod.x58-ich10-comp.html:classes">Classes</a>
</h2>
<a href="#rm-class-auto_apic_bus.html:auto_apic_bus">auto_apic_bus</a>, 
<a href="#rm-class-chassis_qsp_x86.html:chassis_qsp_x86">chassis_qsp_x86</a>, 
<a href="#rm-class-chassis_x58_ich10.html:chassis_x58_ich10">chassis_x58_ich10</a>, 
<a href="#rm-class-motherboard_x58_ich10.html:motherboard_x58_ich10">motherboard_x58_ich10</a>, 
<a href="#rm-class-northbridge_x58.html:northbridge_x58">northbridge_x58</a>, 
<a href="#rm-class-southbridge_ich10.html:southbridge_ich10">southbridge_ich10</a>, 
<a href="#rm-class-southbridge_ich10_panel.html:southbridge_ich10_panel">southbridge_ich10_panel</a>, 
<a href="#rm-class-x86_reset_signal_conv.html:x86_reset_signal_conv">x86_reset_signal_conv</a>
<h2 id="mod.x58-ich10-comp.html:commands">
<a href="#mod.x58-ich10-comp.html:commands">Commands</a>
</h2>
<a href="#rm-cmd-create-chassis-qsp-x86.html">create-chassis-qsp-x86</a>, 
<a href="#rm-cmd-create-chassis-x58-ich10.html">create-chassis-x58-ich10</a>, 
<a href="#rm-cmd-create-motherboard-x58-ich10.html">create-motherboard-x58-ich10</a>, 
<a href="#rm-cmd-new-chassis-qsp-x86.html">new-chassis-qsp-x86</a>, 
<a href="#rm-cmd-new-chassis-x58-ich10.html">new-chassis-x58-ich10</a>, 
<a href="#rm-cmd-new-motherboard-x58-ich10.html">new-motherboard-x58-ich10</a>
</section></section><section class="page" id="mod.x86-intel64.html"><h1 id="mod.x86-intel64.html:simics-core"><a href="#mod.x86-intel64.html:simics-core">Simics Core</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="mod.x86-intel64.html:classes">
<a href="#mod.x86-intel64.html:classes">Classes</a>
</h2>
<a href="#rm-class-x86-core2.html:x86-core2">x86-core2</a>, 
<a href="#rm-class-x86-intel64.html:x86-intel64">x86-intel64</a>, 
<a href="#rm-class-x86-nehalem.html:x86-nehalem">x86-nehalem</a>, 
<a href="#rm-class-x86-nehalem-xeon.html:x86-nehalem-xeon">x86-nehalem-xeon</a>, 
<a href="#rm-class-x86-p4-nocona.html:x86-p4-nocona">x86-p4-nocona</a>, 
<a href="#rm-class-x86-p4e.html:x86-p4e">x86-p4e</a>, 
<a href="#rm-class-x86-p4e-model4.html:x86-p4e-model4">x86-p4e-model4</a>, 
<a href="#rm-class-x86QSP1.html:x86QSP1">x86QSP1</a>
<h2 id="mod.x86-intel64.html:commands">
<a href="#mod.x86-intel64.html:commands">Commands</a>
</h2>
<a href="#rm-cmd-x86.break-vmread.html">&lt;x86&gt;.break-vmread</a>, 
<a href="#rm-cmd-x86.break-vmwrite.html">&lt;x86&gt;.break-vmwrite</a>, 
<a href="#rm-cmd-x86.trace-vmread.html">&lt;x86&gt;.trace-vmread</a>, 
<a href="#rm-cmd-x86.trace-vmwrite.html">&lt;x86&gt;.trace-vmwrite</a>, 
<a href="#rm-cmd-x86.break-vmread.html">&lt;x86&gt;.unbreak-vmread</a>, 
<a href="#rm-cmd-x86.break-vmwrite.html">&lt;x86&gt;.unbreak-vmwrite</a>, 
<a href="#rm-cmd-x86.trace-vmread.html">&lt;x86&gt;.untrace-vmread</a>, 
<a href="#rm-cmd-x86.trace-vmwrite.html">&lt;x86&gt;.untrace-vmwrite</a>, 
<a href="#rm-cmd-x86.break-vmread.html">break-vmread</a>, 
<a href="#rm-cmd-x86.break-vmwrite.html">break-vmwrite</a>, 
<a href="#rm-cmd-x86.trace-vmread.html">trace-vmread</a>, 
<a href="#rm-cmd-x86.trace-vmwrite.html">trace-vmwrite</a>, 
<a href="#rm-cmd-x86.break-vmread.html">unbreak-vmread</a>, 
<a href="#rm-cmd-x86.break-vmwrite.html">unbreak-vmwrite</a>, 
<a href="#rm-cmd-x86.trace-vmread.html">untrace-vmread</a>, 
<a href="#rm-cmd-x86.trace-vmwrite.html">untrace-vmwrite</a>
</section></section><section class="page" id="mod.x86-nehalem-comp.html"><h1 id="mod.x86-nehalem-comp.html:simics-core"><a href="#mod.x86-nehalem-comp.html:simics-core">Simics Core</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="mod.x86-nehalem-comp.html:classes">
<a href="#mod.x86-nehalem-comp.html:classes">Classes</a>
</h2>
<a href="#rm-class-processor_core_i7.html:processor_core_i7">processor_core_i7</a>, 
<a href="#rm-class-processor_core_i7_6c_2t.html:processor_core_i7_6c_2t">processor_core_i7_6c_2t</a>, 
<a href="#rm-class-processor_core_i7_8c_4t.html:processor_core_i7_8c_4t">processor_core_i7_8c_4t</a>, 
<a href="#rm-class-processor_core_i7_duo.html:processor_core_i7_duo">processor_core_i7_duo</a>, 
<a href="#rm-class-processor_core_i7_single.html:processor_core_i7_single">processor_core_i7_single</a>, 
<a href="#rm-class-processor_x86QSP1.html:processor_x86QSP1">processor_x86QSP1</a>, 
<a href="#rm-class-processor_x86_intel64.html:processor_x86_intel64">processor_x86_intel64</a>, 
<a href="#rm-class-processor_xeon_5500.html:processor_xeon_5500">processor_xeon_5500</a>, 
<a href="#rm-class-processor_xeon_5530.html:processor_xeon_5530">processor_xeon_5530</a>
<h2 id="mod.x86-nehalem-comp.html:commands">
<a href="#mod.x86-nehalem-comp.html:commands">Commands</a>
</h2>
<a href="#rm-cmd-create-processor-core-i7.html">create-processor-core-i7</a>, 
<a href="#rm-cmd-create-processor-core-i7-6c-2t.html">create-processor-core-i7-6c-2t</a>, 
<a href="#rm-cmd-create-processor-core-i7-8c-4t.html">create-processor-core-i7-8c-4t</a>, 
<a href="#rm-cmd-create-processor-core-i7-duo.html">create-processor-core-i7-duo</a>, 
<a href="#rm-cmd-create-processor-core-i7-single.html">create-processor-core-i7-single</a>, 
<a href="#rm-cmd-create-processor-x86-intel64.html">create-processor-x86-intel64</a>, 
<a href="#rm-cmd-create-processor-x86QSP1.html">create-processor-x86QSP1</a>, 
<a href="#rm-cmd-create-processor-xeon-5500.html">create-processor-xeon-5500</a>, 
<a href="#rm-cmd-create-processor-xeon-5530.html">create-processor-xeon-5530</a>
</section></section><section class="page" id="mod.simics.core.html"><h1 id="mod.simics.core.html:simics-core"><a href="#mod.simics.core.html:simics-core">Simics Core</a></h1>
<section class="doc-item not-numbered not-in-toc">This is Simics Core.
                It is delivered as part of Simics itself.
                It is not a separate module.
<h2 id="mod.simics.core.html:classes">
<a href="#mod.simics.core.html:classes">Classes</a>
</h2>
<h2 id="mod.simics.core.html:commands">
<a href="#mod.simics.core.html:commands">Commands</a>
</h2>
</section></section>