Item(by='jsmith45', descendants=None, kids=[25293720], score=None, time=1607022243, title=None, item_type='comment', url=None, parent=25284838, text='Since the latch is only used as a component of the flip-flip and edge sensitive logic does not care about glitches except on the clock line or any asynchronous set&#x2F;resets (which are not used in this design) I find that rather unimportant.<p>Especially because the d-flipflops found in standard cell libraries are frequently implemented as what amounts to two muxes and some inverters.<p>For a design that uses latches as stand-alone components the glitch considerations become a lot more important.')