# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/middle_memory/sim/middle_memory.v" \
"../../../../project_1.gen/sources_1/ip/weights2/sim/weights2.v" \
"../../../../project_1.gen/sources_1/ip/weights1/sim/weights1.v" \
"../../../../project_1.gen/sources_1/ip/images_mem/sim/images_mem.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
