# Reading pref.tcl
# vsim -gui . 
# Start time: 20:42:15 on Jun 17,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 20:42:15 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
do cpu_simu.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:30 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/mux2v1_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplexer
# -- Compiling architecture Behavioral of Multiplexer
# End time: 20:45:30 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:30 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/registre_PSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RegisterPSR
# -- Compiling architecture Behavioral of RegisterPSR
# End time: 20:45:30 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:30 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DataMemory
# -- Compiling architecture Behavioral of DataMemory
# End time: 20:45:30 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:30 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/register_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank
# -- Compiling architecture Behavioral of RegisterBank
# End time: 20:45:31 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:31 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/sign_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SignExtender
# -- Compiling architecture Behavioral of SignExtender
# End time: 20:45:31 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:31 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/ual_32bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL_32bits
# -- Compiling architecture behavior of UAL_32bits
# End time: 20:45:31 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:31 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture RTL of instruction_memory
# End time: 20:45:31 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:31 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/unite_de_gestion_des_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UniteGestionInstructions
# -- Compiling architecture Behavioral of UniteGestionInstructions
# -- Loading package NUMERIC_STD
# -- Loading entity instruction_memory
# End time: 20:45:31 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:31 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/unite_de_traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UniteDeTraitement
# -- Compiling architecture struct of UniteDeTraitement
# -- Loading entity Multiplexer
# -- Loading entity RegisterBank
# -- Loading entity SignExtender
# -- Loading entity UAL_32bits
# -- Loading entity DataMemory
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RegisterPSR
# End time: 20:45:31 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:31 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decoder
# -- Compiling architecture Behavioral of Decoder
# End time: 20:45:31 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:31 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CPU
# -- Compiling architecture struct of CPU
# -- Loading entity UniteDeTraitement
# -- Loading entity Decoder
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity UniteGestionInstructions
# -- Loading entity RegisterPSR
# End time: 20:45:31 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:31 on Jun 17,2024
# vcom -reportprogress 300 -93 ../cpu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU_TB
# -- Compiling architecture bench of CPU_TB
# -- Loading package NUMERIC_STD
# -- Loading entity CPU
# End time: 20:45:31 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim CPU_TB(bench) 
# Start time: 20:45:31 on Jun 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cpu_tb(bench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cpu(struct)
# Loading work.unitedetraitement(struct)
# Loading work.multiplexer(behavioral)
# Loading work.registerbank(behavioral)
# Loading work.signextender(behavioral)
# Loading work.ual_32bits(behavior)
# Loading work.datamemory(behavioral)
# Loading work.registerpsr(behavioral)
# Loading work.decoder(behavioral)
# Loading work.unitegestioninstructions(behavioral)
# Loading work.instruction_memory(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/cpu/UDT/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/cpu/UDT/Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/cpu/UDT/Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/UDT/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /cpu_tb/cpu/UDT/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /cpu_tb/cpu/UDT/memory
# ** Failure: End of simulation
#    Time: 2 us  Iteration: 0  Process: /cpu_tb/line__24 File: ../cpu_tb.vhd
# Break in Process line__24 at ../cpu_tb.vhd line 26
do cpu_interruption_simu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:47 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/mux2v1_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplexer
# -- Compiling architecture Behavioral of Multiplexer
# End time: 20:45:47 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:47 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/registre_PSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RegisterPSR
# -- Compiling architecture Behavioral of RegisterPSR
# End time: 20:45:47 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:47 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DataMemory
# -- Compiling architecture Behavioral of DataMemory
# End time: 20:45:47 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:47 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/vic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VIC
# -- Compiling architecture Behavioral of VIC
# End time: 20:45:47 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:47 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/register_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank
# -- Compiling architecture Behavioral of RegisterBank
# End time: 20:45:47 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:47 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/sign_extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SignExtender
# -- Compiling architecture Behavioral of SignExtender
# End time: 20:45:48 on Jun 17,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:48 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/ual_32bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UAL_32bits
# -- Compiling architecture behavior of UAL_32bits
# End time: 20:45:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:48 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/instruction_memory_interruptons.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory_IRQ
# -- Compiling architecture RTL of instruction_memory_IRQ
# End time: 20:45:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:48 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/unite_de_gestion_des_instructions_interruption.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UniteGestionInstructionsInterruptions
# -- Compiling architecture Behavioral of UniteGestionInstructionsInterruptions
# -- Loading entity instruction_memory_IRQ
# End time: 20:45:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:48 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/unite_de_traitement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UniteDeTraitement
# -- Compiling architecture struct of UniteDeTraitement
# -- Loading entity Multiplexer
# -- Loading entity RegisterBank
# -- Loading entity SignExtender
# -- Loading entity UAL_32bits
# -- Loading entity DataMemory
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RegisterPSR
# End time: 20:45:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:48 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/decodeur_interruption.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DecoderInterruption
# -- Compiling architecture Behavioral of DecoderInterruption
# End time: 20:45:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:48 on Jun 17,2024
# vcom -reportprogress 300 -93 ../../src/cpu_interruption.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CPUInterruption
# -- Compiling architecture struct of CPUInterruption
# -- Loading entity UniteDeTraitement
# -- Loading entity DecoderInterruption
# -- Loading entity SignExtender
# -- Loading entity UniteGestionInstructionsInterruptions
# -- Loading entity VIC
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RegisterPSR
# End time: 20:45:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:45:48 on Jun 17,2024
# vcom -reportprogress 300 -93 ../cpu_interruption_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU_INTERRUPTIONS_TB
# -- Compiling architecture bench of CPU_INTERRUPTIONS_TB
# -- Loading package NUMERIC_STD
# -- Loading entity CPUInterruption
# End time: 20:45:48 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:45:49 on Jun 17,2024, Elapsed time: 0:00:18
# Errors: 1, Warnings: 6
# vsim CPU_INTERRUPTIONS_TB(bench) 
# Start time: 20:45:49 on Jun 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cpu_interruptions_tb(bench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cpuinterruption(struct)
# Loading work.unitedetraitement(struct)
# Loading work.multiplexer(behavioral)
# Loading work.registerbank(behavioral)
# Loading work.signextender(behavioral)
# Loading work.ual_32bits(behavior)
# Loading work.datamemory(behavioral)
# Loading work.registerpsr(behavioral)
# Loading work.decoderinterruption(behavioral)
# Loading work.unitegestioninstructionsinterruptions(behavioral)
# Loading work.instruction_memory_irq(rtl)
# Loading work.vic(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_interruptions_tb/cpu/UDT/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_interruptions_tb/cpu/UDT/Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu_interruptions_tb/cpu/UDT/Registres
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /cpu_interruptions_tb/cpu/UDT/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /cpu_interruptions_tb/cpu/UDT/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /cpu_interruptions_tb/cpu/UDT/memory
# ** Failure: End of simulation
#    Time: 9010 ns  Iteration: 0  Process: /cpu_interruptions_tb/line__27 File: ../cpu_interruption_tb.vhd
# Break in Process line__27 at ../cpu_interruption_tb.vhd line 33
# End time: 20:46:12 on Jun 17,2024, Elapsed time: 0:00:23
# Errors: 1, Warnings: 6
