/*
 * cslr_srio.h
 *
 *  Created on: 20211012
 *      Author: jayden
 */

#ifndef INC_CSL_CSLR_SRIO_H_
#define INC_CSL_CSLR_SRIO_H_
#ifdef __cplusplus
extern "C" {
#endif

#include <cslr.h>
#include <tistdtypes.h>



typedef struct  {
    volatile Uint32 RAB_RPIO_CTRL;
	volatile Uint32 RAB_RPIO_STAT;
}CSL_SrioRabRpioRegs;

typedef struct  {
    volatile Uint32 RAB_APIO_CTRL;
	volatile Uint32 RAB_APIO_STAT;
}CSL_SrioRabApioRegs;

typedef struct  {
    volatile Uint32 RAB_APIO_AMAP_CTRL;
	volatile Uint32 RAB_APIO_AMAP_SIZE;
	volatile Uint32 RAB_APIO_AMAP_ABAR;
	volatile Uint32 RAB_APIO_AMAP_RBAR;
}CSL_SrioRabApioAmapRegs;

typedef struct  {
    volatile Uint32 RAB_OB_DB_CSR;
	volatile Uint32 RAB_OB_DB_INFO;
}CSL_SrioRabObDbRegs;

typedef struct  {
    volatile Uint32 CSR;
	volatile Uint8 RSVD0[28];
}CSL_SrioLaneCsrRegs;

typedef struct  {
	//0x00 PUBS Registers
    volatile Uint32 PBUSCTRL0;
	volatile Uint32 PBUSCTRL1;
	volatile Uint32 PBUSCTRL2;
	volatile Uint32 PBUSCTRL3;
	volatile Uint32 PBUSCTRL4;
	volatile Uint32 PBUSCTRL5;
	volatile Uint32 PBUSCTRL6;
	volatile Uint32 PBUSCTRL7;
	volatile Uint8 RSVD0[16];
	volatile Uint32 PBUSCTRL12;
} CSL_SrioPbusRegs;
typedef CSL_SrioPbusRegs *CSL_SrioPbusRegsOvly;

typedef struct  {
	volatile Uint8 RSVD0[12];
    volatile Uint32 PCS_LBERT_PAT_CFG;
	volatile Uint32 PCS_LBERT_CFG;
	volatile Uint32 PCS_LBERT_ECNT;
	volatile Uint8 RSVD1[1000];
}CSL_SrioPhyLaneRegs;

typedef struct  {
	//0x1_E000 Phy Registers
	CSL_SrioPhyLaneRegs PhyLaneRegs[4];
} CSL_SrioPhyRegs;
typedef CSL_SrioPhyRegs *CSL_SrioPhyRegsOvly;

typedef struct  {
	//0x2_0000 RAB Global CSR
	volatile Uint8 RSVD0[8];
	volatile Uint32 RAB_CTRL;
	volatile Uint32 RAB_RST_CTRL;
	volatile Uint8 RSVD1[32];
	volatile Uint32 RAB_APB_CSR;
	volatile Uint8 RSVD2[12];
	//0x2_0040 Interrupt CSR
	volatile Uint32 RAB_INTR_ENAB_GNRL;
	volatile Uint32 RAB_INTR_ENAB_APIO;
	volatile Uint32 RAB_INTR_ENAB_RPIO;
	volatile Uint32 RAB_INTR_ENAB_WDMA;
	volatile Uint32 RAB_INTR_ENAB_RDMA;
	volatile Uint8 RSVD3[8];
	volatile Uint32 RAB_INTR_ENAB_MISC;
	volatile Uint32 RAB_INTR_STAT_GNRL;
	volatile Uint32 RAB_INTR_STAT_APIO;
	volatile Uint32 RAB_INTR_STAT_RPIO;
	volatile Uint32 RAB_INTR_STAT_WDMA;
	volatile Uint32 RAB_INTR_STAT_RDMA;
	volatile Uint8 RSVD4[8];
	volatile Uint32 RAB_INTR_STAT_MISC;
	// Page 0x40
	//0x2_0080 RIO PIO Engine CSR
	CSL_SrioRabRpioRegs RPIO[8];
	volatile Uint8 RSVD5[64];
	//0x2_0100 RIO Address Mapping CSR
	volatile Uint32 RAB_RIO_AMAP_LUT[16];
	volatile Uint32 RAB_RIO_AMAP_IDSL;
	volatile Uint32 RAB_RIO_AMAP_BYPS;
	volatile Uint8 RSVD6[56];
	//0x2_0180 AXI PIO Engine CSR
	CSL_SrioRabApioRegs APIO[8];
	volatile Uint8 RSVD7[64];
	//0x2_0200 AXI Address Mapping CSR
	CSL_SrioRabApioAmapRegs ApioAmap[32];
	//0x2_0400 Doorbell Message CSR
	CSL_SrioRabObDbRegs ObDb[15];
	volatile Uint8 RSVD8[8];
	//0x2_0480
	volatile Uint32 RAB_IB_DB_CSR;
	volatile Uint32 RAB_IB_DB_INFO;
	volatile Uint32 RAB_IB_DB_CHK[30];
} CSL_SrioApbRab0Regs;// APB Page 64
typedef CSL_SrioApbRab0Regs *CSL_SrioApbRab0RegsOvly;

typedef struct  {
    volatile Uint32 DIDCAR;
	volatile Uint32 DICAR;
	volatile Uint32 AIDCAR;
	volatile Uint32 AICAR;
	//0x10
	volatile Uint32 PEFCAR;
	volatile Uint8 RSVD0[4];
	volatile Uint32 SOCAR;
	volatile Uint32 DOCAR;
	volatile Uint8 RSVD1[44];
	volatile Uint32 PELLCCSR;
	volatile Uint8 RSVD2[12];
	volatile Uint32 LCSBA1CSR;
	//0x60
	volatile Uint32 BDIDCSR;
	volatile Uint8 RSVD3[8];
	volatile Uint32 CTCSR;
	volatile Uint8 RSVD4[144];
	//0x100
	volatile Uint32 PMBH0;
	volatile Uint8 RSVD5[28];
	//0x120
	volatile Uint32 PLTOCCSR;
	volatile Uint32 PRTOCCSR;
	volatile Uint8 RSVD6[20];
	volatile Uint32 PGCCSR;
	//0x140
	volatile Uint32 PnLMREQCSR;
	volatile Uint32 PnLMRESPCSR;
	volatile Uint32 PnLASCSR;
	volatile Uint8 RSVD7[8];
	//0x154
	volatile Uint32 PnCCSR2;
	volatile Uint32 PnESCSR;
	volatile Uint32 PnCCSR;
	//0x160
	volatile Uint8 RSVD8[160];
	//0x200
	volatile Uint32 SLEFBHCSR;
	volatile Uint8 RSVD9[12];
	//0x210
	CSL_SrioLaneCsrRegs LaneCSR[4];
	//0x290
	volatile Uint8 RSVD10[880];
	//0x600
	volatile Uint32 ERBH;
	volatile Uint8 RSVD11[4];
	volatile Uint32 LTLEDCSR;
	volatile Uint32 LTLEECSR;
	volatile Uint8 RSVD12[4];
	volatile Uint32 LTLACCSR;
	volatile Uint32 LTLDIDCCSR;
	volatile Uint32 LTLCCCSR;
	volatile Uint8 RSVD13[32];
	//0x640
	volatile Uint32 PnEDCSR;
	volatile Uint32 PnERECSR;
	volatile Uint32 PnECACSR;
	volatile Uint32 PnPCSECCSR[4];
	volatile Uint8 RSVD14[12];
	volatile Uint32 PnERCSR;
	volatile Uint32 PnERTCSR;
}CSL_SrioApbRstdRegs;
typedef CSL_SrioApbRstdRegs *CSL_SrioApbRstdRegsOvly;

typedef struct  {
    volatile Uint32 PNR;
	volatile Uint32 LLCR;
	volatile Uint8 RSVD0[8];
	volatile Uint32 EPWISR;
	volatile Uint8 RSVD1[108];
	//0x80
	volatile Uint32 PRETCR;
	volatile Uint8 RSVD2[124];
	//0x100
	volatile Uint32 PnADIDCSR;
	volatile Uint8 RSVD3[28];
	//0x120
	volatile Uint32 PnPTAACR;
	volatile Uint8 RSVD4[12];
	//0x130
	volatile Uint32 PnIECSR;
	volatile Uint8 RSVD5[12];
	//0x140
	volatile Uint32 PnPCR;
	volatile Uint8 RSVD6[20];
	volatile Uint32 PnSLCSR;
	volatile Uint8 RSVD7[4];
	volatile Uint32 PnSLEIR;
}CSL_SrioApbGrio0Regs;
typedef CSL_SrioApbGrio0Regs *CSL_SrioApbGrio0RegsOvly;

typedef struct  {
    volatile Uint8 RSVD0[256];
	//0x100
	volatile Uint32 PnLLDMR;
	volatile Uint32 PnPLDMR;
	volatile Uint32 PnPLCTMR;
	volatile Uint32 PnLLCTMR;
	volatile Uint8 RSVD1[488];
	//0x2F8
	volatile Uint32 IPBRR1;
	volatile Uint32 IPBRR2;
	//0x300
	volatile Uint32 PORTINITOCSR;
	volatile Uint32 PORTINICNTCSR;
}CSL_SrioApbGrio1Regs;
typedef CSL_SrioApbGrio1Regs *CSL_SrioApbGrio1RegsOvly;

typedef struct  {
    //0x000 Write DMA CSR
	volatile Uint32 RAB_WDMA_CTRL;
	volatile Uint32 RAB_WDMA_ADDR;
	volatile Uint32 RAB_WDMA_STAT;
	volatile Uint32 RAB_WDMA_ADDR_EXT;
	volatile Uint8 RSVD0[112];
	//0x080 Read DMA CSR
	volatile Uint32 RAB_RDMA_CTRL;
	volatile Uint32 RAB_RDMA_ADDR;
	volatile Uint32 RAB_RDMA_STAT;
	volatile Uint32 RAB_RDMA_ADDR_EXT;
	volatile Uint8 RSVD1[112];
	//0x100 DMA Descriptor CSR
	volatile Uint32 RAB_DMA_IADDR_DESC_SEL;
	volatile Uint32 RAB_DMA_IADDR_DESC_CTRL;
	volatile Uint32 RAB_DMA_IADDR_DESC_SRC_ADDR;
	volatile Uint32 RAB_DMA_IADDR_DESC_DEST_ADDR;
	volatile Uint32 RAB_DMA_IADDR_DESC_NEXT_ADDR;
}CSL_SrioApbRab1Regs;
typedef CSL_SrioApbRab1Regs *CSL_SrioApbRab1RegsOvly;

/* PBUSCTRL0 */
#define CSL_SRIO_PBUSCTRL0_LINKRSTINTEN_MASK   	   	(0x00000001)
#define CSL_SRIO_PBUSCTRL0_LINKRSTINTEN_SHIFT      	(0x00000000)
#define CSL_SRIO_PBUSCTRL0_LINKRSTINTEN_RESETVAL   	(0x00000001)

#define CSL_SRIO_PBUSCTRL0_LINKRSTREQ_MASK   	 	(0x00000010)
#define CSL_SRIO_PBUSCTRL0_LINKRSTREQ_SHIFT       	(0x00000004)
#define CSL_SRIO_PBUSCTRL0_LINKRSTREQ_RESETVAL    	(0x00000000)

#define CSL_SRIO_PBUSCTRL0_RABINTR_MASK   	  		(0x00000020)
#define CSL_SRIO_PBUSCTRL0_RABINTR_SHIFT       		(0x00000005)
#define CSL_SRIO_PBUSCTRL0_RABINTR_RESETVAL    		(0x00000000)

#define CSL_SRIO_PBUSCTRL0_LANEMODE_MASK   	   		(0x00000700)
#define CSL_SRIO_PBUSCTRL0_LANEMODE_SHIFT       		(0x00000008)
#define CSL_SRIO_PBUSCTRL0_LANEMODE_RESETVAL    		(0x00000000)

#define CSL_SRIO_PBUSCTRL0_RATEMODE_MASK   	   		(0x00007000)
#define CSL_SRIO_PBUSCTRL0_RATEMODE_SHIFT       		(0x0000000C)
#define CSL_SRIO_PBUSCTRL0_RATEMODE_RESETVAL    		(0x00003000)

/* PBUSCTRL5 */
#define CSL_SRIO_PBUSCTRL5_START_MASK   	 			(0x00000001)
#define CSL_SRIO_PBUSCTRL5_START_SHIFT    			(0x00000000)
#define CSL_SRIO_PBUSCTRL5_START_RESETVAL 			(0x00000000)

#define CSL_SRIO_PBUSCTRL5_PHYCFGDONE_MASK 			(0x00000002)
#define CSL_SRIO_PBUSCTRL5_PHYCFGDONE_SHIFT   		(0x00000001)
#define CSL_SRIO_PBUSCTRL5_PHYCFGDONE_RESETVAL		(0x00000000)

#define CSL_SRIO_PBUSCTRL5_LANEMODE_MASK   			(0x00000070)
#define CSL_SRIO_PBUSCTRL5_LANEMODE_SHIFT    		(0x00000004)
#define CSL_SRIO_PBUSCTRL5_LANEMODE_RESETVAL 		(0x00000000)

#define CSL_SRIO_PBUSCTRL5_RATEMODE_MASK   			(0x00000700)
#define CSL_SRIO_PBUSCTRL5_RATEMODE_SHIFT    		(0x00000008)
#define CSL_SRIO_PBUSCTRL5_RATEMODE_RESETVAL 		(0x00000300)

#define CSL_SRIO_PBUSCTRL5_AUTOCFGDONE_MASK  		(0x00007000)
#define CSL_SRIO_PBUSCTRL5_AUTOCFGDONE_SHIFT   		(0x0000000C)
#define CSL_SRIO_PBUSCTRL5_AUTOCFGDONE_RESETVAL		(0x00000000)

/*RAB_APB_CSR*/

#define CSL_SRIO_RAB_APB_CSR_PAGE_MASK  		(0x1FFF0000)
#define CSL_SRIO_RAB_APB_CSR_PAGE_SHIFT   		(0x00000010)
#define CSL_SRIO_RAB_APB_CSR_PAGE_RESETVAL		(0x00000000)
#define CSL_SRIO_RAB_APB_CSR_PAGE_RSTD		(0u)
#define CSL_SRIO_RAB_APB_CSR_PAGE_GRIO0		(0x20u)
#define CSL_SRIO_RAB_APB_CSR_PAGE_GRIO1		(0x21u)
#define CSL_SRIO_RAB_APB_CSR_PAGE_RAB0		(0x40u)
#define CSL_SRIO_RAB_APB_CSR_PAGE_RAB1		(0x41u)

#define CSL_SRIO_PnESCSR_INITDONE_MASK  		(0x02000000)
#define CSL_SRIO_PnESCSR_INITDONE_SHIFT   		(0x00000019)
#define CSL_SRIO_PnESCSR_INITDONE_RESETVAL		(0x00000000)

#define CSL_SRIO_PnCCSR_CURRLINKWD_MASK  		(0x00000038)
#define CSL_SRIO_PnCCSR_CURRLINKWD_SHIFT   		(0x00000003)
#define CSL_SRIO_PnCCSR_CURRLINKWD_RESETVAL		(0x00000000)

#define CSL_SRIO_RAB_CTRL_APIOEN_MASK  		    (0x00000001)
#define CSL_SRIO_RAB_CTRL_APIOEN_SHIFT   		(0x00000000)
#define CSL_SRIO_RAB_CTRL_APIOEN_RESETVAL		(0x00000000)
#define CSL_SRIO_RAB_CTRL_APIOEN_ENABLE  		(0x00000001)
#define CSL_SRIO_RAB_CTRL_APIOEN_DISABLE   		(0x00000000)

#define CSL_SRIO_RAB_CTRL_RPIOEN_MASK  		    (0x00000002)
#define CSL_SRIO_RAB_CTRL_RPIOEN_SHIFT   		(0x00000001)
#define CSL_SRIO_RAB_CTRL_RPIOEN_RESETVAL		(0x00000000)
#define CSL_SRIO_RAB_CTRL_RPIOEN_ENABLE   		(0x00000001)
#define CSL_SRIO_RAB_CTRL_RPIOEN_DISABLE		(0x00000000)

#define CSL_SRIO_RAB_CTRL_WDMAEN_MASK  		    (0x00000004)
#define CSL_SRIO_RAB_CTRL_WDMAEN_SHIFT   		(0x00000002)
#define CSL_SRIO_RAB_CTRL_WDMAEN_RESETVAL		(0x00000000)
#define CSL_SRIO_RAB_CTRL_WDMAEN_ENABLE   		(0x00000001)
#define CSL_SRIO_RAB_CTRL_WDMAEN_DISABLE		(0x00000000)

#define CSL_SRIO_RAB_CTRL_RDMAEN_MASK  		    (0x00000008)
#define CSL_SRIO_RAB_CTRL_RDMAEN_SHIFT   		(0x00000003)
#define CSL_SRIO_RAB_CTRL_RDMAEN_RESETVAL		(0x00000000)
#define CSL_SRIO_RAB_CTRL_RDMAEN_ENABLE   		(0x00000001)
#define CSL_SRIO_RAB_CTRL_RDMAEN_DISABLE		(0x00000000)

#define CSL_SRIO_BDIDCSR_BDID_MASK  		    (0x0000FF00)
#define CSL_SRIO_BDIDCSR_BDID_SHIFT   		    (0x00000008)
#define CSL_SRIO_BDIDCSR_BDID_RESETVAL		    (0x00000000)

#define CSL_SRIO_BDIDCSR_LBDID_MASK  		    (0xFFFF0000)
#define CSL_SRIO_BDIDCSR_LBDID_SHIFT   		    (0x00000010)
#define CSL_SRIO_BDIDCSR_LBDID_RESETVAL		    (0x00000000)

#define CSL_SRIO_APIO_CTRL_PIOEN_MASK  		    (0x00000080)
#define CSL_SRIO_APIO_CTRL_PIOEN_SHIFT   		(0x00000007)
#define CSL_SRIO_APIO_CTRL_PIOEN_RESETVAL		(0x00000000)
#define CSL_SRIO_APIO_CTRL_PIOEN_ENABLE  		(0x00000001)
#define CSL_SRIO_APIO_CTRL_PIOEN_DISABLE 		(0x00000000)

#define CSL_SRIO_APIO_CTRL_MEMMAPEN_MASK  		    (0x00000040)
#define CSL_SRIO_APIO_CTRL_MEMMAPEN_SHIFT   		(0x00000006)
#define CSL_SRIO_APIO_CTRL_MEMMAPEN_RESETVAL		(0x00000000)
#define CSL_SRIO_APIO_CTRL_MEMMAPEN_ENABLE  		(0x00000001)
#define CSL_SRIO_APIO_CTRL_MEMMAPEN_DISABLE 		(0x00000000)

#define CSL_SRIO_APIO_CTRL_MAITAINMAPEN_MASK  		    (0x00000020)
#define CSL_SRIO_APIO_CTRL_MAITAINMAPEN_SHIFT   		(0x00000005)
#define CSL_SRIO_APIO_CTRL_MAITAINMAPEN_RESETVAL		(0x00000000)
#define CSL_SRIO_APIO_CTRL_MAITAINMAPEN_ENABLE  		(0x00000001)
#define CSL_SRIO_APIO_CTRL_MAITAINMAPEN_DISABLE 		(0x00000000)

#define CSL_SRIO_RPIO_CTRL_RPIOEN_MASK  		(0x00000001)
#define CSL_SRIO_RPIO_CTRL_RPIOEN_SHIFT   		(0x00000000)
#define CSL_SRIO_RPIO_CTRL_RPIOEN_RESETVAL		(0x00000000)
#define CSL_SRIO_RPIO_CTRL_RPIOEN_ENABLE  		(0x00000001)
#define CSL_SRIO_RPIO_CTRL_RPIOEN_DISABLE 		(0x00000000)

#define CSL_SRIO_RPIO_CTRL_RELAXODR_MASK  		    (0x00000002)
#define CSL_SRIO_RPIO_CTRL_RELAXODR_SHIFT   		(0x00000001)
#define CSL_SRIO_RPIO_CTRL_RELAXODR_RESETVAL		(0x00000000)
#define CSL_SRIO_RPIO_CTRL_RELAXODR_ENABLE  		(0x00000001)
#define CSL_SRIO_RPIO_CTRL_RELAXODR_DISABLE 		(0x00000000)

#define CSL_SRIO_RAB_RIO_AMAP_LUT_MAPEN_MASK  		(0x00000001)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_MAPEN_SHIFT   	(0x00000000)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_MAPEN_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_MAPEN_ENABLE      (0x00000001)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_MAPEN_DISABLE   	(0x00000000)

#define CSL_SRIO_RAB_RIO_AMAP_LUT_WINDSIZE_MASK  	(0x0000001E)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_WINDSIZE_SHIFT   	(0x00000001)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_WINDSIZE_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_WINDSIZE_SIZE1M 	    (0u)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_WINDSIZE_SIZE2M   	(1u)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_WINDSIZE_SIZE4M   	(2u)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_WINDSIZE_SIZE8M   	(3u)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_WINDSIZE_SIZE16M   	(4u)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_WINDSIZE_SIZE32M   	(5u)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_WINDSIZE_SIZE64M   	(6u)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_WINDSIZE_SIZE128M   	(7u)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_WINDSIZE_SIZE256M   	(8u)

#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_1M_MASK  	    (0xFFFFC000)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_1M_SHIFT   	    (0x0000000E)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_2M_MASK  	    (0xFFFF8000)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_2M_SHIFT   	    (0x0000000F)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_4M_MASK  	    (0xFFFF0000)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_4M_SHIFT   	    (0x00000010)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_8M_MASK  	    (0xFFFE0000)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_8M_SHIFT   	    (0x00000011)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_16M_MASK  	    (0xFFFC0000)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_16M_SHIFT   	(0x00000012)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_32M_MASK  	    (0xFFF80000)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_32M_SHIFT   	(0x00000013)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_64M_MASK  	    (0xFFF00000)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_64M_SHIFT   	(0x00000014)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_128M_MASK  	    (0xFFE00000)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_128M_SHIFT   	(0x00000015)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_256M_MASK  	    (0xFFC00000)
#define CSL_SRIO_RAB_RIO_AMAP_LUT_AXI_HIGH_ADDR_256M_SHIFT   	(0x00000016)

#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_MASK  	    (0x0000003F)
#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_SHIFT   	(0x00000000)
#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_ADDRS33E30  	(1u)
#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_IDS3E0  	    (1u)
#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_ADDRS32E29  	(2u)
#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_IDS4E1  	    (2u)
#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_ADDRS31E28  	(4u)
#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_IDS5E2  	    (4u)
#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_ADDRS30E27  	(8u)
#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_IDS6E3  	    (8u)
#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_ADDRS29E26  	(16u)
#define CSL_SRIO_RAB_RIO_AMAP_IDSL_INDEX_IDS7E4  	    (16u)

#define CSL_SRIO_RAB_RIO_AMAP_BYPS_INDSEL_MASK  	(0x00000001)
#define CSL_SRIO_RAB_RIO_AMAP_BYPS_INDSEL_SHIFT   	(0x00000000)
#define CSL_SRIO_RAB_RIO_AMAP_BYPS_INDSEL_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_RIO_AMAP_BYPS_INDSEL_ADDR  	(1u)
#define CSL_SRIO_RAB_RIO_AMAP_BYPS_INDSEL_ID  	    (0u)

#define CSL_SRIO_RAB_APIO_AMAP_CTRL_MAPEN_MASK  	(0x00000001)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_MAPEN_SHIFT   	(0x00000000)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_MAPEN_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_MAPEN_ENABLE  	(1u)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_MAPEN_DISABLE  	(0u)

#define CSL_SRIO_RAB_APIO_AMAP_CTRL_TTYPE_MASK  	(0x00000006)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_TTYPE_SHIFT   	(0x00000001)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_TTYPE_RESETVAL	(0x00000000)

#define CSL_SRIO_RAB_APIO_AMAP_CTRL_PRI_MASK  	    (0x00000018)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_PRI_SHIFT   	(0x00000003)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_PRI_RESETVAL	(0x00000000)

#define CSL_SRIO_RAB_APIO_AMAP_CTRL_XADDR_MASK  	(0x00000060)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_XADDR_SHIFT   	(0x00000005)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_XADDR_RESETVAL	(0x00000000)

#define CSL_SRIO_RAB_APIO_AMAP_CTRL_CRF_MASK  	    (0x00000080)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_CRF_SHIFT   	(0x00000007)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_CRF_RESETVAL	(0x00000000)

#define CSL_SRIO_RAB_APIO_AMAP_CTRL_DSTID_MASK  	(0xFFFF0000)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_DSTID_SHIFT   	(0x00000010)
#define CSL_SRIO_RAB_APIO_AMAP_CTRL_DSTID_RESETVAL	(0x00000000)

#define CSL_SRIO_PBUSCTRL1_KEY_MASK  	(0xFFFF0000)
#define CSL_SRIO_PBUSCTRL1_KEY_SHIFT   	(0x00000010)
#define CSL_SRIO_PBUSCTRL1_KEY_RESETVAL	(0x00000000)
#define CSL_SRIO_PBUSCTRL1_KEY_TOKEN  	(0x0000B3F1u)

#define CSL_SRIO_PBUSCTRL1_CTLS_MASK  	    (0x00000004)
#define CSL_SRIO_PBUSCTRL1_CTLS_SHIFT   	(0x00000002)
#define CSL_SRIO_PBUSCTRL1_CTLS_RESETVAL	(0x00000000)
#define CSL_SRIO_PBUSCTRL1_CTLS_ENABLE   	(0x00000001)
#define CSL_SRIO_PBUSCTRL1_CTLS_DISABLE   	(0x00000000)

#define CSL_SRIO_RAB_IB_DB_CSR_DBRECEN_MASK  	(0x00000001)
#define CSL_SRIO_RAB_IB_DB_CSR_DBRECEN_SHIFT   	(0x00000000)
#define CSL_SRIO_RAB_IB_DB_CSR_DBRECEN_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_IB_DB_CSR_DBRECEN_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_IB_DB_CSR_DBRECEN_DISABLE   (0x00000000)


#define CSL_SRIO_RAB_INTR_ENAB_GNRL_APIO_MASK  	    (0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_APIO_SHIFT   	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_APIO_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_APIO_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_APIO_DISABLE    (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_GNRL_RPIO_MASK  	    (0x00000002)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_RPIO_SHIFT   	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_RPIO_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_RPIO_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_RPIO_DISABLE   (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_GNRL_WDMA_MASK  	    (0x00000004)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_WDMA_SHIFT   	(0x00000002)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_WDMA_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_WDMA_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_WDMA_DISABLE   (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_GNRL_RDMA_MASK  	    (0x00000008)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_RDMA_SHIFT   	(0x00000003)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_RDMA_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_RDMA_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_RDMA_DISABLE   (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_GNRL_MISC_MASK  	    (0x00000040)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_MISC_SHIFT   	(0x00000006)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_MISC_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_MISC_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_MISC_DISABLE   (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_GNRL_OBDB_MASK  	    (0x80000000)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_OBDB_SHIFT   	(0x0000001F)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_OBDB_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_OBDB_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_GNRL_OBDB_DISABLE    (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_WDMA_LISTDONE_MASK  	    (0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_LISTDONE_SHIFT   	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_LISTDONE_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_LISTDONE_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_LISTDONE_DISABLE    (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_WDMA_DONE_MASK  	    (0x00000100)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_DONE_SHIFT   	(0x00000008)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_DONE_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_DONE_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_DONE_DISABLE    (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_WDMA_CANCEL_MASK  	    (0x00010000)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_CANCEL_SHIFT   	(0x00000010)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_CANCEL_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_CANCEL_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_CANCEL_DISABLE    (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_WDMA_DBERR_MASK  	(0x01000000)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_DBERR_SHIFT   	(0x00000018)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_DBERR_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_DBERR_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_WDMA_DBERR_DISABLE   (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_RDMA_LISTDONE_MASK  	    (0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_LISTDONE_SHIFT   	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_LISTDONE_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_LISTDONE_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_LISTDONE_DISABLE    (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_RDMA_DONE_MASK  	    (0x00000100)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_DONE_SHIFT   	(0x00000008)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_DONE_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_DONE_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_DONE_DISABLE    (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_RDMA_CANCEL_MASK  	    (0x00010000)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_CANCEL_SHIFT   	(0x00000010)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_CANCEL_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_CANCEL_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_CANCEL_DISABLE    (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_RDMA_DBERR_MASK  	(0x01000000)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_DBERR_SHIFT   	(0x00000018)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_DBERR_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_DBERR_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_RDMA_DBERR_DISABLE   (0x00000000)

#define CSL_SRIO_RAB_INTR_ENAB_MISC_DB_MASK  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_MISC_DB_SHIFT   	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_MISC_DB_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_INTR_ENAB_MISC_DB_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_INTR_ENAB_MISC_DB_DISABLE   (0x00000000)


#define CSL_SRIO_RAB_IB_DB_CHK_IBDBEN_MASK  		(0x00000001)
#define CSL_SRIO_RAB_IB_DB_CHK_IBDBEN_SHIFT   		(0x00000000)
#define CSL_SRIO_RAB_IB_DB_CHK_IBDBEN_RESETVAL		(0x00000000)
#define CSL_SRIO_RAB_IB_DB_CHK_IBDBEN_ENABLE  		(0x00000001)
#define CSL_SRIO_RAB_IB_DB_CHK_IBDBEN_DISABLE   	(0x00000000)

#define CSL_SRIO_RAB_IB_DB_CHK_STATUS_MASK  		(0x00000100)
#define CSL_SRIO_RAB_IB_DB_CHK_STATUS_SHIFT   		(0x00000008)
#define CSL_SRIO_RAB_IB_DB_CHK_STATUS_RESETVAL		(0x00000000)
#define CSL_SRIO_RAB_IB_DB_CHK_STATUS_CLEAR  		(0x00000001)

#define CSL_SRIO_RAB_IB_DB_CHK_INFO_MASK  		    (0xFFFF0000)
#define CSL_SRIO_RAB_IB_DB_CHK_INFO_SHIFT   		(0x00000010)
#define CSL_SRIO_RAB_IB_DB_CHK_INFO_RESETVAL		(0x00000000)

#define CSL_SRIO_RAB_OB_DB_CSR_SEND_MASK  		    (0x00000001)
#define CSL_SRIO_RAB_OB_DB_CSR_SEND_SHIFT   		(0x00000000)
#define CSL_SRIO_RAB_OB_DB_CSR_SEND_RESETVAL		(0x00000000)
#define CSL_SRIO_RAB_OB_DB_CSR_SEND_ENABLE  		(0x00000001)
#define CSL_SRIO_RAB_OB_DB_CSR_SEND_DISABLE  		(0x00000000)

#define CSL_SRIO_RAB_OB_DB_CSR_PRI_MASK  		    (0x00000030)
#define CSL_SRIO_RAB_OB_DB_CSR_PRI_SHIFT   		    (0x00000004)
#define CSL_SRIO_RAB_OB_DB_CSR_PRI_RESETVAL		    (0x00000000)

#define CSL_SRIO_RAB_OB_DB_CSR_CRF_MASK  		    (0x00000040)
#define CSL_SRIO_RAB_OB_DB_CSR_CRF_SHIFT   		    (0x00000006)
#define CSL_SRIO_RAB_OB_DB_CSR_CRF_RESETVAL		    (0x00000000)

#define CSL_SRIO_RAB_OB_DB_CSR_AUTOSEND_MASK  		    (0x00000080)
#define CSL_SRIO_RAB_OB_DB_CSR_AUTOSEND_SHIFT   		(0x00000007)
#define CSL_SRIO_RAB_OB_DB_CSR_AUTOSEND_RESETVAL		(0x00000000)
#define CSL_SRIO_RAB_OB_DB_CSR_AUTOSEND_ENABLE		    (0x00000001)
#define CSL_SRIO_RAB_OB_DB_CSR_AUTOSEND_DISABLE		    (0x00000000)

#define CSL_SRIO_RAB_OB_DB_CSR_WDMANUM_MASK  		    (0x00000700)
#define CSL_SRIO_RAB_OB_DB_CSR_WDMANUM_SHIFT   		    (0x00000008)
#define CSL_SRIO_RAB_OB_DB_CSR_WDMANUM_RESETVAL		    (0x00000000)

#define CSL_SRIO_RAB_OB_DB_CSR_DSTID_MASK  		        (0xFFFF0000)
#define CSL_SRIO_RAB_OB_DB_CSR_DSTID_SHIFT   		    (0x00000010)
#define CSL_SRIO_RAB_OB_DB_CSR_DSTID_RESETVAL		    (0x00000000)

#define CSL_SRIO_RAB_OB_DB_INFO_MASK  		        (0x0000FFFF)
#define CSL_SRIO_RAB_OB_DB_INFO_SHIFT   		    (0x00000000)
#define CSL_SRIO_RAB_OB_DB_INFO_RESETVAL		    (0x00000000)

#define CSL_SRIO_RAB_INTR_STAT_GNRL_WDMA_MASK  	    (0x00000004)
#define CSL_SRIO_RAB_INTR_STAT_GNRL_WDMA_SHIFT   	(0x00000002)
#define CSL_SRIO_RAB_INTR_STAT_GNRL_WDMA_RESETVAL	(0x00000000)

#define CSL_SRIO_RAB_INTR_STAT_GNRL_RDMA_MASK  	    (0x00000008)
#define CSL_SRIO_RAB_INTR_STAT_GNRL_RDMA_SHIFT   	(0x00000003)
#define CSL_SRIO_RAB_INTR_STAT_GNRL_RDMA_RESETVAL	(0x00000000)

#define CSL_SRIO_RAB_INTR_STAT_GNRL_MISC_MASK  	    (0x00000040)
#define CSL_SRIO_RAB_INTR_STAT_GNRL_MISC_SHIFT   	(0x00000006)
#define CSL_SRIO_RAB_INTR_STAT_GNRL_MISC_RESETVAL	(0x00000000)

#define CSL_SRIO_RAB_INTR_STAT_MISC_DB_MASK  	    (0x00000001)
#define CSL_SRIO_RAB_INTR_STAT_MISC_DB_SHIFT   	    (0x00000000)
#define CSL_SRIO_RAB_INTR_STAT_MISC_DB_RESETVAL	    (0x00000000)
#define CSL_SRIO_RAB_INTR_STAT_MISC_DB_CLEAR  	    (0x00000001)

#define CSL_SRIO_RAB_INTR_STAT_MISC_OUTDB_MASK  	    (0x00000002)
#define CSL_SRIO_RAB_INTR_STAT_MISC_OUTDB_SHIFT   	    (0x00000001)
#define CSL_SRIO_RAB_INTR_STAT_MISC_OUTDB_RESETVAL	    (0x00000000)
#define CSL_SRIO_RAB_INTR_STAT_MISC_OUTDB_CLEAR  	    (0x00000001)

#define CSL_SRIO_RAB_DMA_CTRL_START_MASK  	        (0x00000001)
#define CSL_SRIO_RAB_DMA_CTRL_START_SHIFT   	    (0x00000000)
#define CSL_SRIO_RAB_DMA_CTRL_START_RESETVAL	    (0x00000000)
#define CSL_SRIO_RAB_DMA_CTRL_START_ENABLE  	    (0x00000001)
#define CSL_SRIO_RAB_DMA_CTRL_START_DISABLE   	    (0x00000000)

#define CSL_SRIO_RAB_DMA_CTRL_PAUSE_MASK  	        (0x00000002)
#define CSL_SRIO_RAB_DMA_CTRL_PAUSE_SHIFT   	    (0x00000001)
#define CSL_SRIO_RAB_DMA_CTRL_PAUSE_RESETVAL	    (0x00000000)
#define CSL_SRIO_RAB_DMA_CTRL_PAUSE_ENABLE  	    (0x00000001)
#define CSL_SRIO_RAB_DMA_CTRL_PAUSE_DISABLE   	    (0x00000000)

#define CSL_SRIO_RAB_DMA_CTRL_LOCDESCVLD_MASK  	        (0x00000004)
#define CSL_SRIO_RAB_DMA_CTRL_LOCDESCVLD_SHIFT   	    (0x00000002)
#define CSL_SRIO_RAB_DMA_CTRL_LOCDESCVLD_RESETVAL	    (0x00000000)
#define CSL_SRIO_RAB_DMA_CTRL_LOCDESCVLD_ENABLE  	    (0x00000001)
#define CSL_SRIO_RAB_DMA_CTRL_LOCDESCVLD_DISABLE   	    (0x00000000)

#define CSL_SRIO_RAB_DMA_CTRL_PRI_MASK  	    (0x00000018)
#define CSL_SRIO_RAB_DMA_CTRL_PRI_SHIFT   	    (0x00000003)
#define CSL_SRIO_RAB_DMA_CTRL_PRI_RESETVAL	    (0x00000000)

#define CSL_SRIO_RAB_DMA_CTRL_CRF_MASK  	    (0x00000020)
#define CSL_SRIO_RAB_DMA_CTRL_CRF_SHIFT   	    (0x00000005)
#define CSL_SRIO_RAB_DMA_CTRL_CRF_RESETVAL	    (0x00000000)

#define CSL_SRIO_RAB_DMA_CTRL_ENDB_MASK  	    (0x00000040)
#define CSL_SRIO_RAB_DMA_CTRL_ENDB_SHIFT   	    (0x00000006)
#define CSL_SRIO_RAB_DMA_CTRL_ENDB_RESETVAL	    (0x00000000)
#define CSL_SRIO_RAB_DMA_CTRL_ENDB_ENABLE  	    (0x00000001)
#define CSL_SRIO_RAB_DMA_CTRL_ENDB_DISABLE   	(0x00000000)

#define CSL_SRIO_RAB_DMA_CTRL_DSTID_MASK  	    (0xFFFF0000)
#define CSL_SRIO_RAB_DMA_CTRL_DSTID_SHIFT   	(0x00000010)
#define CSL_SRIO_RAB_DMA_CTRL_DSTID_RESETVAL	(0x00000000)

#define CSL_SRIO_RAB_DMA_IADDR_DESC_SEL_WR_MASK  	    (0x00000001)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_SEL_WR_SHIFT   	    (0x00000000)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_SEL_WR_RESETVAL	    (0x00000000)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_SEL_WR_WRITE  	    (0x00000001)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_SEL_WR_READ   	    (0x00000000)

#define CSL_SRIO_RAB_DMA_IADDR_DESC_SEL_DMANUM_MASK  	(0x0000000E)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_SEL_DMANUM_SHIFT   	(0x00000001)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_SEL_DMANUM_RESETVAL	(0x00000000)

#define CSL_SRIO_RAB_DMA_IADDR_DESC_SEL_DESCNUM_MASK  	    (0x000000F0)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_SEL_DESCNUM_SHIFT   	(0x00000004)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_SEL_DESCNUM_RESETVAL	(0x00000000)

#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_DESCVLD_MASK  	    (0x00000001)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_DESCVLD_SHIFT   	(0x00000000)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_DESCVLD_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_DESCVLD_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_DESCVLD_DISABLE   	(0x00000000)

#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_NXTDESCVLD_MASK  	    (0x00000002)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_NXTDESCVLD_SHIFT   	(0x00000001)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_NXTDESCVLD_RESETVAL	(0x00000000)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_NXTDESCVLD_ENABLE  	(0x00000001)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_NXTDESCVLD_DISABLE   	(0x00000000)

#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_SIZE_MASK  	        (0x007FFFE0)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_SIZE_SHIFT   	        (0x00000005)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_SIZE_RESETVAL	        (0x00000000)

#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_DONE_MASK  	        (0x01000000)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_DONE_SHIFT   	        (0x00000018)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_DONE_RESETVAL	        (0x00000000)

#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_AXIERR_MASK  	        (0x02000000)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_AXIERR_SHIFT   	    (0x00000019)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_AXIERR_RESETVAL	    (0x00000000)

#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_RIOERR_MASK  	        (0x04000000)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_RIOERR_SHIFT   	    (0x0000001A)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_RIOERR_RESETVAL	    (0x00000000)

#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_FETCHDESCERR_MASK  	    (0x08000000)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_FETCHDESCERR_SHIFT   	    (0x0000001B)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_FETCHDESCERR_RESETVAL	    (0x00000000)

#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_UPDATEDESCERR_MASK  	    (0x10000000)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_UPDATEDESCERR_SHIFT   	    (0x0000001C)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_CTRL_UPDATEDESCERR_RESETVAL	    (0x00000000)

#define CSL_SRIO_RAB_DMA_IADDR_DESC_NEXT_ADDR_MASK  	    (0x3FFFFFFF)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_NEXT_ADDR_SHIFT   	    (0x00000000)
#define CSL_SRIO_RAB_DMA_IADDR_DESC_NEXT_ADDR_RESETVAL	    (0x00000000)

#ifdef __cplusplus
}
#endif


#endif /* INC_CSL_CSLR_SRIO_H_ */
