$date
	Mon Mar 10 15:33:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 1 ! zero $end
$var wire 32 " Y [31:0] $end
$var reg 32 # A [31:0] $end
$var reg 5 $ ALUop [4:0] $end
$var reg 32 % B [31:0] $end
$scope module uut $end
$var wire 32 & A [31:0] $end
$var wire 5 ' ALUop [4:0] $end
$var wire 32 ( B [31:0] $end
$var wire 1 ! zero $end
$var wire 32 ) sub_temp [31:0] $end
$var reg 32 * Y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110000 *
b11111111111111111111111111110000 )
b100000 (
b0 '
b10000 &
b100000 %
b0 $
b10000 #
b110000 "
0!
$end
#10000
b100000 "
b100000 *
b1 $
b1 '
b10000 %
b10000 (
b100000 )
b110000 #
b110000 &
#20000
b100 "
b100 *
b10 $
b10 '
b10 %
b10 (
b11111111111111111111111111111111 )
b1 #
b1 &
#30000
b1 "
b1 *
b11 $
b11 '
b10000 %
b10000 (
b11111111111111111111111111100000 )
b11111111111111111111111111110000 #
b11111111111111111111111111110000 &
#40000
b100 $
b100 '
b11111111111111111111111111110000 %
b11111111111111111111111111110000 (
b100000 )
b10000 #
b10000 &
#50000
b11111111 "
b11111111 *
b101 $
b101 '
b11110000 %
b11110000 (
b11111111111111111111111100011111 )
b1111 #
b1111 &
#60000
b100 "
b100 *
b110 $
b110 '
b10 %
b10 (
b1110 )
b10000 #
b10000 &
#70000
b11100000000000000000000000000000 "
b11100000000000000000000000000000 *
b111 $
b111 '
b1111111111111111111111111111110 )
b10000000000000000000000000000000 #
b10000000000000000000000000000000 &
#80000
b111100001111000011110000 "
b111100001111000011110000 *
b1000 $
b1000 '
b111100000000000011110000 %
b111100000000000011110000 (
b11111111000100001111000000000000 )
b1111000011110000 #
b1111000011110000 &
#90000
b11110000 "
b11110000 *
b1001 $
b1001 '
#100000
1!
b0 "
b0 *
b1 $
b1 '
b10000 %
b10000 (
b0 )
b10000 #
b10000 &
#110000
