<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/vector/AMD64VectorUnary.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../../style.css" />
  </head>
  <body>
    <pre>
  1 /*
  2  * Copyright (c) 2013, 2019, Oracle and/or its affiliates. All rights reserved.
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  */
 23 
 24 
 25 package org.graalvm.compiler.lir.amd64.vector;
 26 
 27 import static jdk.vm.ci.code.ValueUtil.asRegister;
 28 import static jdk.vm.ci.code.ValueUtil.isRegister;
 29 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.COMPOSITE;
 30 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.CONST;
 31 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.REG;
 32 import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.STACK;
 33 import static org.graalvm.compiler.lir.LIRValueUtil.asConstant;
 34 import static org.graalvm.compiler.lir.LIRValueUtil.isConstantValue;
 35 
 36 import org.graalvm.compiler.asm.amd64.AMD64Address;
 37 import org.graalvm.compiler.asm.amd64.AMD64Assembler.VexRMOp;
 38 import org.graalvm.compiler.asm.amd64.AMD64Assembler.VexRVMOp;
 39 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
 40 import org.graalvm.compiler.asm.amd64.AVXKind;
 41 import org.graalvm.compiler.lir.LIRFrameState;
 42 import org.graalvm.compiler.lir.LIRInstructionClass;
 43 import org.graalvm.compiler.lir.Opcode;
 44 import org.graalvm.compiler.lir.amd64.AMD64AddressValue;
 45 import org.graalvm.compiler.lir.amd64.AMD64LIRInstruction;
 46 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
 47 
 48 import jdk.vm.ci.meta.AllocatableValue;
 49 import jdk.vm.ci.meta.Value;
 50 
 51 public class AMD64VectorUnary {
 52 
 53     public static final class AVXUnaryOp extends AMD64VectorInstruction {
 54         public static final LIRInstructionClass&lt;AVXUnaryOp&gt; TYPE = LIRInstructionClass.create(AVXUnaryOp.class);
 55 
 56         @Opcode private final VexRMOp opcode;
 57 
 58         @Def({REG}) protected AllocatableValue result;
 59         @Use({REG, STACK}) protected AllocatableValue input;
 60 
 61         public AVXUnaryOp(VexRMOp opcode, AVXKind.AVXSize size, AllocatableValue result, AllocatableValue input) {
 62             super(TYPE, size);
 63             this.opcode = opcode;
 64             this.result = result;
 65             this.input = input;
 66         }
 67 
 68         @Override
 69         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
 70             if (isRegister(input)) {
 71                 opcode.emit(masm, size, asRegister(result), asRegister(input));
 72             } else {
 73                 opcode.emit(masm, size, asRegister(result), (AMD64Address) crb.asAddress(input));
 74             }
 75         }
 76     }
 77 
 78     public static final class AVXUnaryMemoryOp extends AMD64VectorInstruction {
 79         public static final LIRInstructionClass&lt;AVXUnaryMemoryOp&gt; TYPE = LIRInstructionClass.create(AVXUnaryMemoryOp.class);
 80 
 81         @Opcode private final VexRMOp opcode;
 82 
 83         @Def({REG}) protected AllocatableValue result;
 84         @Use({COMPOSITE}) protected AMD64AddressValue input;
 85         @State protected LIRFrameState state;
 86 
 87         public AVXUnaryMemoryOp(VexRMOp opcode, AVXKind.AVXSize size, AllocatableValue result, AMD64AddressValue input, LIRFrameState state) {
 88             super(TYPE, size);
 89             this.opcode = opcode;
 90             this.result = result;
 91             this.input = input;
 92             this.state = state;
 93         }
 94 
 95         @Override
 96         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
 97             if (state != null) {
 98                 crb.recordImplicitException(masm.position(), state);
 99             }
100             opcode.emit(masm, size, asRegister(result), input.toAddress());
101         }
102     }
103 
104     public static final class AVXBroadcastOp extends AMD64VectorInstruction {
105         public static final LIRInstructionClass&lt;AVXBroadcastOp&gt; TYPE = LIRInstructionClass.create(AVXBroadcastOp.class);
106 
107         @Opcode private final VexRMOp opcode;
108 
109         @Def({REG}) protected AllocatableValue result;
110         @Use({REG, STACK, CONST}) protected Value input;
111 
112         public AVXBroadcastOp(VexRMOp opcode, AVXKind.AVXSize size, AllocatableValue result, Value input) {
113             super(TYPE, size);
114             this.opcode = opcode;
115             this.result = result;
116             this.input = input;
117         }
118 
119         @Override
120         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
121             if (isRegister(input)) {
122                 opcode.emit(masm, size, asRegister(result), asRegister(input));
123             } else if (isConstantValue(input)) {
124                 int align = input.getPlatformKind().getSizeInBytes();
125                 AMD64Address address = (AMD64Address) crb.recordDataReferenceInCode(asConstant(input), align);
126                 opcode.emit(masm, size, asRegister(result), address);
127             } else {
128                 opcode.emit(masm, size, asRegister(result), (AMD64Address) crb.asAddress(input));
129             }
130         }
131     }
132 
133     public static final class AVXConvertMemoryOp extends AMD64VectorInstruction {
134         public static final LIRInstructionClass&lt;AVXConvertMemoryOp&gt; TYPE = LIRInstructionClass.create(AVXConvertMemoryOp.class);
135 
136         @Opcode private final VexRVMOp opcode;
137 
138         @Def({REG}) protected AllocatableValue result;
139         @Use({COMPOSITE}) protected AMD64AddressValue input;
140         @State protected LIRFrameState state;
141 
142         public AVXConvertMemoryOp(VexRVMOp opcode, AVXKind.AVXSize size, AllocatableValue result, AMD64AddressValue input, LIRFrameState state) {
143             super(TYPE, size);
144             this.opcode = opcode;
145             this.result = result;
146             this.input = input;
147             this.state = state;
148         }
149 
150         @Override
151         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
152             if (state != null) {
153                 crb.recordImplicitException(masm.position(), state);
154             }
155             opcode.emit(masm, size, asRegister(result), asRegister(result), input.toAddress());
156         }
157     }
158 
159     public static final class AVXConvertOp extends AMD64LIRInstruction {
160         public static final LIRInstructionClass&lt;AVXConvertOp&gt; TYPE = LIRInstructionClass.create(AVXConvertOp.class);
161 
162         @Opcode private final VexRVMOp opcode;
163         @Def({REG}) protected AllocatableValue result;
164         @Use({REG, STACK}) protected AllocatableValue input;
165 
166         public AVXConvertOp(VexRVMOp opcode, AllocatableValue result, AllocatableValue input) {
167             super(TYPE);
168             this.opcode = opcode;
169             this.result = result;
170             this.input = input;
171         }
172 
173         @Override
174         public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
175             // Note that we assume only XMM-size instructions are emitted here. Loosening this
176             // restriction would require informing AMD64HotSpotReturnOp when emitting vzeroupper.
177             if (isRegister(input)) {
178                 if (!asRegister(input).equals(asRegister(result))) {
179                     // clear result register to avoid unnecessary dependency
180                     VexRVMOp.VXORPD.emit(masm, AVXKind.AVXSize.XMM, asRegister(result), asRegister(result), asRegister(result));
181                 }
182                 opcode.emit(masm, AVXKind.AVXSize.XMM, asRegister(result), asRegister(result), asRegister(input));
183             } else {
184                 VexRVMOp.VXORPD.emit(masm, AVXKind.AVXSize.XMM, asRegister(result), asRegister(result), asRegister(result));
185                 opcode.emit(masm, AVXKind.AVXSize.XMM, asRegister(result), asRegister(result), (AMD64Address) crb.asAddress(input));
186             }
187         }
188     }
189 }
    </pre>
  </body>
</html>