module FSM_Moore (
input clk, reset, input [1:0]in, 
output reg [2:0] out, 
output wire [1:0] w_state);//отладочный порт

	parameter A0=2'b00, A1=2'b01, A2=2'b10, A3=2'b11;
	parameter S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
	parameter Y0=3'b001, Y1=3'b010, Y2=3'b100;
	reg [1:0] state;
	assign w_state = state;//для отладки
	

	always @ (state)
	begin
			case (state) 
				S0: out = Y2;
				S1: out = Y1;
				S2: out = Y0;
				S3: out = Y2;
			endcase
	end
	
	always @ (posedge clk or posedge reset) begin // переходы
	if (reset)
		state <= A0;
	else
		case (state) 
			S0: begin
						case (in)
							A0: state <= S0;
							A1: state <= S1;
							A2: state <= S2;
						endcase
					end
				S1: begin
						case (in)
							A0: state <= S2;
							A1: state <= S2;
							A2: state <= S2;
						endcase
					end
			S2: begin
						case (in)
							A0: state <= S2;
							A1: state <= S1;
							A2: state <= S0;
						endcase
					end
		endcase
	end

endmodule