Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May  2 17:11:26 2022
| Host         : Brayan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.097        0.000                      0                   37        0.249        0.000                      0                   37       10.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_in1_0                        {0.000 15.000}     30.000          33.333          
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}     100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                         10.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       95.097        0.000                      0                   37        0.249        0.000                      0                   37       49.500        0.000                       0                    26  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   27.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       30.000      70.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       95.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.097ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.198ns (25.434%)  route 3.512ns (74.566%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 98.745 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.397ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.752    -0.607    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.419    -0.188 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          1.127     0.940    design_1_i/UART_RX_0/U0/r_Clk_Count[1]
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.299     1.239 f  design_1_i/UART_RX_0/U0/r_RX_DV_i_2/O
                         net (fo=6, routed)           0.890     2.129    design_1_i/UART_RX_0/U0/r_RX_DV_i_2_n_0
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.153     2.282 r  design_1_i/UART_RX_0/U0/r_RX_Byte[7]_i_2/O
                         net (fo=12, routed)          1.495     3.777    design_1_i/UART_RX_0/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.327     4.104 r  design_1_i/UART_RX_0/U0/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     4.104    design_1_i/UART_RX_0/U0/r_RX_Byte[3]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.577    98.745    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X43Y40         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[3]/C
                         clock pessimism              0.626    99.371    
                         clock uncertainty           -0.202    99.170    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.031    99.201    design_1_i/UART_RX_0/U0/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         99.201    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                 95.097    

Slack (MET) :             95.345ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.198ns (26.858%)  route 3.262ns (73.142%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 98.745 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.397ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.752    -0.607    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.419    -0.188 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          1.127     0.940    design_1_i/UART_RX_0/U0/r_Clk_Count[1]
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.299     1.239 f  design_1_i/UART_RX_0/U0/r_RX_DV_i_2/O
                         net (fo=6, routed)           0.890     2.129    design_1_i/UART_RX_0/U0/r_RX_DV_i_2_n_0
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.153     2.282 r  design_1_i/UART_RX_0/U0/r_RX_Byte[7]_i_2/O
                         net (fo=12, routed)          1.245     3.527    design_1_i/UART_RX_0/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.327     3.854 r  design_1_i/UART_RX_0/U0/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     3.854    design_1_i/UART_RX_0/U0/r_RX_Byte[0]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.577    98.745    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X43Y40         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[0]/C
                         clock pessimism              0.626    99.371    
                         clock uncertainty           -0.202    99.170    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.029    99.199    design_1_i/UART_RX_0/U0/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         99.199    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                 95.345    

Slack (MET) :             95.349ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.198ns (26.870%)  route 3.260ns (73.130%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 98.745 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.397ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.752    -0.607    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.419    -0.188 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          1.127     0.940    design_1_i/UART_RX_0/U0/r_Clk_Count[1]
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.299     1.239 f  design_1_i/UART_RX_0/U0/r_RX_DV_i_2/O
                         net (fo=6, routed)           0.890     2.129    design_1_i/UART_RX_0/U0/r_RX_DV_i_2_n_0
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.153     2.282 r  design_1_i/UART_RX_0/U0/r_RX_Byte[7]_i_2/O
                         net (fo=12, routed)          1.243     3.525    design_1_i/UART_RX_0/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.327     3.852 r  design_1_i/UART_RX_0/U0/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     3.852    design_1_i/UART_RX_0/U0/r_RX_Byte[1]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.577    98.745    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X43Y40         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[1]/C
                         clock pessimism              0.626    99.371    
                         clock uncertainty           -0.202    99.170    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.031    99.201    design_1_i/UART_RX_0/U0/r_RX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         99.201    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 95.349    

Slack (MET) :             95.504ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.198ns (27.850%)  route 3.104ns (72.150%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 98.745 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.397ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.752    -0.607    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.419    -0.188 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          1.127     0.940    design_1_i/UART_RX_0/U0/r_Clk_Count[1]
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.299     1.239 f  design_1_i/UART_RX_0/U0/r_RX_DV_i_2/O
                         net (fo=6, routed)           0.890     2.129    design_1_i/UART_RX_0/U0/r_RX_DV_i_2_n_0
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.153     2.282 r  design_1_i/UART_RX_0/U0/r_RX_Byte[7]_i_2/O
                         net (fo=12, routed)          1.086     3.368    design_1_i/UART_RX_0/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.327     3.695 r  design_1_i/UART_RX_0/U0/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     3.695    design_1_i/UART_RX_0/U0/r_RX_Byte[6]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.577    98.745    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X43Y39         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[6]/C
                         clock pessimism              0.626    99.371    
                         clock uncertainty           -0.202    99.170    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)        0.029    99.199    design_1_i/UART_RX_0/U0/r_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         99.199    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                 95.504    

Slack (MET) :             95.668ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.963ns (26.018%)  route 2.738ns (73.982%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 98.742 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.397ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.752    -0.607    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.419    -0.188 f  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=9, routed)           0.855     0.667    design_1_i/UART_RX_0/U0/r_Clk_Count[3]
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.296     0.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_7/O
                         net (fo=1, routed)           0.497     1.461    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_7_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     1.585 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.847     2.432    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.556 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=7, routed)           0.539     3.095    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.574    98.742    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
                         clock pessimism              0.651    99.393    
                         clock uncertainty           -0.202    99.192    
    SLICE_X41Y36         FDSE (Setup_fdse_C_S)       -0.429    98.763    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.763    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                 95.668    

Slack (MET) :             95.668ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.963ns (26.018%)  route 2.738ns (73.982%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 98.742 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.397ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.752    -0.607    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.419    -0.188 f  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=9, routed)           0.855     0.667    design_1_i/UART_RX_0/U0/r_Clk_Count[3]
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.296     0.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_7/O
                         net (fo=1, routed)           0.497     1.461    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_7_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     1.585 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.847     2.432    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.556 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=7, routed)           0.539     3.095    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.574    98.742    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
                         clock pessimism              0.651    99.393    
                         clock uncertainty           -0.202    99.192    
    SLICE_X41Y36         FDSE (Setup_fdse_C_S)       -0.429    98.763    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.763    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                 95.668    

Slack (MET) :             95.668ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.963ns (26.018%)  route 2.738ns (73.982%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 98.742 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.397ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.752    -0.607    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.419    -0.188 f  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=9, routed)           0.855     0.667    design_1_i/UART_RX_0/U0/r_Clk_Count[3]
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.296     0.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_7/O
                         net (fo=1, routed)           0.497     1.461    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_7_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     1.585 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.847     2.432    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.556 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=7, routed)           0.539     3.095    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.574    98.742    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
                         clock pessimism              0.651    99.393    
                         clock uncertainty           -0.202    99.192    
    SLICE_X41Y36         FDSE (Setup_fdse_C_S)       -0.429    98.763    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.763    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                 95.668    

Slack (MET) :             95.668ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.963ns (26.018%)  route 2.738ns (73.982%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 98.742 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.397ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.752    -0.607    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.419    -0.188 f  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=9, routed)           0.855     0.667    design_1_i/UART_RX_0/U0/r_Clk_Count[3]
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.296     0.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_7/O
                         net (fo=1, routed)           0.497     1.461    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_7_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     1.585 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.847     2.432    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.556 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=7, routed)           0.539     3.095    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.574    98.742    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.651    99.393    
                         clock uncertainty           -0.202    99.192    
    SLICE_X41Y36         FDSE (Setup_fdse_C_S)       -0.429    98.763    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         98.763    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                 95.668    

Slack (MET) :             95.668ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.963ns (26.018%)  route 2.738ns (73.982%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 98.742 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.397ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.752    -0.607    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.419    -0.188 f  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=9, routed)           0.855     0.667    design_1_i/UART_RX_0/U0/r_Clk_Count[3]
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.296     0.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_7/O
                         net (fo=1, routed)           0.497     1.461    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_7_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     1.585 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.847     2.432    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.556 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=7, routed)           0.539     3.095    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.574    98.742    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.651    99.393    
                         clock uncertainty           -0.202    99.192    
    SLICE_X41Y36         FDSE (Setup_fdse_C_S)       -0.429    98.763    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         98.763    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                 95.668    

Slack (MET) :             95.668ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.963ns (26.018%)  route 2.738ns (73.982%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 98.742 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.397ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.752    -0.607    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.419    -0.188 f  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/Q
                         net (fo=9, routed)           0.855     0.667    design_1_i/UART_RX_0/U0/r_Clk_Count[3]
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.296     0.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_7/O
                         net (fo=1, routed)           0.497     1.461    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_7_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124     1.585 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.847     2.432    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.556 r  design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=7, routed)           0.539     3.095    design_1_i/UART_RX_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.574    98.742    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.651    99.393    
                         clock uncertainty           -0.202    99.192    
    SLICE_X41Y36         FDSE (Setup_fdse_C_S)       -0.429    98.763    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         98.763    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                 95.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/U0/r_RX_Data_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_RX_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.469    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X40Y39         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Data_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/UART_RX_0/U0/r_RX_Data_R_reg/Q
                         net (fo=1, routed)           0.174    -0.154    design_1_i/UART_RX_0/U0/r_RX_Data_R
    SLICE_X40Y39         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -0.702    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X40Y39         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Data_reg/C
                         clock pessimism              0.233    -0.469    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.066    -0.403    design_1_i/UART_RX_0/U0/r_RX_Data_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.443%)  route 0.156ns (45.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.471    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.330 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/Q
                         net (fo=7, routed)           0.156    -0.174    design_1_i/UART_RX_0/U0/r_Clk_Count[5]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  design_1_i/UART_RX_0/U0/r_Clk_Count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    design_1_i/UART_RX_0/U0/r_Clk_Count[5]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.858    -0.705    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.234    -0.471    
    SLICE_X41Y36         FDSE (Hold_fdse_C_D)         0.092    -0.379    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/U0/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.469    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X43Y39         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.168    -0.160    design_1_i/UART_RX_0/U0/o_RX_Byte[6]
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.115 r  design_1_i/UART_RX_0/U0/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    design_1_i/UART_RX_0/U0/r_RX_Byte[6]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -0.702    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X43Y39         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[6]/C
                         clock pessimism              0.233    -0.469    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.091    -0.378    design_1_i/UART_RX_0/U0/r_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/U0/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.468    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X43Y40         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.170    -0.156    design_1_i/UART_RX_0/U0/o_RX_Byte[0]
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.045    -0.111 r  design_1_i/UART_RX_0/U0/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    design_1_i/UART_RX_0/U0/r_RX_Byte[0]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.862    -0.701    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X43Y40         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[0]/C
                         clock pessimism              0.233    -0.468    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.091    -0.377    design_1_i/UART_RX_0/U0/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.995%)  route 0.191ns (51.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.471    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.330 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.139    design_1_i/UART_RX_0/U0/r_Clk_Count[0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.042    -0.097 r  design_1_i/UART_RX_0/U0/r_Clk_Count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    design_1_i/UART_RX_0/U0/r_Clk_Count[1]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.858    -0.705    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
                         clock pessimism              0.234    -0.471    
    SLICE_X41Y36         FDSE (Hold_fdse_C_D)         0.107    -0.364    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.870%)  route 0.193ns (51.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.590    -0.471    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.330 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=9, routed)           0.193    -0.137    design_1_i/UART_RX_0/U0/r_Clk_Count[0]
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.043    -0.094 r  design_1_i/UART_RX_0/U0/r_Clk_Count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    design_1_i/UART_RX_0/U0/r_Clk_Count[3]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.858    -0.705    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.234    -0.471    
    SLICE_X41Y36         FDSE (Hold_fdse_C_D)         0.107    -0.364    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.187ns (44.904%)  route 0.229ns (55.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.469    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X40Y38         FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/Q
                         net (fo=11, routed)          0.229    -0.098    design_1_i/UART_RX_0/U0/r_SM_Main_reg_n_0_[0]
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.046    -0.052 r  design_1_i/UART_RX_0/U0/r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    design_1_i/UART_RX_0/U0/r_SM_Main[2]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.859    -0.704    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X42Y37         FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[2]/C
                         clock pessimism              0.249    -0.455    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.131    -0.324    design_1_i/UART_RX_0/U0/r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.841%)  route 0.195ns (51.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.470    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X40Y37         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/Q
                         net (fo=12, routed)          0.195    -0.134    design_1_i/UART_RX_0/U0/r_Bit_Index_reg_n_0_[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I2_O)        0.045    -0.089 r  design_1_i/UART_RX_0/U0/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    design_1_i/UART_RX_0/U0/r_Bit_Index[1]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -0.702    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y38         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.092    -0.361    design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.969%)  route 0.194ns (51.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.591    -0.470    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X40Y37         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/Q
                         net (fo=12, routed)          0.194    -0.135    design_1_i/UART_RX_0/U0/r_Bit_Index_reg_n_0_[0]
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.090 r  design_1_i/UART_RX_0/U0/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    design_1_i/UART_RX_0/U0/r_Bit_Index[2]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.861    -0.702    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y38         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.091    -0.362    design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.572%)  route 0.197ns (51.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.469    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X41Y38         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.197    -0.131    design_1_i/UART_RX_0/U0/r_Bit_Index_reg_n_0_[2]
    SLICE_X43Y37         LUT6 (Prop_lut6_I2_O)        0.045    -0.086 r  design_1_i/UART_RX_0/U0/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    design_1_i/UART_RX_0/U0/r_RX_Byte[5]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.859    -0.704    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X43Y37         FDRE                                         r  design_1_i/UART_RX_0/U0/r_RX_Byte_reg[5]/C
                         clock pessimism              0.249    -0.455    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092    -0.363    design_1_i/UART_RX_0/U0/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y37     design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y38     design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y38     design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X41Y36     design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X41Y36     design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X41Y36     design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X41Y36     design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X41Y36     design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y37     design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X41Y37     design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y37     design_1_i/UART_RX_0/U0/r_RX_Byte_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y37     design_1_i/UART_RX_0/U0/r_RX_Byte_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y37     design_1_i/UART_RX_0/U0/r_RX_Byte_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y37     design_1_i/UART_RX_0/U0/r_RX_DV_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y37     design_1_i/UART_RX_0/U0/r_SM_Main_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y37     design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y38     design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y38     design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y38     design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y38     design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X41Y36     design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X41Y36     design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X41Y36     design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X41Y36     design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X41Y36     design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X41Y36     design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y40     design_1_i/UART_RX_0/U0/r_RX_Byte_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y40     design_1_i/UART_RX_0/U0/r_RX_Byte_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



