<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="AD_inst1/ad_reg2[13]"/>
        <net name="AD_inst1/ad_reg2[12]"/>
        <net name="AD_inst1/ad_reg2[11]"/>
        <net name="AD_inst1/ad_reg2[10]"/>
        <net name="AD_inst1/ad_reg2[9]"/>
        <net name="AD_inst1/ad_reg2[8]"/>
        <net name="AD_inst1/ad_reg2[7]"/>
        <net name="AD_inst1/ad_reg2[6]"/>
        <net name="AD_inst1/ad_reg2[5]"/>
        <net name="AD_inst1/ad_reg2[4]"/>
        <net name="AD_inst1/ad_reg2[3]"/>
        <net name="AD_inst1/ad_reg2[2]"/>
        <net name="AD_inst1/ad_reg2[1]"/>
        <net name="AD_inst1/ad_reg2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="FIFO_Control_inst3/data_uart_1[2]"/>
        <net name="FIFO_Control_inst3/data_uart_1[1]"/>
        <net name="FIFO_Control_inst3/data_uart_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="FIFO_Control_inst3/data_uart_2[10]"/>
        <net name="FIFO_Control_inst3/data_uart_2[9]"/>
        <net name="FIFO_Control_inst3/data_uart_2[8]"/>
        <net name="FIFO_Control_inst3/data_uart_2[7]"/>
        <net name="FIFO_Control_inst3/data_uart_2[6]"/>
        <net name="FIFO_Control_inst3/data_uart_2[5]"/>
        <net name="FIFO_Control_inst3/data_uart_2[4]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="10"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="FIFO_Control_inst3/data_uart_3[18]"/>
        <net name="FIFO_Control_inst3/data_uart_3[17]"/>
        <net name="FIFO_Control_inst3/data_uart_3[16]"/>
        <net name="FIFO_Control_inst3/data_uart_3[15]"/>
        <net name="FIFO_Control_inst3/data_uart_3[14]"/>
        <net name="FIFO_Control_inst3/data_uart_3[13]"/>
        <net name="FIFO_Control_inst3/data_uart_3[12]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="17"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="FIFO_Control_inst3/data_uart_4[26]"/>
        <net name="FIFO_Control_inst3/data_uart_4[25]"/>
        <net name="FIFO_Control_inst3/data_uart_4[24]"/>
        <net name="FIFO_Control_inst3/data_uart_4[23]"/>
        <net name="FIFO_Control_inst3/data_uart_4[22]"/>
        <net name="FIFO_Control_inst3/data_uart_4[21]"/>
        <net name="FIFO_Control_inst3/data_uart_4[20]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="24"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="FIFO_Control_inst3/data_uart[31]"/>
        <net name="FIFO_Control_inst3/data_uart[30]"/>
        <net name="FIFO_Control_inst3/data_uart[29]"/>
        <net name="FIFO_Control_inst3/data_uart[28]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
