module PipelineCPU (
    input clk,
    input start,
    output signed [31:0] r [0:31]
);

// When input start is zero, cpu should reset
// When input start is high, cpu start running

// The rst signal is active low, which means the module will reset if the rst signal is zero.
// And you should follow this design.

// TODO: connect wire to realize SingleCycleCPU
// The following provides simple template,
// you can modify it as you wish except I/O pin and register module

wire [31:0] pc_mux_out, pc_out, pc_plus4, ins_out, writeData, readData1, readData2, imm, imm_shift, adder2_sum, ALUmux_out, memRead_out, ALUOut;
wire [3:0] ALUCtrl;
wire [1:0] memtoReg, ALUOp, PCSel;
wire Brlt, Breq, memRead, memWrite, ALUSrc, regWrite, zero;

// new wire for pipeline cpu
wire [31:0] reg1_pc_o, reg1_pc_4_o, reg1_inst_out, reg2_pc_4, reg2_pc, reg2_rd1, reg2_rd2, reg2_imm, reg3_pc_4, reg3_ALUResult, reg3_rd2, reg4_pc_4, reg4_ALUResult, reg4_readDataResult;
wire [4:0] reg2_writeReg, reg3_writeReg, reg4_writeReg;
wire [1:0] reg2_mem_to_reg, reg2_ALUop, reg3_mem_to_reg, reg4_mem_to_reg;
wire [2:0] reg2_funct3;
wire reg2_memWrite, reg2_memRead, reg2_ALUSrc, reg2_regWrite, reg2_funct7, isU, reg2_isU, reg3_memWrite, reg3_memRead, reg3_regWrite, reg4_regWrite; 

PC m_PC(
    .clk(clk),
    .rst(start),
    .pc_i(pc_mux_out),
    .pc_o(pc_out)
);
Adder m_Adder_1(
    .a(pc_out),
    .b(4),
    .sum(pc_plus4)
);
InstructionMemory m_InstMem(
    .readAddr(pc_out),
    .inst(ins_out)
);
IF_ID_Reg IF_ID_reg(
    .clk(clk),
    .rst(start),
    .pc_i(pc_out),
    .pc_4_i(pc_plus4),
    .inst_i(ins_out),
    .pc_o(reg1_pc_o),
    .pc_4_o(reg1_pc_4_o),
    .inst_o(reg1_inst_out)
);
Control m_Control(
    .opcode(reg1_inst_out[6:0]),
    .funct3(reg1_inst_out[14:12]),
    .BrEq(Breq),
    .BrLT(Brlt),
    .memRead(memRead),
    .memtoReg(memtoReg),
    .ALUOp(ALUOp),
    .memWrite(memWrite),
    .ALUSrc(ALUSrc),
    .isUtype(isU),
    .regWrite(regWrite),
    .PCSel(PCSel)
);
ID_EX_Reg ID_EX_reg(
    .clk(clk),
    .rst(start),
    .mem_to_reg_i(memtoReg),
    .ALUop_i(ALUOp),
    .memWrite_i(memWrite),
    .memRead_i(memRead),
    .ALUSrc_i(ALUSrc),
    .regWrite_i(regWrite),
    .isU_i(isU),
    .funct7_i(reg1_inst_out[30]),
    .funct3_i(reg1_inst_out[14:12]),
    .pc_i(reg1_pc_o),
    .pc_4_i(reg1_pc_4_o),
    .writeReg_i(reg1_inst_out[11:7]),
    .rd1_i(readData1),
    .rd2_i(readData2),
    .imm_i(imm),
    .mem_to_reg_o(reg2_mem_to_reg),
    .ALUop_o(reg2_ALUop),
    .memWrite_o(reg2_memWrite),
    .memRead_o(reg2_memRead),
    .ALUSrc_o(reg2_ALUSrc),
    .regWrite_o(reg2_regWrite),
    .isU_o(reg2_isU),
    .funct7_o(reg2_funct7),
    .funct3_o(reg2_funct3),
    .pc_4_o(reg2_pc_4),
    .pc_o(reg2_pc),
    .writeReg_o(reg2_writeReg),
    .rd1_o(reg2_rd1),
    .rd2_o(reg2_rd2),
    .imm_o(reg2_imm)
);

// For Student:
// Do not change the Register instance name!
// Or you will fail validation.

Register m_Register(
    .clk(clk),
    .rst(start),
    .regWrite(reg4_regWrite),
    .readReg1(reg1_inst_out[19:15]),
    .readReg2(reg1_inst_out[24:20]),
    .writeReg(reg4_writeReg),
    .writeData(writeData),
    .readData1(readData1),
    .readData2(readData2)
);

// ======= for validation =======
// == Dont change this section ==
assign r = m_Register.regs;
// ======= for vaildation =======

BranchComp m_BranchComp(
    .A(readData1),
    .B(readData2),
    .BrEq(Breq),
    .BrLT(Brlt)
);

ImmGen m_ImmGen(
    .inst(reg1_inst_out),
    .imm(imm)
);

ShiftLeftOne m_ShiftLeftOne(
    .i(imm),
    .o(imm_shift)
);
Adder m_Adder_2(
    .a(reg1_pc_o),
    .b(imm),
    .sum(adder2_sum)
);
Mux3to1 #(.size(32)) m_Mux_PC(
    .sel(PCSel),
    .s0(pc_plus4),
    .s1(adder2_sum),
    .s2(ALUOut),
    .out(pc_mux_out)
);


Mux2to1 #(.size(32)) m_Mux_ALU(
    .sel(reg2_ALUSrc),
    .s0(reg2_rd2),
    .s1(reg2_imm),
    .out(ALUmux_out)
);

ALUCtrl m_ALUCtrl(
    .ALUOp(reg2_ALUop),
    
    .funct7(reg2_funct7),
    .funct3(reg2_funct3),
    .ALUCtl(ALUCtrl)
);

ALU m_ALU(
    .ALUctl(ALUCtrl),
    .pc(reg2_pc),
    .isUtype(reg2_isU),
    .A(reg2_rd1),
    .B(ALUmux_out),
    .ALUOut(ALUOut),
    .zero(zero)
);

EX_MEM_Reg EX_MEM_reg(
    .clk(clk),
    .rst(start),
    .mem_to_reg_i(reg2_mem_to_reg),
    .memWrite_i(reg2_memWrite),
    .memRead_i(reg2_memRead),
    .regWrite_i(reg2_regWrite),
    .pc_4_i(reg2_pc_4),
    .writeReg_i(reg2_writeReg),
    .ALU_result_i(ALUOut),
    .rd2_i(reg2_rd2),
    .mem_to_reg_o(reg3_mem_to_reg),
    .memWrite_o(reg3_memWrite),
    .memRead_o(reg3_memRead),
    .regWrite_o(reg3_regWrite),
    .pc_4_o(reg3_pc_4),
    .writeReg_o(reg3_writeReg),
    .ALU_result_o(reg3_ALUResult),
    .rd2_o(reg3_rd2)
);

DataMemory m_DataMemory(
    .rst(start),
    .clk(clk),
    .memWrite(reg3_memWrite),
    .memRead(reg3_memRead),
    .address(reg3_ALUResult),
    .writeData(reg3_rd2),
    .readData(memRead_out)
);

MEM_WB_Reg MEM_WB_reg(
    .clk(clk),
    .rst(start),
    .mem_to_reg_i(reg3_mem_to_reg),
    .regWrite_i(reg3_regWrite),
    .pc_4_i(reg3_pc_4),
    .writeReg_i(reg3_writeReg),
    .ALU_result_i(reg3_ALUResult),
    .readDataResult_i(memRead_out),
    .mem_to_reg_o(reg4_mem_to_reg),
    .regWrite_o(reg4_regWrite),
    .pc_4_o(reg4_pc_4),
    .writeReg_o(reg4_writeReg),
    .ALU_result_o(reg4_ALUResult),
    .readDataResult_o(reg4_readDataResult)
);

Mux3to1 #(.size(32)) m_Mux_WriteData(
    .sel(reg4_mem_to_reg),
    .s0(reg4_ALUResult),
    .s1(reg4_readDataResult),
    .s2(reg4_pc_4),
    .out(writeData)
);

endmodule
