ram_2048x512_8192x128.v,verilog,xil_defaultlib,../../../../minimap_fpga.srcs/sources_1/ip/ram_2048x512_8192x128/sim/ram_2048x512_8192x128.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
