<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Mar 14 10:50:58 2020" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="zynq" BOARD="xilinx.com:zc702:part0:1.4" DEVICE="7z020" NAME="design_1" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axis_aclk_0" SIGIS="clk" SIGNAME="External_Ports_m_axis_aclk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sample_generator_0" PORT="m_axis_aclk"/>
        <CONNECTION INSTANCE="sample_generator_0" PORT="s_axis_aclk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="3" FULLNAME="/sample_generator_0" HWVERSION="1.0" INSTANCE="sample_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sample_generator" VLNV="user.org:user:sample_generator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_START_COUNT" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sample_generator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="En" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="FrameSize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="AXI_En" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_m_axis_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axis_aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst"/>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_m_axis_aclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axis_aclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_aresetn" SIGIS="rst"/>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_m_axis_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_tstrb"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_m_axis_aclk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_tstrb"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
