

================================================================
== Vitis HLS Report for 'pe_Pipeline_VITIS_LOOP_79_173'
================================================================
* Date:           Mon Sep 15 15:38:20 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_1  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln81_9_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %add_ln81_9"   --->   Operation 11 'read' 'add_ln81_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_ln100_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %add_ln100_1"   --->   Operation 12 'read' 'add_ln100_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv_i_i"   --->   Operation 13 'read' 'conv_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_ln81_8_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %add_ln81_8"   --->   Operation 14 'read' 'add_ln81_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_ln100_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %add_ln100"   --->   Operation 15 'read' 'add_ln100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%len_assign_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len_assign_1"   --->   Operation 16 'read' 'len_assign_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i14"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [src/spmm_device_fpga.cpp:81]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i31 %i_1" [src/spmm_device_fpga.cpp:79]   --->   Operation 20 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln79 = icmp_slt  i32 %zext_ln79, i32 %len_assign_1_read" [src/spmm_device_fpga.cpp:79]   --->   Operation 21 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.87ns)   --->   "%add_ln79 = add i31 %i_1, i31 1" [src/spmm_device_fpga.cpp:79]   --->   Operation 22 'add' 'add_ln79' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %_Z9pe_kernelR4PCOOPfS1_i.exit16.loopexit.exitStub, void %for.body.i14.split" [src/spmm_device_fpga.cpp:79]   --->   Operation 23 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i31 %i_1" [src/spmm_device_fpga.cpp:79]   --->   Operation 24 'trunc' 'trunc_ln79' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i31 %i_1" [src/spmm_device_fpga.cpp:79]   --->   Operation 25 'trunc' 'trunc_ln79_1' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i31 %i_1" [src/spmm_device_fpga.cpp:81]   --->   Operation 26 'trunc' 'trunc_ln81' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln81 = add i20 %trunc_ln79_1, i20 %add_ln100_read" [src/spmm_device_fpga.cpp:81]   --->   Operation 27 'add' 'add_ln81' <Predicate = (icmp_ln79)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln81_2 = partselect i17 @_ssdm_op_PartSelect.i17.i20.i32.i32, i20 %add_ln81, i32 3, i32 19" [src/spmm_device_fpga.cpp:81]   --->   Operation 28 'partselect' 'lshr_ln81_2' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i17 %lshr_ln81_2" [src/spmm_device_fpga.cpp:81]   --->   Operation 29 'zext' 'zext_ln81' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dense_buf_0_addr = getelementptr i32 %dense_buf_0, i64 0, i64 %zext_ln81" [src/spmm_device_fpga.cpp:81]   --->   Operation 30 'getelementptr' 'dense_buf_0_addr' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dense_buf_1_addr = getelementptr i32 %dense_buf_1, i64 0, i64 %zext_ln81" [src/spmm_device_fpga.cpp:81]   --->   Operation 31 'getelementptr' 'dense_buf_1_addr' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dense_buf_2_addr = getelementptr i32 %dense_buf_2, i64 0, i64 %zext_ln81" [src/spmm_device_fpga.cpp:81]   --->   Operation 32 'getelementptr' 'dense_buf_2_addr' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dense_buf_3_addr = getelementptr i32 %dense_buf_3, i64 0, i64 %zext_ln81" [src/spmm_device_fpga.cpp:81]   --->   Operation 33 'getelementptr' 'dense_buf_3_addr' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dense_buf_4_addr = getelementptr i32 %dense_buf_4, i64 0, i64 %zext_ln81" [src/spmm_device_fpga.cpp:81]   --->   Operation 34 'getelementptr' 'dense_buf_4_addr' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dense_buf_5_addr = getelementptr i32 %dense_buf_5, i64 0, i64 %zext_ln81" [src/spmm_device_fpga.cpp:81]   --->   Operation 35 'getelementptr' 'dense_buf_5_addr' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dense_buf_6_addr = getelementptr i32 %dense_buf_6, i64 0, i64 %zext_ln81" [src/spmm_device_fpga.cpp:81]   --->   Operation 36 'getelementptr' 'dense_buf_6_addr' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dense_buf_7_addr = getelementptr i32 %dense_buf_7, i64 0, i64 %zext_ln81" [src/spmm_device_fpga.cpp:81]   --->   Operation 37 'getelementptr' 'dense_buf_7_addr' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.57ns)   --->   "%add_ln81_1 = add i3 %trunc_ln81, i3 %add_ln81_8_read" [src/spmm_device_fpga.cpp:81]   --->   Operation 38 'add' 'add_ln81_1' <Predicate = (icmp_ln79)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [2/2] (1.24ns)   --->   "%dense_buf_0_load = load i17 %dense_buf_0_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 39 'load' 'dense_buf_0_load' <Predicate = (icmp_ln79)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 40 [2/2] (1.24ns)   --->   "%dense_buf_1_load = load i17 %dense_buf_1_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 40 'load' 'dense_buf_1_load' <Predicate = (icmp_ln79)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 41 [2/2] (1.24ns)   --->   "%dense_buf_2_load = load i17 %dense_buf_2_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 41 'load' 'dense_buf_2_load' <Predicate = (icmp_ln79)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 42 [2/2] (1.24ns)   --->   "%dense_buf_3_load = load i17 %dense_buf_3_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 42 'load' 'dense_buf_3_load' <Predicate = (icmp_ln79)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 43 [2/2] (1.24ns)   --->   "%dense_buf_4_load = load i17 %dense_buf_4_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 43 'load' 'dense_buf_4_load' <Predicate = (icmp_ln79)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 44 [2/2] (1.24ns)   --->   "%dense_buf_5_load = load i17 %dense_buf_5_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 44 'load' 'dense_buf_5_load' <Predicate = (icmp_ln79)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 45 [2/2] (1.24ns)   --->   "%dense_buf_6_load = load i17 %dense_buf_6_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 45 'load' 'dense_buf_6_load' <Predicate = (icmp_ln79)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 46 [2/2] (1.24ns)   --->   "%dense_buf_7_load = load i17 %dense_buf_7_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 46 'load' 'dense_buf_7_load' <Predicate = (icmp_ln79)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln81_2 = add i16 %trunc_ln79, i16 %add_ln100_1_read" [src/spmm_device_fpga.cpp:81]   --->   Operation 47 'add' 'add_ln81_2' <Predicate = (icmp_ln79)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln81_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln81_2, i32 3, i32 15" [src/spmm_device_fpga.cpp:81]   --->   Operation 48 'partselect' 'lshr_ln81_3' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.57ns)   --->   "%add_ln81_3 = add i3 %trunc_ln81, i3 %add_ln81_9_read" [src/spmm_device_fpga.cpp:81]   --->   Operation 49 'add' 'add_ln81_3' <Predicate = (icmp_ln79)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.34ns)   --->   "%switch_ln81 = switch i3 %add_ln81_3, void %arrayidx2.i132013.case.7, i3 0, void %arrayidx2.i132013.case.0, i3 1, void %arrayidx2.i132013.case.1, i3 2, void %arrayidx2.i132013.case.2, i3 3, void %arrayidx2.i132013.case.3, i3 4, void %arrayidx2.i132013.case.4, i3 5, void %arrayidx2.i132013.case.5, i3 6, void %arrayidx2.i132013.case.6" [src/spmm_device_fpga.cpp:81]   --->   Operation 50 'switch' 'switch_ln81' <Predicate = (icmp_ln79)> <Delay = 0.34>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln79 = store i31 %add_ln79, i31 %i" [src/spmm_device_fpga.cpp:79]   --->   Operation 51 'store' 'store_ln79' <Predicate = (icmp_ln79)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body.i14" [src/spmm_device_fpga.cpp:79]   --->   Operation 52 'br' 'br_ln79' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 53 [1/2] (1.24ns)   --->   "%dense_buf_0_load = load i17 %dense_buf_0_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 53 'load' 'dense_buf_0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 54 [1/2] (1.24ns)   --->   "%dense_buf_1_load = load i17 %dense_buf_1_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 54 'load' 'dense_buf_1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 55 [1/2] (1.24ns)   --->   "%dense_buf_2_load = load i17 %dense_buf_2_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 55 'load' 'dense_buf_2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 56 [1/2] (1.24ns)   --->   "%dense_buf_3_load = load i17 %dense_buf_3_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 56 'load' 'dense_buf_3_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 57 [1/2] (1.24ns)   --->   "%dense_buf_4_load = load i17 %dense_buf_4_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 57 'load' 'dense_buf_4_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 58 [1/2] (1.24ns)   --->   "%dense_buf_5_load = load i17 %dense_buf_5_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 58 'load' 'dense_buf_5_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 59 [1/2] (1.24ns)   --->   "%dense_buf_6_load = load i17 %dense_buf_6_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 59 'load' 'dense_buf_6_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 60 [1/2] (1.24ns)   --->   "%dense_buf_7_load = load i17 %dense_buf_7_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 60 'load' 'dense_buf_7_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 61 [1/1] (0.58ns)   --->   "%i_op_assign_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %dense_buf_0_load, i32 %dense_buf_1_load, i32 %dense_buf_2_load, i32 %dense_buf_3_load, i32 %dense_buf_4_load, i32 %dense_buf_5_load, i32 %dense_buf_6_load, i32 %dense_buf_7_load, i3 %add_ln81_1" [src/spmm_device_fpga.cpp:81]   --->   Operation 61 'mux' 'i_op_assign_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 62 [4/4] (2.32ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i_read, i32 %i_op_assign_1"   --->   Operation 62 'fmul' 'mul_i_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 63 [3/4] (2.32ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i_read, i32 %i_op_assign_1"   --->   Operation 63 'fmul' 'mul_i_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 64 [2/4] (2.32ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i_read, i32 %i_op_assign_1"   --->   Operation 64 'fmul' 'mul_i_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 65 [1/4] (2.32ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i_read, i32 %i_op_assign_1"   --->   Operation 65 'fmul' 'mul_i_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [src/spmm_device_fpga.cpp:80]   --->   Operation 66 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/spmm_device_fpga.cpp:79]   --->   Operation 67 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i13 %lshr_ln81_3" [src/spmm_device_fpga.cpp:81]   --->   Operation 68 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%out_buf_0_addr = getelementptr i32 %out_buf_0, i64 0, i64 %zext_ln81_1" [src/spmm_device_fpga.cpp:81]   --->   Operation 69 'getelementptr' 'out_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%out_buf_1_addr = getelementptr i32 %out_buf_1, i64 0, i64 %zext_ln81_1" [src/spmm_device_fpga.cpp:81]   --->   Operation 70 'getelementptr' 'out_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%out_buf_2_addr = getelementptr i32 %out_buf_2, i64 0, i64 %zext_ln81_1" [src/spmm_device_fpga.cpp:81]   --->   Operation 71 'getelementptr' 'out_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%out_buf_3_addr = getelementptr i32 %out_buf_3, i64 0, i64 %zext_ln81_1" [src/spmm_device_fpga.cpp:81]   --->   Operation 72 'getelementptr' 'out_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%out_buf_4_addr = getelementptr i32 %out_buf_4, i64 0, i64 %zext_ln81_1" [src/spmm_device_fpga.cpp:81]   --->   Operation 73 'getelementptr' 'out_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%out_buf_5_addr = getelementptr i32 %out_buf_5, i64 0, i64 %zext_ln81_1" [src/spmm_device_fpga.cpp:81]   --->   Operation 74 'getelementptr' 'out_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%out_buf_6_addr = getelementptr i32 %out_buf_6, i64 0, i64 %zext_ln81_1" [src/spmm_device_fpga.cpp:81]   --->   Operation 75 'getelementptr' 'out_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%out_buf_7_addr = getelementptr i32 %out_buf_7, i64 0, i64 %zext_ln81_1" [src/spmm_device_fpga.cpp:81]   --->   Operation 76 'getelementptr' 'out_buf_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.24ns)   --->   "%store_ln81 = store i32 %mul_i_i1, i13 %out_buf_6_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 77 'store' 'store_ln81' <Predicate = (add_ln81_3 == 6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx2.i132013.exit" [src/spmm_device_fpga.cpp:81]   --->   Operation 78 'br' 'br_ln81' <Predicate = (add_ln81_3 == 6)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.24ns)   --->   "%store_ln81 = store i32 %mul_i_i1, i13 %out_buf_5_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 79 'store' 'store_ln81' <Predicate = (add_ln81_3 == 5)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx2.i132013.exit" [src/spmm_device_fpga.cpp:81]   --->   Operation 80 'br' 'br_ln81' <Predicate = (add_ln81_3 == 5)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.24ns)   --->   "%store_ln81 = store i32 %mul_i_i1, i13 %out_buf_4_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 81 'store' 'store_ln81' <Predicate = (add_ln81_3 == 4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx2.i132013.exit" [src/spmm_device_fpga.cpp:81]   --->   Operation 82 'br' 'br_ln81' <Predicate = (add_ln81_3 == 4)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.24ns)   --->   "%store_ln81 = store i32 %mul_i_i1, i13 %out_buf_3_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 83 'store' 'store_ln81' <Predicate = (add_ln81_3 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx2.i132013.exit" [src/spmm_device_fpga.cpp:81]   --->   Operation 84 'br' 'br_ln81' <Predicate = (add_ln81_3 == 3)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.24ns)   --->   "%store_ln81 = store i32 %mul_i_i1, i13 %out_buf_2_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 85 'store' 'store_ln81' <Predicate = (add_ln81_3 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx2.i132013.exit" [src/spmm_device_fpga.cpp:81]   --->   Operation 86 'br' 'br_ln81' <Predicate = (add_ln81_3 == 2)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.24ns)   --->   "%store_ln81 = store i32 %mul_i_i1, i13 %out_buf_1_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 87 'store' 'store_ln81' <Predicate = (add_ln81_3 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx2.i132013.exit" [src/spmm_device_fpga.cpp:81]   --->   Operation 88 'br' 'br_ln81' <Predicate = (add_ln81_3 == 1)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.24ns)   --->   "%store_ln81 = store i32 %mul_i_i1, i13 %out_buf_0_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 89 'store' 'store_ln81' <Predicate = (add_ln81_3 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx2.i132013.exit" [src/spmm_device_fpga.cpp:81]   --->   Operation 90 'br' 'br_ln81' <Predicate = (add_ln81_3 == 0)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.24ns)   --->   "%store_ln81 = store i32 %mul_i_i1, i13 %out_buf_7_addr" [src/spmm_device_fpga.cpp:81]   --->   Operation 91 'store' 'store_ln81' <Predicate = (add_ln81_3 == 7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx2.i132013.exit" [src/spmm_device_fpga.cpp:81]   --->   Operation 92 'br' 'br_ln81' <Predicate = (add_ln81_3 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.06ns
The critical path consists of the following:
	'alloca' operation ('i') [23]  (0 ns)
	'load' operation ('i', src/spmm_device_fpga.cpp:81) on local variable 'i' [33]  (0 ns)
	'add' operation ('add_ln81', src/spmm_device_fpga.cpp:81) [44]  (0.809 ns)
	'getelementptr' operation ('dense_buf_0_addr', src/spmm_device_fpga.cpp:81) [47]  (0 ns)
	'load' operation ('dense_buf_0_load', src/spmm_device_fpga.cpp:81) on array 'dense_buf_0' [56]  (1.25 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'load' operation ('dense_buf_0_load', src/spmm_device_fpga.cpp:81) on array 'dense_buf_0' [56]  (1.25 ns)
	'mux' operation ('i_op', src/spmm_device_fpga.cpp:81) [64]  (0.584 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i1') [65]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i1') [65]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i1') [65]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i1') [65]  (2.32 ns)

 <State 7>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_buf_3_addr', src/spmm_device_fpga.cpp:81) [72]  (0 ns)
	'store' operation ('store_ln81', src/spmm_device_fpga.cpp:81) of variable 'mul_i_i1' on array 'out_buf_3' [89]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
