# ev-bms-vlsi-rtl-design
RTL-based EV Battery Management System (BMS) design in Verilog including ADC Interface, Protection FSM, SOC/SOH Estimation, Cell Balancing, Watchdog, SOA Monitoring and FET Control with Testbench simulation.
