RASU8(ML610111)Relocatable Assembler, Ver.1.61.2    assemble list. page:   1 
 Source File: _output\_obj\main.asm
 Object File: _output\_obj\main.obj
 Date  : 2014/07/11 Fri.[18:14]
 Title : 
## Loc. Object                   Line   Source Statements

                                    1   ;; Compile Options : /TML610111 /MS /near /Icommon /Imain /Iirq /Itimer /Itbc /Ipwm /Iuart /Ii2c /SS 256 /SD /Oa /Ot /W 1 /Ff /Fa_output\_obj\ 
                                    2   ;; Version Number  : Ver.3.41.8
                                    3   ;; File Name       : main.c
                                    4   
                                    5   	type (ML610111) 
                                    6   	fastfloat
                                    7   	model small, near
                                    8   	$$ExtInt_ISR$main segment code 2h #0h
                                    9   	$$Initialization$main segment code 2h #0h
                                   10   	$$NOPx$main segment code 2h #0h
                                   11   	$$PWM_B0_ON$main segment code 2h #0h
                                   12   	$$PinB0_PWM$main segment code 2h #0h
                                   13   	$$PortA_Digital_Inputs$main segment code 2h #0h
                                   14   	$$PortA_Low$main segment code 2h #0h
                                   15   	$$PortB_Low$main segment code 2h #0h
                                   16   	$$PortC_Low$main segment code 2h #0h
                                   17   	$$SetOSC$main segment code 2h #0h
                                   18   	$$TAB_uartSetParam$main segment table 2h #0h
                                   19   	$$TBC_ISR$main segment code 2h #0h
                                   20   	$$TMR89_ISR$main segment code 2h #0h
                                   21   	$$TMRAB_ISR$main segment code 2h #0h
                                   22   	$$TMREF_ISR$main segment code 2h #0h
                                   23   	$$_funcI2CFin$main segment code 2h #0h
                                   24   	$$_funcUartFin$main segment code 2h #0h
                                   25   	$$_intADC$main segment code 2h #0h
                                   26   	$$_intI2c$main segment code 2h #0h
                                   27   	$$_intUart$main segment code 2h #0h
                                   28   	$$analog_comparator$main segment code 2h #0h
                                   29   	$$main$main segment code 2h #0h
                                   30   	$$main_clrWDT$main segment code 2h #0h
                                   31   	$$main_reqNotHalt$main segment code 2h #0h
                                   32   	STACKSEG 0100h
                                   33   CVERSION 3.41.8
                                   34   CSGLOBAL 03H 0000H "ExtInt_ISR" 08H 02H 4FH 01H 80H 00H 00H 00H 07H
                                   35   CSGLOBAL 03H 0000H "TBC_ISR" 08H 02H 4BH 01H 80H 00H 00H 00H 07H
                                   36   CGLOBAL 01H 03H 0000H "main_clrWDT" 08H 02H 0F5H 00H 80H 00H 00H 00H 07H
                                   37   CSGLOBAL 03H 0000H "_funcUartFin" 08H 02H 46H 01H 81H 02H 00H 00H 07H
                                   38   CGLOBAL 01H 03H 0000H "main_reqNotHalt" 08H 02H 42H 01H 80H 00H 00H 00H 07H
                                   39   CSGLOBAL 03H 0000H "TMRAB_ISR" 08H 02H 4DH 01H 81H 02H 00H 00H 07H
                                   40   CGLOBAL 01H 03H 0000H "NOPx" 08H 02H 3AH 01H 80H 02H 00H 00H 07H
                                   41   CGLOBAL 01H 03H 0000H "PWM_B0_ON" 08H 02H 3BH 01H 80H 00H 00H 00H 07H
                                   42   CSGLOBAL 03H 0000H "Initialization" 08H 02H 37H 01H 81H 02H 00H 00H 07H
                                   43   CGLOBAL 01H 03H 0000H "PortA_Digital_Inputs" 08H 02H 40H 01H 80H 00H 00H 00H 07H
                                   44   CGLOBAL 01H 03H 0000H "main" 08H 02H 50H 01H 80H 00H 00H 00H 01H
                                   45   CSGLOBAL 03H 0000H "_intUart" 08H 02H 48H 01H 80H 00H 00H 00H 07H
                                   46   CSGLOBAL 03H 0000H "_intI2c" 08H 02H 49H 01H 81H 02H 00H 00H 07H
                                   47   CSGLOBAL 03H 0000H "SetOSC" 08H 02H 38H 01H 80H 00H 00H 00H 07H
                                   48   CGLOBAL 01H 03H 0000H "PortC_Low" 08H 02H 3FH 01H 80H 00H 00H 00H 07H
                                   49   CSGLOBAL 03H 0000H "_intADC" 08H 02H 4AH 01H 80H 00H 00H 00H 07H
                                   50   CSGLOBAL 03H 0000H "TMR89_ISR" 08H 02H 4CH 01H 81H 02H 00H 00H 07H
                                   51   CGLOBAL 01H 03H 0000H "PortB_Low" 08H 02H 3EH 01H 80H 00H 00H 00H 07H
                                   52   CSGLOBAL 03H 0000H "TMREF_ISR" 08H 02H 4EH 01H 81H 02H 00H 00H 07H
                                   53   CGLOBAL 01H 03H 0000H "PortA_Low" 08H 02H 3DH 01H 80H 00H 00H 00H 07H
                                   54   CGLOBAL 01H 03H 0000H "analog_comparator" 08H 02H 3CH 01H 80H 00H 00H 00H 07H
                                   55   CSGLOBAL 03H 0000H "_funcI2CFin" 08H 02H 47H 01H 81H 02H 00H 00H 07H
                                   56   CGLOBAL 01H 03H 0000H "PinB0_PWM" 08H 02H 41H 01H 80H 00H 00H 00H 07H
                                   57   CSTRUCTTAG 0000H 0000H 0007H 0003H 00000001H "_Notag"
                                   58   CSTRUCTMEM 52H 00000001H 00000000H "state" 02H 00H 00H
                                   59   CSTRUCTMEM 52H 00000002H 00000001H "state_sub" 02H 00H 00H
                                   60   CSTRUCTMEM 52H 00000005H 00000003H "reserve" 02H 00H 00H
                                   61   CSTRUCTTAG 0000H 0000H 0005H 000CH 00000016H "_Notag"
                                   62   CSTRUCTMEM 42H 00000002H 00000000H "_Mode" 02H 00H 08H
                                   63   CSTRUCTMEM 43H 00000002H 00000002H "_Handle" 02H 00H 08H
                                   64   CSTRUCTMEM 42H 00000002H 00000004H "_Buf" 04H 03H 00H 00H 00H
                                   65   CSTRUCTMEM 42H 00000002H 00000006H "_Bend" 04H 03H 00H 00H 00H
                                   66   CSTRUCTMEM 42H 00000002H 00000008H "_Next" 04H 03H 00H 00H 00H
                                   67   CSTRUCTMEM 42H 00000002H 0000000AH "_Rend" 04H 03H 00H 00H 00H
                                   68   CSTRUCTMEM 42H 00000002H 0000000CH "_Rsave" 04H 03H 00H 00H 00H
                                   69   CSTRUCTMEM 42H 00000002H 0000000EH "_Wend" 04H 03H 00H 00H 00H
                                   70   CSTRUCTMEM 42H 00000002H 00000010H "_Back" 05H 01H 02H 00H 00H 00H
                                   71   CSTRUCTMEM 42H 00000001H 00000012H "_Cbuf" 02H 00H 00H
                                   72   CSTRUCTMEM 42H 00000001H 00000013H "_Nback" 02H 00H 00H
                                   73   CSTRUCTMEM 43H 00000002H 00000014H "_Tmpnam" 04H 03H 00H 00H 00H
                                   74   CSTRUCTTAG 0000H 0000H 0004H 0001H 00000004H "_Notag"
                                   75   CSTRUCTMEM 42H 00000004H 00000000H "_Off" 02H 00H 02H
                                   76   CSTRUCTTAG 0000H 0000H 0003H 0006H 0000000AH "_Notag"
                                   77   CSTRUCTMEM 42H 00000004H 00000000H "br" 02H 00H 02H
                                   78   CSTRUCTMEM 42H 00000001H 00000004H "lg" 02H 00H 00H
                                   79   CSTRUCTMEM 42H 00000001H 00000005H "pt" 02H 00H 00H
                                   80   CSTRUCTMEM 42H 00000001H 00000006H "stp" 02H 00H 00H
                                   81   CSTRUCTMEM 42H 00000001H 00000007H "neg" 02H 00H 00H
                                   82   CSTRUCTMEM 42H 00000001H 00000008H "dir" 02H 00H 00H
                                   83   CSTRUCTTAG 0000H 0000H 0002H 0002H 00000008H "_Notag"
                                   84   CSTRUCTMEM 43H 00000004H 00000000H "quot" 02H 00H 02H
                                   85   CSTRUCTMEM 43H 00000004H 00000004H "rem" 02H 00H 02H
                                   86   CSTRUCTTAG 0000H 0000H 0001H 0002H 00000004H "_Notag"
                                   87   CSTRUCTMEM 43H 00000002H 00000000H "quot" 02H 00H 01H
                                   88   CSTRUCTMEM 43H 00000002H 00000002H "rem" 02H 00H 01H
                                   89   CSTRUCTTAG 0000H 0000H 0000H 0008H 00000001H "_Notag"
                                   90   CSTRUCTMEM 52H 00000001H 00000000H "b0" 02H 00H 00H
                                   91   CSTRUCTMEM 52H 00000001H 00000001H "b1" 02H 00H 00H
                                   92   CSTRUCTMEM 52H 00000001H 00000002H "b2" 02H 00H 00H
                                   93   CSTRUCTMEM 52H 00000001H 00000003H "b3" 02H 00H 00H
                                   94   CSTRUCTMEM 52H 00000001H 00000004H "b4" 02H 00H 00H
                                   95   CSTRUCTMEM 52H 00000001H 00000005H "b5" 02H 00H 00H
                                   96   CSTRUCTMEM 52H 00000001H 00000006H "b6" 02H 00H 00H
                                   97   CSTRUCTMEM 52H 00000001H 00000007H "b7" 02H 00H 00H
                                   98   CUNIONTAG 0000H 0000H 0006H 0002H 00000008H "_Notag"
                                   99   CUNIONMEM 42H 00000008H "_W" 05H 01H 04H 00H 00H 08H
                                  100   CUNIONMEM 43H 00000008H "_D" 02H 00H 04H
                                  101   CTYPEDEF 0000H 0000H 01H "_Dconst" 04H 00H 06H 06H 00H
                                  102   CTYPEDEF 0000H 0000H 43H "_Ptrdifft" 02H 00H 01H
                                  103   CTYPEDEF 0000H 0000H 42H "_Sizet" 02H 00H 01H
                                  104   CTYPEDEF 0000H 0000H 43H "tUartSetParam" 04H 00H 05H 03H 00H
                                  105   CTYPEDEF 0000H 0000H 63H "jmp_buf_f" 05H 01H 0BH 00H 00H 01H
                                  106   CTYPEDEF 0000H 0000H 43H "jmp_buf_n" 05H 01H 0BH 00H 00H 01H
                                  107   CTYPEDEF 0000H 0000H 43H "ptrdiff_t" 02H 00H 01H
                                  108   CTYPEDEF 0000H 0000H 42H "size_t" 02H 00H 01H
                                  109   CTYPEDEF 0000H 0000H 43H "cbfUart" 0AH 03H 00H 02H 2EH 00H 00H 00H 00H 00H 07H
                                  110   CTYPEDEF 0000H 0000H 43H "fpos_t" 04H 00H 05H 04H 00H
                                  111   CTYPEDEF 0000H 0000H 43H "STRUCT_STATE" 04H 00H 05H 07H 00H
                                  112   CTYPEDEF 0000H 0000H 43H "cbfI2c" 0AH 03H 00H 02H 43H 00H 00H 00H 00H 00H 07H
                                  113   CTYPEDEF 0000H 0000H 43H "sig_atomic_t" 02H 00H 01H
                                  114   CTYPEDEF 0000H 0000H 43H "va_list" 04H 03H 00H 00H 00H
                                  115   CTYPEDEF 0000H 0000H 03H "_Cmpfun_nf" 08H 02H 01H 00H 00H 00H 00H 00H 01H
                                  116   CTYPEDEF 0000H 0000H 03H "_Cmpfun_nn" 08H 02H 00H 00H 00H 00H 00H 00H 01H
                                  117   CTYPEDEF 0000H 0000H 03H "_Cmpfun_ff" 08H 02H 03H 00H 00H 00H 00H 00H 01H
                                  118   CTYPEDEF 0000H 0000H 03H "_Cmpfun_fn" 08H 02H 02H 00H 00H 00H 00H 00H 01H
                                  119   CTYPEDEF 0000H 0000H 03H "_Sigfun" 08H 02H 2AH 01H 00H 00H 00H 00H 07H
                                  120   CTYPEDEF 0000H 0000H 43H "FILE" 04H 00H 05H 05H 00H
                                  121   CTYPEDEF 0000H 0000H 43H "div_t" 04H 00H 05H 01H 00H
                                  122   CTYPEDEF 0000H 0000H 43H "ldiv_t" 04H 00H 05H 02H 00H
                                  123   CTYPEDEF 0000H 0000H 43H "_BYTE_FIELD" 04H 00H 05H 00H 00H
                                  124   CGLOBAL 00H 42H 0001H "_flgUartFin" 02H 00H 00H
                                  125   CSGLOBAL 01H 000AH "_uartSetParam" 04H 00H 05H 03H 00H
                                  126   CGLOBAL 00H 42H 0001H "_flgI2CFin" 02H 00H 00H
                                  127   CGLOBAL 00H 42H 0001H "_reqNotHalt" 02H 00H 00H
                                  128   CGLOBAL 00H 42H 0001H "_flgADCFin" 02H 00H 00H
                                  129   CFILE 0001H 000007EEH "main\\ML610111.H"
                                  130   CFILE 0002H 000000D8H "main\\stdlib.h"
                                  131   CFILE 0003H 0000007AH "main\\yvals.h"
                                  132   CFILE 0004H 0000006FH "uart\\uart.h"
                                  133   CFILE 0005H 00000027H "common\\common.h"
                                  134   CFILE 0006H 00000057H "irq\\irq.h"
                                  135   CFILE 0007H 00000028H "main\\mcu.h"
                                  136   CFILE 0008H 00000045H "i2c\\i2c.h"
                                  137   CFILE 0009H 000000EEH "main\\stdio.h"
                                  138   CFILE 000AH 00000046H "tbc\\tbc.h"
                                  139   CFILE 000BH 000001B8H "timer\\timer.h"
                                  140   CFILE 000CH 00000034H "main\\float.h"
                                  141   CFILE 000DH 000000C9H "main\\string.h"
                                  142   CFILE 000EH 00000023H "main\\main.h"
                                  143   CFILE 000FH 00000048H "main\\ctype.h"
                                  144   CFILE 0010H 00000019H "main\\errno.h"
                                  145   CFILE 0011H 00000032H "main\\limits.h"
                                  146   CFILE 0012H 0000004FH "main\\math.h"
                                  147   CFILE 0013H 0000005BH "main\\muldivu8.h"
                                  148   CFILE 0014H 0000005FH "main\\setjmp.h"
                                  149   CFILE 0015H 0000002CH "main\\signal.h"
                                  150   CFILE 0016H 0000001FH "main\\stdarg.h"
                                  151   CFILE 0017H 0000001EH "main\\stddef.h"
                                  152   CFILE 0018H 0000001FH "main\\yfuns.h"
                                  153   CFILE 0000H 00000464H "main\\main.c"
                                  154   					/* subscript number of jmp_buf			*/
    = 00000000H                   155   _SP_STOCK		EQU		0		/* save sp			*/
    = 00000002H                   156   _FP_STOCK		EQU		2		/* save fp			*/
    = 00000004H                   157   _PSW_STOCK		EQU		4		/* save psw			*/
    = 00000006H                   158   _PC_STOCK		EQU		6		/* save return address		*/
    = 00000008H                   159   _DSR_STOCK		EQU		8		/* save DSR			*/
    = 0000000AH                   160   _VAL_STOCK		EQU		10		/* save val			*/
    = 0000000CH                   161   _ER4_STOCK		EQU		12		/* save ER4			*/
    = 0000000EH                   162   _ER6_STOCK		EQU		14		/* save ER6			*/
    = 00000010H                   163   _ER8_STOCK		EQU		16		/* save ER8			*/
    = 00000012H                   164   _ER10_STOCK		EQU		18		/* save ER10		*/
    = 00000014H                   165   _ER12_STOCK		EQU		20		/* save ER12		*/
                                  166   
  --------------------------      167   	rseg $$main$main
                                  168   CFUNCTION 336
                                  169   
00:0000                           170   _main	:
                                  171   CBLOCK 336 1 240
                                  172   
                                  173   ;;{
                                  174   CLINEA 0000H 0001H 00F0H 0001H 0001H
                                  175   CBLOCK 336 2 240
                                  176   CLOCAL 4BH 0001H 0000H 0002H "char_a" 02H 00H 00H
                                  177   CLOCAL 4AH 0001H 0000H 0002H "uchar" 02H 00H 00H
                                  178   CLOCAL 4AH 0002H 0000H 0002H "uint" 02H 00H 01H
                                  179   CLOCAL 4AH 0002H 0000H 0002H "delay" 02H 00H 01H
                                  180   CLOCAL 4BH 0004H 0000H 0002H "long_a" 02H 00H 02H
                                  181   CLOCAL 4BH 0004H 0000H 0002H "float_a" 02H 00H 03H
                                  182   CLOCAL 4BH 0008H 0000H 0002H "double_a" 02H 00H 04H
                                  183   CLOCAL 4BH 0002H 0000H 0002H "i" 02H 00H 01H
                                  184   CLOCAL 4BH 0002H 0000H 0002H "j" 02H 00H 01H
                                  185   CLOCAL 4BH 0002H 0000H 0002H "k" 02H 00H 01H
                                  186   CLOCAL 4BH 0002H 0000H 0002H "x" 02H 00H 01H
                                  187   CLOCAL 4BH 0002H 0000H 0002H "y" 02H 00H 01H
                                  188   
                                  189   ;;		Initialization();		// Init Micro...(& UART)
                                  190   CLINEA 0000H 0001H 00FCH 0003H 002DH
00:0000 01-F0'00-00'              191   	bl	_Initialization
                                  192   
                                  193   ;;		main_clrWDT();
                                  194   CLINEA 0000H 0001H 00FDH 0003H 0010H
00:0004 01-F0'00-00'              195   	bl	_main_clrWDT
                                  196   
                                  197   ;;		NOPx(10);				// Short Delay... 
                                  198   CLINEA 0000H 0001H 00FEH 0003H 0021H
00:0008 0A E0                     199   	mov	er0,	#10
00:000A 01-F0'00-00'              200   	bl	_NOPx
                                  201   
                                  202   ;;		LED1_pin = 0;
                                  203   CLINEA 0000H 0001H 0100H 0003H 000FH
00:000E 92-A0 60-F2               204   	rb	0f260h.1
                                  205   
                                  206   ;;		LED2_pin = 0;
                                  207   CLINEA 0000H 0001H 0101H 0003H 000FH
00:0012 B2-A0 60-F2               208   	rb	0f260h.3
                                  209   
                                  210   ;;		LED3_pin = 0;
                                  211   CLINEA 0000H 0001H 0102H 0003H 000FH
00:0016 82-A0 58-F2               212   	rb	0f258h.0
                                  213   
                                  214   ;;		LED4_pin = 0;
                                  215   CLINEA 0000H 0001H 0103H 0003H 000FH
00:001A 82-A0 60-F2               216   	rb	0f260h.0
                                  217   
                                  218   ;;		LED5_pin = 0;
                                  219   CLINEA 0000H 0001H 0104H 0003H 000FH
00:001E A2-A0 60-F2               220   	rb	0f260h.2
                                  221   
                                  222   ;;		LED6_pin = 0;
                                  223   CLINEA 0000H 0001H 0105H 0003H 000FH
00:0022 D2-A0 58-F2               224   	rb	0f258h.5
                                  225   
                                  226   ;;		LED7_pin = 0;
                                  227   CLINEA 0000H 0001H 0106H 0003H 000FH
00:0026 A2-A0 58-F2               228   	rb	0f258h.2
                                  229   
                                  230   ;;		LED8_pin = 0;
                                  231   CLINEA 0000H 0001H 0107H 0003H 000FH
00:002A F2-A0 58-F2               232   	rb	0f258h.7
                                  233   
                                  234   ;;		LED9_pin = 0;
                                  235   CLINEA 0000H 0001H 0108H 0003H 000FH
00:002E E2-A0 58-F2               236   	rb	0f258h.6
                                  237   
                                  238   ;;	MyTest:		
                                  239   CLINEA 0000H 0001H 010BH 0002H 000AH
                                  240   CLABEL 001FH "MyTest"
00:0032                           241   _$L31 :
                                  242   
                                  243   ;;		PWM_B0_ON(4000, 125);	//period, Duty Cycle variables
                                  244   CLINEA 0000H 0001H 010EH 0003H 0036H
00:0032 7D 02                     245   	mov	r2,	#07dh
00:0034 00 03                     246   	mov	r3,	#00h
00:0036 A0 00                     247   	mov	r0,	#0a0h
00:0038 0F 01                     248   	mov	r1,	#0fh
00:003A 01-F0'00-00'              249   	bl	_PWM_B0_ON
                                  250   
                                  251   ;;		NOPx(1);				// Short Delay...
                                  252   CLINEA 0000H 0001H 010FH 0003H 001FH
00:003E 01 E0                     253   	mov	er0,	#1 
00:0040 01-F0'00-00'              254   	bl	_NOPx
                                  255   
                                  256   ;;	main_clrWDT();				//Remember, you must periodically clear the timer before it rolls over
                                  257   CLINEA 0000H 0001H 0111H 0002H 0059H
00:0044 01-F0'00-00'              258   	bl	_main_clrWDT
                                  259   
                                  260   ;;	goto MyTest;
                                  261   CLINEA 0000H 0001H 0113H 0002H 000DH
00:0048 F4 CE                     262   	bal	_$L31
                                  263   CBLOCKEND 336 2 277
                                  264   
                                  265   ;;}//end main
                                  266   CLINEA 0000H 0001H 0115H 0001H 000BH
                                  267   CBLOCKEND 336 1 277
                                  268   CFUNCTIONEND 336
                                  269   
                                  270   
  --------------------------      271   	rseg $$main_clrWDT$main
                                  272   CFUNCTION 245
                                  273   
00:0000                           274   _main_clrWDT	:
                                  275   CBLOCK 245 1 303
                                  276   
                                  277   ;;{
                                  278   CLINEA 0000H 0001H 012FH 0001H 0001H
                                  279   CBLOCK 245 2 303
                                  280   
                                  281   ;;	__DI(); // Disable multi-interrupts
                                  282   CLINEA 0000H 0001H 0130H 0002H 0024H
00:0000 F7-EB                     283   	di
                                  284   
                                  285   ;;		do {
                                  286   CLINEA 0000H 0001H 0131H 0003H 0006H
00:0002                           287   _$L35 :
                                  288   CBLOCK 245 3 305
                                  289   
                                  290   ;;			WDTCON = 0x5Au;
                                  291   CLINEA 0000H 0001H 0132H 0004H 0012H
00:0002 5A 00                     292   	mov	r0,	#05ah
00:0004 11-90 0E-F0               293   	st	r0,	0f00eh
                                  294   CBLOCKEND 245 3 307
                                  295   
                                  296   ;;		} while (WDP != 1);
                                  297   CLINEA 0000H 0000H 0133H 0003H 0015H
00:0008 81-A0 0E-F0               298   	tb	0f00eh.0
00:000C FA C9                     299   	beq	_$L35
                                  300   
                                  301   ;;		WDTCON = 0xA5u;
                                  302   CLINEA 0000H 0001H 0134H 0003H 0011H
00:000E A5 00                     303   	mov	r0,	#0a5h
00:0010 11-90 0E-F0               304   	st	r0,	0f00eh
                                  305   
                                  306   ;;	__EI(); // Re-Enable multi-interrupts
                                  307   CLINEA 0000H 0001H 0136H 0002H 0026H
00:0014 08-ED                     308   	ei
                                  309   CBLOCKEND 245 2 311
                                  310   
                                  311   ;;}
                                  312   CLINEA 0000H 0001H 0137H 0001H 0001H
00:0016 1F-FE                     313   	rt
                                  314   CBLOCKEND 245 1 311
                                  315   CFUNCTIONEND 245
                                  316   
                                  317   
  --------------------------      318   	rseg $$Initialization$main
                                  319   CFUNCTION 311
                                  320   
00:0000                           321   _Initialization	:
                                  322   CBLOCK 311 1 317
                                  323   
                                  324   ;;{
                                  325   CLINEA 0000H 0001H 013DH 0001H 0001H
00:0000 CE-F8                     326   	push	lr
                                  327   CBLOCK 311 2 317
                                  328   CRET 0000H
                                  329   
                                  330   ;;			DSIO0 = 1; // 0=> Enables Synchronous Serial Port 0 (initial value).
                                  331   CLINEA 0000H 0001H 0141H 0004H 0047H
00:0002 80-A0 2A-F0               332   	sb	0f02ah.0
                                  333   
                                  334   ;;			DUA0  = 1; // 0=> Enables the operation of UART0 (initial value).
                                  335   CLINEA 0000H 0001H 0142H 0004H 0044H
00:0006 A0-A0 2A-F0               336   	sb	0f02ah.2
                                  337   
                                  338   ;;			DUA1  = 1; // 0=> Enables Uart1 (initial value). 
                                  339   CLINEA 0000H 0001H 0143H 0004H 0034H
00:000A B0-A0 2A-F0               340   	sb	0f02ah.3
                                  341   
                                  342   ;;			DI2C1 = 1; // 0=> Enables I2C bus Interface (Slave) (initial value).
                                  343   CLINEA 0000H 0001H 0144H 0004H 0047H
00:000E E0-A0 2A-F0               344   	sb	0f02ah.6
                                  345   
                                  346   ;;			DI2C0 = 0; // 0=> Enables I2C bus Interface (Master) (initial value).	
                                  347   CLINEA 0000H 0001H 0145H 0004H 0049H
00:0012 F2-A0 2A-F0               348   	rb	0f02ah.7
                                  349   
                                  350   ;;		BLKCON4 = 0x00; // SA-ADC: 0=> Enables ; 0xFF=> Disables
                                  351   CLINEA 0000H 0001H 0147H 0003H 003AH
00:0016 00 00                     352   	mov	r0,	#00h
00:0018 11-90 2C-F0               353   	st	r0,	0f02ch
                                  354   
                                  355   ;;		BLKCON6 = 0x00; // Timers 8, 9, A, E, F : 0=> Enables ; 0xFF=> Disables
                                  356   CLINEA 0000H 0001H 0148H 0003H 0049H
00:001C 11-90 2E-F0               357   	st	r0,	0f02eh
                                  358   
                                  359   ;;		BLKCON7 = 0x00; // PWM (PWMC, PWMD, PWME, PWMF : 0=> Enables ; 0xFF=> Disables
                                  360   CLINEA 0000H 0001H 0149H 0003H 0050H
00:0020 11-90 2F-F0               361   	st	r0,	0f02fh
                                  362   
                                  363   ;;     	SetOSC(); 	//8MHz
                                  364   CLINEA 0000H 0001H 014CH 0007H 0017H
00:0024 01-F0'00-00'              365   	bl	_SetOSC
                                  366   
                                  367   ;;		PortA_Low();	//Initialize all 3 Ports of Q111 Port A to GPIO-Low
                                  368   CLINEA 0000H 0001H 014FH 0003H 0042H
00:0028 01-F0'00-00'              369   	bl	_PortA_Low
                                  370   
                                  371   ;;		PortB_Low();	//Initialize all 8 Ports of Q111 Port B to GPIO-Low
                                  372   CLINEA 0000H 0001H 0150H 0003H 0042H
00:002C 01-F0'00-00'              373   	bl	_PortB_Low
                                  374   
                                  375   ;;		PortC_Low();	//Initialize all 4 Ports of Q111 Port C to GPIO-Low
                                  376   CLINEA 0000H 0001H 0151H 0003H 0042H
00:0030 01-F0'00-00'              377   	bl	_PortC_Low
                                  378   
                                  379   ;;		PinB0_PWM();		// Set up PWM peripheral (Pin on B.0)
                                  380   CLINEA 0000H 0001H 0157H 0003H 0035H
00:0034 01-F0'00-00'              381   	bl	_PinB0_PWM
                                  382   
                                  383   ;;		irq_di();	// Disable Interrupts
                                  384   CLINEA 0000H 0001H 0194H 0003H 0021H
00:0038 01-F0'00-00'              385   	bl	_irq_di
                                  386   
                                  387   ;;		irq_init();	// Initialize Interrupts (All Off and NO Requests)
                                  388   CLINEA 0000H 0001H 0195H 0003H 0040H
00:003C 01-F0'00-00'              389   	bl	_irq_init
                                  390   
                                  391   ;;				IE0 = IE1 = IE2 = IE3 = IE4 = IE5 = IE6 = IE7 = 0;
                                  392   CLINEA 0000H 0001H 01B0H 0005H 0036H
00:0040 00 00                     393   	mov	r0,	#00h
00:0042 11-90 17-F0               394   	st	r0,	0f017h
00:0046 11-90 16-F0               395   	st	r0,	0f016h
00:004A 11-90 15-F0               396   	st	r0,	0f015h
00:004E 11-90 14-F0               397   	st	r0,	0f014h
00:0052 11-90 13-F0               398   	st	r0,	0f013h
00:0056 11-90 12-F0               399   	st	r0,	0f012h
00:005A 11-90 11-F0               400   	st	r0,	0f011h
00:005E 11-90 10-F0               401   	st	r0,	0f010h
                                  402   
                                  403   ;;				IRQ0 = IRQ1 = IRQ2 = IRQ3 = IRQ4 = IRQ5 = IRQ6 = IRQ7 = 0;
                                  404   CLINEA 0000H 0001H 01B4H 0005H 003EH
00:0062 11-90 1F-F0               405   	st	r0,	0f01fh
00:0066 11-90 1E-F0               406   	st	r0,	0f01eh
00:006A 11-90 1D-F0               407   	st	r0,	0f01dh
00:006E 11-90 1C-F0               408   	st	r0,	0f01ch
00:0072 11-90 1B-F0               409   	st	r0,	0f01bh
00:0076 11-90 1A-F0               410   	st	r0,	0f01ah
00:007A 11-90 19-F0               411   	st	r0,	0f019h
00:007E 11-90 18-F0               412   	st	r0,	0f018h
                                  413   
                                  414   ;;				(void)irq_setHdr( (unsigned char)IRQ_NO_UA0INT, _intUart );
                                  415   CLINEA 0000H 0001H 01B7H 0005H 003FH
00:0082 00'02                     416   	mov	r2,	#BYTE1 OFFSET __intUart
00:0084 00'03                     417   	mov	r3,	#BYTE2 OFFSET __intUart
00:0086 0F 00                     418   	mov	r0,	#0fh
00:0088 01-F0'00-00'              419   	bl	_irq_setHdr
                                  420   
                                  421   ;;					EUA0 = 1; 	// EUA0 is the enable flag for the UART0 interrupt (1=ENABLED)
                                  422   CLINEA 0000H 0001H 01B8H 0006H 004EH
00:008C 80-A0 14-F0               423   	sb	0f014h.0
                                  424   
                                  425   ;;				(void)irq_setHdr( (unsigned char)IRQ_NO_I2CMINT, _intI2c );
                                  426   CLINEA 0000H 0001H 01BCH 0005H 003FH
00:0090 00'02                     427   	mov	r2,	#BYTE1 OFFSET __intI2c
00:0092 00'03                     428   	mov	r3,	#BYTE2 OFFSET __intI2c
00:0094 0C 00                     429   	mov	r0,	#0ch
00:0096 01-F0'00-00'              430   	bl	_irq_setHdr
                                  431   
                                  432   ;;					EI2CM = 1; // EI2CM is the enable flag for the I2C MASTER interrupt (1=ENABLED)
                                  433   CLINEA 0000H 0001H 01BDH 0006H 0054H
00:009A F0-A0 12-F0               434   	sb	0f012h.7
                                  435   
                                  436   ;;					QI2CM = 0;
                                  437   CLINEA 0000H 0001H 01BEH 0006H 000FH
00:009E F2-A0 1A-F0               438   	rb	0f01ah.7
                                  439   
                                  440   ;;				(void)irq_setHdr( (unsigned char)IRQ_NO_SADINT, _intADC );
                                  441   CLINEA 0000H 0001H 01C2H 0005H 003EH
00:00A2 00'02                     442   	mov	r2,	#BYTE1 OFFSET __intADC
00:00A4 00'03                     443   	mov	r3,	#BYTE2 OFFSET __intADC
00:00A6 0A 00                     444   	mov	r0,	#0ah
00:00A8 01-F0'00-00'              445   	bl	_irq_setHdr
                                  446   
                                  447   ;;					ESAD = 1; // ESAD is the enable flag for the ADC interrupt (1=ENABLED)
                                  448   CLINEA 0000H 0001H 01C3H 0006H 004BH
00:00AC A0-A0 12-F0               449   	sb	0f012h.2
                                  450   
                                  451   ;;					QSAD = 0;
                                  452   CLINEA 0000H 0001H 01C4H 0006H 000EH
00:00B0 A2-A0 1A-F0               453   	rb	0f01ah.2
                                  454   
                                  455   ;;				(void)irq_setHdr( (unsigned char)IRQ_NO_T2HINT, TBC_ISR );  //Clear interrupt request flag
                                  456   CLINEA 0000H 0001H 01C8H 0005H 005EH
00:00B4 00'02                     457   	mov	r2,	#BYTE1 OFFSET _TBC_ISR
00:00B6 00'03                     458   	mov	r3,	#BYTE2 OFFSET _TBC_ISR
00:00B8 1E 00                     459   	mov	r0,	#01eh
00:00BA 01-F0'00-00'              460   	bl	_irq_setHdr
                                  461   
                                  462   ;;					E2H = 1;	  // Enable x Hz TBC Interrupt (1=ENABLED)
                                  463   CLINEA 0000H 0001H 01C9H 0006H 0038H
00:00BE B0-A0 17-F0               464   	sb	0f017h.3
                                  465   
                                  466   ;;					Q2H = 1;	  // Request flag for the time base counter x Hz interrupt	
                                  467   CLINEA 0000H 0001H 01CAH 0006H 0049H
00:00C2 B0-A0 1F-F0               468   	sb	0f01fh.3
                                  469   
                                  470   ;;				(void)tb_setHtbdiv( (unsigned char)TB_HTD_1_1 ); //Set the ratio of dividing frequency of the time base counter
                                  471   CLINEA 0000H 0000H 0041H 0002H 000DH
00:00C6 0F 00                     472   	mov	r0,	#0fh
00:00C8 11-90 0B-F0               473   	st	r0,	0f00bh
                                  474   
                                  475   ;;				(void)irq_setHdr( (unsigned char)IRQ_NO_TM9INT, TMR89_ISR );  //Clear interrupt request flag
                                  476   CLINEA 0000H 0001H 01D1H 0005H 0060H
00:00CC 00'02                     477   	mov	r2,	#BYTE1 OFFSET _TMR89_ISR
00:00CE 00'03                     478   	mov	r3,	#BYTE2 OFFSET _TMR89_ISR
00:00D0 0E 00                     479   	mov	r0,	#0eh
00:00D2 01-F0'00-00'              480   	bl	_irq_setHdr
                                  481   
                                  482   ;;					ETM8 = 1;	  	// Enable timer 8 Interrupt (1=ENABLED
                                  483   CLINEA 0000H 0001H 01D2H 0006H 0038H
00:00D6 A0-A0 13-F0               484   	sb	0f013h.2
                                  485   
                                  486   ;;					ETM9 = 1;	  	// Enable timer 9 Interrupt (1=ENABLED)
                                  487   CLINEA 0000H 0001H 01D3H 0006H 0039H
00:00DA B0-A0 13-F0               488   	sb	0f013h.3
                                  489   
                                  490   ;;					QTM8 = 1;		// timer 8 IRQ request flag; 1=REQUEST
                                  491   CLINEA 0000H 0001H 01D4H 0006H 0036H
00:00DE A0-A0 1B-F0               492   	sb	0f01bh.2
                                  493   
                                  494   ;;					QTM9 = 1;		// timer 9 IRQ request flag; 1=REQUEST
                                  495   CLINEA 0000H 0001H 01D5H 0006H 0036H
00:00E2 B0-A0 1B-F0               496   	sb	0f01bh.3
                                  497   
                                  498   ;;					T8CS0 = 1;		// 111 => Select PLLCLK
                                  499   CLINEA 0000H 0001H 01D6H 0006H 0028H
00:00E6 80-A0 E2-F8               500   	sb	0f8e2h.0
                                  501   
                                  502   ;;					T8CS1 = 1;
                                  503   CLINEA 0000H 0001H 01D7H 0006H 000FH
00:00EA 90-A0 E2-F8               504   	sb	0f8e2h.1
                                  505   
                                  506   ;;					T8CS2 = 1;
                                  507   CLINEA 0000H 0001H 01D8H 0006H 000FH
00:00EE A0-A0 E2-F8               508   	sb	0f8e2h.2
                                  509   
                                  510   ;;					T9CS0 = 1;		// 111 => Select PLLCLK
                                  511   CLINEA 0000H 0001H 01D9H 0006H 0028H
00:00F2 80-A0 E6-F8               512   	sb	0f8e6h.0
                                  513   
                                  514   ;;					T9CS1 = 1;
                                  515   CLINEA 0000H 0001H 01DAH 0006H 000FH
00:00F6 90-A0 E6-F8               516   	sb	0f8e6h.1
                                  517   
                                  518   ;;					T9CS2 = 1; 
                                  519   CLINEA 0000H 0001H 01DBH 0006H 0010H
00:00FA A0-A0 E6-F8               520   	sb	0f8e6h.2
                                  521   
                                  522   ;;					tm_init(TM_CH_NO_89);
                                  523   CLINEA 0000H 0001H 01DCH 0006H 001AH
00:00FE 00 00                     524   	mov	r0,	#00h
00:0100 01-F0'00-00'              525   	bl	_tm_init
                                  526   
                                  527   ;;					tm_set89Data(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
                                  528   CLINEA 0000H 0000H 0150H 0002H 0025H
00:0104 00 00                     529   	mov	r0,	#00h
00:0106 11-90 E0-F8               530   	st	r0,	0f8e0h
                                  531   
                                  532   ;;					tm_set89Data(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
                                  533   CLINEA 0000H 0000H 0151H 0002H 0023H
00:010A 20 00                     534   	mov	r0,	#020h
00:010C 11-90 E4-F8               535   	st	r0,	0f8e4h
                                  536   
                                  537   ;;					tm_set89Source(TM_CS_HTBCLK);
                                  538   CLINEA 0000H 0000H 0186H 0002H 0015H
00:0110 80-A0 E2-F8               539   	sb	0f8e2h.0
                                  540   
                                  541   ;;					tm_set89Source(TM_CS_HTBCLK);
                                  542   CLINEA 0000H 0000H 0187H 0002H 001AH
00:0114 92-A0 E2-F8               543   	rb	0f8e2h.1
                                  544   
                                  545   ;;					tm_start89();
                                  546   CLINEA 0000H 0001H 00CAH 0002H 000AH
00:0118 00 00                     547   	mov	r0,	#00h
00:011A 11-90 E1-F8               548   	st	r0,	0f8e1h
                                  549   
                                  550   ;;					tm_start89();
                                  551   CLINEA 0000H 0000H 00CBH 0002H 000BH
00:011E 80-A0 E3-F8               552   	sb	0f8e3h.0
                                  553   
                                  554   ;;					T89M16 = 1;		//1 => sets 16-bit timer mode
                                  555   CLINEA 0000H 0001H 01E0H 0006H 002FH
00:0122 D0-A0 E2-F8               556   	sb	0f8e2h.5
                                  557   
                                  558   ;;					HTD3 = 1;	//High-Speed Time Base Counter Divide Register: 1111 = 9182kHz
                                  559   CLINEA 0000H 0001H 01E2H 0006H 004DH
00:0126 B0-A0 0B-F0               560   	sb	0f00bh.3
                                  561   
                                  562   ;;					HTD2 = 1;
                                  563   CLINEA 0000H 0001H 01E3H 0006H 000EH
00:012A A0-A0 0B-F0               564   	sb	0f00bh.2
                                  565   
                                  566   ;;					HTD1 = 1;
                                  567   CLINEA 0000H 0001H 01E4H 0006H 000EH
00:012E 90-A0 0B-F0               568   	sb	0f00bh.1
                                  569   
                                  570   ;;					HTD0 = 1; 
                                  571   CLINEA 0000H 0001H 01E5H 0006H 000FH
00:0132 80-A0 0B-F0               572   	sb	0f00bh.0
                                  573   
                                  574   ;;				(void)irq_setHdr( (unsigned char)IRQ_NO_TMBINT, TMRAB_ISR );  //Clear interrupt request flag
                                  575   CLINEA 0000H 0001H 01EAH 0005H 0060H
00:0136 00'02                     576   	mov	r2,	#BYTE1 OFFSET _TMRAB_ISR
00:0138 00'03                     577   	mov	r3,	#BYTE2 OFFSET _TMRAB_ISR
00:013A 16 00                     578   	mov	r0,	#016h
00:013C 01-F0'00-00'              579   	bl	_irq_setHdr
                                  580   
                                  581   ;;					ETMA = 1;	  	// Enable timer 8 Interrupt (1=ENABLED
                                  582   CLINEA 0000H 0001H 01EBH 0006H 0038H
00:0140 E0-A0 15-F0               583   	sb	0f015h.6
                                  584   
                                  585   ;;					ETMB = 1;	  	// Enable timer 9 Interrupt (1=ENABLED)
                                  586   CLINEA 0000H 0001H 01ECH 0006H 0039H
00:0144 F0-A0 15-F0               587   	sb	0f015h.7
                                  588   
                                  589   ;;					QTMA = 1;		// timer 8 IRQ request flag; 1=REQUEST
                                  590   CLINEA 0000H 0001H 01EDH 0006H 0036H
00:0148 E0-A0 1D-F0               591   	sb	0f01dh.6
                                  592   
                                  593   ;;					QTMB = 1;		// timer 9 IRQ request flag; 1=REQUEST
                                  594   CLINEA 0000H 0001H 01EEH 0006H 0036H
00:014C F0-A0 1D-F0               595   	sb	0f01dh.7
                                  596   
                                  597   ;;					TACS0 = 1;		// 111 => Select PLLCLK
                                  598   CLINEA 0000H 0001H 01EFH 0006H 0028H
00:0150 80-A0 EA-F8               599   	sb	0f8eah.0
                                  600   
                                  601   ;;					TACS1 = 1;
                                  602   CLINEA 0000H 0001H 01F0H 0006H 000FH
00:0154 90-A0 EA-F8               603   	sb	0f8eah.1
                                  604   
                                  605   ;;					TACS2 = 1;
                                  606   CLINEA 0000H 0001H 01F1H 0006H 000FH
00:0158 A0-A0 EA-F8               607   	sb	0f8eah.2
                                  608   
                                  609   ;;					TBCS0 = 1;		// 111 => Select PLLCLK
                                  610   CLINEA 0000H 0001H 01F2H 0006H 0028H
00:015C 80-A0 EE-F8               611   	sb	0f8eeh.0
                                  612   
                                  613   ;;					TBCS1 = 1;
                                  614   CLINEA 0000H 0001H 01F3H 0006H 000FH
00:0160 90-A0 EE-F8               615   	sb	0f8eeh.1
                                  616   
                                  617   ;;					TBCS2 = 1; 
                                  618   CLINEA 0000H 0001H 01F4H 0006H 0010H
00:0164 A0-A0 EE-F8               619   	sb	0f8eeh.2
                                  620   
                                  621   ;;					tm_init(TM_CH_NO_AB);
                                  622   CLINEA 0000H 0001H 01F5H 0006H 001AH
00:0168 01 00                     623   	mov	r0,	#01h
00:016A 01-F0'00-00'              624   	bl	_tm_init
                                  625   
                                  626   ;;					tm_setABData(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
                                  627   CLINEA 0000H 0000H 0157H 0002H 0025H
00:016E 00 00                     628   	mov	r0,	#00h
00:0170 11-90 E8-F8               629   	st	r0,	0f8e8h
                                  630   
                                  631   ;;					tm_setABData(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
                                  632   CLINEA 0000H 0000H 0158H 0002H 0023H
00:0174 20 00                     633   	mov	r0,	#020h
00:0176 11-90 EC-F8               634   	st	r0,	0f8ech
                                  635   
                                  636   ;;					tm_setABSource(TM_CS_HTBCLK);
                                  637   CLINEA 0000H 0000H 018DH 0002H 0015H
00:017A 80-A0 EA-F8               638   	sb	0f8eah.0
                                  639   
                                  640   ;;					tm_setABSource(TM_CS_HTBCLK);
                                  641   CLINEA 0000H 0000H 018EH 0002H 001AH
00:017E 92-A0 EA-F8               642   	rb	0f8eah.1
                                  643   
                                  644   ;;					tm_startAB();
                                  645   CLINEA 0000H 0001H 00D1H 0002H 000AH
00:0182 00 00                     646   	mov	r0,	#00h
00:0184 11-90 E9-F8               647   	st	r0,	0f8e9h
                                  648   
                                  649   ;;					tm_startAB();
                                  650   CLINEA 0000H 0000H 00D2H 0002H 000BH
00:0188 80-A0 EB-F8               651   	sb	0f8ebh.0
                                  652   
                                  653   ;;					TABM16 = 1;		//1 => sets 16-bit timer mode
                                  654   CLINEA 0000H 0001H 01F9H 0006H 002FH
00:018C D0-A0 EA-F8               655   	sb	0f8eah.5
                                  656   
                                  657   ;;					HTD3 = 1;	//High-Speed Time Base Counter Divide Register: 1111 = 9182kHz
                                  658   CLINEA 0000H 0001H 01FBH 0006H 004DH
00:0190 B0-A0 0B-F0               659   	sb	0f00bh.3
                                  660   
                                  661   ;;					HTD2 = 1;
                                  662   CLINEA 0000H 0001H 01FCH 0006H 000EH
00:0194 A0-A0 0B-F0               663   	sb	0f00bh.2
                                  664   
                                  665   ;;					HTD1 = 1;
                                  666   CLINEA 0000H 0001H 01FDH 0006H 000EH
00:0198 90-A0 0B-F0               667   	sb	0f00bh.1
                                  668   
                                  669   ;;					HTD0 = 1; 
                                  670   CLINEA 0000H 0001H 01FEH 0006H 000FH
00:019C 80-A0 0B-F0               671   	sb	0f00bh.0
                                  672   
                                  673   ;;				(void)irq_setHdr( (unsigned char)IRQ_NO_TMFINT, TMREF_ISR );  //Clear interrupt request flag
                                  674   CLINEA 0000H 0001H 0203H 0005H 0060H
00:01A0 00'02                     675   	mov	r2,	#BYTE1 OFFSET _TMREF_ISR
00:01A2 00'03                     676   	mov	r3,	#BYTE2 OFFSET _TMREF_ISR
00:01A4 14 00                     677   	mov	r0,	#014h
00:01A6 01-F0'00-00'              678   	bl	_irq_setHdr
                                  679   
                                  680   ;;					ETME = 1;	  	// Enable timer E Interrupt (1=ENABLED
                                  681   CLINEA 0000H 0001H 0204H 0006H 0038H
00:01AA C0-A0 15-F0               682   	sb	0f015h.4
                                  683   
                                  684   ;;					ETMF = 1;	  	// Enable timer F Interrupt (1=ENABLED)
                                  685   CLINEA 0000H 0001H 0205H 0006H 0039H
00:01AE D0-A0 15-F0               686   	sb	0f015h.5
                                  687   
                                  688   ;;					QTME = 1;		// Timer E IRQ request flag; 1=REQUEST
                                  689   CLINEA 0000H 0001H 0206H 0006H 0036H
00:01B2 C0-A0 1D-F0               690   	sb	0f01dh.4
                                  691   
                                  692   ;;					QTMF = 1;		// Timer F IRQ request flag; 1=REQUEST
                                  693   CLINEA 0000H 0001H 0207H 0006H 0036H
00:01B6 D0-A0 1D-F0               694   	sb	0f01dh.5
                                  695   
                                  696   ;;					TECS0 = 1;		// 111 => Select PLLCLK
                                  697   CLINEA 0000H 0001H 0208H 0006H 0028H
00:01BA 80-A0 62-F3               698   	sb	0f362h.0
                                  699   
                                  700   ;;					TECS1 = 1;
                                  701   CLINEA 0000H 0001H 0209H 0006H 000FH
00:01BE 90-A0 62-F3               702   	sb	0f362h.1
                                  703   
                                  704   ;;					TECS2 = 1;
                                  705   CLINEA 0000H 0001H 020AH 0006H 000FH
00:01C2 B0-A0 62-F3               706   	sb	0f362h.3
                                  707   
                                  708   ;;					TFCS0 = 1;		// 111 => Select PLLCLK
                                  709   CLINEA 0000H 0001H 020BH 0006H 0028H
00:01C6 80-A0 6A-F3               710   	sb	0f36ah.0
                                  711   
                                  712   ;;					TFCS1 = 1;
                                  713   CLINEA 0000H 0001H 020CH 0006H 000FH
00:01CA 90-A0 6A-F3               714   	sb	0f36ah.1
                                  715   
                                  716   ;;					TFCS2 = 1;
                                  717   CLINEA 0000H 0001H 020DH 0006H 000FH
00:01CE B0-A0 6A-F3               718   	sb	0f36ah.3
                                  719   
                                  720   ;;					tm_init(TM_CH_NO_EF);
                                  721   CLINEA 0000H 0001H 020EH 0006H 001AH
00:01D2 02 00                     722   	mov	r0,	#02h
00:01D4 01-F0'00-00'              723   	bl	_tm_init
                                  724   
                                  725   ;;					tm_setEFData(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
                                  726   CLINEA 0000H 0000H 015EH 0002H 0025H
00:01D8 00 00                     727   	mov	r0,	#00h
00:01DA 11-90 60-F3               728   	st	r0,	0f360h
                                  729   
                                  730   ;;					tm_setEFData(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
                                  731   CLINEA 0000H 0000H 015FH 0002H 0023H
00:01DE 20 00                     732   	mov	r0,	#020h
00:01E0 11-90 68-F3               733   	st	r0,	0f368h
                                  734   
                                  735   ;;					tm_setEFSource(TM_CS_HTBCLK);
                                  736   CLINEA 0000H 0000H 0194H 0002H 0015H
00:01E4 80-A0 62-F3               737   	sb	0f362h.0
                                  738   
                                  739   ;;					tm_setEFSource(TM_CS_HTBCLK);
                                  740   CLINEA 0000H 0000H 0195H 0002H 001AH
00:01E8 92-A0 62-F3               741   	rb	0f362h.1
                                  742   
                                  743   ;;					tm_startEF();
                                  744   CLINEA 0000H 0001H 00D8H 0002H 000AH
00:01EC 00 00                     745   	mov	r0,	#00h
00:01EE 11-90 61-F3               746   	st	r0,	0f361h
                                  747   
                                  748   ;;					tm_startEF();
                                  749   CLINEA 0000H 0000H 00D9H 0002H 000BH
00:01F2 80-A0 63-F3               750   	sb	0f363h.0
                                  751   
                                  752   ;;					TEFM16 = 1;		//1 => sets 16-bit timer mode
                                  753   CLINEA 0000H 0001H 0212H 0006H 002FH
00:01F6 A0-A0 62-F3               754   	sb	0f362h.2
                                  755   
                                  756   ;;					HTD3 = 1;	//High-Speed Time Base Counter Divide Register: 1111 = 9182kHz
                                  757   CLINEA 0000H 0001H 0214H 0006H 004DH
00:01FA B0-A0 0B-F0               758   	sb	0f00bh.3
                                  759   
                                  760   ;;					HTD2 = 1;
                                  761   CLINEA 0000H 0001H 0215H 0006H 000EH
00:01FE A0-A0 0B-F0               762   	sb	0f00bh.2
                                  763   
                                  764   ;;					HTD1 = 1;
                                  765   CLINEA 0000H 0001H 0216H 0006H 000EH
00:0202 90-A0 0B-F0               766   	sb	0f00bh.1
                                  767   
                                  768   ;;					HTD0 = 1; 
                                  769   CLINEA 0000H 0001H 0217H 0006H 000FH
00:0206 80-A0 0B-F0               770   	sb	0f00bh.0
                                  771   
                                  772   ;;					PB3DIR = 1;
                                  773   CLINEA 0000H 0001H 021BH 0006H 0010H
00:020A B0-A0 59-F2               774   	sb	0f259h.3
                                  775   
                                  776   ;;					PB3C1 = 0;
                                  777   CLINEA 0000H 0001H 021CH 0006H 000FH
00:020E B2-A0 5B-F2               778   	rb	0f25bh.3
                                  779   
                                  780   ;;					PB3C0 = 0;
                                  781   CLINEA 0000H 0001H 021DH 0006H 000FH
00:0212 B2-A0 5A-F2               782   	rb	0f25ah.3
                                  783   
                                  784   ;;					PB3MD1 = 0;
                                  785   CLINEA 0000H 0001H 021EH 0006H 0010H
00:0216 B2-A0 5D-F2               786   	rb	0f25dh.3
                                  787   
                                  788   ;;					PB3MD0 = 0;
                                  789   CLINEA 0000H 0001H 021FH 0006H 0010H
00:021A B2-A0 5C-F2               790   	rb	0f25ch.3
                                  791   
                                  792   ;;					PB3E1 = 1;
                                  793   CLINEA 0000H 0001H 0220H 0006H 000FH
00:021E F0-A0 25-F0               794   	sb	0f025h.7
                                  795   
                                  796   ;;					PB3E0 = 0;		//PBnE0-1 are used to choose the Rising-Edge Mode for this interrupt
                                  797   CLINEA 0000H 0001H 0221H 0006H 0055H
00:0222 F2-A0 24-F0               798   	rb	0f024h.7
                                  799   
                                  800   ;;					PB3SM = 0;
                                  801   CLINEA 0000H 0001H 0222H 0006H 000FH
00:0226 F2-A0 26-F0               802   	rb	0f026h.7
                                  803   
                                  804   ;;				(void)irq_setHdr( (unsigned char)IRQ_NO_PB3INT, ExtInt_ISR );  //Clear interrupt request flag
                                  805   CLINEA 0000H 0001H 0225H 0005H 0061H
00:022A 00'02                     806   	mov	r2,	#BYTE1 OFFSET _ExtInt_ISR
00:022C 00'03                     807   	mov	r3,	#BYTE2 OFFSET _ExtInt_ISR
00:022E 08 00                     808   	mov	r0,	#08h
00:0230 01-F0'00-00'              809   	bl	_irq_setHdr
                                  810   
                                  811   ;;					EPB3 = 0;	//1=> Enables Interrupt
                                  812   CLINEA 0000H 0001H 0226H 0006H 0026H
00:0234 F2-A0 11-F0               813   	rb	0f011h.7
                                  814   
                                  815   ;;					QPB3 = 0;	//Enables Request Flag (need to set to 
                                  816   CLINEA 0000H 0001H 0227H 0006H 0036H
00:0238 F2-A0 19-F0               817   	rb	0f019h.7
                                  818   
                                  819   ;;	irq_ei(); // Enable Interrupts
                                  820   CLINEA 0000H 0001H 022BH 0002H 001FH
00:023C 01-F0'00-00'              821   	bl	_irq_ei
                                  822   
                                  823   ;;		WDTMOD = 0x03; 	// 0x03=overflow 8sec...
                                  824   CLINEA 0000H 0001H 0230H 0003H 002AH
00:0240 03 00                     825   	mov	r0,	#03h
00:0242 11-90 0F-F0               826   	st	r0,	0f00fh
                                  827   
                                  828   ;;		main_clrWDT(); 	// Clear WDT
                                  829   CLINEA 0000H 0001H 0231H 0003H 001EH
00:0246 01-F0'00-00'              830   	bl	_main_clrWDT
                                  831   CBLOCKEND 311 2 563
                                  832   
                                  833   ;;}//End Initialization
                                  834   CLINEA 0000H 0001H 0233H 0001H 0015H
00:024A 8E-F2                     835   	pop	pc
                                  836   CBLOCKEND 311 1 563
                                  837   CFUNCTIONEND 311
                                  838   
                                  839   
  --------------------------      840   	rseg $$SetOSC$main
                                  841   CFUNCTION 312
                                  842   
00:0000                           843   _SetOSC	:
                                  844   CBLOCK 312 1 570
                                  845   
                                  846   ;;static void SetOSC(void){
                                  847   CLINEA 0000H 0001H 023AH 0001H 0019H
                                  848   CBLOCK 312 2 570
                                  849   
                                  850   ;;	FCON0 = 0x00;		//xMHz PLL (3=1MHz; 2=2MHz; 1=4MHz; 0=8MHz)...
                                  851   CLINEA 0000H 0001H 023CH 0002H 003EH
00:0000 00 00                     852   	mov	r0,	#00h
00:0002 11-90 02-F0               853   	st	r0,	0f002h
                                  854   
                                  855   ;;      ENOSC = 1;		//1=Enable High Speed Oscillator...
                                  856   CLINEA 0000H 0001H 023EH 0007H 0035H
00:0006 90-A0 03-F0               857   	sb	0f003h.1
                                  858   
                                  859   ;;	__EI();				//INT enable
                                  860   CLINEA 0000H 0001H 0240H 0002H 0018H
00:000A 08-ED                     861   	ei
                                  862   CBLOCKEND 312 2 577
                                  863   
                                  864   ;;}
                                  865   CLINEA 0000H 0001H 0241H 0001H 0001H
00:000C 1F-FE                     866   	rt
                                  867   CBLOCKEND 312 1 577
                                  868   CFUNCTIONEND 312
                                  869   
                                  870   
  --------------------------      871   	rseg $$analog_comparator$main
                                  872   CFUNCTION 316
                                  873   
00:0000                           874   _analog_comparator	:
                                  875   CBLOCK 316 1 584
                                  876   
                                  877   ;;void analog_comparator(void){
                                  878   CLINEA 0000H 0001H 0248H 0001H 001DH
                                  879   CBLOCK 316 2 584
                                  880   
                                  881   ;;	CMP0EN  = 0x01; 	// Comparator ON...
                                  882   CLINEA 0000H 0001H 025EH 0002H 0025H
00:0000 80-A0 50-F9               883   	sb	0f950h.0
                                  884   
                                  885   ;;	CMP0E1  = 0x00; 	// No Interupt...
                                  886   CLINEA 0000H 0001H 025FH 0002H 0023H
00:0004 92-A0 51-F9               887   	rb	0f951h.1
                                  888   
                                  889   ;;	CMP0E0  = 0x00;
                                  890   CLINEA 0000H 0001H 0260H 0002H 0010H
00:0008 82-A0 51-F9               891   	rb	0f951h.0
                                  892   
                                  893   ;;	CMP0SM1 = 0x00; 	// Detect without Sampling... 
                                  894   CLINEA 0000H 0001H 0261H 0002H 0030H
00:000C B2-A0 51-F9               895   	rb	0f951h.3
                                  896   
                                  897   ;;	CMP0RFS = 0x01; 	// Differential Input on B5
                                  898   CLINEA 0000H 0001H 0262H 0002H 002DH
00:0010 C0-A0 51-F9               899   	sb	0f951h.4
                                  900   
                                  901   ;;	CMP0EN  = 0x00;
                                  902   CLINEA 0000H 0001H 0265H 0002H 0010H
00:0014 82-A0 50-F9               903   	rb	0f950h.0
                                  904   CBLOCKEND 316 2 616
                                  905   
                                  906   ;;}
                                  907   CLINEA 0000H 0001H 0268H 0001H 0001H
00:0018 1F-FE                     908   	rt
                                  909   CBLOCKEND 316 1 616
                                  910   CFUNCTIONEND 316
                                  911   
                                  912   
  --------------------------      913   	rseg $$PortA_Low$main
                                  914   CFUNCTION 317
                                  915   
00:0000                           916   _PortA_Low	:
                                  917   CBLOCK 317 1 624
                                  918   
                                  919   ;;void PortA_Low(void){
                                  920   CLINEA 0000H 0001H 0270H 0001H 0015H
                                  921   CBLOCK 317 2 624
                                  922   
                                  923   ;;	PA0DIR = 0;		// PortA Bit0 set to Output Mode...
                                  924   CLINEA 0000H 0001H 027AH 0002H 0031H
00:0000 82-A0 51-F2               925   	rb	0f251h.0
                                  926   
                                  927   ;;	PA1DIR = 0;		// PortA Bit1 set to Output Mode...
                                  928   CLINEA 0000H 0001H 027BH 0002H 0031H
00:0004 92-A0 51-F2               929   	rb	0f251h.1
                                  930   
                                  931   ;;	PA2DIR = 0;		// PortA Bit2 set to Output Mode...
                                  932   CLINEA 0000H 0001H 027CH 0002H 0031H
00:0008 A2-A0 51-F2               933   	rb	0f251h.2
                                  934   
                                  935   ;;	PA0C1  = 1;		// PortA Bit0 set to CMOS Output...
                                  936   CLINEA 0000H 0001H 027FH 0002H 0031H
00:000C 80-A0 53-F2               937   	sb	0f253h.0
                                  938   
                                  939   ;;	PA0C0  = 1;		
                                  940   CLINEA 0000H 0001H 0280H 0002H 000EH
00:0010 80-A0 52-F2               941   	sb	0f252h.0
                                  942   
                                  943   ;;	PA1C1  = 1;		// PortA Bit1 set to CMOS Output...
                                  944   CLINEA 0000H 0001H 0281H 0002H 0031H
00:0014 90-A0 53-F2               945   	sb	0f253h.1
                                  946   
                                  947   ;;	PA1C0  = 1;	
                                  948   CLINEA 0000H 0001H 0282H 0002H 000DH
00:0018 90-A0 52-F2               949   	sb	0f252h.1
                                  950   
                                  951   ;;	PA2C1  = 1;		// PortA Bit2 set to CMOS Output...
                                  952   CLINEA 0000H 0001H 0283H 0002H 0031H
00:001C A0-A0 53-F2               953   	sb	0f253h.2
                                  954   
                                  955   ;;	PA2C0  = 1;	
                                  956   CLINEA 0000H 0001H 0284H 0002H 000DH
00:0020 A0-A0 52-F2               957   	sb	0f252h.2
                                  958   
                                  959   ;;	PA0MD1  = 0;	// PortA Bit0 set to General Purpose Output...
                                  960   CLINEA 0000H 0001H 0287H 0002H 003CH
00:0024 82-A0 55-F2               961   	rb	0f255h.0
                                  962   
                                  963   ;;	PA0MD0  = 0;	
                                  964   CLINEA 0000H 0001H 0288H 0002H 000EH
00:0028 82-A0 54-F2               965   	rb	0f254h.0
                                  966   
                                  967   ;;	PA1MD1  = 0;	// PortA Bit1 set to General Purpose Output...
                                  968   CLINEA 0000H 0001H 0289H 0002H 003CH
00:002C 92-A0 55-F2               969   	rb	0f255h.1
                                  970   
                                  971   ;;	PA1MD0  = 0;	
                                  972   CLINEA 0000H 0001H 028AH 0002H 000EH
00:0030 92-A0 54-F2               973   	rb	0f254h.1
                                  974   
                                  975   ;;	PA2MD1  = 0;	// PortA Bit2 set to General Purpose Output...
                                  976   CLINEA 0000H 0001H 028BH 0002H 003CH
00:0034 A2-A0 55-F2               977   	rb	0f255h.2
                                  978   
                                  979   ;;	PA2MD0  = 0;	
                                  980   CLINEA 0000H 0001H 028CH 0002H 000EH
00:0038 A2-A0 54-F2               981   	rb	0f254h.2
                                  982   
                                  983   ;;	PA0D = 0;		// A.0 Output OFF....
                                  984   CLINEA 0000H 0001H 028FH 0002H 0021H
00:003C 82-A0 50-F2               985   	rb	0f250h.0
                                  986   
                                  987   ;;	PA1D = 0;		// A.1 Output OFF....
                                  988   CLINEA 0000H 0001H 0290H 0002H 0021H
00:0040 92-A0 50-F2               989   	rb	0f250h.1
                                  990   
                                  991   ;;	PA2D = 0;		// A.2 Output OFF....
                                  992   CLINEA 0000H 0001H 0291H 0002H 0021H
00:0044 A2-A0 50-F2               993   	rb	0f250h.2
                                  994   
                                  995   ;;	main_clrWDT(); 	// Clear WDT
                                  996   CLINEA 0000H 0001H 0293H 0002H 001DH
00:0048 00-F0'00-00'              997   	b	_main_clrWDT
                                  998   CBLOCKEND 317 2 661
                                  999   CLINEA 0000H 0001H 0295H 0001H 0001H
                                 1000   CBLOCKEND 317 1 661
                                 1001   CFUNCTIONEND 317
                                 1002   
                                 1003   
  --------------------------     1004   	rseg $$PortB_Low$main
                                 1005   CFUNCTION 318
                                 1006   
00:0000                          1007   _PortB_Low	:
                                 1008   CBLOCK 318 1 667
                                 1009   
                                 1010   ;;void PortB_Low(void){
                                 1011   CLINEA 0000H 0001H 029BH 0001H 0015H
                                 1012   CBLOCK 318 2 667
                                 1013   
                                 1014   ;;	PB0DIR = 0;		// PortB Bit0 set to Output Mode...
                                 1015   CLINEA 0000H 0001H 02A5H 0002H 0031H
00:0000 82-A0 59-F2              1016   	rb	0f259h.0
                                 1017   
                                 1018   ;;	PB1DIR = 0;		// PortB Bit1 set to Output Mode...
                                 1019   CLINEA 0000H 0001H 02A6H 0002H 0031H
00:0004 92-A0 59-F2              1020   	rb	0f259h.1
                                 1021   
                                 1022   ;;	PB2DIR = 0;		// PortB Bit2 set to Output Mode...
                                 1023   CLINEA 0000H 0001H 02A7H 0002H 0031H
00:0008 A2-A0 59-F2              1024   	rb	0f259h.2
                                 1025   
                                 1026   ;;	PB3DIR = 0;		// PortB Bit3 set to Output Mode...
                                 1027   CLINEA 0000H 0001H 02A8H 0002H 0031H
00:000C B2-A0 59-F2              1028   	rb	0f259h.3
                                 1029   
                                 1030   ;;	PB4DIR = 0;		// PortB Bit4 set to Output Mode...
                                 1031   CLINEA 0000H 0001H 02A9H 0002H 0031H
00:0010 C2-A0 59-F2              1032   	rb	0f259h.4
                                 1033   
                                 1034   ;;	PB5DIR = 0;		// PortB Bit5 set to Output Mode...
                                 1035   CLINEA 0000H 0001H 02AAH 0002H 0031H
00:0014 D2-A0 59-F2              1036   	rb	0f259h.5
                                 1037   
                                 1038   ;;	PB6DIR = 0;		// PortB Bit6 set to Output Mode...
                                 1039   CLINEA 0000H 0001H 02ABH 0002H 0031H
00:0018 E2-A0 59-F2              1040   	rb	0f259h.6
                                 1041   
                                 1042   ;;	PB7DIR = 0;		// PortB Bit7 set to Output Mode...
                                 1043   CLINEA 0000H 0001H 02ACH 0002H 0031H
00:001C F2-A0 59-F2              1044   	rb	0f259h.7
                                 1045   
                                 1046   ;;	PB0C1  = 1;		// PortB Bit0 set to CMOS Output...
                                 1047   CLINEA 0000H 0001H 02AFH 0002H 0031H
00:0020 80-A0 5B-F2              1048   	sb	0f25bh.0
                                 1049   
                                 1050   ;;	PB0C0  = 1;		
                                 1051   CLINEA 0000H 0001H 02B0H 0002H 000EH
00:0024 80-A0 5A-F2              1052   	sb	0f25ah.0
                                 1053   
                                 1054   ;;	PB1C1  = 1;		// PortB Bit1 set to CMOS Output...
                                 1055   CLINEA 0000H 0001H 02B1H 0002H 0031H
00:0028 90-A0 5B-F2              1056   	sb	0f25bh.1
                                 1057   
                                 1058   ;;	PB1C0  = 1;	
                                 1059   CLINEA 0000H 0001H 02B2H 0002H 000DH
00:002C 90-A0 5A-F2              1060   	sb	0f25ah.1
                                 1061   
                                 1062   ;;	PB2C1  = 1;		// PortB Bit2 set to CMOS Output...
                                 1063   CLINEA 0000H 0001H 02B3H 0002H 0031H
00:0030 A0-A0 5B-F2              1064   	sb	0f25bh.2
                                 1065   
                                 1066   ;;	PB2C0  = 1;	
                                 1067   CLINEA 0000H 0001H 02B4H 0002H 000DH
00:0034 A0-A0 5A-F2              1068   	sb	0f25ah.2
                                 1069   
                                 1070   ;;	PB3C1  = 1;		// PortB Bit3 set to CMOS Output...
                                 1071   CLINEA 0000H 0001H 02B5H 0002H 0031H
00:0038 B0-A0 5B-F2              1072   	sb	0f25bh.3
                                 1073   
                                 1074   ;;	PB3C0  = 1;		
                                 1075   CLINEA 0000H 0001H 02B6H 0002H 000EH
00:003C B0-A0 5A-F2              1076   	sb	0f25ah.3
                                 1077   
                                 1078   ;;	PB4C1  = 1;		// PortB Bit4 set to CMOS Output...
                                 1079   CLINEA 0000H 0001H 02B7H 0002H 0031H
00:0040 C0-A0 5B-F2              1080   	sb	0f25bh.4
                                 1081   
                                 1082   ;;	PB4C0  = 1;	
                                 1083   CLINEA 0000H 0001H 02B8H 0002H 000DH
00:0044 C0-A0 5A-F2              1084   	sb	0f25ah.4
                                 1085   
                                 1086   ;;	PB5C1  = 1;		// PortB Bit5 set to CMOS Output...
                                 1087   CLINEA 0000H 0001H 02B9H 0002H 0031H
00:0048 D0-A0 5B-F2              1088   	sb	0f25bh.5
                                 1089   
                                 1090   ;;	PB5C0  = 1;	
                                 1091   CLINEA 0000H 0001H 02BAH 0002H 000DH
00:004C D0-A0 5A-F2              1092   	sb	0f25ah.5
                                 1093   
                                 1094   ;;	PB6C1  = 1;		// PortB Bit6 set to CMOS Output...
                                 1095   CLINEA 0000H 0001H 02BBH 0002H 0031H
00:0050 E0-A0 5B-F2              1096   	sb	0f25bh.6
                                 1097   
                                 1098   ;;	PB6C0  = 1;	
                                 1099   CLINEA 0000H 0001H 02BCH 0002H 000DH
00:0054 E0-A0 5A-F2              1100   	sb	0f25ah.6
                                 1101   
                                 1102   ;;	PB7C1  = 1;		// PortB Bit7 set to CMOS Output...
                                 1103   CLINEA 0000H 0001H 02BDH 0002H 0031H
00:0058 F0-A0 5B-F2              1104   	sb	0f25bh.7
                                 1105   
                                 1106   ;;	PB7C0  = 1;	
                                 1107   CLINEA 0000H 0001H 02BEH 0002H 000DH
00:005C F0-A0 5A-F2              1108   	sb	0f25ah.7
                                 1109   
                                 1110   ;;	PB0MD1  = 0;	// PortB Bit0 set to General Purpose Output...
                                 1111   CLINEA 0000H 0001H 02C1H 0002H 003CH
00:0060 82-A0 5D-F2              1112   	rb	0f25dh.0
                                 1113   
                                 1114   ;;	PB0MD0  = 0;	
                                 1115   CLINEA 0000H 0001H 02C2H 0002H 000EH
00:0064 82-A0 5C-F2              1116   	rb	0f25ch.0
                                 1117   
                                 1118   ;;	PB1MD1  = 0;	// PortB Bit1 set to General Purpose Output...
                                 1119   CLINEA 0000H 0001H 02C3H 0002H 003CH
00:0068 92-A0 5D-F2              1120   	rb	0f25dh.1
                                 1121   
                                 1122   ;;	PB1MD0  = 0;	
                                 1123   CLINEA 0000H 0001H 02C4H 0002H 000EH
00:006C 92-A0 5C-F2              1124   	rb	0f25ch.1
                                 1125   
                                 1126   ;;	PB2MD1  = 0;	// PortB Bit2 set to General Purpose Output...
                                 1127   CLINEA 0000H 0001H 02C5H 0002H 003CH
00:0070 A2-A0 5D-F2              1128   	rb	0f25dh.2
                                 1129   
                                 1130   ;;	PB2MD0  = 0;	
                                 1131   CLINEA 0000H 0001H 02C6H 0002H 000EH
00:0074 A2-A0 5C-F2              1132   	rb	0f25ch.2
                                 1133   
                                 1134   ;;	PB3MD1  = 0;	// PortB Bit3 set to General Purpose Output...
                                 1135   CLINEA 0000H 0001H 02C7H 0002H 003CH
00:0078 B2-A0 5D-F2              1136   	rb	0f25dh.3
                                 1137   
                                 1138   ;;	PB3MD0  = 0;	
                                 1139   CLINEA 0000H 0001H 02C8H 0002H 000EH
00:007C B2-A0 5C-F2              1140   	rb	0f25ch.3
                                 1141   
                                 1142   ;;	PB4MD1  = 0;	// PortB Bit4 set to General Purpose Output...
                                 1143   CLINEA 0000H 0001H 02C9H 0002H 003CH
00:0080 C2-A0 5D-F2              1144   	rb	0f25dh.4
                                 1145   
                                 1146   ;;	PB4MD0  = 0;	
                                 1147   CLINEA 0000H 0001H 02CAH 0002H 000EH
00:0084 C2-A0 5C-F2              1148   	rb	0f25ch.4
                                 1149   
                                 1150   ;;	PB5MD1  = 0;	// PortB Bit5 set to General Purpose Output...
                                 1151   CLINEA 0000H 0001H 02CBH 0002H 003CH
00:0088 D2-A0 5D-F2              1152   	rb	0f25dh.5
                                 1153   
                                 1154   ;;	PB5MD0  = 0;
                                 1155   CLINEA 0000H 0001H 02CCH 0002H 000DH
00:008C D2-A0 5C-F2              1156   	rb	0f25ch.5
                                 1157   
                                 1158   ;;	PB6MD1  = 0;	// PortB Bit6 set to General Purpose Output...
                                 1159   CLINEA 0000H 0001H 02CDH 0002H 003CH
00:0090 E2-A0 5D-F2              1160   	rb	0f25dh.6
                                 1161   
                                 1162   ;;	PB6MD0  = 0;	
                                 1163   CLINEA 0000H 0001H 02CEH 0002H 000EH
00:0094 E2-A0 5C-F2              1164   	rb	0f25ch.6
                                 1165   
                                 1166   ;;	PB7MD1  = 0;	// PortB Bit7 set to General Purpose Output...
                                 1167   CLINEA 0000H 0001H 02CFH 0002H 003CH
00:0098 F2-A0 5D-F2              1168   	rb	0f25dh.7
                                 1169   
                                 1170   ;;	PB7MD0  = 0;
                                 1171   CLINEA 0000H 0001H 02D0H 0002H 000DH
00:009C F2-A0 5C-F2              1172   	rb	0f25ch.7
                                 1173   
                                 1174   ;;	PB0D = 0;		// B.0 Output OFF....
                                 1175   CLINEA 0000H 0001H 02D3H 0002H 0021H
00:00A0 82-A0 58-F2              1176   	rb	0f258h.0
                                 1177   
                                 1178   ;;	PB1D = 0;		// B.1 Output OFF....
                                 1179   CLINEA 0000H 0001H 02D4H 0002H 0021H
00:00A4 92-A0 58-F2              1180   	rb	0f258h.1
                                 1181   
                                 1182   ;;	PB2D = 0;		// B.2 Output OFF....
                                 1183   CLINEA 0000H 0001H 02D5H 0002H 0021H
00:00A8 A2-A0 58-F2              1184   	rb	0f258h.2
                                 1185   
                                 1186   ;;	PB3D = 0;		// B.3 Output OFF....
                                 1187   CLINEA 0000H 0001H 02D6H 0002H 0021H
00:00AC B2-A0 58-F2              1188   	rb	0f258h.3
                                 1189   
                                 1190   ;;	PB4D = 0;		// B.4 Output OFF....
                                 1191   CLINEA 0000H 0001H 02D7H 0002H 0021H
00:00B0 C2-A0 58-F2              1192   	rb	0f258h.4
                                 1193   
                                 1194   ;;	PB5D = 0;		// B.5 Output OFF....
                                 1195   CLINEA 0000H 0001H 02D8H 0002H 0021H
00:00B4 D2-A0 58-F2              1196   	rb	0f258h.5
                                 1197   
                                 1198   ;;	PB6D = 0;		// B.6 Output OFF....
                                 1199   CLINEA 0000H 0001H 02D9H 0002H 0021H
00:00B8 E2-A0 58-F2              1200   	rb	0f258h.6
                                 1201   
                                 1202   ;;	PB7D = 0;		// B.7 Output OFF....
                                 1203   CLINEA 0000H 0001H 02DAH 0002H 0021H
00:00BC F2-A0 58-F2              1204   	rb	0f258h.7
                                 1205   
                                 1206   ;;	main_clrWDT(); 	// Clear WDT
                                 1207   CLINEA 0000H 0001H 02DCH 0002H 001DH
00:00C0 00-F0'00-00'             1208   	b	_main_clrWDT
                                 1209   CBLOCKEND 318 2 734
                                 1210   CLINEA 0000H 0001H 02DEH 0001H 0001H
                                 1211   CBLOCKEND 318 1 734
                                 1212   CFUNCTIONEND 318
                                 1213   
                                 1214   
  --------------------------     1215   	rseg $$PortC_Low$main
                                 1216   CFUNCTION 319
                                 1217   
00:0000                          1218   _PortC_Low	:
                                 1219   CBLOCK 319 1 740
                                 1220   
                                 1221   ;;void PortC_Low(void){
                                 1222   CLINEA 0000H 0001H 02E4H 0001H 0015H
                                 1223   CBLOCK 319 2 740
                                 1224   
                                 1225   ;;	PC0DIR = 0;		// PortC Bit0 set to Output Mode...
                                 1226   CLINEA 0000H 0001H 02EEH 0002H 0031H
00:0000 82-A0 61-F2              1227   	rb	0f261h.0
                                 1228   
                                 1229   ;;	PC1DIR = 0;		// PortC Bit1 set to Output Mode...
                                 1230   CLINEA 0000H 0001H 02EFH 0002H 0031H
00:0004 92-A0 61-F2              1231   	rb	0f261h.1
                                 1232   
                                 1233   ;;	PC2DIR = 0;		// PortC Bit2 set to Output Mode...
                                 1234   CLINEA 0000H 0001H 02F0H 0002H 0031H
00:0008 A2-A0 61-F2              1235   	rb	0f261h.2
                                 1236   
                                 1237   ;;	PC3DIR = 0;		// PortC Bit3 set to Output Mode...
                                 1238   CLINEA 0000H 0001H 02F1H 0002H 0031H
00:000C B2-A0 61-F2              1239   	rb	0f261h.3
                                 1240   
                                 1241   ;;	PC0C1  = 1;		// PortC Bit0 set to CMOS Output...
                                 1242   CLINEA 0000H 0001H 02F5H 0002H 0031H
00:0010 80-A0 63-F2              1243   	sb	0f263h.0
                                 1244   
                                 1245   ;;	PC0C0  = 1;		
                                 1246   CLINEA 0000H 0001H 02F6H 0002H 000EH
00:0014 80-A0 62-F2              1247   	sb	0f262h.0
                                 1248   
                                 1249   ;;	PC1C1  = 1;		// PortC Bit1 set to CMOS Output...
                                 1250   CLINEA 0000H 0001H 02F7H 0002H 0031H
00:0018 90-A0 63-F2              1251   	sb	0f263h.1
                                 1252   
                                 1253   ;;	PC1C0  = 1;	
                                 1254   CLINEA 0000H 0001H 02F8H 0002H 000DH
00:001C 90-A0 62-F2              1255   	sb	0f262h.1
                                 1256   
                                 1257   ;;	PC2C1  = 1;		// PortC Bit2 set to CMOS Output...
                                 1258   CLINEA 0000H 0001H 02F9H 0002H 0031H
00:0020 A0-A0 63-F2              1259   	sb	0f263h.2
                                 1260   
                                 1261   ;;	PC2C0  = 1;	
                                 1262   CLINEA 0000H 0001H 02FAH 0002H 000DH
00:0024 A0-A0 62-F2              1263   	sb	0f262h.2
                                 1264   
                                 1265   ;;	PC3C1  = 1;		// PortC Bit3 set to CMOS Output...
                                 1266   CLINEA 0000H 0001H 02FBH 0002H 0031H
00:0028 B0-A0 63-F2              1267   	sb	0f263h.3
                                 1268   
                                 1269   ;;	PC3C0  = 1;		
                                 1270   CLINEA 0000H 0001H 02FCH 0002H 000EH
00:002C B0-A0 62-F2              1271   	sb	0f262h.3
                                 1272   
                                 1273   ;;	PC0MD1  = 0;	// PortC Bit0 set to General Purpose Output...
                                 1274   CLINEA 0000H 0001H 02FFH 0002H 003CH
00:0030 82-A0 65-F2              1275   	rb	0f265h.0
                                 1276   
                                 1277   ;;	PC0MD0  = 0;	
                                 1278   CLINEA 0000H 0001H 0300H 0002H 000EH
00:0034 82-A0 64-F2              1279   	rb	0f264h.0
                                 1280   
                                 1281   ;;	PC1MD1  = 0;	// PortC Bit1 set to General Purpose Output...
                                 1282   CLINEA 0000H 0001H 0301H 0002H 003CH
00:0038 92-A0 65-F2              1283   	rb	0f265h.1
                                 1284   
                                 1285   ;;	PC1MD0  = 0;	
                                 1286   CLINEA 0000H 0001H 0302H 0002H 000EH
00:003C 92-A0 64-F2              1287   	rb	0f264h.1
                                 1288   
                                 1289   ;;	PC2MD1  = 0;	// PortC Bit2 set to General Purpose Output...
                                 1290   CLINEA 0000H 0001H 0303H 0002H 003CH
00:0040 A2-A0 65-F2              1291   	rb	0f265h.2
                                 1292   
                                 1293   ;;	PC2MD0  = 0;	
                                 1294   CLINEA 0000H 0001H 0304H 0002H 000EH
00:0044 A2-A0 64-F2              1295   	rb	0f264h.2
                                 1296   
                                 1297   ;;	PC3MD1  = 0;	// PortC Bit3 set to General Purpose Output...
                                 1298   CLINEA 0000H 0001H 0305H 0002H 003CH
00:0048 B2-A0 65-F2              1299   	rb	0f265h.3
                                 1300   
                                 1301   ;;	PC3MD0  = 0;	
                                 1302   CLINEA 0000H 0001H 0306H 0002H 000EH
00:004C B2-A0 64-F2              1303   	rb	0f264h.3
                                 1304   
                                 1305   ;;	PC0D = 0;		// C.0 Output OFF....
                                 1306   CLINEA 0000H 0001H 0309H 0002H 0021H
00:0050 82-A0 60-F2              1307   	rb	0f260h.0
                                 1308   
                                 1309   ;;	PC1D = 0;		// C.1 Output OFF....
                                 1310   CLINEA 0000H 0001H 030AH 0002H 0021H
00:0054 92-A0 60-F2              1311   	rb	0f260h.1
                                 1312   
                                 1313   ;;	PC2D = 0;		// C.2 Output OFF....
                                 1314   CLINEA 0000H 0001H 030BH 0002H 0021H
00:0058 A2-A0 60-F2              1315   	rb	0f260h.2
                                 1316   
                                 1317   ;;	PC3D = 0;		// C.3 Output OFF....
                                 1318   CLINEA 0000H 0001H 030CH 0002H 0021H
00:005C B2-A0 60-F2              1319   	rb	0f260h.3
                                 1320   
                                 1321   ;;	main_clrWDT(); 	// Clear WDT
                                 1322   CLINEA 0000H 0001H 030EH 0002H 001DH
00:0060 00-F0'00-00'             1323   	b	_main_clrWDT
                                 1324   CBLOCKEND 319 2 784
                                 1325   CLINEA 0000H 0001H 0310H 0001H 0001H
                                 1326   CBLOCKEND 319 1 784
                                 1327   CFUNCTIONEND 319
                                 1328   
                                 1329   
  --------------------------     1330   	rseg $$PortA_Digital_Inputs$main
                                 1331   CFUNCTION 320
                                 1332   
00:0000                          1333   _PortA_Digital_Inputs	:
                                 1334   CBLOCK 320 1 790
                                 1335   
                                 1336   ;;void PortA_Digital_Inputs(void){
                                 1337   CLINEA 0000H 0001H 0316H 0001H 0020H
                                 1338   CBLOCK 320 2 790
                                 1339   
                                 1340   ;;	PA0DIR = 1;		// PortA Bit0 set to Input Mode...
                                 1341   CLINEA 0000H 0001H 0320H 0002H 0030H
00:0000 80-A0 51-F2              1342   	sb	0f251h.0
                                 1343   
                                 1344   ;;	PA1DIR = 1;		// PortA Bit1 set to Input Mode...
                                 1345   CLINEA 0000H 0001H 0321H 0002H 0030H
00:0004 90-A0 51-F2              1346   	sb	0f251h.1
                                 1347   
                                 1348   ;;	PA2DIR = 1;		// PortA Bit2 set to Input Mode...
                                 1349   CLINEA 0000H 0001H 0322H 0002H 0030H
00:0008 A0-A0 51-F2              1350   	sb	0f251h.2
                                 1351   
                                 1352   ;;	PA0C1  = 1;		// PortA Bit0 set to Input with Pull-Up Resistor...
                                 1353   CLINEA 0000H 0001H 0326H 0002H 0041H
00:000C 80-A0 53-F2              1354   	sb	0f253h.0
                                 1355   
                                 1356   ;;	PA0C0  = 0;		
                                 1357   CLINEA 0000H 0001H 0327H 0002H 000EH
00:0010 82-A0 52-F2              1358   	rb	0f252h.0
                                 1359   
                                 1360   ;;	PA1C1  = 1;		// PortA Bit1 set to Input with Pull-Up Resistor...
                                 1361   CLINEA 0000H 0001H 0328H 0002H 0041H
00:0014 90-A0 53-F2              1362   	sb	0f253h.1
                                 1363   
                                 1364   ;;	PA1C0  = 0;	
                                 1365   CLINEA 0000H 0001H 0329H 0002H 000DH
00:0018 92-A0 52-F2              1366   	rb	0f252h.1
                                 1367   
                                 1368   ;;	PA2C1  = 1;		// PortA Bit2 set to Input with Pull-Up Resistor...
                                 1369   CLINEA 0000H 0001H 032AH 0002H 0041H
00:001C A0-A0 53-F2              1370   	sb	0f253h.2
                                 1371   
                                 1372   ;;	PA2C0  = 0;	
                                 1373   CLINEA 0000H 0001H 032BH 0002H 000DH
00:0020 A2-A0 52-F2              1374   	rb	0f252h.2
                                 1375   
                                 1376   ;;	PA0MD1  = 0;	// PortA Bit0 set to General Purpose I/O...
                                 1377   CLINEA 0000H 0001H 032EH 0002H 0039H
00:0024 82-A0 55-F2              1378   	rb	0f255h.0
                                 1379   
                                 1380   ;;	PA0MD0  = 0;	
                                 1381   CLINEA 0000H 0001H 032FH 0002H 000EH
00:0028 82-A0 54-F2              1382   	rb	0f254h.0
                                 1383   
                                 1384   ;;	PA1MD1  = 0;	// PortA Bit1 set to General Purpose I/O...
                                 1385   CLINEA 0000H 0001H 0330H 0002H 0039H
00:002C 92-A0 55-F2              1386   	rb	0f255h.1
                                 1387   
                                 1388   ;;	PA1MD0  = 0;	
                                 1389   CLINEA 0000H 0001H 0331H 0002H 000EH
00:0030 92-A0 54-F2              1390   	rb	0f254h.1
                                 1391   
                                 1392   ;;	PA2MD1  = 0;	// PortA Bit2 set to General Purpose I/O...
                                 1393   CLINEA 0000H 0001H 0332H 0002H 0039H
00:0034 A2-A0 55-F2              1394   	rb	0f255h.2
                                 1395   
                                 1396   ;;	PA2MD0  = 0;	
                                 1397   CLINEA 0000H 0001H 0333H 0002H 000EH
00:0038 A2-A0 54-F2              1398   	rb	0f254h.2
                                 1399   
                                 1400   ;;	main_clrWDT(); 	// Clear WDT
                                 1401   CLINEA 0000H 0001H 0335H 0002H 001DH
00:003C 00-F0'00-00'             1402   	b	_main_clrWDT
                                 1403   CBLOCKEND 320 2 823
                                 1404   CLINEA 0000H 0001H 0337H 0001H 0001H
                                 1405   CBLOCKEND 320 1 823
                                 1406   CFUNCTIONEND 320
                                 1407   
                                 1408   
  --------------------------     1409   	rseg $$PWM_B0_ON$main
                                 1410   CFUNCTION 315
                                 1411   
00:0000                          1412   _PWM_B0_ON	:
                                 1413   CBLOCK 315 1 829
                                 1414   
                                 1415   ;;void PWM_B0_ON(int myPeriod, int myDutyCycle){
                                 1416   CLINEA 0000H 0001H 033DH 0001H 002EH
                                 1417   CBLOCK 315 2 829
                                 1418   CARGUMENT 47H 0002H 0024H "myPeriod" 02H 00H 01H
                                 1419   CARGUMENT 47H 0002H 0025H "myDutyCycle" 02H 00H 01H
                                 1420   
                                 1421   ;;			PWCP = myPeriod;		// Init Period to (1=255kHz; 10=46kHz; 50=10kHz; 200=2.5kH; ; 3185 = 160Hz; 3400=150Hz; 4250=120Hz; 5000=102Hz)
                                 1422   CLINEA 0000H 0001H 0341H 0004H 0084H
00:0000 13-90 10-F9              1423   	st	er0,	0f910h
                                 1424   
                                 1425   ;;			PWCD =    myDutyCycle;		//12    ~  0.25% duty cycle @ 160Hz
                                 1426   CLINEA 0000H 0001H 0349H 0004H 003EH
00:0004 13-92 12-F9              1427   	st	er2,	0f912h
                                 1428   
                                 1429   ;;		PCRUN = 1;		// TURN PWM ON
                                 1430   CLINEA 0000H 0001H 034BH 0003H 001CH
00:0008 80-A0 17-F9              1431   	sb	0f917h.0
                                 1432   CBLOCKEND 315 2 845
                                 1433   
                                 1434   ;;}//END PWM_B0_ON Function
                                 1435   CLINEA 0000H 0001H 034DH 0001H 0019H
00:000C 1F-FE                    1436   	rt
                                 1437   CBLOCKEND 315 1 845
                                 1438   CFUNCTIONEND 315
                                 1439   
                                 1440   
  --------------------------     1441   	rseg $$PinB0_PWM$main
                                 1442   CFUNCTION 321
                                 1443   
00:0000                          1444   _PinB0_PWM	:
                                 1445   CBLOCK 321 1 853
                                 1446   
                                 1447   ;;void PinB0_PWM(void){
                                 1448   CLINEA 0000H 0001H 0355H 0001H 0015H
                                 1449   CBLOCK 321 2 853
                                 1450   
                                 1451   ;;	PB0DIR = 0;		// PortB Bit0 set to Output Mode...
                                 1452   CLINEA 0000H 0001H 0361H 0002H 0031H
00:0000 82-A0 59-F2              1453   	rb	0f259h.0
                                 1454   
                                 1455   ;;	PB0C1  = 1;		// PortB Bit0 set to CMOS Output...
                                 1456   CLINEA 0000H 0001H 0364H 0002H 0031H
00:0004 80-A0 5B-F2              1457   	sb	0f25bh.0
                                 1458   
                                 1459   ;;	PB0C0  = 1;		
                                 1460   CLINEA 0000H 0001H 0365H 0002H 000EH
00:0008 80-A0 5A-F2              1461   	sb	0f25ah.0
                                 1462   
                                 1463   ;;	PB0MD1  = 0;	// PortB Bit0 set to PWM Output (0,1)...
                                 1464   CLINEA 0000H 0001H 0368H 0002H 0036H
00:000C 82-A0 5D-F2              1465   	rb	0f25dh.0
                                 1466   
                                 1467   ;;	PB0MD0  = 1;	
                                 1468   CLINEA 0000H 0001H 0369H 0002H 000EH
00:0010 80-A0 5C-F2              1469   	sb	0f25ch.0
                                 1470   
                                 1471   ;;	PCCS1 = 0;	//00= LS; 01=HS; 10=PLL
                                 1472   CLINEA 0000H 0001H 036DH 0002H 0023H
00:0014 92-A0 16-F9              1473   	rb	0f916h.1
                                 1474   
                                 1475   ;;	PCCS0 = 1;
                                 1476   CLINEA 0000H 0001H 036EH 0002H 000BH
00:0018 80-A0 16-F9              1477   	sb	0f916h.0
                                 1478   
                                 1479   ;;	PWCP = 4250;		// Init Period to (1=255kHz; 10=46kHz; 50=10kHz; 200=2.5kH; ; 3185 = 160Hz; 3400=150Hz; 4250=120Hz; 5000=102Hz)
                                 1480   CLINEA 0000H 0001H 0371H 0002H 007EH
00:001C 9A 00                    1481   	mov	r0,	#09ah
00:001E 10 01                    1482   	mov	r1,	#010h
00:0020 13-90 10-F9              1483   	st	er0,	0f910h
                                 1484   
                                 1485   ;;	PWCD =    12;		//12    ~  0.25% duty cycle @ 160Hz
                                 1486   CLINEA 0000H 0001H 037BH 0002H 0033H
00:0024 0C E0                    1487   	mov	er0,	#12
00:0026 13-90 12-F9              1488   	st	er0,	0f912h
                                 1489   
                                 1490   ;;	PCRUN = 0;		// OFF to start
                                 1491   CLINEA 0000H 0001H 037DH 0002H 001CH
00:002A 82-A0 17-F9              1492   	rb	0f917h.0
                                 1493   CBLOCKEND 321 2 895
                                 1494   
                                 1495   ;;}
                                 1496   CLINEA 0000H 0001H 037FH 0001H 0001H
00:002E 1F-FE                    1497   	rt
                                 1498   CBLOCKEND 321 1 895
                                 1499   CFUNCTIONEND 321
                                 1500   
                                 1501   
  --------------------------     1502   	rseg $$_funcUartFin$main
                                 1503   CFUNCTION 326
                                 1504   
00:0000                          1505   __funcUartFin	:
                                 1506   CBLOCK 326 1 983
                                 1507   
                                 1508   ;;{
                                 1509   CLINEA 0000H 0001H 03D7H 0001H 0001H
00:0000 CE-F8                    1510   	push	lr
                                 1511   CBLOCK 326 2 983
                                 1512   CRET 0000H
                                 1513   CARGUMENT 46H 0002H 0000H "size" 02H 00H 01H
                                 1514   CARGUMENT 46H 0001H 0000H "errStat" 02H 00H 00H
                                 1515   
                                 1516   ;;	uart_continue();					// Function in UART.c: process to continue send and receive...
                                 1517   CLINEA 0000H 0001H 03D8H 0002H 0054H
00:0002 01-F0'00-00'             1518   	bl	_uart_continue
                                 1519   
                                 1520   ;;	_flgUartFin = (unsigned char)FLG_SET;
                                 1521   CLINEA 0000H 0001H 03D9H 0002H 0026H
00:0006 01 00                    1522   	mov	r0,	#01h
00:0008 11-90 00-00'             1523   	st	r0,	NEAR __flgUartFin
                                 1524   
                                 1525   ;;	main_reqNotHalt();				// uncommented 5/2/2013
                                 1526   CLINEA 0000H 0001H 03DAH 0002H 002EH
00:000C 01-F0'00-00'             1527   	bl	_main_reqNotHalt
                                 1528   CBLOCKEND 326 2 987
                                 1529   
                                 1530   ;;}
                                 1531   CLINEA 0000H 0001H 03DBH 0001H 0001H
00:0010 8E-F2                    1532   	pop	pc
                                 1533   CBLOCKEND 326 1 987
                                 1534   CFUNCTIONEND 326
                                 1535   
                                 1536   
  --------------------------     1537   	rseg $$_funcI2CFin$main
                                 1538   CFUNCTION 327
                                 1539   
00:0000                          1540   __funcI2CFin	:
                                 1541   CBLOCK 327 1 998
                                 1542   
                                 1543   ;;{
                                 1544   CLINEA 0000H 0001H 03E6H 0001H 0001H
00:0000 CE-F8                    1545   	push	lr
                                 1546   CBLOCK 327 2 998
                                 1547   CRET 0000H
                                 1548   CARGUMENT 46H 0002H 0000H "size" 02H 00H 01H
                                 1549   CARGUMENT 46H 0001H 0000H "errStat" 02H 00H 00H
                                 1550   
                                 1551   ;;	i2c_continue();					// Function in UART.c: process to continue send and receive...
                                 1552   CLINEA 0000H 0001H 03E7H 0002H 0053H
00:0002 01-F0'00-00'             1553   	bl	_i2c_continue
                                 1554   
                                 1555   ;;	_flgI2CFin = (unsigned char)FLG_SET;
                                 1556   CLINEA 0000H 0001H 03E8H 0002H 0025H
00:0006 01 00                    1557   	mov	r0,	#01h
00:0008 11-90 00-00'             1558   	st	r0,	NEAR __flgI2CFin
                                 1559   
                                 1560   ;;	main_reqNotHalt();				// uncommented 5/2/2013
                                 1561   CLINEA 0000H 0001H 03E9H 0002H 002EH
00:000C 01-F0'00-00'             1562   	bl	_main_reqNotHalt
                                 1563   CBLOCKEND 327 2 1002
                                 1564   
                                 1565   ;;}
                                 1566   CLINEA 0000H 0001H 03EAH 0001H 0001H
00:0010 8E-F2                    1567   	pop	pc
                                 1568   CBLOCKEND 327 1 1002
                                 1569   CFUNCTIONEND 327
                                 1570   
                                 1571   
  --------------------------     1572   	rseg $$_intI2c$main
                                 1573   CFUNCTION 329
                                 1574   
00:0000                          1575   __intI2c	:
                                 1576   CBLOCK 329 1 1012
                                 1577   
                                 1578   ;;{
                                 1579   CLINEA 0000H 0001H 03F4H 0001H 0001H
00:0000 CE-F8                    1580   	push	lr
                                 1581   CBLOCK 329 2 1012
                                 1582   CRET 0000H
                                 1583   
                                 1584   ;;	(void)i2c_continue();
                                 1585   CLINEA 0000H 0001H 03F5H 0002H 0016H
00:0002 01-F0'00-00'             1586   	bl	_i2c_continue
                                 1587   
                                 1588   ;;	main_reqNotHalt();
                                 1589   CLINEA 0000H 0001H 03F6H 0002H 0013H
00:0006 01-F0'00-00'             1590   	bl	_main_reqNotHalt
                                 1591   CBLOCKEND 329 2 1015
                                 1592   
                                 1593   ;;}
                                 1594   CLINEA 0000H 0001H 03F7H 0001H 0001H
00:000A 8E-F2                    1595   	pop	pc
                                 1596   CBLOCKEND 329 1 1015
                                 1597   CFUNCTIONEND 329
                                 1598   
                                 1599   
  --------------------------     1600   	rseg $$_intADC$main
                                 1601   CFUNCTION 330
                                 1602   
00:0000                          1603   __intADC	:
                                 1604   CBLOCK 330 1 1025
                                 1605   
                                 1606   ;;{
                                 1607   CLINEA 0000H 0001H 0401H 0001H 0001H
                                 1608   CBLOCK 330 2 1025
                                 1609   
                                 1610   ;;	_flgADCFin = 1;
                                 1611   CLINEA 0000H 0001H 0402H 0002H 0010H
00:0000 01 00                    1612   	mov	r0,	#01h
00:0002 11-90 00-00'             1613   	st	r0,	NEAR __flgADCFin
                                 1614   CBLOCKEND 330 2 1027
                                 1615   
                                 1616   ;;}
                                 1617   CLINEA 0000H 0001H 0403H 0001H 0001H
00:0006 1F-FE                    1618   	rt
                                 1619   CBLOCKEND 330 1 1027
                                 1620   CFUNCTIONEND 330
                                 1621   
                                 1622   
  --------------------------     1623   	rseg $$main_reqNotHalt$main
                                 1624   CFUNCTION 322
                                 1625   
00:0000                          1626   _main_reqNotHalt	:
                                 1627   CBLOCK 322 1 1037
                                 1628   
                                 1629   ;;{
                                 1630   CLINEA 0000H 0001H 040DH 0001H 0001H
                                 1631   CBLOCK 322 2 1037
                                 1632   
                                 1633   ;;	_reqNotHalt = (unsigned char)FLG_SET;
                                 1634   CLINEA 0000H 0001H 040EH 0002H 0026H
00:0000 01 00                    1635   	mov	r0,	#01h
00:0002 11-90 00-00'             1636   	st	r0,	NEAR __reqNotHalt
                                 1637   CBLOCKEND 322 2 1039
                                 1638   
                                 1639   ;;}
                                 1640   CLINEA 0000H 0001H 040FH 0001H 0001H
00:0006 1F-FE                    1641   	rt
                                 1642   CBLOCKEND 322 1 1039
                                 1643   CFUNCTIONEND 322
                                 1644   
                                 1645   
  --------------------------     1646   	rseg $$_intUart$main
                                 1647   CFUNCTION 328
                                 1648   
00:0000                          1649   __intUart	:
                                 1650   CBLOCK 328 1 1049
                                 1651   
                                 1652   ;;{
                                 1653   CLINEA 0000H 0001H 0419H 0001H 0001H
                                 1654   CBLOCK 328 2 1049
                                 1655   
                                 1656   ;;	uart_continue(); 	//in UART.c: process to continue send and receive...
                                 1657   CLINEA 0000H 0001H 041AH 0002H 0047H
00:0000 00-F0'00-00'             1658   	b	_uart_continue
                                 1659   CBLOCKEND 328 2 1051
                                 1660   CLINEA 0000H 0001H 041BH 0001H 0001H
                                 1661   CBLOCKEND 328 1 1051
                                 1662   CFUNCTIONEND 328
                                 1663   
                                 1664   
  --------------------------     1665   	rseg $$TBC_ISR$main
                                 1666   CFUNCTION 331
                                 1667   
00:0000                          1668   _TBC_ISR	:
                                 1669   CBLOCK 331 1 1057
                                 1670   
                                 1671   ;;{
                                 1672   CLINEA 0000H 0001H 0421H 0001H 0001H
                                 1673   CBLOCK 331 2 1057
                                 1674   
                                 1675   ;;	LED6_pin ^= 1; 
                                 1676   CLINEA 0000H 0001H 0423H 0002H 0010H
00:0000 D1-A0 58-F2              1677   	tb	0f258h.5
00:0004 03 C9                    1678   	beq	_$M18
00:0006 D2-A0 58-F2              1679   	rb	0f258h.5
00:000A 1F-FE                    1680   	rt
00:000C                          1681   _$M18 :
00:000C D0-A0 58-F2              1682   	sb	0f258h.5
                                 1683   CBLOCKEND 331 2 1060
                                 1684   
                                 1685   ;;}
                                 1686   CLINEA 0000H 0001H 0424H 0001H 0001H
00:0010 1F-FE                    1687   	rt
                                 1688   CBLOCKEND 331 1 1060
                                 1689   CFUNCTIONEND 331
                                 1690   
                                 1691   
  --------------------------     1692   	rseg $$TMR89_ISR$main
                                 1693   CFUNCTION 332
                                 1694   
00:0000                          1695   _TMR89_ISR	:
                                 1696   CBLOCK 332 1 1066
                                 1697   
                                 1698   ;;{
                                 1699   CLINEA 0000H 0001H 042AH 0001H 0001H
00:0000 CE-F8                    1700   	push	lr
                                 1701   CBLOCK 332 2 1066
                                 1702   CRET 0000H
                                 1703   
                                 1704   ;;	LED1_pin ^= 1;
                                 1705   CLINEA 0000H 0001H 042CH 0002H 000FH
00:0002 91-A0 60-F2              1706   	tb	0f260h.1
00:0006 03 C9                    1707   	beq	_$M21
00:0008 92-A0 60-F2              1708   	rb	0f260h.1
00:000C 02 CE                    1709   	bal	_$M22
00:000E                          1710   _$M21 :
00:000E 90-A0 60-F2              1711   	sb	0f260h.1
00:0012                          1712   _$M22 :
                                 1713   
                                 1714   ;;	LED2_pin ^= 1;
                                 1715   CLINEA 0000H 0001H 042DH 0002H 000FH
00:0012 B1-A0 60-F2              1716   	tb	0f260h.3
00:0016 03 C9                    1717   	beq	_$M23
00:0018 B2-A0 60-F2              1718   	rb	0f260h.3
00:001C 02 CE                    1719   	bal	_$M24
00:001E                          1720   _$M23 :
00:001E B0-A0 60-F2              1721   	sb	0f260h.3
00:0022                          1722   _$M24 :
                                 1723   
                                 1724   ;;	tm_init(TM_CH_NO_89);
                                 1725   CLINEA 0000H 0001H 042EH 0002H 0016H
00:0022 00 00                    1726   	mov	r0,	#00h
00:0024 01-F0'00-00'             1727   	bl	_tm_init
                                 1728   
                                 1729   ;;	tm_start89();		//Clear & Restart Timer...
                                 1730   CLINEA 0000H 0001H 00CAH 0002H 000AH
00:0028 00 00                    1731   	mov	r0,	#00h
00:002A 11-90 E1-F8              1732   	st	r0,	0f8e1h
                                 1733   
                                 1734   ;;	tm_start89();		//Clear & Restart Timer...
                                 1735   CLINEA 0000H 0000H 00CBH 0002H 000BH
00:002E 80-A0 E3-F8              1736   	sb	0f8e3h.0
                                 1737   CBLOCKEND 332 2 1072
                                 1738   
                                 1739   ;;}
                                 1740   CLINEA 0000H 0001H 0430H 0001H 0001H
00:0032 8E-F2                    1741   	pop	pc
                                 1742   CBLOCKEND 332 1 1072
                                 1743   CFUNCTIONEND 332
                                 1744   
                                 1745   
  --------------------------     1746   	rseg $$TMRAB_ISR$main
                                 1747   CFUNCTION 333
                                 1748   
00:0000                          1749   _TMRAB_ISR	:
                                 1750   CBLOCK 333 1 1078
                                 1751   
                                 1752   ;;{
                                 1753   CLINEA 0000H 0001H 0436H 0001H 0001H
00:0000 CE-F8                    1754   	push	lr
                                 1755   CBLOCK 333 2 1078
                                 1756   CRET 0000H
                                 1757   
                                 1758   ;;	LED4_pin ^= 1;
                                 1759   CLINEA 0000H 0001H 0438H 0002H 000FH
00:0002 81-A0 60-F2              1760   	tb	0f260h.0
00:0006 03 C9                    1761   	beq	_$M26
00:0008 82-A0 60-F2              1762   	rb	0f260h.0
00:000C 02 CE                    1763   	bal	_$M27
00:000E                          1764   _$M26 :
00:000E 80-A0 60-F2              1765   	sb	0f260h.0
00:0012                          1766   _$M27 :
                                 1767   
                                 1768   ;;	LED5_pin ^= 1;
                                 1769   CLINEA 0000H 0001H 0439H 0002H 000FH
00:0012 A1-A0 60-F2              1770   	tb	0f260h.2
00:0016 03 C9                    1771   	beq	_$M28
00:0018 A2-A0 60-F2              1772   	rb	0f260h.2
00:001C 02 CE                    1773   	bal	_$M29
00:001E                          1774   _$M28 :
00:001E A0-A0 60-F2              1775   	sb	0f260h.2
00:0022                          1776   _$M29 :
                                 1777   
                                 1778   ;;	tm_init(TM_CH_NO_AB);
                                 1779   CLINEA 0000H 0001H 043AH 0002H 0016H
00:0022 01 00                    1780   	mov	r0,	#01h
00:0024 01-F0'00-00'             1781   	bl	_tm_init
                                 1782   
                                 1783   ;;	tm_startAB();		//Clear & Restart Timer...
                                 1784   CLINEA 0000H 0001H 00D1H 0002H 000AH
00:0028 00 00                    1785   	mov	r0,	#00h
00:002A 11-90 E9-F8              1786   	st	r0,	0f8e9h
                                 1787   
                                 1788   ;;	tm_startAB();		//Clear & Restart Timer...
                                 1789   CLINEA 0000H 0000H 00D2H 0002H 000BH
00:002E 80-A0 EB-F8              1790   	sb	0f8ebh.0
                                 1791   CBLOCKEND 333 2 1084
                                 1792   
                                 1793   ;;}
                                 1794   CLINEA 0000H 0001H 043CH 0001H 0001H
00:0032 8E-F2                    1795   	pop	pc
                                 1796   CBLOCKEND 333 1 1084
                                 1797   CFUNCTIONEND 333
                                 1798   
                                 1799   
  --------------------------     1800   	rseg $$TMREF_ISR$main
                                 1801   CFUNCTION 334
                                 1802   
00:0000                          1803   _TMREF_ISR	:
                                 1804   CBLOCK 334 1 1090
                                 1805   
                                 1806   ;;{
                                 1807   CLINEA 0000H 0001H 0442H 0001H 0001H
00:0000 CE-F8                    1808   	push	lr
                                 1809   CBLOCK 334 2 1090
                                 1810   CRET 0000H
                                 1811   
                                 1812   ;;	LED7_pin ^= 1;
                                 1813   CLINEA 0000H 0001H 0444H 0002H 000FH
00:0002 A1-A0 58-F2              1814   	tb	0f258h.2
00:0006 03 C9                    1815   	beq	_$M31
00:0008 A2-A0 58-F2              1816   	rb	0f258h.2
00:000C 02 CE                    1817   	bal	_$M32
00:000E                          1818   _$M31 :
00:000E A0-A0 58-F2              1819   	sb	0f258h.2
00:0012                          1820   _$M32 :
                                 1821   
                                 1822   ;;	LED8_pin ^= 1;
                                 1823   CLINEA 0000H 0001H 0445H 0002H 000FH
00:0012 F1-A0 58-F2              1824   	tb	0f258h.7
00:0016 03 C9                    1825   	beq	_$M33
00:0018 F2-A0 58-F2              1826   	rb	0f258h.7
00:001C 02 CE                    1827   	bal	_$M34
00:001E                          1828   _$M33 :
00:001E F0-A0 58-F2              1829   	sb	0f258h.7
00:0022                          1830   _$M34 :
                                 1831   
                                 1832   ;;	tm_init(TM_CH_NO_EF);
                                 1833   CLINEA 0000H 0001H 0446H 0002H 0016H
00:0022 02 00                    1834   	mov	r0,	#02h
00:0024 01-F0'00-00'             1835   	bl	_tm_init
                                 1836   
                                 1837   ;;	tm_startEF();		//Clear & Restart Timer...
                                 1838   CLINEA 0000H 0001H 00D8H 0002H 000AH
00:0028 00 00                    1839   	mov	r0,	#00h
00:002A 11-90 61-F3              1840   	st	r0,	0f361h
                                 1841   
                                 1842   ;;	tm_startEF();		//Clear & Restart Timer...
                                 1843   CLINEA 0000H 0000H 00D9H 0002H 000BH
00:002E 80-A0 63-F3              1844   	sb	0f363h.0
                                 1845   CBLOCKEND 334 2 1096
                                 1846   
                                 1847   ;;}
                                 1848   CLINEA 0000H 0001H 0448H 0001H 0001H
00:0032 8E-F2                    1849   	pop	pc
                                 1850   CBLOCKEND 334 1 1096
                                 1851   CFUNCTIONEND 334
                                 1852   
                                 1853   
  --------------------------     1854   	rseg $$ExtInt_ISR$main
                                 1855   CFUNCTION 335
                                 1856   
00:0000                          1857   _ExtInt_ISR	:
                                 1858   CBLOCK 335 1 1103
                                 1859   
                                 1860   ;;{
                                 1861   CLINEA 0000H 0001H 044FH 0001H 0001H
                                 1862   CBLOCK 335 2 1103
                                 1863   
                                 1864   ;;	LED9_pin ^= 1;
                                 1865   CLINEA 0000H 0001H 0451H 0002H 000FH
00:0000 E1-A0 58-F2              1866   	tb	0f258h.6
00:0004 03 C9                    1867   	beq	_$M36
00:0006 E2-A0 58-F2              1868   	rb	0f258h.6
00:000A 1F-FE                    1869   	rt
00:000C                          1870   _$M36 :
00:000C E0-A0 58-F2              1871   	sb	0f258h.6
                                 1872   CBLOCKEND 335 2 1107
                                 1873   
                                 1874   ;;}
                                 1875   CLINEA 0000H 0001H 0453H 0001H 0001H
00:0010 1F-FE                    1876   	rt
                                 1877   CBLOCKEND 335 1 1107
                                 1878   CFUNCTIONEND 335
                                 1879   
                                 1880   
  --------------------------     1881   	rseg $$NOPx$main
                                 1882   CFUNCTION 314
                                 1883   
00:0000                          1884   _NOPx	:
                                 1885   CBLOCK 314 1 1112
                                 1886   
                                 1887   ;;{
                                 1888   CLINEA 0000H 0001H 0458H 0001H 0001H
00:0000 5E-F8                    1889   	push	er8
00:0002 05-F8                    1890   	mov	er8,	er0
                                 1891   CBLOCK 314 2 1112
                                 1892   CARGUMENT 46H 0002H 0028H "MyCount" 02H 00H 01H
                                 1893   CLOCAL 46H 0002H 0024H 0002H "ONCNT" 02H 00H 01H
                                 1894   CLOCAL 46H 0002H 0025H 0002H "xxx" 02H 00H 01H
                                 1895   
                                 1896   ;;unsigned int ONCNT = 0;
                                 1897   CLINEA 0000H 0001H 0459H 0001H 0017H
00:0004 00 E0                    1898   	mov	er0,	#0 
                                 1899   
                                 1900   ;;xxx = MyCount;
                                 1901   CLINEA 0000H 0001H 045CH 0001H 000EH
00:0006 85-F2                    1902   	mov	er2,	er8
                                 1903   
                                 1904   ;;	while(ONCNT < xxx) {	// NOP for "xxx" Cycles
                                 1905   CLINEA 0000H 0001H 045EH 0002H 002DH
00:0008 01 CE                    1906   	bal	_$L58
00:000A                          1907   _$L60 :
                                 1908   CBLOCK 314 3 1118
                                 1909   
                                 1910   ;;		ONCNT++;
                                 1911   CLINEA 0000H 0000H 045FH 0003H 000AH
00:000A 81 E0                    1912   	add	er0,	#1 
                                 1913   CBLOCKEND 314 3 1120
                                 1914   
                                 1915   ;;	}
                                 1916   CLINEA 0000H 0000H 0460H 0002H 0002H
00:000C                          1917   _$L58 :
                                 1918   
                                 1919   ;;	while(ONCNT < xxx) {	// NOP for "xxx" Cycles
                                 1920   CLINEA 0000H 0000H 045EH 0000H 0000H
00:000C 27-F0                    1921   	cmp	er0,	er2
00:000E FD C1                    1922   	blt	_$L60
                                 1923   CBLOCKEND 314 2 1122
                                 1924   
                                 1925   ;;}
                                 1926   CLINEA 0000H 0001H 0462H 0001H 0001H
00:0010 1E-F8                    1927   	pop	er8
00:0012 1F-FE                    1928   	rt
                                 1929   CBLOCKEND 314 1 1122
                                 1930   CFUNCTIONEND 314
                                 1931   
                                 1932   	public _main_clrWDT
                                 1933   	public _main_reqNotHalt
                                 1934   	public _NOPx
                                 1935   	public _PWM_B0_ON
                                 1936   	public _PortA_Digital_Inputs
                                 1937   	public _main
                                 1938   	public _PortC_Low
                                 1939   	public _PortB_Low
                                 1940   	public _PortA_Low
                                 1941   	public _analog_comparator
                                 1942   	public _PinB0_PWM
                                 1943   	__flgUartFin comm data 01h #00h
                                 1944   	__flgI2CFin comm data 01h #00h
                                 1945   	__reqNotHalt comm data 01h #00h
                                 1946   	__flgADCFin comm data 01h #00h
                                 1947   	extrn code near : _irq_init
                                 1948   	extrn code near : _i2c_continue
                                 1949   	extrn code near : _irq_di
                                 1950   	extrn code near : _irq_ei
                                 1951   	extrn code near : _irq_setHdr
                                 1952   	extrn code near : _uart_continue
                                 1953   	extrn code near : _tm_init
                                 1954   	extrn code : $$start_up
                                 1955   
  --------------------------     1956   	cseg #00h at 02h
00:0002 00-00'                   1957   	dw	$$start_up
                                 1958   
  --------------------------     1959   	rseg $$TAB_uartSetParam$main
00:0000                          1960   __uartSetParam :
00:0000 80-25                    1961   	dw	02580h
00:0002 00-00                    1962   	dw	00h
00:0004 00                       1963   	db	00h
00:0005 02                       1964   	db	02h
00:0006 00                       1965   	db	00h
00:0007 00                       1966   	db	00h
00:0008 00                       1967   	db	00h
00:0009 00                       1968   	align
                                 1969   
                                 1970   	end



  Target       : ML610111 (nX-U8/100)
  Memory Model : SMALL
  Data   Model : NEAR
  ROM WINDOW   : (not specified)
  Internal RAM : E000H to E7FFH

  Errors   : 0
  Warnings : 0  (/Wrpeast)
  Lines    : 1970
