vendor_name = ModelSim
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/memory.txt
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/tb_memory.v
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/memory.v
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/two_way_mux_component.v
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/four_way_mux_component.v
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/alu_component.v
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/ir_component.v
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/reg_file_component.v
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/mem_file_component.v
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/imm_gen_component.v
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/mdr_component.v
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/reg_component.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/db/altsyncram_rb91.tdf
source_file = 1, C:/Users/strassjm/Documents/CSSE232/rhit-csse232-2223b-project-violet-2223b-01/implementation/processor/db/load-store.ram0_memory_e411fb78.hdl.mif
design_name = memory
instance = comp, \q[0]~output , q[0]~output, memory, 1
instance = comp, \q[1]~output , q[1]~output, memory, 1
instance = comp, \q[2]~output , q[2]~output, memory, 1
instance = comp, \q[3]~output , q[3]~output, memory, 1
instance = comp, \q[4]~output , q[4]~output, memory, 1
instance = comp, \q[5]~output , q[5]~output, memory, 1
instance = comp, \q[6]~output , q[6]~output, memory, 1
instance = comp, \q[7]~output , q[7]~output, memory, 1
instance = comp, \q[8]~output , q[8]~output, memory, 1
instance = comp, \q[9]~output , q[9]~output, memory, 1
instance = comp, \q[10]~output , q[10]~output, memory, 1
instance = comp, \q[11]~output , q[11]~output, memory, 1
instance = comp, \q[12]~output , q[12]~output, memory, 1
instance = comp, \q[13]~output , q[13]~output, memory, 1
instance = comp, \q[14]~output , q[14]~output, memory, 1
instance = comp, \q[15]~output , q[15]~output, memory, 1
instance = comp, \we~input , we~input, memory, 1
instance = comp, \clk~input , clk~input, memory, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, memory, 1
instance = comp, \data[0]~input , data[0]~input, memory, 1
instance = comp, \addr[0]~input , addr[0]~input, memory, 1
instance = comp, \addr[1]~input , addr[1]~input, memory, 1
instance = comp, \addr[2]~input , addr[2]~input, memory, 1
instance = comp, \addr[3]~input , addr[3]~input, memory, 1
instance = comp, \addr[4]~input , addr[4]~input, memory, 1
instance = comp, \addr[5]~input , addr[5]~input, memory, 1
instance = comp, \addr[6]~input , addr[6]~input, memory, 1
instance = comp, \addr[7]~input , addr[7]~input, memory, 1
instance = comp, \addr[8]~input , addr[8]~input, memory, 1
instance = comp, \addr[9]~input , addr[9]~input, memory, 1
instance = comp, \data[1]~input , data[1]~input, memory, 1
instance = comp, \data[2]~input , data[2]~input, memory, 1
instance = comp, \data[3]~input , data[3]~input, memory, 1
instance = comp, \data[4]~input , data[4]~input, memory, 1
instance = comp, \data[5]~input , data[5]~input, memory, 1
instance = comp, \data[6]~input , data[6]~input, memory, 1
instance = comp, \data[7]~input , data[7]~input, memory, 1
instance = comp, \data[8]~input , data[8]~input, memory, 1
instance = comp, \ram_rtl_0|auto_generated|ram_block1a0 , ram_rtl_0|auto_generated|ram_block1a0, memory, 1
instance = comp, \data[9]~input , data[9]~input, memory, 1
instance = comp, \data[10]~input , data[10]~input, memory, 1
instance = comp, \data[11]~input , data[11]~input, memory, 1
instance = comp, \data[12]~input , data[12]~input, memory, 1
instance = comp, \data[13]~input , data[13]~input, memory, 1
instance = comp, \data[14]~input , data[14]~input, memory, 1
instance = comp, \data[15]~input , data[15]~input, memory, 1
instance = comp, \ram_rtl_0|auto_generated|ram_block1a9 , ram_rtl_0|auto_generated|ram_block1a9, memory, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
