// Seed: 3088270989
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    output tri1 id_4,
    input uwire id_5
);
  assign id_3 = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd72,
    parameter id_4 = 32'd73,
    parameter id_7 = 32'd57
) (
    input tri1 id_0,
    output uwire id_1,
    output tri1 id_2,
    input tri _id_3,
    output tri1 _id_4,
    input wor id_5,
    output wire id_6,
    output supply1 _id_7,
    output supply1 id_8,
    output supply1 id_9,
    input wire id_10,
    output wire id_11,
    output tri id_12
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_9,
      id_2,
      id_5
  );
  assign modCall_1.id_4 = 0;
  logic [id_7  ==  id_3 : id_4  ==  id_7] id_14;
  ;
endmodule
