
# XM-Sim Command File
# TOOL:	xmsim	19.03-s013
#
#
# You can restore this configuration with:
#
#      ncsim -logfile log/ncsim.log -errormax 15 worklib.tb_top -input restore.tcl
#

set tcl_prompt1 {puts -nonewline "xcelium> "}
set tcl_prompt2 {puts -nonewline "> "}
set vlog_format %h
set vhdl_format %v
set real_precision 6
set display_unit auto
set time_unit module
set heap_garbage_size -200
set heap_garbage_time 0
set assert_report_level note
set assert_stop_level error
set autoscope yes
set assert_1164_warnings yes
set pack_assert_off {}
set severity_pack_assert_off {note warning}
set assert_output_stop_level failed
set tcl_debug_level 0
set relax_path_name 1
set vhdl_vcdmap XX01ZX01X
set intovf_severity_level ERROR
set probe_screen_format 0
set rangecnst_severity_level ERROR
set textio_severity_level ERROR
set vital_timing_checks_on 1
set vlog_code_show_force 0
set assert_count_attempts 1
set tcl_all64 false
set tcl_runerror_exit false
set assert_report_incompletes 0
set show_force 1
set force_reset_by_reinvoke 0
set tcl_relaxed_literal 0
set probe_exclude_patterns {}
set probe_packed_limit 4k
set probe_unpacked_limit 16k
set assert_internal_msg no
set svseed 1
set assert_reporting_mode 0
database -open -shm -into waves.shm waves -default
probe -create -database waves tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.boot_addr_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.branch_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.branch_taken_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.clk_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.cpuctrl_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.cpuctrl_err tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.cpuctrl_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.cpuctrl_wdata tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.cpuctrl_wdata_raw tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.cpuctrl_we tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_access_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_addr tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_addr_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_depc_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_mcause_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_mepc_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_mstatus_mie_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_mstatus_tw_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_mtval_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_mtval_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_init_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_op_en_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_op_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_addr_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_cfg_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_pmp_mseccfg_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_int tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_rdata_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_restore_dret_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_restore_mret_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_save_cause_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_save_id_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_save_if_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_save_wb_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_shadow_err_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_wdata_int tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_we_int tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.csr_wr tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.data_ind_timing_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dbg_csr tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dcsr_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dcsr_en tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dcsr_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.debug_cause_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.debug_csr_save_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.debug_ebreakm_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.debug_ebreaku_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.debug_mode_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.debug_single_step_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.depc_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.depc_en tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.depc_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.div_wait_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.double_fault_seen_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_en tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dscratch0_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_en tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dscratch1_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dside_wait_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_en_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_mask_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_seed_en_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.dummy_instr_seed_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.exception_pc tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.hart_id_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.icache_enable_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_dbg tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_insn_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_priv tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.illegal_csr_write tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_compressed_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_compressed_spec_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.instr_ret_spec_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.irq_external_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.irq_fast_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.irq_pending_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.irq_software_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.irq_timer_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.irqs_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.iside_wait_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.jump_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mcause_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mcause_en tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mcause_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mcountinhibit_we tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mem_load_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mem_store_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mepc_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mepc_en tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mepc_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_idx tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_incr tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mhpmevent tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mie_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mie_en tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mie_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.minstret_next tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.minstret_raw tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mip tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mscratch_en tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mscratch_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mstack_cause_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mstack_cause_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mstack_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mstack_en tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mstack_epc_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mstack_epc_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mstack_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mstatus_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mstatus_en tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mstatus_err tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mstatus_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mtval_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mtval_en tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mtval_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mtvec_d tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mtvec_en tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mtvec_err tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mtvec_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.mul_wait_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.pc_id_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.pc_if_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.pc_wb_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.pmp_csr_err tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.pmp_mseccfg tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.priv_lvl_q tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.priv_mode_id_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.priv_mode_lsu_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.rst_ni tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.tmatch_control_rdata tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.tmatch_value_rdata tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.trigger_match_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.tselect_rdata tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.unused_boot_addr tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.unused_csr_addr tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounter_incr_1 tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounter_we_1 tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.cs_registers_i.unused_mhpmcounterh_we_1
probe -create -database waves tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.clk_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.rst_ni
probe -create -database waves tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_sel_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_ext_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.adder_result_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.comparison_result_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_d_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_q_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.imd_val_we_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.instr_first_cycle_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.is_equal_result_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_a_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.operand_b_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.operator_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.ex_block_i.alu_i.result_o
probe -create -database waves tb_top.u_ibex_simple_system.u_top.u_ibex_top.gen_regfile_latch.register_file_i.raddr_a_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.gen_regfile_latch.register_file_i.raddr_b_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.gen_regfile_latch.register_file_i.rdata_a_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.gen_regfile_latch.register_file_i.rdata_b_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.gen_regfile_latch.register_file_i.waddr_a_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.gen_regfile_latch.register_file_i.wdata_a_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.gen_regfile_latch.register_file_i.we_a_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.gen_regfile_latch.register_file_i.mem tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.load_store_unit_i.data_rvalid_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.load_store_unit_i.data_rdata_i tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.load_store_unit_i.data_wdata_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.load_store_unit_i.data_addr_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.load_store_unit_i.data_we_o tb_top.u_ibex_simple_system.u_top.u_ibex_top.u_ibex_core.load_store_unit_i.data_req_o

set SCRIPTS_DIR $env(SCRIPTS_DIR)
simvision -input ${SCRIPTS_DIR}/cadence_gui.tcl.svcf
