# Reading E:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do HW5P4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/repos/ECEN5863_HW/HW5/HW5P4 {E:/repos/ECEN5863_HW/HW5/HW5P4/ram_cyclone_IV.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:17 on Oct 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/repos/ECEN5863_HW/HW5/HW5P4" E:/repos/ECEN5863_HW/HW5/HW5P4/ram_cyclone_IV.v 
# -- Compiling module ram_cyclone_IV
# 
# Top level modules:
# 	ram_cyclone_IV
# End time: 17:10:17 on Oct 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /RAM128_32=RAM128_32_7_1200mv_125c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=\"+acc\" work.ram128_32
# ** Error (suppressible): (vsim-SDF-3196) Failed to find SDF file "RAM128_32_7_1200mv_125c_vhd_slow.sdo".
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /RAM128_32=RAM128_32_7_1200mv_125c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" work.ram128_32 
# Error loading design
# Errors: 1, Warnings: 0
vsim work.ram_cyclone_IV
# vsim work.ram_cyclone_IV 
# Start time: 17:10:43 on Oct 04,2020
# Loading work.ram_cyclone_IV
# ** Error: (vsim-3033) E:/repos/ECEN5863_HW/HW5/HW5P4/ram_cyclone_IV.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ram_cyclone_IV File: E:/repos/ECEN5863_HW/HW5/HW5P4/ram_cyclone_IV.v
#         Searched libraries:
#             E:/repos/ECEN5863_HW/HW5/HW5P4/simulation/modelsim/rtl_work
# Error loading design
# End time: 17:10:43 on Oct 04,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
	" vmap altera_mf E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf
# invalid command name """

vmap altera_mf E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf 
# Modifying modelsim.ini
vsim -L altera_mf work.ram_verilog_cyclone
# vsim -L altera_mf work.ram_verilog_cyclone 
# Start time: 17:11:48 on Oct 04,2020
# ** Error: (vsim-3170) Could not find 'ram_verilog_cyclone'.
#         Searched libraries:
#             E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf
#             E:/repos/ECEN5863_HW/HW5/HW5P4/simulation/modelsim/rtl_work
# Error loading design
# End time: 17:11:48 on Oct 04,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.ram_cyclone_IV
# vsim work.ram_cyclone_IV 
# Start time: 17:11:54 on Oct 04,2020
# Loading work.ram_cyclone_IV
# ** Error: (vsim-3033) E:/repos/ECEN5863_HW/HW5/HW5P4/ram_cyclone_IV.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ram_cyclone_IV File: E:/repos/ECEN5863_HW/HW5/HW5P4/ram_cyclone_IV.v
#         Searched libraries:
#             E:/repos/ECEN5863_HW/HW5/HW5P4/simulation/modelsim/rtl_work
# Error loading design
# End time: 17:11:55 on Oct 04,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0




vsim -L altera_mf work.ram_cyclone_IV
# vsim -L altera_mf work.ram_cyclone_IV 
# Start time: 17:12:09 on Oct 04,2020
# Loading work.ram_cyclone_IV
# Loading altera_mf.altsyncram
# Loading altera_mf.altsyncram_body
# Loading altera_mf.ALTERA_DEVICE_FAMILIES
# Loading altera_mf.ALTERA_MF_MEMORY_INITIALIZATION
vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /RAM128_32=RAM128_32_7_1200mv_125c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=\"+acc\" work.ram128_32
# End time: 17:12:23 on Oct 04,2020, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# ** Error (suppressible): (vsim-SDF-3196) Failed to find SDF file "RAM128_32_7_1200mv_125c_vhd_slow.sdo".
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /RAM128_32=RAM128_32_7_1200mv_125c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" work.ram128_32 
# Error loading design
# Errors: 1, Warnings: 0
vsim rtl_work.ram_cyclone_IV
# vsim rtl_work.ram_cyclone_IV 
# Start time: 17:13:31 on Oct 04,2020
# Loading rtl_work.ram_cyclone_IV
# ** Error: (vsim-3033) E:/repos/ECEN5863_HW/HW5/HW5P4/ram_cyclone_IV.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ram_cyclone_IV File: E:/repos/ECEN5863_HW/HW5/HW5P4/ram_cyclone_IV.v
#         Searched libraries:
#             E:/repos/ECEN5863_HW/HW5/HW5P4/simulation/modelsim/rtl_work
# Error loading design
# End time: 17:13:31 on Oct 04,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0


vmap altera_mf E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf E:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf 
# Modifying modelsim.ini
vsim -L altera_mf work.ram_cyclone_IV
# vsim -L altera_mf work.ram_cyclone_IV 
# Start time: 17:13:42 on Oct 04,2020
# Loading work.ram_cyclone_IV
# Loading altera_mf.altsyncram
# Loading altera_mf.altsyncram_body
# Loading altera_mf.ALTERA_DEVICE_FAMILIES
# Loading altera_mf.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/ram_cyclone_IV/address
add wave -position end  sim:/ram_cyclone_IV/clock
add wave -position end  sim:/ram_cyclone_IV/data
add wave -position end  sim:/ram_cyclone_IV/wren
add wave -position end  sim:/ram_cyclone_IV/q
add wave -position end  sim:/ram_cyclone_IV/sub_wire0
run
run
run



# End time: 17:16:38 on Oct 04,2020, Elapsed time: 0:02:56
# Errors: 0, Warnings: 0
